<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >i0|rst_controller_004|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller_004|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller_004|rst_controller</TD>
<TD >33</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >2</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller_004</TD>
<TD >33</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >2</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller_003|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller_003|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller_003|rst_controller</TD>
<TD >33</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >2</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller_003</TD>
<TD >33</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >2</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller_002|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller_002|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller_002|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller_001|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller_001|rst_controller</TD>
<TD >33</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >2</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller_001</TD>
<TD >33</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >2</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller|rst_controller</TD>
<TD >33</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >2</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|rst_controller</TD>
<TD >33</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >2</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|avalon_st_adapter_004|channel_adapter_0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|avalon_st_adapter_004</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|avalon_st_adapter_003|channel_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|avalon_st_adapter_003</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|avalon_st_adapter_002|channel_adapter_0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|avalon_st_adapter_002</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|avalon_st_adapter_001|channel_adapter_0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|avalon_st_adapter_001</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|avalon_st_adapter|channel_adapter_0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|avalon_st_adapter</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|irq_mapper_001</TD>
<TD >2</TD>
<TD >32</TD>
<TD >2</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|irq_mapper</TD>
<TD >2</TD>
<TD >32</TD>
<TD >2</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_3|emif_0_ctrl_amm_0_translator</TD>
<TD >1145</TD>
<TD >4</TD>
<TD >6</TD>
<TD >4</TD>
<TD >1125</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_3|mm_clock_crossing_bridge_0_m0_translator</TD>
<TD >1142</TD>
<TD >14</TD>
<TD >2</TD>
<TD >14</TD>
<TD >1139</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_3</TD>
<TD >1134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1125</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|avalon_st_adapter_001|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|avalon_st_adapter_001</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser_003|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser_003|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser_003|clock_xer</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser_003</TD>
<TD >120</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >114</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser_002|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser_002|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser_002|clock_xer</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser_002</TD>
<TD >120</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >114</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser_001|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser_001|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser_001|clock_xer</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser_001</TD>
<TD >120</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >114</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser|clock_xer</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|crosser</TD>
<TD >120</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >114</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|rsp_mux_001|arb|adder</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|rsp_mux_001|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|rsp_mux_001</TD>
<TD >229</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >115</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|rsp_mux|arb|adder</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|rsp_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|rsp_mux</TD>
<TD >229</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >115</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|rsp_demux_001</TD>
<TD >117</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >227</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|rsp_demux</TD>
<TD >117</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >227</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|cmd_mux_001|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|cmd_mux_001|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|cmd_mux_001</TD>
<TD >229</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >115</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|cmd_mux|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|cmd_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|cmd_mux</TD>
<TD >229</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >115</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|cmd_demux_001</TD>
<TD >118</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >227</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|cmd_demux</TD>
<TD >118</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >227</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min</TD>
<TD >31</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size</TD>
<TD >29</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >23</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_burst_adapter</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min</TD>
<TD >31</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size</TD>
<TD >29</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >23</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_burst_adapter</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|arria10_hps_0_h2f_lw_axi_master_rd_limiter</TD>
<TD >230</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >229</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|arria10_hps_0_h2f_lw_axi_master_wr_limiter</TD>
<TD >230</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >229</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|router_003</TD>
<TD >114</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|router_002</TD>
<TD >114</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|router_001</TD>
<TD >114</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|router|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|router</TD>
<TD >114</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_agent_rsp_fifo</TD>
<TD >154</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >113</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_agent</TD>
<TD >303</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >325</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo</TD>
<TD >154</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >113</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_agent</TD>
<TD >303</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >325</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|arria10_hps_0_h2f_lw_axi_master_agent|align_address_to_size</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|arria10_hps_0_h2f_lw_axi_master_agent</TD>
<TD >389</TD>
<TD >81</TD>
<TD >183</TD>
<TD >81</TD>
<TD >274</TD>
<TD >81</TD>
<TD >81</TD>
<TD >81</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|som_config_s1_translator</TD>
<TD >104</TD>
<TD >6</TD>
<TD >21</TD>
<TD >6</TD>
<TD >37</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2|ur_ear_fpga_sim_0_avalon_slave_translator</TD>
<TD >104</TD>
<TD >6</TD>
<TD >19</TD>
<TD >6</TD>
<TD >70</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_2</TD>
<TD >210</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >89</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser_003|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser_003|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser_003|clock_xer</TD>
<TD >241</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser_003</TD>
<TD >243</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >237</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser_002|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser_002|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser_002|clock_xer</TD>
<TD >241</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser_002</TD>
<TD >243</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >237</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser_001|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser_001|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser_001|clock_xer</TD>
<TD >241</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser_001</TD>
<TD >243</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >237</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser|clock_xer</TD>
<TD >241</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|crosser</TD>
<TD >243</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >237</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter|check_and_align_address_to_size</TD>
<TD >47</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >36</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter</TD>
<TD >242</TD>
<TD >3</TD>
<TD >4</TD>
<TD >3</TD>
<TD >129</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter|check_and_align_address_to_size</TD>
<TD >47</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >36</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter</TD>
<TD >242</TD>
<TD >3</TD>
<TD >4</TD>
<TD >3</TD>
<TD >129</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter|uncompressor</TD>
<TD >60</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >45</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter</TD>
<TD >134</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >237</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter|uncompressor</TD>
<TD >60</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >45</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter</TD>
<TD >134</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >237</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|rsp_mux_001</TD>
<TD >239</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|rsp_mux</TD>
<TD >239</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|rsp_demux_001</TD>
<TD >239</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >237</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|rsp_demux</TD>
<TD >239</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >237</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|cmd_mux_001</TD>
<TD >239</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|cmd_mux</TD>
<TD >239</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|cmd_demux_001</TD>
<TD >239</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >237</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|cmd_demux</TD>
<TD >239</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >237</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min</TD>
<TD >39</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size</TD>
<TD >40</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >34</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >129</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_rd_burst_adapter</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >129</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract</TD>
<TD >21</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min</TD>
<TD >39</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size</TD>
<TD >40</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >34</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >129</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_wr_burst_adapter</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >129</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|router_003</TD>
<TD >129</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >129</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|router_002</TD>
<TD >129</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >129</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|router_001</TD>
<TD >237</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|router|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|router</TD>
<TD >237</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_agent|read_rsp_fifo</TD>
<TD >169</TD>
<TD >44</TD>
<TD >0</TD>
<TD >44</TD>
<TD >126</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_agent|write_rsp_fifo</TD>
<TD >169</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >126</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_agent|read_burst_uncompressor</TD>
<TD >57</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >55</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_agent|check_and_align_address_to_size</TD>
<TD >44</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >31</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|mux_ddr_0_altera_axi_slave_agent</TD>
<TD >310</TD>
<TD >11</TD>
<TD >10</TD>
<TD >11</TD>
<TD >412</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|arria10_hps_0_h2f_axi_master_agent|align_address_to_size</TD>
<TD >51</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1|arria10_hps_0_h2f_axi_master_agent</TD>
<TD >765</TD>
<TD >191</TD>
<TD >333</TD>
<TD >191</TD>
<TD >616</TD>
<TD >191</TD>
<TD >191</TD>
<TD >191</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_1</TD>
<TD >326</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >304</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|avalon_st_adapter|error_adapter_0</TD>
<TD >518</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >517</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|avalon_st_adapter</TD>
<TD >518</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >517</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser_003|clock_xer</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser_003</TD>
<TD >137</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >131</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser_002|clock_xer</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser_002</TD>
<TD >137</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >131</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser_001|clock_xer</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser_001</TD>
<TD >137</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >131</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser|clock_xer</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|crosser</TD>
<TD >137</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >131</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_cmd_width_adapter|uncompressor</TD>
<TD >62</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >49</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_cmd_width_adapter</TD>
<TD >136</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >671</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_rsp_width_adapter|check_and_align_address_to_size</TD>
<TD >45</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >38</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_rsp_width_adapter</TD>
<TD >676</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >131</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|rsp_mux_001</TD>
<TD >133</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|rsp_mux</TD>
<TD >133</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|rsp_demux</TD>
<TD >134</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >261</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|cmd_mux|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|cmd_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|cmd_mux</TD>
<TD >263</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|cmd_demux_001</TD>
<TD >133</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >131</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|cmd_demux</TD>
<TD >133</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >131</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub|subtract</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub</TD>
<TD >28</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >14</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub|subtract</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub</TD>
<TD >28</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >14</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub|subtract</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub</TD>
<TD >28</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >14</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub|subtract</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub</TD>
<TD >28</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >14</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub|subtract</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub</TD>
<TD >28</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >14</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub</TD>
<TD >28</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >14</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min</TD>
<TD >49</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size</TD>
<TD >40</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >38</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter</TD>
<TD >673</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >671</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_burst_adapter</TD>
<TD >673</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >671</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|router_002</TD>
<TD >671</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >671</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|router_001</TD>
<TD >131</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >131</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|router</TD>
<TD >131</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >131</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_agent_rdata_fifo</TD>
<TD >559</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >516</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_agent_rsp_fifo</TD>
<TD >711</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >670</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_agent|uncompressor</TD>
<TD >62</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >60</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_agent</TD>
<TD >2377</TD>
<TD >523</TD>
<TD >519</TD>
<TD >523</TD>
<TD >2480</TD>
<TD >523</TD>
<TD >523</TD>
<TD >523</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mux_ddr_0_altera_axi_master_agent|align_address_to_size</TD>
<TD >49</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mux_ddr_0_altera_axi_master_agent</TD>
<TD >445</TD>
<TD >87</TD>
<TD >217</TD>
<TD >87</TD>
<TD >308</TD>
<TD >87</TD>
<TD >87</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0|mm_clock_crossing_bridge_0_s0_translator</TD>
<TD >1145</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1132</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_interconnect_0</TD>
<TD >682</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >668</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Model1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_redocking_site_nfp_convert_single_to_fix_32_En0_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_nfp_round_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_redocking_site_nfp_convert_single_to_fix_32_En0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_nfp_round_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_nfp_recip_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_nfp_recip_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_nfp_relop_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Current_Refactory_Component|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Current_Refactory_Component|u_nfp_relop_comp</TD>
<TD >128</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >1</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Current_Refactory_Component|u_Initialization_Signal_block2|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Current_Refactory_Component|u_Initialization_Signal_block2</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Current_Refactory_Component</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_calc_Tref|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_calc_Tref|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_calc_Tref|u_nfp_log10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_calc_Tref</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_cal_trel_k|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_cal_trel_k|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_cal_trel_k|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_cal_trel_k</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Current_Release_Component|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Current_Release_Component|u_nfp_relop_comp</TD>
<TD >128</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >1</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Current_Release_Component|u_Initialization_Signal_block1|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Current_Release_Component|u_Initialization_Signal_block1</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Current_Release_Component</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_nfp_relop_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_unitRateInterval_Component|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_unitRateInterval_Component|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_unitRateInterval_Component|u_nfp_log10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_unitRateInterval_Component|u_nfp_abs_comp</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_unitRateInterval_Component|u_Initialization_Signal_block|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_unitRateInterval_Component|u_Initialization_Signal_block</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_unitRateInterval_Component</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Xsum_Component|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Xsum_Component|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Xsum_Component</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Elapsed_Time_Component|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Elapsed_Time_Component|u_redocking_site_Elapsed_Time_Component_nfp_convert_fix_10_En0_to_single</TD>
<TD >10</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Elapsed_Time_Component</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Redock_Component|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Redock_Component|u_nfp_log10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Redock_Component|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Redock_Component|u_nfp_abs_comp</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Redock_Component|u_Initialization_Signal|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Redock_Component|u_Initialization_Signal</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1|u_Redock_Component</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_1</TD>
<TD >323</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >34</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation|u_Correct_Redocking_Period|u_nfp_sub_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation|u_Correct_Redocking_Period|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation|u_Correct_Redocking_Period|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation|u_Correct_Redocking_Period|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation|u_Correct_Redocking_Period</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation|u_Current_Redock_Component|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation|u_Current_Redock_Component|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation|u_Current_Redock_Component|u_spike_generator_Redocking_Calculation_Current_Redock_Component_nfp_convert_fix_10_En0_to_single</TD>
<TD >10</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation|u_Current_Redock_Component|u_nfp_abs_comp</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation|u_Current_Redock_Component|u_Initialization_Signal|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation|u_Current_Redock_Component|u_Initialization_Signal</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation|u_Current_Redock_Component</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation|u_spike_generator_nfp_convert_double2single_2</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation|u_spike_generator_nfp_convert_double2single_1</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation|u_spike_generator_nfp_convert_double2single</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Calculation</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_redocking_site_nfp_convert_single_to_fix_32_En0_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_nfp_round_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_redocking_site_nfp_convert_single_to_fix_32_En0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_nfp_round_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_nfp_recip_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_nfp_recip_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_nfp_relop_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Current_Refactory_Component|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Current_Refactory_Component|u_nfp_relop_comp</TD>
<TD >128</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >1</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Current_Refactory_Component|u_Initialization_Signal_block2|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Current_Refactory_Component|u_Initialization_Signal_block2</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Current_Refactory_Component</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_calc_Tref|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_calc_Tref|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_calc_Tref|u_nfp_log10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_calc_Tref</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_cal_trel_k|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_cal_trel_k|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_cal_trel_k|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_cal_trel_k</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Current_Release_Component|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Current_Release_Component|u_nfp_relop_comp</TD>
<TD >128</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >1</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Current_Release_Component|u_Initialization_Signal_block1|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Current_Release_Component|u_Initialization_Signal_block1</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Current_Release_Component</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_nfp_relop_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_unitRateInterval_Component|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_unitRateInterval_Component|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_unitRateInterval_Component|u_nfp_log10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_unitRateInterval_Component|u_nfp_abs_comp</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_unitRateInterval_Component|u_Initialization_Signal_block|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_unitRateInterval_Component|u_Initialization_Signal_block</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_unitRateInterval_Component</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Xsum_Component|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Xsum_Component|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Xsum_Component</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Elapsed_Time_Component|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Elapsed_Time_Component|u_redocking_site_Elapsed_Time_Component_nfp_convert_fix_10_En0_to_single</TD>
<TD >10</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Elapsed_Time_Component</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Redock_Component|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Redock_Component|u_nfp_log10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Redock_Component|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Redock_Component|u_nfp_abs_comp</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Redock_Component|u_Initialization_Signal|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Redock_Component|u_Initialization_Signal</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2|u_Redock_Component</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_2</TD>
<TD >323</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >34</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_redocking_site_nfp_convert_single_to_fix_32_En0_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_nfp_round_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_redocking_site_nfp_convert_single_to_fix_32_En0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_nfp_round_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_nfp_recip_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_nfp_recip_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_nfp_relop_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Current_Refactory_Component|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Current_Refactory_Component|u_nfp_relop_comp</TD>
<TD >128</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >1</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Current_Refactory_Component|u_Initialization_Signal_block2|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Current_Refactory_Component|u_Initialization_Signal_block2</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Current_Refactory_Component</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_calc_Tref|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_calc_Tref|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_calc_Tref|u_nfp_log10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_calc_Tref</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_cal_trel_k|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_cal_trel_k|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_cal_trel_k|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_cal_trel_k</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Current_Release_Component|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Current_Release_Component|u_nfp_relop_comp</TD>
<TD >128</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >1</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Current_Release_Component|u_Initialization_Signal_block1|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Current_Release_Component|u_Initialization_Signal_block1</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Current_Release_Component</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_nfp_relop_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_unitRateInterval_Component|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_unitRateInterval_Component|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_unitRateInterval_Component|u_nfp_log10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_unitRateInterval_Component|u_nfp_abs_comp</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_unitRateInterval_Component|u_Initialization_Signal_block|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_unitRateInterval_Component|u_Initialization_Signal_block</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_unitRateInterval_Component</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Xsum_Component|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Xsum_Component|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Xsum_Component</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Elapsed_Time_Component|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Elapsed_Time_Component|u_redocking_site_Elapsed_Time_Component_nfp_convert_fix_10_En0_to_single</TD>
<TD >10</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Elapsed_Time_Component</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Redock_Component|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Redock_Component|u_nfp_log10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Redock_Component|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Redock_Component|u_nfp_abs_comp</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Redock_Component|u_Initialization_Signal|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Redock_Component|u_Initialization_Signal</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3|u_Redock_Component</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_3</TD>
<TD >323</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >34</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_redocking_site_nfp_convert_single_to_fix_32_En0_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_nfp_round_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_redocking_site_nfp_convert_single_to_fix_32_En0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_nfp_round_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_nfp_recip_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_nfp_recip_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_nfp_relop_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Current_Refactory_Component|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Current_Refactory_Component|u_nfp_relop_comp</TD>
<TD >128</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >1</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Current_Refactory_Component|u_Initialization_Signal_block2|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Current_Refactory_Component|u_Initialization_Signal_block2</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Current_Refactory_Component</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_calc_Tref|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_calc_Tref|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_calc_Tref|u_nfp_log10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_calc_Tref</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_cal_trel_k|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_cal_trel_k|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_cal_trel_k|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_cal_trel_k</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Current_Release_Component|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Current_Release_Component|u_nfp_relop_comp</TD>
<TD >128</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >1</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Current_Release_Component|u_Initialization_Signal_block1|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Current_Release_Component|u_Initialization_Signal_block1</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Current_Release_Component</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_nfp_relop_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_unitRateInterval_Component|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_unitRateInterval_Component|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_unitRateInterval_Component|u_nfp_log10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_unitRateInterval_Component|u_nfp_abs_comp</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_unitRateInterval_Component|u_Initialization_Signal_block|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_unitRateInterval_Component|u_Initialization_Signal_block</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_unitRateInterval_Component</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Xsum_Component|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Xsum_Component|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Xsum_Component</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Elapsed_Time_Component|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Elapsed_Time_Component|u_redocking_site_Elapsed_Time_Component_nfp_convert_fix_10_En0_to_single</TD>
<TD >10</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Elapsed_Time_Component</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Redock_Component|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Redock_Component|u_nfp_log10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Redock_Component|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Redock_Component|u_nfp_abs_comp</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Redock_Component|u_Initialization_Signal|u_nfp_wire_double</TD>
<TD >64</TD>
<TD >55</TD>
<TD >0</TD>
<TD >55</TD>
<TD >64</TD>
<TD >55</TD>
<TD >55</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Redock_Component|u_Initialization_Signal</TD>
<TD >3</TD>
<TD >54</TD>
<TD >0</TD>
<TD >54</TD>
<TD >64</TD>
<TD >54</TD>
<TD >54</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4|u_Redock_Component</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_Redocking_Site_4</TD>
<TD >323</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >34</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_spike_generator_nfp_convert_double2single_5</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_spike_generator_nfp_convert_double2single_4</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_spike_generator_nfp_convert_double2single_3</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_spike_generator_nfp_convert_double2single_2</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_spike_generator_nfp_convert_double2single_1</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator|u_spike_generator_nfp_convert_double2single</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Spike_Generator</TD>
<TD >419</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_nfp_add_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_nfp_relop_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >1</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_nfp_sub_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_19</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_18</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_20</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_uminus_comp_9</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_19</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_uminus_comp_8</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_17</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_16</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_18</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_gain_pow2_single_3</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_17</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_15</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_14</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_16</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_uminus_comp_7</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_15</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_uminus_comp_6</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_13</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_12</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_14</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_gain_pow2_single_2</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_13</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_11</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_10</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_12</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_uminus_comp_5</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_11</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_uminus_comp_4</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_9</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_8</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_10</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_gain_pow2_single_1</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_9</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_7</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_6</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_8</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_uminus_comp_3</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_7</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_uminus_comp_2</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_5</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_6</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_gain_pow2_single</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_5</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_4</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_uminus_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_3</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_2</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Slow_Power_Law</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >1</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_add_comp_11</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_add_comp_10</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_mul_comp_12</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_uminus_comp_5</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_mul_comp_11</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_uminus_comp_4</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_add_comp_9</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_add_comp_8</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_mul_comp_10</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_gain_pow2_single_1</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_mul_comp_9</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_add_comp_7</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_add_comp_6</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_mul_comp_8</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_uminus_comp_3</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_mul_comp_7</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_uminus_comp_2</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_add_comp_5</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_add_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_mul_comp_6</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_gain_pow2_single</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_mul_comp_5</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_add_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_add_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_mul_comp_4</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_uminus_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_mul_comp_3</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_add_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_mul_comp_2</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1|u_Fast_Power_Law</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model|u_Subsystem|u_nfp_mul_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model|u_Subsystem|u_nfp_signum_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model|u_Subsystem|u_nfp_pow10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model|u_Subsystem|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model|u_Subsystem|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model|u_Subsystem|u_nfp_log10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model|u_Subsystem|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model|u_Subsystem</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >1</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model|u_nfp_abs_comp</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model|u_Model</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model|u_Synapse_Model</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Model</TD>
<TD >485</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_add_comp_13</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_20</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_uminus_comp_6</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_add_comp_12</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_19</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_18</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_add_comp_11</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_17</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_uminus_comp_5</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_add_comp_10</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_16</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_15</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_add_comp_9</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_14</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_uminus_comp_4</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_add_comp_8</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_13</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_12</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_add_comp_7</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_11</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_uminus_comp_3</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_add_comp_6</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_10</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_9</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_add_comp_5</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_8</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_uminus_comp_2</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_add_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_7</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_6</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_add_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_5</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_uminus_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_add_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_4</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_3</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_add_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_2</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_Model2</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_Subsystem|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_Subsystem|u_nfp_div_comp_3</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_Subsystem|u_nfp_sub_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_Subsystem|u_nfp_div_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_Subsystem|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_Subsystem|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_Subsystem|u_nfp_exp_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_Subsystem|u_nfp_div_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_Subsystem|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_Subsystem|u_nfp_log10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_Subsystem|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_Subsystem|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_Subsystem</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_nfp_log_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_ihc_nl_log_nfp_convert_double2single</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_nfp_abs_comp</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >1</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C2_Wideband_Nonlinear_Log_Path</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_inner_hair_cell_nfp_convert_double2single_3</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_inner_hair_cell_nfp_convert_double2single_2</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_Subsystem|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_Subsystem|u_nfp_div_comp_3</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_Subsystem|u_nfp_sub_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_Subsystem|u_nfp_div_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_Subsystem|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_Subsystem|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_Subsystem|u_nfp_exp_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_Subsystem|u_nfp_div_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_Subsystem|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_Subsystem|u_nfp_log10_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_Subsystem|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_Subsystem|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_Subsystem</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_nfp_log_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_ihc_nl_log_nfp_convert_double2single</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_nfp_abs_comp</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >1</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_C1_Chirp_Nonlinear_Log_Path</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_inner_hair_cell_nfp_convert_double2single_1</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell|u_inner_hair_cell_nfp_convert_double2single</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_Inner_Hair_Cell</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_Calculate_C2filterout|u_nfp_div_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_Calculate_C2filterout|u_nfp_mul_comp_2</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_Calculate_C2filterout|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_Calculate_C2filterout|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_Calculate_C2filterout|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_Calculate_C2filterout|u_nfp_abs_comp</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_Calculate_C2filterout</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_19</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_18</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_24</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_23</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_17</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_16</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_22</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_21</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_20</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_15</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_14</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_19</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_18</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_13</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_12</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_17</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_16</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_15</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_11</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_10</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_14</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_13</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_9</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_8</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_12</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_11</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_10</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_7</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_6</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_9</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_8</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_5</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_7</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_6</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_5</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter|u_alpha10th_Order_IIR_Filter</TD>
<TD >835</TD>
<TD >800</TD>
<TD >0</TD>
<TD >800</TD>
<TD >32</TD>
<TD >800</TD>
<TD >800</TD>
<TD >800</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C2_Wideband_Filter</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Calculate_C1filterout|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Calculate_C1filterout</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_19</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_18</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_24</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_23</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_17</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_16</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_22</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_21</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_20</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_15</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_14</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_19</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_18</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_13</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_12</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_17</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_16</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_15</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_11</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_10</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_14</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_13</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_9</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_8</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_12</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_11</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_10</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_7</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_6</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_9</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_8</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_5</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_7</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_6</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_5</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_alpha10th_Order_IIR_Filter</TD>
<TD >835</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_div_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_uminus_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_add_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_pow_comp_3</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_add_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_div_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_gain_pow2_single_1</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_sub_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_pow_comp_2</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_sub_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_pow_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_pow_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_div_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_div_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_gain_pow2_single</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2|u_calc_coeff_nfp_convert_double2single</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff2</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >160</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp2|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp2|u_nfp_pow_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp2|u_nfp_pow_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp2|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp2|u_calc_temp_nfp_convert_double2single</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_div_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_uminus_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_add_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_pow_comp_3</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_add_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_div_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_gain_pow2_single_1</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_sub_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_pow_comp_2</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_sub_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_pow_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_pow_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_div_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_div_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_gain_pow2_single</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1|u_calc_coeff_nfp_convert_double2single</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff1</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >160</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp1|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp1|u_nfp_pow_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp1|u_nfp_pow_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp1|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp1|u_calc_temp_nfp_convert_double2single</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_div_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_uminus_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_add_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_pow_comp_3</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_add_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_div_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_gain_pow2_single_1</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_sub_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_pow_comp_2</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_sub_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_pow_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_pow_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_div_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_div_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_gain_pow2_single</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff|u_calc_coeff_nfp_convert_double2single</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_coeff</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >160</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_div_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_tan_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_c1_coefficients_nfp_convert_double2single_11</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_sub_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_add_comp_7</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_uminus_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_c1_coefficients_nfp_convert_double2single_10</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_add_comp_6</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_add_comp_5</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_3|u_nfp_add2_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_3|u_nfp_atan_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_3|u_nfp_div_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_3|u_nfp_atan_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_3|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_3|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_3|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_3|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_3</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_c1_coefficients_nfp_convert_double2single_9</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_add_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_2|u_nfp_add2_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_2|u_nfp_atan_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_2|u_nfp_div_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_2|u_nfp_atan_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_2|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_2|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_2|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_2|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_2</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_gain_pow2_single_1</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_add_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_c1_coefficients_nfp_convert_double2single_8</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_c1_coefficients_nfp_convert_double2single_7</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_gain_pow2_single</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_add_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_add_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_c1_coefficients_nfp_convert_double2single_6</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_c1_coefficients_nfp_convert_double2single_5</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_1|u_nfp_add2_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_1|u_nfp_atan_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_1|u_nfp_div_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_1|u_nfp_atan_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_1|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_1|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_1|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_1|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_Phase_Calc_i_1</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_c1_coefficients_nfp_convert_double2single_4</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_c1_coefficients_nfp_convert_double2single_3</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_c1_coefficients_nfp_convert_double2single_2</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp|u_nfp_pow_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp|u_nfp_pow_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp|u_calc_temp_nfp_convert_double2single</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_temp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_c1_coefficients_nfp_convert_double2single_1</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_nfp_add2_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model|u_calc_c1_coefficients_nfp_convert_double2single</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >32</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter|u_Model</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >480</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path|u_C1_Chirp_Filter</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Filter_Path</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_nfp_relop_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >1</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >1</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_nfp_sub_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_integer_delay_DPRAM</TD>
<TD >47</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_write_address_generator|u_calc_tau_write_address_generator_nfp_convert_single_to_fix_16_En5</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_write_address_generator</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_floor_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_sub_comp_4</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_div_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_sub_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_sqrt_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_div_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_mul_comp_5</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_mul_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_div_comp_2</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_gain_pow2_single_2</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_add_comp_2</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_sub_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_gain_pow2_single_1</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_mul_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_cos_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_mul_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_sub_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_add_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_div_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay|u_nfp_gain_pow2_single</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_gain_groupdelay</TD>
<TD >128</TD>
<TD >96</TD>
<TD >0</TD>
<TD >96</TD>
<TD >64</TD>
<TD >96</TD>
<TD >96</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_Calculate_tauwb|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_Calculate_tauwb|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_Calculate_tauwb|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_Calculate_tauwb</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_nfp_recip_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_Calculate_tauc1|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_Calculate_tauc1|u_nfp_gain_pow2_single</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_Calculate_tauc1|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2|u_Calculate_tauc1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model2</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model2|u_nfp_relop_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >1</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model2|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >1</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model2|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model2|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model2|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model2|u_nfp_exp_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model2|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model2|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model2|u_nfp_abs_comp</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model2</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_add_comp_7</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_add_comp_6</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_mul_comp_9</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_uminus_comp_3</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_mul_comp_8</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_uminus_comp_2</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_add_comp_5</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_add_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_mul_comp_7</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_mul_comp_6</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_mul_comp_5</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_add_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_add_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_mul_comp_4</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_uminus_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_mul_comp_3</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_add_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_mul_comp_2</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model|u_nfp_div_comp_3</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model|u_nfp_sub_comp_2</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model|u_nfp_div_comp_2</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model|u_nfp_add_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model|u_nfp_exp_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model|u_nfp_uminus_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model|u_nfp_div_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model|u_nfp_exp_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model|u_nfp_sub_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1|u_Model</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Calculate_wbout|u_nfp_mul_comp_2</TD>
<TD >64</TD>
<TD >18</TD>
<TD >0</TD>
<TD >18</TD>
<TD >32</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Calculate_wbout|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >1</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Calculate_wbout|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Calculate_wbout|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Calculate_wbout|u_nfp_pow_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Calculate_wbout|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Calculate_wbout</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_nfp_mul_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_nfp_mul_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_nfp_sincos_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_add_comp_12</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_mul_comp_12</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_add_comp_11</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_mul_comp_11</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_mul_comp_10</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_add_comp_10</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_mul_comp_9</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_add_comp_9</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_add_comp_8</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_mul_comp_8</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_add_comp_7</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_mul_comp_7</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_mul_comp_6</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_add_comp_6</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_mul_comp_5</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_add_comp_5</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_add_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_mul_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_add_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_mul_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_div_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_mul_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_add_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_div_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_add_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_div_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_gain_pow2_single</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_Third_Order_IIR_Filter</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_nfp_sincos_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_MATLAB_Function1|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_MATLAB_Function1|u_nfp_relop_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_MATLAB_Function1|u_nfp_sub_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model|u_MATLAB_Function1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path|u_Model</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model|u_Control_Path</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Auditory_Nerve_Model</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_gain_pow2_single</TD>
<TD >42</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >32</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_add_comp_11</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_add_comp_10</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_mul_comp_14</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_uminus_comp_5</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_mul_comp_13</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_uminus_comp_4</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_add_comp_9</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_add_comp_8</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_mul_comp_12</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_mul_comp_11</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_mul_comp_10</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_add_comp_7</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_add_comp_6</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_mul_comp_9</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_uminus_comp_3</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_mul_comp_8</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_uminus_comp_2</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_add_comp_5</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_add_comp_4</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_mul_comp_7</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_mul_comp_6</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_mul_comp_5</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_add_comp_3</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_add_comp_2</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_mul_comp_4</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_uminus_comp_1</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_mul_comp_3</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_uminus_comp</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_add_comp_1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_add_comp</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_mul_comp_2</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_mul_comp_1</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter|u_nfp_mul_comp</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA|u_Middle_Ear_Filter</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_UR_EAR_FPGA</TD>
<TD >485</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_ur_ear_fpga_sim_dataplane_Avalon_Data_Processing_nfp_convert_double2single</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing|u_ur_ear_fpga_sim_dataplane_Avalon_Data_Processing_nfp_convert_sfix_32_En28_to_single</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_Avalon_Data_Processing</TD>
<TD >517</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane|u_dataplane_tc</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0|u_ur_ear_fpga_sim_dataplane</TD>
<TD >39</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >37</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|ur_ear_fpga_sim_0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|som_config</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|pll_using_ad1939_mclk</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mux_ddr_0</TD>
<TD >213</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >214</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[7].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[6].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[5].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[7].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[6].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[5].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|rsp_fifo</TD>
<TD >593</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >522</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[7].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[6].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[5].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[7].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[6].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[5].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0|cmd_fifo</TD>
<TD >699</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >620</TD>
<TD >75</TD>
<TD >75</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|mm_clock_crossing_bridge_0</TD>
<TD >1136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|hmc.hmc_ast.data_if_inst</TD>
<TD >1128</TD>
<TD >1132</TD>
<TD >788</TD>
<TD >1132</TD>
<TD >1472</TD>
<TD >1132</TD>
<TD >1132</TD>
<TD >1132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|hmc_mmr_if_inst</TD>
<TD >162</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >170</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|hmc_sideband_if_inst</TD>
<TD >207</TD>
<TD >27</TD>
<TD >92</TD>
<TD >27</TD>
<TD >180</TD>
<TD >27</TD>
<TD >27</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|hmc_avl_if_inst</TD>
<TD >154</TD>
<TD >4</TD>
<TD >28</TD>
<TD >4</TD>
<TD >136</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|seq_if_inst|afi_cal_fail_regs</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|seq_if_inst|afi_cal_success_regs</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|seq_if_inst|afi_seq_busy_regs</TD>
<TD >6</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|seq_if_inst|afi_wlat_regs</TD>
<TD >8</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|seq_if_inst|afi_rlat_regs</TD>
<TD >8</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|seq_if_inst|afi_ctl_long_idle_regs</TD>
<TD >6</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|seq_if_inst|afi_ctl_refresh_done_regs</TD>
<TD >6</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|seq_if_inst|afi_cal_req_regs</TD>
<TD >3</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|seq_if_inst</TD>
<TD >38</TD>
<TD >12</TD>
<TD >15</TD>
<TD >12</TD>
<TD >39</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|io_tiles_wrap_inst|altera_emif_arch_nf_abphy_mux_inst</TD>
<TD >4932</TD>
<TD >1466</TD>
<TD >0</TD>
<TD >1466</TD>
<TD >3466</TD>
<TD >1466</TD>
<TD >1466</TD>
<TD >1466</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst</TD>
<TD >2001</TD>
<TD >4</TD>
<TD >279</TD>
<TD >4</TD>
<TD >1497</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|io_tiles_wrap_inst</TD>
<TD >2002</TD>
<TD >425</TD>
<TD >1</TD>
<TD >425</TD>
<TD >1498</TD>
<TD >425</TD>
<TD >425</TD>
<TD >425</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|io_aux_inst</TD>
<TD >175</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >217</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].gen_x8.ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].gen_x8.ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].gen_x8.ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].gen_x8.ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].gen_x8.ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_alert_n.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[4].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[3].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[2].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[1].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[0].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[39].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[38].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[37].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[36].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[35].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[34].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[33].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[32].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[31].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[30].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[29].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[28].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[27].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[26].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[25].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[24].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[23].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[22].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[21].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[20].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[19].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[18].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[17].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[16].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[15].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[14].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[13].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[12].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[11].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[10].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[9].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[8].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[7].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[6].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[5].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[4].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[3].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[2].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[1].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[0].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_par.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_par.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_act_n.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_act_n.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_reset_n.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_reset_n.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_odt.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_odt.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_cs_n.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_cs_n.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_cke.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_cke.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_bg.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_bg.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_ba.inst[1].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_ba.inst[1].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_ba.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_ba.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[16].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[16].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[15].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[15].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[14].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[14].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[13].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[13].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[12].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[12].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[11].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[11].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[10].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[10].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[9].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[9].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[8].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[8].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[7].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[7].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[6].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[6].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[5].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[5].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[4].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[4].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[3].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[3].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[2].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[2].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[1].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[1].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_dqs_bus[2].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_dqs_bus[2].ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_dqs_bus[1].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_dqs_bus[1].ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_dqs_bus[0].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_dqs_bus[0].ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_pin[11].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_pin[10].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_pin[9].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_pin[8].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_pin[7].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_pin[6].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_pin[5].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_pin[4].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_pin[3].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_pin[2].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_pin[1].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst|unused_pin[0].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|bufs_inst</TD>
<TD >331</TD>
<TD >30</TD>
<TD >105</TD>
<TD >30</TD>
<TD >170</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >59</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|hps.hps_clks_rsts_inst</TD>
<TD >38</TD>
<TD >53</TD>
<TD >36</TD>
<TD >53</TD>
<TD >55</TD>
<TD >53</TD>
<TD >53</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|oct_inst</TD>
<TD >9</TD>
<TD >3</TD>
<TD >8</TD>
<TD >3</TD>
<TD >35</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|pll_extra_clks_inst</TD>
<TD >10</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst|pll_inst</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch|arch_inst</TD>
<TD >5009</TD>
<TD >4105</TD>
<TD >4138</TD>
<TD >4105</TD>
<TD >4878</TD>
<TD >4105</TD>
<TD >4105</TD>
<TD >4105</TD>
<TD >59</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0|arch</TD>
<TD >5009</TD>
<TD >907</TD>
<TD >0</TD>
<TD >907</TD>
<TD >4125</TD>
<TD >907</TD>
<TD >907</TD>
<TD >907</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_a10_hps_0</TD>
<TD >4102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4125</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|cal_slave_component|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|cal_slave_component|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|cal_slave_component|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|cal_slave_component|mm_interconnect_0|ioaux_soft_ram_s1_translator</TD>
<TD >99</TD>
<TD >7</TD>
<TD >4</TD>
<TD >7</TD>
<TD >86</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|cal_slave_component|mm_interconnect_0|ioaux_master_bridge_m0_translator</TD>
<TD >100</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >93</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|cal_slave_component|mm_interconnect_0</TD>
<TD >90</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|cal_slave_component|ioaux_soft_ram|the_altsyncram|auto_generated</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|cal_slave_component|ioaux_soft_ram</TD>
<TD >56</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >32</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|cal_slave_component|ioaux_master_bridge</TD>
<TD >94</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >90</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|cal_slave_component</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|hmc.amm.data_if_inst</TD>
<TD >2304</TD>
<TD >1664</TD>
<TD >1216</TD>
<TD >1664</TD>
<TD >2752</TD>
<TD >1664</TD>
<TD >1664</TD>
<TD >1664</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|hmc_mmr_if_inst</TD>
<TD >162</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >170</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|hmc_sideband_if_inst</TD>
<TD >255</TD>
<TD >27</TD>
<TD >128</TD>
<TD >27</TD>
<TD >180</TD>
<TD >27</TD>
<TD >27</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|hmc_avl_if_inst</TD>
<TD >110</TD>
<TD >58</TD>
<TD >32</TD>
<TD >58</TD>
<TD >136</TD>
<TD >58</TD>
<TD >58</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|seq_if_inst|afi_cal_fail_regs</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|seq_if_inst|afi_cal_success_regs</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|seq_if_inst|afi_seq_busy_regs</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|seq_if_inst|afi_wlat_regs</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|seq_if_inst|afi_rlat_regs</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|seq_if_inst|afi_ctl_long_idle_regs</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|seq_if_inst|afi_ctl_refresh_done_regs</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|seq_if_inst|afi_cal_req_regs</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|seq_if_inst</TD>
<TD >38</TD>
<TD >11</TD>
<TD >14</TD>
<TD >11</TD>
<TD >39</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|io_tiles_wrap_inst|altera_emif_arch_nf_abphy_mux_inst</TD>
<TD >7004</TD>
<TD >2114</TD>
<TD >0</TD>
<TD >2114</TD>
<TD >4890</TD>
<TD >2114</TD>
<TD >2114</TD>
<TD >2114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst</TD>
<TD >2777</TD>
<TD >4</TD>
<TD >315</TD>
<TD >4</TD>
<TD >2145</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|io_tiles_wrap_inst</TD>
<TD >2778</TD>
<TD >625</TD>
<TD >1</TD>
<TD >625</TD>
<TD >2146</TD>
<TD >625</TD>
<TD >625</TD>
<TD >625</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|io_aux_inst</TD>
<TD >175</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >217</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].gen_x8.ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].gen_x8.ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].gen_x8.ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].gen_x8.ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].gen_x8.ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].gen_x8.ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].gen_x8.ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].gen_x8.ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_alert_n.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[7].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[6].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[5].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[4].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[3].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[2].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[1].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[0].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[63].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[62].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[61].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[60].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[59].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[58].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[57].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[56].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[55].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[54].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[53].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[52].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[51].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[50].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[49].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[48].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[47].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[46].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[45].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[44].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[43].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[42].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[41].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[40].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[39].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[38].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[37].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[36].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[35].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[34].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[33].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[32].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[31].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[30].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[29].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[28].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[27].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[26].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[25].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[24].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[23].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[22].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[21].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[20].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[19].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[18].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[17].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[16].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[15].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[14].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[13].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[12].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[11].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[10].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[9].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[8].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[7].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[6].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[5].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[4].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[3].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[2].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[1].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_dq.inst[0].b</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_par.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_par.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_act_n.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_act_n.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_reset_n.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_reset_n.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_odt.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_odt.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_cs_n.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_cs_n.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_cke.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_cke.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_bg.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_bg.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_ba.inst[1].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_ba.inst[1].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_ba.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_ba.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[16].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[16].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[15].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[15].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[14].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[14].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[13].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[13].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[12].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[12].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[11].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[11].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[10].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[10].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[9].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[9].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[8].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[8].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[7].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[7].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[6].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[6].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[5].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[5].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[4].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[4].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[3].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[3].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[2].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[2].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[1].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[1].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[0].ubuf</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_a.inst[0].b</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_dqs_bus[3].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_dqs_bus[3].ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_dqs_bus[2].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_dqs_bus[2].ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_dqs_bus[1].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_dqs_bus[1].ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_dqs_bus[0].ub1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_dqs_bus[0].ub0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[26].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[25].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[24].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[23].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[22].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[21].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[20].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[19].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[18].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[17].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[16].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[15].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[14].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[13].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[12].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[11].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[10].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[9].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[8].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[7].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[6].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[5].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[4].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[3].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[2].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[1].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst|unused_pin[0].ub</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|bufs_inst</TD>
<TD >475</TD>
<TD >30</TD>
<TD >150</TD>
<TD >30</TD>
<TD >226</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|non_hps.core_clks_rsts_inst</TD>
<TD >55</TD>
<TD >27</TD>
<TD >46</TD>
<TD >27</TD>
<TD >55</TD>
<TD >27</TD>
<TD >27</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|oct_inst</TD>
<TD >9</TD>
<TD >3</TD>
<TD >8</TD>
<TD >3</TD>
<TD >35</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|pll_extra_clks_inst</TD>
<TD >10</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst|pll_inst</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch|arch_inst</TD>
<TD >5747</TD>
<TD >4105</TD>
<TD >4136</TD>
<TD >4105</TD>
<TD >5582</TD>
<TD >4105</TD>
<TD >4105</TD>
<TD >4105</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0|arch</TD>
<TD >5747</TD>
<TD >5096</TD>
<TD >0</TD>
<TD >5096</TD>
<TD >606</TD>
<TD >5096</TD>
<TD >5096</TD>
<TD >5096</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|emif_0</TD>
<TD >615</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >548</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|hps_io|border</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|hps_io</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|f2s_rl_adp_inst|i_f2s_b</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|f2s_rl_adp_inst|i_f2s_r</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >25</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|f2s_rl_adp_inst|i_f2s_w</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >25</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|f2s_rl_adp_inst|i_f2s_aw</TD>
<TD >65</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >61</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|f2s_rl_adp_inst|i_f2s_ar</TD>
<TD >65</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >61</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|f2s_rl_adp_inst</TD>
<TD >183</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >180</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2</TD>
<TD >183</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >180</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|f2s_rl_adp_inst|i_f2s_b</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|f2s_rl_adp_inst|i_f2s_r</TD>
<TD >141</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >137</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|f2s_rl_adp_inst|i_f2s_w</TD>
<TD >155</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >151</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|f2s_rl_adp_inst|i_f2s_aw</TD>
<TD >65</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >61</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|f2s_rl_adp_inst|i_f2s_ar</TD>
<TD >65</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >61</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|f2s_rl_adp_inst</TD>
<TD >421</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >418</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|_w_valid_alen</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|b_ready_alen</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_valid_alen</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|r_ready_alen</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_last_alen</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_valid_alen</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_size_alen</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_prot_alen</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_size_alen</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_prot_alen</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_lock_alen</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_burst_alen</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_lock_alen</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_burst_alen</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0</TD>
<TD >421</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >418</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|f2sdram</TD>
<TD >562</TD>
<TD >283</TD>
<TD >0</TD>
<TD >283</TD>
<TD >146</TD>
<TD >283</TD>
<TD >283</TD>
<TD >283</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga|r_id_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga|b_id_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga|rdata_alen</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga|s2f_rl_adp_ins|i_s2f_b</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga|s2f_rl_adp_ins|i_s2f_r</TD>
<TD >141</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >137</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga|s2f_rl_adp_ins|i_s2f_w</TD>
<TD >155</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >151</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga|s2f_rl_adp_ins|i_s2f_aw</TD>
<TD >65</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >61</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga|s2f_rl_adp_ins|i_s2f_ar</TD>
<TD >65</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >61</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga|s2f_rl_adp_ins</TD>
<TD >421</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >418</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga</TD>
<TD >157</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >272</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga_light_weight|r_id_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga_light_weight|b_id_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga_light_weight|rdata_alen</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_b</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_r</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >41</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_w</TD>
<TD >47</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_aw</TD>
<TD >65</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >61</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_ar</TD>
<TD >65</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >61</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst</TD>
<TD >217</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >214</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|hps2fpga_light_weight</TD>
<TD >59</TD>
<TD >24</TD>
<TD >0</TD>
<TD >24</TD>
<TD >164</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|w_id_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|aw_ar_user</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|aw_len_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|aw_id_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|aw_cache_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|ar_ar_user</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|ar_len_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|ar_id_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|ar_cache_alen</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|araddr_alen</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|awaddr_alen</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|wdata_alen</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|f2s_rl_adp_inst|i_f2s_b</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|f2s_rl_adp_inst|i_f2s_r</TD>
<TD >141</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >137</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|f2s_rl_adp_inst|i_f2s_w</TD>
<TD >155</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >151</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|f2s_rl_adp_inst|i_f2s_aw</TD>
<TD >65</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >61</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|f2s_rl_adp_inst|i_f2s_ar</TD>
<TD >65</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >61</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps|f2s_rl_adp_inst</TD>
<TD >421</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >418</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|fpga2hps</TD>
<TD >283</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >146</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|emif_interface|inst</TD>
<TD >580</TD>
<TD >193</TD>
<TD >0</TD>
<TD >193</TD>
<TD >445</TD>
<TD >193</TD>
<TD >193</TD>
<TD >193</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces|emif_interface</TD>
<TD >4096</TD>
<TD >0</TD>
<TD >58</TD>
<TD >0</TD>
<TD >4096</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0|fpga_interfaces</TD>
<TD >4913</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >4816</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|arria10_hps_0</TD>
<TD >4923</TD>
<TD >293</TD>
<TD >0</TD>
<TD >293</TD>
<TD >4826</TD>
<TD >293</TD>
<TD >293</TD>
<TD >293</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_qsys_ad1939_audio_blade_v1_0|P2S_DAC2_right</TD>
<TD >34</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_qsys_ad1939_audio_blade_v1_0|P2S_DAC2_left</TD>
<TD >34</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_qsys_ad1939_audio_blade_v1_0|P2S_DAC1_right</TD>
<TD >34</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_qsys_ad1939_audio_blade_v1_0|P2S_DAC1_left</TD>
<TD >34</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_qsys_ad1939_audio_blade_v1_0|S2P_ADC2</TD>
<TD >2</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >32</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_qsys_ad1939_audio_blade_v1_0|S2P_ADC1</TD>
<TD >2</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >32</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_qsys_ad1939_audio_blade_v1_0</TD>
<TD >80</TD>
<TD >39</TD>
<TD >20</TD>
<TD >39</TD>
<TD >78</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_9|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_9</TD>
<TD >42</TD>
<TD >138</TD>
<TD >37</TD>
<TD >138</TD>
<TD >141</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_8|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_8</TD>
<TD >42</TD>
<TD >138</TD>
<TD >37</TD>
<TD >138</TD>
<TD >141</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_7|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_7</TD>
<TD >42</TD>
<TD >138</TD>
<TD >37</TD>
<TD >138</TD>
<TD >141</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_6|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_6</TD>
<TD >42</TD>
<TD >138</TD>
<TD >37</TD>
<TD >138</TD>
<TD >141</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_5|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_5</TD>
<TD >42</TD>
<TD >138</TD>
<TD >37</TD>
<TD >138</TD>
<TD >141</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_4|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_4</TD>
<TD >42</TD>
<TD >138</TD>
<TD >37</TD>
<TD >138</TD>
<TD >141</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_3|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_3</TD>
<TD >42</TD>
<TD >138</TD>
<TD >37</TD>
<TD >138</TD>
<TD >141</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_2|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_2</TD>
<TD >42</TD>
<TD >138</TD>
<TD >37</TD>
<TD >138</TD>
<TD >141</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_15|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_15</TD>
<TD >42</TD>
<TD >138</TD>
<TD >37</TD>
<TD >138</TD>
<TD >141</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_14|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_14</TD>
<TD >42</TD>
<TD >138</TD>
<TD >37</TD>
<TD >138</TD>
<TD >141</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_13|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_13</TD>
<TD >42</TD>
<TD >138</TD>
<TD >37</TD>
<TD >138</TD>
<TD >141</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_12|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_12</TD>
<TD >42</TD>
<TD >138</TD>
<TD >37</TD>
<TD >138</TD>
<TD >141</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_11|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_11</TD>
<TD >42</TD>
<TD >138</TD>
<TD >37</TD>
<TD >138</TD>
<TD >141</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_10|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_10</TD>
<TD >42</TD>
<TD >138</TD>
<TD >37</TD>
<TD >138</TD>
<TD >141</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_1|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_1</TD>
<TD >42</TD>
<TD >109</TD>
<TD >37</TD>
<TD >109</TD>
<TD >141</TD>
<TD >109</TD>
<TD >109</TD>
<TD >109</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_0|serial_shift_map</TD>
<TD >10</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_fpga_microphone_encoder_decoder_0</TD>
<TD >42</TD>
<TD >138</TD>
<TD >37</TD>
<TD >138</TD>
<TD >141</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad7768_v1_0|\load_shift_generate:0:serial_shift_map</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad7768_v1_0|\load_shift_generate:1:serial_shift_map</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad7768_v1_0|\load_shift_generate:2:serial_shift_map</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad7768_v1_0|\load_shift_generate:3:serial_shift_map</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad7768_v1_0</TD>
<TD >8</TD>
<TD >38</TD>
<TD >0</TD>
<TD >38</TD>
<TD >38</TD>
<TD >38</TD>
<TD >38</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad5791_v1_right|spi_delay</TD>
<TD >3</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad5791_v1_right|spi_AD5791|spi_slave</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad5791_v1_right|spi_AD5791</TD>
<TD >28</TD>
<TD >28</TD>
<TD >0</TD>
<TD >28</TD>
<TD >31</TD>
<TD >28</TD>
<TD >28</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad5791_v1_right</TD>
<TD >40</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad5791_v1_left|spi_delay</TD>
<TD >3</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad5791_v1_left|spi_AD5791|spi_slave</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad5791_v1_left|spi_AD5791</TD>
<TD >28</TD>
<TD >28</TD>
<TD >0</TD>
<TD >28</TD>
<TD >31</TD>
<TD >28</TD>
<TD >28</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad5791_v1_left</TD>
<TD >40</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad4020_right|spi_AD4020|spi_slave</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad4020_right|spi_AD4020</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >23</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad4020_right</TD>
<TD >4</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >40</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad4020_left|spi_AD4020|spi_slave</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad4020_left|spi_AD4020</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >23</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0|fe_ad4020_left</TD>
<TD >4</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >40</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i0</TD>
<TD >64</TD>
<TD >43</TD>
<TD >0</TD>
<TD >43</TD>
<TD >149</TD>
<TD >43</TD>
<TD >43</TD>
<TD >43</TD>
<TD >177</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll_entity|iopll_0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll_entity</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
