# compile vhdl design source files
vhdl xil_defaultlib  "../../../Term_Project.srcs/sources_1/imports/VHDL sources/EdgeCounter.vhd"
vhdl xil_defaultlib  "../../../testbenches/EdgeCounter_tb.vhd"

# Do not sort compile order
nosort
