\hypertarget{a00020}{}\subsection{/\+Users/daizhirui/\+Development/\+Camel\+\_\+\+Library/release/include/mcu.h File Reference}
\label{a00020}\index{/\+Users/daizhirui/\+Development/\+Camel\+\_\+\+Library/release/include/mcu.\+h@{/\+Users/daizhirui/\+Development/\+Camel\+\_\+\+Library/release/include/mcu.\+h}}


M2 micro core unit.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
\subsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{a00020_a2d484dc15bdf30ee11ab3b05f31f0e16}{Memory\+Read32}}(addr)~($\ast$(volatile \mbox{\hyperlink{a00020_a06da901348542a481c297d9b700e2001}{memory\+\_\+addr\+\_\+t}}$\ast$)(addr))
\begin{DoxyCompactList}\small\item\em Read 32-\/bit data from a specific address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_a6b9732365b12e48ddb89fe1028b975b0}{Memory\+Write32}}(addr,  val)~($\ast$(volatile \mbox{\hyperlink{a00020_a06da901348542a481c297d9b700e2001}{memory\+\_\+addr\+\_\+t}}$\ast$)(addr)) = (val)
\begin{DoxyCompactList}\small\item\em Write 32-\/bit data to a specific address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(addr,  val)~(($\ast$(volatile \mbox{\hyperlink{a00020_a06da901348542a481c297d9b700e2001}{memory\+\_\+addr\+\_\+t}}$\ast$)(addr)) $\vert$= (val))
\begin{DoxyCompactList}\small\item\em Logical OR operation on 32-\/bit data at a specific address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(addr,  val)~(($\ast$(volatile \mbox{\hyperlink{a00020_a06da901348542a481c297d9b700e2001}{memory\+\_\+addr\+\_\+t}}$\ast$)(addr)) \&= (val))
\begin{DoxyCompactList}\small\item\em Logical addr\+ND operation on 32-\/bit data from a specific address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_afc530c7e6b49b0ca97c1ad9dac1c4750}{Memory\+Bit\+At}}(addr,  val)~(( $\ast$(volatile \mbox{\hyperlink{a00020_a06da901348542a481c297d9b700e2001}{memory\+\_\+addr\+\_\+t}}$\ast$)(addr) $>$$>$ val ) \&0x1)
\begin{DoxyCompactList}\small\item\em Get a specific bit of a 32-\/bit data from a specific address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_a99a602346038b54068758ef00c42d1b6}{Memory\+Bit\+On}}(addr,  val)~\mbox{\hyperlink{a00020_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(addr,1$<$$<$(val))
\begin{DoxyCompactList}\small\item\em Set a specific bit of a 32-\/bit data from a specific address to 1. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_a04c34919a950117ae7da2dc5a235622b}{Memory\+Bit\+Off}}(addr,  val)~\mbox{\hyperlink{a00020_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(addr,$\sim$(1$<$$<$(val)))
\begin{DoxyCompactList}\small\item\em Set a specific bit of a 32-\/bit data from a specific address to 0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_ae49e41753dbce64185d380d307ade78d}{Memory\+Bit\+Switch}}(addr,  val)~($\ast$(volatile \mbox{\hyperlink{a00020_a06da901348542a481c297d9b700e2001}{memory\+\_\+addr\+\_\+t}}$\ast$)(addr)$^\wedge$=(1$<$$<$(val)))
\begin{DoxyCompactList}\small\item\em Set a specific bit of a 32-\/bit data from a specific address to opposite state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_a8c864ced65734e7f17f208d7b532c251}{R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To}}(address)
\begin{DoxyCompactList}\small\item\em Jump to a specific address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_a017f8665ec51267680fc0e536db19c13}{R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock}}(mode)
\begin{DoxyCompactList}\small\item\em Set the frequency of the system clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_ae64bbc76e9536602350b7ec801d010c1}{R\+T\+\_\+\+Sram\+\_\+\+Clear}}()
\begin{DoxyCompactList}\small\item\em This function is to clear the former 7\+K-\/byte sram. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef unsigned long \mbox{\hyperlink{a00020_a06da901348542a481c297d9b700e2001}{memory\+\_\+addr\+\_\+t}}
\item 
typedef void($\ast$ \mbox{\hyperlink{a00020_a3d987633d7a3ca10c14905a807b62eb1}{Func\+Ptr}}) (void)
\item 
typedef void($\ast$ \mbox{\hyperlink{a00020_a0891965816a5b721b07f7bebefaf7430}{Func\+Ptr1}}) (uint32\+\_\+t)
\item 
typedef void($\ast$ \mbox{\hyperlink{a00020_a331a88eeefe11112bb8fe1b43dd777b8}{Func\+Ptr2}}) (uint32\+\_\+t, uint32\+\_\+t)
\end{DoxyCompactItemize}
\subsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{a00020_ab43e533f3793920486fb81c580f71564}{switch\+\_\+t}} \{ \mbox{\hyperlink{a00020_ab43e533f3793920486fb81c580f71564a977d478dacaae531f95695750d1e9d03}{ON}} = 0x1, 
\mbox{\hyperlink{a00020_ab43e533f3793920486fb81c580f71564aac132f2982b98bcaa3445e535a03ff75}{O\+FF}} = 0x0
 \}
\item 
enum \mbox{\hyperlink{a00020_a6d33f21be3f0c5cf91c5d638e8aca086}{trigger\+\_\+mode\+\_\+t}} \{ \mbox{\hyperlink{a00020_a6d33f21be3f0c5cf91c5d638e8aca086a60a109ab1ab372f4e3935064a3f0a26c}{R\+I\+S\+I\+N\+G\+\_\+\+T\+R\+I\+G\+G\+ER}} = 0x1, 
\mbox{\hyperlink{a00020_a6d33f21be3f0c5cf91c5d638e8aca086a75134708fc2093222ca5a56acefc5d3f}{F\+A\+L\+L\+I\+N\+G\+\_\+\+T\+R\+I\+G\+G\+ER}} = 0x0
 \}
\item 
enum \mbox{\hyperlink{a00020_a4ecccde27f29cedbe9bc6a22e3aad16f}{K\+E\+R\+N\+A\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}} \{ \mbox{\hyperlink{a00020_a4ecccde27f29cedbe9bc6a22e3aad16fa2c882d4b03fdd083b40f2807ea7c0bf2}{U\+S\+E\+R\+\_\+\+I\+NT}} = (uint32\+\_\+t)0x01001\+F\+FC, 
\mbox{\hyperlink{a00020_a4ecccde27f29cedbe9bc6a22e3aad16fa2a5bd1194e8dba9ee7ed1d1039942739}{P\+C\+\_\+\+L\+OC}} = (uint32\+\_\+t)0x01001\+F\+F8, 
\mbox{\hyperlink{a00020_a4ecccde27f29cedbe9bc6a22e3aad16fa529ec3035e124aebce1fd8b0a0b7c408}{I\+N\+T\+\_\+\+C\+O\+U\+NT}} = (uint32\+\_\+t)0x01001\+F\+F4
 \}
\item 
enum \mbox{\hyperlink{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44d}{M2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+EG}} \{ \newline
{\bfseries S\+Y\+S\+\_\+\+C\+T\+L0\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800700, 
{\bfseries S\+Y\+S\+\_\+\+C\+T\+L2\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800702, 
{\bfseries S\+Y\+S\+\_\+\+I\+R\+Q\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800707, 
{\bfseries I\+N\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800500, 
{\bfseries I\+N\+T\+\_\+\+C\+T\+L1\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800501, 
{\bfseries I\+N\+T\+\_\+\+C\+T\+L2\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800502, 
{\bfseries I\+N\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800503, 
{\bfseries U\+A\+R\+T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800000, 
{\bfseries U\+A\+R\+T0\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800001, 
{\bfseries U\+A\+R\+T0\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800002, 
{\bfseries U\+A\+R\+T0\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800003, 
{\bfseries U\+A\+R\+T0\+\_\+\+C\+T\+L\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800004, 
{\bfseries U\+A\+R\+T0\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800005, 
{\bfseries U\+A\+R\+T0\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800006, 
{\bfseries U\+A\+R\+T0\+\_\+\+B\+R\+P\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800007, 
{\bfseries U\+A\+R\+T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800800, 
{\bfseries U\+A\+R\+T1\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800801, 
{\bfseries U\+A\+R\+T1\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800802, 
{\bfseries U\+A\+R\+T1\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800803, 
{\bfseries U\+A\+R\+T1\+\_\+\+C\+T\+L\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800804, 
\newline
{\bfseries U\+A\+R\+T1\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800805, 
{\bfseries U\+A\+R\+T1\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800806, 
{\bfseries U\+A\+R\+T1\+\_\+\+B\+R\+P\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800807, 
{\bfseries S\+P\+I\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800d00, 
{\bfseries S\+P\+I\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800d01, 
{\bfseries S\+P\+I\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800d02, 
{\bfseries S\+P\+I\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800d03, 
{\bfseries S\+P\+I\+\_\+\+C\+T\+L\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800d04, 
{\bfseries S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800d05, 
\mbox{\hyperlink{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44da81072e84e040f3ee8c531655c60e325d}{S\+Y\+S\+\_\+\+G\+D\+R\+\_\+\+R\+EG}} = (memory\+\_\+addr\+\_\+t)0x1f800703, 
\mbox{\hyperlink{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44da835280d31e2f3f5bc44bb1eb58024d80}{S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG}} = (memory\+\_\+addr\+\_\+t)0x1f800704, 
\mbox{\hyperlink{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44dabc4ad11c216d218134b37833679bab11}{S\+Y\+S\+\_\+\+G\+P\+I\+O0\+\_\+\+R\+EG}} = (memory\+\_\+addr\+\_\+t)0x1f800705, 
\mbox{\hyperlink{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44da394e80146590b4c461618c0c8ba298a9}{S\+Y\+S\+\_\+\+G\+P\+I\+O1\+\_\+\+R\+EG}} = (memory\+\_\+addr\+\_\+t)0x1f800706, 
{\bfseries T0\+\_\+\+C\+T\+L0\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800100, 
{\bfseries T0\+\_\+\+R\+E\+F\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800101, 
{\bfseries T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800102, 
{\bfseries T0\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800103, 
{\bfseries T0\+\_\+\+C\+L\+K\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800104, 
{\bfseries T0\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800105, 
{\bfseries T1\+\_\+\+C\+T\+L0\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800200, 
\newline
{\bfseries T1\+\_\+\+R\+E\+F\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800201, 
{\bfseries T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800202, 
{\bfseries T1\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800203, 
{\bfseries T1\+\_\+\+C\+L\+K\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800204, 
{\bfseries T1\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800205, 
{\bfseries T2\+\_\+\+C\+T\+L0\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800400, 
{\bfseries T2\+\_\+\+R\+E\+F\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800401, 
{\bfseries T2\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800402, 
{\bfseries T2\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800403, 
{\bfseries T2\+\_\+\+C\+L\+K\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800404, 
{\bfseries T2\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800405, 
{\bfseries T2\+\_\+\+P\+H\+A\+S\+E\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800406, 
{\bfseries T4\+\_\+\+C\+T\+L0\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800a00, 
{\bfseries T4\+\_\+\+R\+E\+F0\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800a01, 
{\bfseries T4\+\_\+\+C\+L\+K0\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800a02, 
{\bfseries T4\+\_\+\+R\+E\+F1\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800a03, 
{\bfseries T4\+\_\+\+C\+L\+K1\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800a04, 
{\bfseries A\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800600, 
{\bfseries A\+D\+\_\+\+O\+P\+O\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800601, 
{\bfseries A\+D\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800602, 
\newline
{\bfseries A\+D\+\_\+\+C\+L\+R\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800603, 
{\bfseries L\+C\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800300, 
{\bfseries L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800380, 
{\bfseries L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E0} = (memory\+\_\+addr\+\_\+t)0x1f800380, 
{\bfseries L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E1} = (memory\+\_\+addr\+\_\+t)0x1f800384, 
{\bfseries L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E2} = (memory\+\_\+addr\+\_\+t)0x1f800388, 
{\bfseries L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E3} = (memory\+\_\+addr\+\_\+t)0x1f80038c, 
{\bfseries W\+D\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800b00, 
{\bfseries W\+D\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800b03, 
{\bfseries W\+D\+T\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800b02, 
{\bfseries R\+T\+C\+\_\+\+C\+T\+L\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800f00, 
{\bfseries R\+T\+C\+\_\+\+T\+I\+M\+E\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800f01, 
{\bfseries R\+T\+C\+\_\+\+C\+L\+R\+\_\+\+R\+EG} = (memory\+\_\+addr\+\_\+t)0x1f800f03
 \}
\item 
enum \mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5b}{S\+Y\+S\+\_\+\+C\+LK}} \{ \mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5baaac7754daa9ff2db35951f3539495122}{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+3M}} = (0x0$<$$<$12), 
\mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5bad1640aa8c46162a7551abca12293ef39}{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+6M}} = (0x1$<$$<$12), 
\mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5ba6c646c9a1e4c38ef0af6d576eacfb401}{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+12M}} = (0x3$<$$<$12)
 \}
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}
M2 micro core unit. 

\begin{DoxyAuthor}{Author}
Zhirui Dai 
\end{DoxyAuthor}
\begin{DoxyDate}{Date}
2018-\/05-\/25 
\end{DoxyDate}


\subsubsection{Macro Definition Documentation}
\mbox{\Hypertarget{a00020_ad87cedffcaadc51db22594fce55173d4}\label{a00020_ad87cedffcaadc51db22594fce55173d4}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+And32@{Memory\+And32}}
\index{Memory\+And32@{Memory\+And32}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+And32}{MemoryAnd32}}
{\footnotesize\ttfamily \#define Memory\+And32(\begin{DoxyParamCaption}\item[{}]{addr,  }\item[{}]{val }\end{DoxyParamCaption})~(($\ast$(volatile \mbox{\hyperlink{a00020_a06da901348542a481c297d9b700e2001}{memory\+\_\+addr\+\_\+t}}$\ast$)(addr)) \&= (val))}



Logical addr\+ND operation on 32-\/bit data from a specific address. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address to be A\+ND \\
\hline
{\em val} & the A\+ND mask \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_afc530c7e6b49b0ca97c1ad9dac1c4750}\label{a00020_afc530c7e6b49b0ca97c1ad9dac1c4750}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+Bit\+At@{Memory\+Bit\+At}}
\index{Memory\+Bit\+At@{Memory\+Bit\+At}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+Bit\+At}{MemoryBitAt}}
{\footnotesize\ttfamily \#define Memory\+Bit\+At(\begin{DoxyParamCaption}\item[{}]{addr,  }\item[{}]{val }\end{DoxyParamCaption})~(( $\ast$(volatile \mbox{\hyperlink{a00020_a06da901348542a481c297d9b700e2001}{memory\+\_\+addr\+\_\+t}}$\ast$)(addr) $>$$>$ val ) \&0x1)}



Get a specific bit of a 32-\/bit data from a specific address. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address \\
\hline
{\em val} & the bit location (in the 32-\/bit data) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
long the bit 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_a04c34919a950117ae7da2dc5a235622b}\label{a00020_a04c34919a950117ae7da2dc5a235622b}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+Bit\+Off@{Memory\+Bit\+Off}}
\index{Memory\+Bit\+Off@{Memory\+Bit\+Off}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+Bit\+Off}{MemoryBitOff}}
{\footnotesize\ttfamily \#define Memory\+Bit\+Off(\begin{DoxyParamCaption}\item[{}]{addr,  }\item[{}]{val }\end{DoxyParamCaption})~\mbox{\hyperlink{a00020_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(addr,$\sim$(1$<$$<$(val)))}



Set a specific bit of a 32-\/bit data from a specific address to 0. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address \\
\hline
{\em val} & the bit location (in the 32-\/bit data) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_a99a602346038b54068758ef00c42d1b6}\label{a00020_a99a602346038b54068758ef00c42d1b6}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+Bit\+On@{Memory\+Bit\+On}}
\index{Memory\+Bit\+On@{Memory\+Bit\+On}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+Bit\+On}{MemoryBitOn}}
{\footnotesize\ttfamily \#define Memory\+Bit\+On(\begin{DoxyParamCaption}\item[{}]{addr,  }\item[{}]{val }\end{DoxyParamCaption})~\mbox{\hyperlink{a00020_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(addr,1$<$$<$(val))}



Set a specific bit of a 32-\/bit data from a specific address to 1. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address \\
\hline
{\em val} & the bit location (in the 32-\/bit data) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_ae49e41753dbce64185d380d307ade78d}\label{a00020_ae49e41753dbce64185d380d307ade78d}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+Bit\+Switch@{Memory\+Bit\+Switch}}
\index{Memory\+Bit\+Switch@{Memory\+Bit\+Switch}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+Bit\+Switch}{MemoryBitSwitch}}
{\footnotesize\ttfamily \#define Memory\+Bit\+Switch(\begin{DoxyParamCaption}\item[{}]{addr,  }\item[{}]{val }\end{DoxyParamCaption})~($\ast$(volatile \mbox{\hyperlink{a00020_a06da901348542a481c297d9b700e2001}{memory\+\_\+addr\+\_\+t}}$\ast$)(addr)$^\wedge$=(1$<$$<$(val)))}



Set a specific bit of a 32-\/bit data from a specific address to opposite state. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address \\
\hline
{\em val} & the bit location (in the 32-\/bit data) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_a27874a97deab7cecdde5ddecf466e31e}\label{a00020_a27874a97deab7cecdde5ddecf466e31e}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+Or32@{Memory\+Or32}}
\index{Memory\+Or32@{Memory\+Or32}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+Or32}{MemoryOr32}}
{\footnotesize\ttfamily \#define Memory\+Or32(\begin{DoxyParamCaption}\item[{}]{addr,  }\item[{}]{val }\end{DoxyParamCaption})~(($\ast$(volatile \mbox{\hyperlink{a00020_a06da901348542a481c297d9b700e2001}{memory\+\_\+addr\+\_\+t}}$\ast$)(addr)) $\vert$= (val))}



Logical OR operation on 32-\/bit data at a specific address. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address to be OR \\
\hline
{\em val} & the OR mask \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_a2d484dc15bdf30ee11ab3b05f31f0e16}\label{a00020_a2d484dc15bdf30ee11ab3b05f31f0e16}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+Read32@{Memory\+Read32}}
\index{Memory\+Read32@{Memory\+Read32}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+Read32}{MemoryRead32}}
{\footnotesize\ttfamily \#define Memory\+Read32(\begin{DoxyParamCaption}\item[{}]{addr }\end{DoxyParamCaption})~($\ast$(volatile \mbox{\hyperlink{a00020_a06da901348542a481c297d9b700e2001}{memory\+\_\+addr\+\_\+t}}$\ast$)(addr))}



Read 32-\/bit data from a specific address. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address to read \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
long the read value 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_a6b9732365b12e48ddb89fe1028b975b0}\label{a00020_a6b9732365b12e48ddb89fe1028b975b0}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+Write32@{Memory\+Write32}}
\index{Memory\+Write32@{Memory\+Write32}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+Write32}{MemoryWrite32}}
{\footnotesize\ttfamily \#define Memory\+Write32(\begin{DoxyParamCaption}\item[{}]{addr,  }\item[{}]{val }\end{DoxyParamCaption})~($\ast$(volatile \mbox{\hyperlink{a00020_a06da901348542a481c297d9b700e2001}{memory\+\_\+addr\+\_\+t}}$\ast$)(addr)) = (val)}



Write 32-\/bit data to a specific address. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address to write \\
\hline
{\em val} & the value to be written \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_a8c864ced65734e7f17f208d7b532c251}\label{a00020_a8c864ced65734e7f17f208d7b532c251}} 
\index{mcu.\+h@{mcu.\+h}!R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To@{R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To}}
\index{R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To@{R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To}{RT\_MCU\_JumpTo}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To(\begin{DoxyParamCaption}\item[{}]{address }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\{                                   \(\backslash\)
    FuncPtr funcptr;                \(\backslash\)
    funcptr = (\mbox{\hyperlink{a00020_a3d987633d7a3ca10c14905a807b62eb1}{FuncPtr}})address;     \(\backslash\)
    funcptr();                      \(\backslash\)
\}
\end{DoxyCode}


Jump to a specific address. 


\begin{DoxyParams}{Parameters}
{\em address} & the address to jump \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
When this function is used, returning to the position where this function is used is impossible. By using R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To, we can make a soft reset. For example, if the entrance address of the program is 0x10000000, it is\+: 
\begin{DoxyCode}
\mbox{\hyperlink{a00020_a8c864ced65734e7f17f208d7b532c251}{RT\_MCU\_JumpTo}}(0x10000000);
\end{DoxyCode}
 
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_a017f8665ec51267680fc0e536db19c13}\label{a00020_a017f8665ec51267680fc0e536db19c13}} 
\index{mcu.\+h@{mcu.\+h}!R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock@{R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock}}
\index{R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock@{R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock}{RT\_MCU\_SetSystemClock}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock(\begin{DoxyParamCaption}\item[{}]{mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\{                                               \(\backslash\)
    MemoryAnd32(SYS\_CTL2\_REG, ~\mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5ba6c646c9a1e4c38ef0af6d576eacfb401}{SYS\_CLK\_12M}});    \(\backslash\)
    MemoryOr32(SYS\_CTL2\_REG, mode);             \(\backslash\)
\}
\end{DoxyCode}


Set the frequency of the system clock. 

\begin{DoxyNote}{Note}
This is used in U\+A\+RT to adjust the baudrate. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em mode} & The frequency of system clock to set. Optional value\+: \mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5baaac7754daa9ff2db35951f3539495122}{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+3M}}, \mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5bad1640aa8c46162a7551abca12293ef39}{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+6M}}, \mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5ba6c646c9a1e4c38ef0af6d576eacfb401}{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+12M}}. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_ae64bbc76e9536602350b7ec801d010c1}\label{a00020_ae64bbc76e9536602350b7ec801d010c1}} 
\index{mcu.\+h@{mcu.\+h}!R\+T\+\_\+\+Sram\+\_\+\+Clear@{R\+T\+\_\+\+Sram\+\_\+\+Clear}}
\index{R\+T\+\_\+\+Sram\+\_\+\+Clear@{R\+T\+\_\+\+Sram\+\_\+\+Clear}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+Sram\+\_\+\+Clear}{RT\_Sram\_Clear}}
{\footnotesize\ttfamily \#define R\+T\+\_\+\+Sram\+\_\+\+Clear(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\{                                                           \(\backslash\)
    unsigned \textcolor{keywordtype}{long} i;                                        \(\backslash\)
    for(i=0;i<7168;i++)                                     \(\backslash\)
    \{                                                       \(\backslash\)
      (*(\textcolor{keyword}{volatile} \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{char} *)(0x01000000 + i)) = 0;    \(\backslash\)
    \}                                                       \(\backslash\)
\}
\end{DoxyCode}


This function is to clear the former 7\+K-\/byte sram. 

\begin{DoxyWarning}{Warning}
To avoid possible influence on the stack, this function only clear the former 7K bytes. When it is in interrupt, this function is not recommended because some important data is stored in the sram for the later state recover from the interrupt. 
\end{DoxyWarning}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


\subsubsection{Typedef Documentation}
\mbox{\Hypertarget{a00020_a3d987633d7a3ca10c14905a807b62eb1}\label{a00020_a3d987633d7a3ca10c14905a807b62eb1}} 
\index{mcu.\+h@{mcu.\+h}!Func\+Ptr@{Func\+Ptr}}
\index{Func\+Ptr@{Func\+Ptr}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Func\+Ptr}{FuncPtr}}
{\footnotesize\ttfamily typedef void($\ast$ Func\+Ptr) (void)}

Function pointer type (void)-\/$>$void definition. \mbox{\Hypertarget{a00020_a0891965816a5b721b07f7bebefaf7430}\label{a00020_a0891965816a5b721b07f7bebefaf7430}} 
\index{mcu.\+h@{mcu.\+h}!Func\+Ptr1@{Func\+Ptr1}}
\index{Func\+Ptr1@{Func\+Ptr1}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Func\+Ptr1}{FuncPtr1}}
{\footnotesize\ttfamily typedef void($\ast$ Func\+Ptr1) (uint32\+\_\+t)}

Function pointer type (uint32\+\_\+t)-\/$>$void definition. \mbox{\Hypertarget{a00020_a331a88eeefe11112bb8fe1b43dd777b8}\label{a00020_a331a88eeefe11112bb8fe1b43dd777b8}} 
\index{mcu.\+h@{mcu.\+h}!Func\+Ptr2@{Func\+Ptr2}}
\index{Func\+Ptr2@{Func\+Ptr2}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Func\+Ptr2}{FuncPtr2}}
{\footnotesize\ttfamily typedef void($\ast$ Func\+Ptr2) (uint32\+\_\+t, uint32\+\_\+t)}

Function pointer type (uint32\+\_\+t, uint32\+\_\+t)-\/$>$void definition. \mbox{\Hypertarget{a00020_a06da901348542a481c297d9b700e2001}\label{a00020_a06da901348542a481c297d9b700e2001}} 
\index{mcu.\+h@{mcu.\+h}!memory\+\_\+addr\+\_\+t@{memory\+\_\+addr\+\_\+t}}
\index{memory\+\_\+addr\+\_\+t@{memory\+\_\+addr\+\_\+t}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{memory\+\_\+addr\+\_\+t}{memory\_addr\_t}}
{\footnotesize\ttfamily typedef unsigned long \mbox{\hyperlink{a00020_a06da901348542a481c297d9b700e2001}{memory\+\_\+addr\+\_\+t}}}

memory address type 

\subsubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{a00020_a4ecccde27f29cedbe9bc6a22e3aad16f}\label{a00020_a4ecccde27f29cedbe9bc6a22e3aad16f}} 
\index{mcu.\+h@{mcu.\+h}!K\+E\+R\+N\+A\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT@{K\+E\+R\+N\+A\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}}
\index{K\+E\+R\+N\+A\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT@{K\+E\+R\+N\+A\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{K\+E\+R\+N\+A\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}{KERNAL\_INTERRUPT}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{a00020_a4ecccde27f29cedbe9bc6a22e3aad16f}{K\+E\+R\+N\+A\+L\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}}}

Addresses for kernal interrupt process. These are not needed in user code. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{U\+S\+E\+R\+\_\+\+I\+NT@{U\+S\+E\+R\+\_\+\+I\+NT}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!U\+S\+E\+R\+\_\+\+I\+NT@{U\+S\+E\+R\+\_\+\+I\+NT}}}\mbox{\Hypertarget{a00020_a4ecccde27f29cedbe9bc6a22e3aad16fa2c882d4b03fdd083b40f2807ea7c0bf2}\label{a00020_a4ecccde27f29cedbe9bc6a22e3aad16fa2c882d4b03fdd083b40f2807ea7c0bf2}} 
U\+S\+E\+R\+\_\+\+I\+NT&interrupt is from user code if \mbox{[}0\mbox{]} is 1. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{P\+C\+\_\+\+L\+OC@{P\+C\+\_\+\+L\+OC}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!P\+C\+\_\+\+L\+OC@{P\+C\+\_\+\+L\+OC}}}\mbox{\Hypertarget{a00020_a4ecccde27f29cedbe9bc6a22e3aad16fa2a5bd1194e8dba9ee7ed1d1039942739}\label{a00020_a4ecccde27f29cedbe9bc6a22e3aad16fa2a5bd1194e8dba9ee7ed1d1039942739}} 
P\+C\+\_\+\+L\+OC&S\+R\+AM address to store current program counter \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I\+N\+T\+\_\+\+C\+O\+U\+NT@{I\+N\+T\+\_\+\+C\+O\+U\+NT}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!I\+N\+T\+\_\+\+C\+O\+U\+NT@{I\+N\+T\+\_\+\+C\+O\+U\+NT}}}\mbox{\Hypertarget{a00020_a4ecccde27f29cedbe9bc6a22e3aad16fa529ec3035e124aebce1fd8b0a0b7c408}\label{a00020_a4ecccde27f29cedbe9bc6a22e3aad16fa529ec3035e124aebce1fd8b0a0b7c408}} 
I\+N\+T\+\_\+\+C\+O\+U\+NT&S\+R\+AM address to store current interrupt depth, number of interrupts. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44d}\label{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44d}} 
\index{mcu.\+h@{mcu.\+h}!M2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+EG@{M2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+EG}}
\index{M2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+EG@{M2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{M2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+EG}{M2\_EXTERNAL\_REG}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44d}{M2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+EG}}}

M2\textquotesingle{}s external registers. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+Y\+S\+\_\+\+G\+D\+R\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+G\+D\+R\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+G\+D\+R\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+G\+D\+R\+\_\+\+R\+EG}}}\mbox{\Hypertarget{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44da81072e84e040f3ee8c531655c60e325d}\label{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44da81072e84e040f3ee8c531655c60e325d}} 
S\+Y\+S\+\_\+\+G\+D\+R\+\_\+\+R\+EG&G\+DR register. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG}}}\mbox{\Hypertarget{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44da835280d31e2f3f5bc44bb1eb58024d80}\label{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44da835280d31e2f3f5bc44bb1eb58024d80}} 
S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG&G\+P\+IO mode control register(16-\/bit). \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+Y\+S\+\_\+\+G\+P\+I\+O0\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+G\+P\+I\+O0\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+G\+P\+I\+O0\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+G\+P\+I\+O0\+\_\+\+R\+EG}}}\mbox{\Hypertarget{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44dabc4ad11c216d218134b37833679bab11}\label{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44dabc4ad11c216d218134b37833679bab11}} 
S\+Y\+S\+\_\+\+G\+P\+I\+O0\+\_\+\+R\+EG&G\+P\+IO output control register(16-\/bit). \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+Y\+S\+\_\+\+G\+P\+I\+O1\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+G\+P\+I\+O1\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+G\+P\+I\+O1\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+G\+P\+I\+O1\+\_\+\+R\+EG}}}\mbox{\Hypertarget{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44da394e80146590b4c461618c0c8ba298a9}\label{a00020_adadaa0ab1ebbd7ba9b70dfd24c3ed44da394e80146590b4c461618c0c8ba298a9}} 
S\+Y\+S\+\_\+\+G\+P\+I\+O1\+\_\+\+R\+EG&G\+P\+IO input value register(16-\/bit). \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{a00020_ab43e533f3793920486fb81c580f71564}\label{a00020_ab43e533f3793920486fb81c580f71564}} 
\index{mcu.\+h@{mcu.\+h}!switch\+\_\+t@{switch\+\_\+t}}
\index{switch\+\_\+t@{switch\+\_\+t}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{switch\+\_\+t}{switch\_t}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{a00020_ab43e533f3793920486fb81c580f71564}{switch\+\_\+t}}}

switch type \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ON@{ON}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!ON@{ON}}}\mbox{\Hypertarget{a00020_ab43e533f3793920486fb81c580f71564a977d478dacaae531f95695750d1e9d03}\label{a00020_ab43e533f3793920486fb81c580f71564a977d478dacaae531f95695750d1e9d03}} 
ON&Turn on \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{O\+FF@{O\+FF}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!O\+FF@{O\+FF}}}\mbox{\Hypertarget{a00020_ab43e533f3793920486fb81c580f71564aac132f2982b98bcaa3445e535a03ff75}\label{a00020_ab43e533f3793920486fb81c580f71564aac132f2982b98bcaa3445e535a03ff75}} 
O\+FF&Turn off \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{a00020_ae3a2d501b8662e11b969fb4a5e195e5b}\label{a00020_ae3a2d501b8662e11b969fb4a5e195e5b}} 
\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+C\+LK@{S\+Y\+S\+\_\+\+C\+LK}}
\index{S\+Y\+S\+\_\+\+C\+LK@{S\+Y\+S\+\_\+\+C\+LK}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+Y\+S\+\_\+\+C\+LK}{SYS\_CLK}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5b}{S\+Y\+S\+\_\+\+C\+LK}}}

Keyword for setting the system clock frequency. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+3M@{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+3M}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+C\+L\+K\+\_\+3M@{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+3M}}}\mbox{\Hypertarget{a00020_ae3a2d501b8662e11b969fb4a5e195e5baaac7754daa9ff2db35951f3539495122}\label{a00020_ae3a2d501b8662e11b969fb4a5e195e5baaac7754daa9ff2db35951f3539495122}} 
S\+Y\+S\+\_\+\+C\+L\+K\+\_\+3M&Set the system clock frequency at 3 M\+Hz. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+6M@{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+6M}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+C\+L\+K\+\_\+6M@{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+6M}}}\mbox{\Hypertarget{a00020_ae3a2d501b8662e11b969fb4a5e195e5bad1640aa8c46162a7551abca12293ef39}\label{a00020_ae3a2d501b8662e11b969fb4a5e195e5bad1640aa8c46162a7551abca12293ef39}} 
S\+Y\+S\+\_\+\+C\+L\+K\+\_\+6M&Set the system clock frequency at 6 M\+Hz. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+12M@{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+12M}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+C\+L\+K\+\_\+12M@{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+12M}}}\mbox{\Hypertarget{a00020_ae3a2d501b8662e11b969fb4a5e195e5ba6c646c9a1e4c38ef0af6d576eacfb401}\label{a00020_ae3a2d501b8662e11b969fb4a5e195e5ba6c646c9a1e4c38ef0af6d576eacfb401}} 
S\+Y\+S\+\_\+\+C\+L\+K\+\_\+12M&Set the system clock frequency at 12 M\+Hz. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{a00020_a6d33f21be3f0c5cf91c5d638e8aca086}\label{a00020_a6d33f21be3f0c5cf91c5d638e8aca086}} 
\index{mcu.\+h@{mcu.\+h}!trigger\+\_\+mode\+\_\+t@{trigger\+\_\+mode\+\_\+t}}
\index{trigger\+\_\+mode\+\_\+t@{trigger\+\_\+mode\+\_\+t}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{trigger\+\_\+mode\+\_\+t}{trigger\_mode\_t}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{a00020_a6d33f21be3f0c5cf91c5d638e8aca086}{trigger\+\_\+mode\+\_\+t}}}

trigger mode type \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{R\+I\+S\+I\+N\+G\+\_\+\+T\+R\+I\+G\+G\+ER@{R\+I\+S\+I\+N\+G\+\_\+\+T\+R\+I\+G\+G\+ER}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!R\+I\+S\+I\+N\+G\+\_\+\+T\+R\+I\+G\+G\+ER@{R\+I\+S\+I\+N\+G\+\_\+\+T\+R\+I\+G\+G\+ER}}}\mbox{\Hypertarget{a00020_a6d33f21be3f0c5cf91c5d638e8aca086a60a109ab1ab372f4e3935064a3f0a26c}\label{a00020_a6d33f21be3f0c5cf91c5d638e8aca086a60a109ab1ab372f4e3935064a3f0a26c}} 
R\+I\+S\+I\+N\+G\+\_\+\+T\+R\+I\+G\+G\+ER&Rising trigger \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{F\+A\+L\+L\+I\+N\+G\+\_\+\+T\+R\+I\+G\+G\+ER@{F\+A\+L\+L\+I\+N\+G\+\_\+\+T\+R\+I\+G\+G\+ER}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!F\+A\+L\+L\+I\+N\+G\+\_\+\+T\+R\+I\+G\+G\+ER@{F\+A\+L\+L\+I\+N\+G\+\_\+\+T\+R\+I\+G\+G\+ER}}}\mbox{\Hypertarget{a00020_a6d33f21be3f0c5cf91c5d638e8aca086a75134708fc2093222ca5a56acefc5d3f}\label{a00020_a6d33f21be3f0c5cf91c5d638e8aca086a75134708fc2093222ca5a56acefc5d3f}} 
F\+A\+L\+L\+I\+N\+G\+\_\+\+T\+R\+I\+G\+G\+ER&Falling trigger \\
\hline

\end{DoxyEnumFields}
