
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.172897                       # Number of seconds simulated
sim_ticks                                172897435500                       # Number of ticks simulated
final_tick                               172897435500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  50805                       # Simulator instruction rate (inst/s)
host_op_rate                                    80600                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30275830                       # Simulator tick rate (ticks/s)
host_mem_usage                                4856508                       # Number of bytes of host memory used
host_seconds                                  5710.74                       # Real time elapsed on the host
sim_insts                                   290133913                       # Number of instructions simulated
sim_ops                                     460284479                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          183872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        19806336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19990208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       183872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        183872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      9104832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9104832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           309474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              312347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        142263                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             142263                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1063474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          114555406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             115618881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1063474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1063474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        52660307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             52660307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        52660307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1063474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         114555406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            168279188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      312347                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     142263                       # Number of write requests accepted
system.mem_ctrls.readBursts                    312347                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   142263                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               19964992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9103424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19990208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9104832                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    394                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10658                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  172897347000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                312347                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               142263                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  261338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   41602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       126645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.513617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.175735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.207694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69413     54.81%     54.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22188     17.52%     72.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10922      8.62%     80.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4978      3.93%     84.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3845      3.04%     87.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2559      2.02%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2143      1.69%     91.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2002      1.58%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8595      6.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       126645                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.062319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    354.072966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8643     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8649                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.445948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.423989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6742     77.95%     77.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              219      2.53%     80.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1442     16.67%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              233      2.69%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8649                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   7104033000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             12953151750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1559765000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22772.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41522.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       115.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        52.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    115.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.50                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   223209                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  104332                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.34                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     380320.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                421602720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                224075775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               944422080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              333693720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8040105840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4432741800                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            297007680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     26750338830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      9558628800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      19517674440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            70521297675                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            407.879374                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         162400407250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    391622000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3407786000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  78845530500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  24892252250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6697568000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  58662676750                       # Time in different power states
system.mem_ctrls_1.actEnergy                482699700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                256542000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1282922340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              408804300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         8652287280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5169499860                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            294243360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     30710367090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      9102364800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      17229857700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            73590617220                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            425.631630                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         160791702000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    330382250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3665606000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  69740891500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  23704456000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    8109584250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  67346515500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               119063159                       # Number of BP lookups
system.cpu.branchPred.condPredicted         119063159                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8093988                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             86082828                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6766974                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              78695                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        86082828                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           63668219                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         22414609                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2310959                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    74616675                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    28021580                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        288723                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        507483                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    66537756                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           777                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    69                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    172897435500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        345794872                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           69516346                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      718555053                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   119063159                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           70435193                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     267952090                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                16201808                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  595                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3542                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          269                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  66537150                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1648685                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          345573759                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.309200                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.460603                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                153705179     44.48%     44.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 17317033      5.01%     49.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6499731      1.88%     51.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 13678643      3.96%     55.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 13003275      3.76%     59.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 21124707      6.11%     65.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 17604220      5.09%     70.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 12169632      3.52%     73.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 90471339     26.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            345573759                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.344317                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.077981                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 53705129                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             129195920                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 132732496                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              21839310                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8100904                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1063216895                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8100904                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 64840632                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                87916207                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5978                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 139826828                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              44883210                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1020444982                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                563018                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               23632386                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1399646                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14331505                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               86                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1446350179                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2425072484                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1489095671                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          19322939                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             661789922                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                784560257                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                203                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            212                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  88930752                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             86253811                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            41305870                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          15834067                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         15946866                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  934729863                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 986                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 774384366                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           5183734                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       474446369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    631720481                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            845                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     345573759                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.240866                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.384668                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           140139256     40.55%     40.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            33996201      9.84%     50.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            29214043      8.45%     58.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            30866021      8.93%     67.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            36790019     10.65%     78.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            28293279      8.19%     86.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            28094746      8.13%     94.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            13274483      3.84%     98.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             4905711      1.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       345573759                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                12174126     98.82%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 11575      0.09%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  32264      0.26%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2392      0.02%     99.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             86026      0.70%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            13326      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          11382147      1.47%      1.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             645227114     83.32%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19610      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                283700      0.04%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             6012038      0.78%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  42      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             78473864     10.13%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            28305771      3.66%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3734335      0.48%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         945745      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              774384366                       # Type of FU issued
system.cpu.iq.rate                           2.239433                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    12319709                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015909                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1888478023                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1392342512                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    727441895                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            23367911                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           16843297                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      9956962                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              763821494                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                11500434                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 779568100                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads         10998818                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads      3132513                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     42407393                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        21997                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        10075                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     22481172                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2266                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        254913                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8100904                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                71804858                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              10556796                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           934730849                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            219711                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              86253811                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             41305870                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                432                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 326227                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               9940177                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          10075                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3933235                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      6010999                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              9944234                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             745264598                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              71886582                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          21187461                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     99900105                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 70224698                       # Number of branches executed
system.cpu.iew.exec_stores                   28013523                       # Number of stores executed
system.cpu.iew.exec_rate                     2.155222                       # Inst execution rate
system.cpu.iew.wb_sent                      740550503                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     737398857                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 572519215                       # num instructions producing a value
system.cpu.iew.wb_consumers                 934424600                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.132475                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.612697                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       474450050                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             141                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8094520                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations               6383                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts       959136                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    281472790                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.635272                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.267676                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    118723763     42.18%     42.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     69295197     24.62%     66.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     30446562     10.82%     77.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     20458753      7.27%     84.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     10926434      3.88%     88.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6717065      2.39%     91.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2705941      0.96%     92.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2399408      0.85%     92.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     19799667      7.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    281472790                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            290133913                       # Number of instructions committed
system.cpu.commit.committedOps              460284479                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       62671116                       # Number of memory references committed
system.cpu.commit.loads                      43846418                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                   46609223                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    9075873                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 449741640                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3778918                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4555573      0.99%      0.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        387489997     84.18%     85.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           18998      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           263490      0.06%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        5285305      1.15%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        41672999      9.05%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17904463      3.89%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      2173419      0.47%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       920235      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         460284479                       # Class of committed instruction
system.cpu.commit.bw_lim_events              19799667                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1196407652                       # The number of ROB reads
system.cpu.rob.rob_writes                  1934060941                       # The number of ROB writes
system.cpu.timesIdled                            1775                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          221113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   290133913                       # Number of Instructions Simulated
system.cpu.committedOps                     460284479                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.191846                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.191846                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.839035                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.839035                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                989610436                       # number of integer regfile reads
system.cpu.int_regfile_writes               623284517                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  13910285                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  8983249                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 353320845                       # number of cc regfile reads
system.cpu.cc_regfile_writes                380285352                       # number of cc regfile writes
system.cpu.misc_regfile_reads               262642277                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2575763                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1020.712986                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            80907604                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2575763                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.411121                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1020.712986                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          943                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         173043719                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        173043719                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     62580338                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        62580338                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18349211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18349211                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      80929549                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         80929549                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     80929549                       # number of overall hits
system.cpu.dcache.overall_hits::total        80929549                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3821049                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3821049                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       482868                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       482868                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      4303917                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4303917                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4303917                       # number of overall misses
system.cpu.dcache.overall_misses::total       4303917                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 118126573000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 118126573000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  15975318837                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15975318837                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 134101891837                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 134101891837                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 134101891837                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 134101891837                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     66401387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     66401387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18832079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18832079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     85233466                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     85233466                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     85233466                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     85233466                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.057545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057545                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025641                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025641                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.050496                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050496                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.050496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050496                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 30914.697247                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30914.697247                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33084.235934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33084.235934                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 31158.103615                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31158.103615                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 31158.103615                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31158.103615                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1531052                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        73541                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            105675                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             626                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.488308                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   117.477636                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2179261                       # number of writebacks
system.cpu.dcache.writebacks::total           2179261                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1727109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1727109                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1727129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1727129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1727129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1727129                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2093940                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2093940                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       482848                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       482848                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2576788                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2576788                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2576788                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2576788                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  41398891500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  41398891500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  15491248337                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15491248337                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  56890139837                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  56890139837                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  56890139837                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56890139837                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031535                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031535                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025640                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025640                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.030232                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030232                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.030232                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030232                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19770.810768                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19770.810768                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32083.074460                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32083.074460                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22077.927962                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22077.927962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22077.927962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22077.927962                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3429                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.949880                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            55198210                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3429                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16097.465733                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   508.949880                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.994043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         133078238                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        133078238                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     66532197                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        66532197                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      66532197                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         66532197                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     66532197                       # number of overall hits
system.cpu.icache.overall_hits::total        66532197                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4951                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4951                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4951                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4951                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4951                       # number of overall misses
system.cpu.icache.overall_misses::total          4951                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    373901997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    373901997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    373901997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    373901997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    373901997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    373901997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     66537148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     66537148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     66537148                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     66537148                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     66537148                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     66537148                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000074                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000074                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75520.500303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75520.500303                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75520.500303                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75520.500303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75520.500303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75520.500303                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3388                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                52                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.153846                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3429                       # number of writebacks
system.cpu.icache.writebacks::total              3429                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1008                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1008                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1008                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1008                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1008                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1008                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3943                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3943                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3943                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3943                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3943                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3943                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    302070997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    302070997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    302070997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    302070997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    302070997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    302070997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76609.433680                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76609.433680                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76609.433680                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76609.433680                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76609.433680                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76609.433680                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    281217                       # number of replacements
system.l2.tags.tagsinuse                 24890.424182                       # Cycle average of tags in use
system.l2.tags.total_refs                     2054782                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    281217                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.306749                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       49.634054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        745.136700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      24095.653429                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.022740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.735341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.759595                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2903                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10805                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18393                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41593145                       # Number of tag accesses
system.l2.tags.data_accesses                 41593145                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2179261                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2179261                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3426                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3426                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             368902                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                368902                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1068                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1068                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1898411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1898411                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1068                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2267313                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2268381                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1068                       # number of overall hits
system.l2.overall_hits::cpu.data              2267313                       # number of overall hits
system.l2.overall_hits::total                 2268381                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           113947                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              113947                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2874                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       195527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          195527                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2874                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              309474                       # number of demand (read+write) misses
system.l2.demand_misses::total                 312348                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2874                       # number of overall misses
system.l2.overall_misses::cpu.data             309474                       # number of overall misses
system.l2.overall_misses::total                312348                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10835563000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10835563000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    284811500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    284811500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  17803124500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17803124500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     284811500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   28638687500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28923499000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    284811500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  28638687500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28923499000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2179261                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2179261                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3426                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3426                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         482849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            482849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         3942                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3942                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2093938                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2093938                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3942                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2576787                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2580729                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3942                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2576787                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2580729                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.235989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.235989                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.729072                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.729072                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.093378                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.093378                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.729072                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.120101                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.121031                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.729072                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.120101                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.121031                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95093.008153                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95093.008153                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 99099.338900                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99099.338900                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91052.000491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91052.000491                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 99099.338900                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 92539.882187                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92600.237556                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 99099.338900                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 92539.882187                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92600.237556                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               142263                       # number of writebacks
system.l2.writebacks::total                    142263                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       113947                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         113947                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2874                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2874                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       195527                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       195527                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         309474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            312348                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        309474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           312348                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9696093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9696093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    256081500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    256081500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  15847854500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15847854500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    256081500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  25543947500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25800029000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    256081500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  25543947500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25800029000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.235989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.235989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.729072                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.729072                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.093378                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.093378                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.729072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.120101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.121031                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.729072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.120101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.121031                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85093.008153                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85093.008153                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 89102.818372                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89102.818372                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81052.000491                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81052.000491                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 89102.818372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 82539.882187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82600.269571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 89102.818372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 82539.882187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82600.269571                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        591658                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       279312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             198400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       142263                       # Transaction distribution
system.membus.trans_dist::CleanEvict           137048                       # Transaction distribution
system.membus.trans_dist::ReadExReq            113947                       # Transaction distribution
system.membus.trans_dist::ReadExResp           113947                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        198400                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       904005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       904005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 904005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29095040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     29095040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29095040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            312347                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  312347    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              312347                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1236110500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1665316750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5159923                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2579192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1910                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1910                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 172897435500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2097880                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2321524                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3429                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          535456                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           482849                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          482849                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3943                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2093938                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7729339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7740652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       471680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    304387072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              304858752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          281218                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9104896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2861948                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000678                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026020                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2860009     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1939      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2861948                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4762651999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5916493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3865181999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
