Classic Timing Analyzer report for ram4x64B
Thu May 27 23:32:14 2010
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                                    ; From                                                                                                                   ; To                                                                                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 5.911 ns                                       ; wren                                                                                                                   ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg      ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 13.607 ns                                      ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[0]                                                                                                             ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 0.249 ns                                       ; input[0]                                                                                                               ; address_sig[0]                                                                                                        ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; 33.961 ns ; 27.00 MHz ( period = 37.037 ns ) ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a7~porta_memory_reg0 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; 0.445 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A                                            ; state                                                                                                                  ; state                                                                                                                 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;           ;                                  ;                                                ;                                                                                                                        ;                                                                                                                       ;            ;          ; 0            ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-----+-------------+
; Option                                                                                               ; Setting            ; From ; To  ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;     ;             ;
; Timing Models                                                                                        ; Final              ;      ;     ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;     ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;     ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;     ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;     ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;     ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;     ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;     ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;     ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;     ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;     ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;     ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;     ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;     ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;     ;             ;
; Number of paths to report                                                                            ; 200                ;      ;     ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;     ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;     ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;     ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;     ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;     ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;     ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;     ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;     ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;     ;             ;
; Clock Settings                                                                                       ; clk                ;      ; clk ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ; clk                ; User Pin ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                                                                                  ; To                                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 33.961 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.741 ns                 ; 2.780 ns                ;
; 34.284 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[6]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.805 ns                 ; 2.521 ns                ;
; 34.448 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[6]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.811 ns                 ; 2.363 ns                ;
; 34.469 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[6]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.851 ns                 ; 2.382 ns                ;
; 34.474 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[6]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.841 ns                 ; 2.367 ns                ;
; 34.475 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[6]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.847 ns                 ; 2.372 ns                ;
; 34.588 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[7]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.815 ns                 ; 2.227 ns                ;
; 34.595 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[7]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.811 ns                 ; 2.216 ns                ;
; 34.616 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[7]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.851 ns                 ; 2.235 ns                ;
; 34.621 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[7]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.847 ns                 ; 2.226 ns                ;
; 34.621 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[7]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.841 ns                 ; 2.220 ns                ;
; 34.773 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[6]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.797 ns                 ; 2.024 ns                ;
; 34.798 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[7]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.805 ns                 ; 2.007 ns                ;
; 34.817 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[6]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.833 ns                 ; 2.016 ns                ;
; 34.821 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[6]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.815 ns                 ; 1.994 ns                ;
; 34.835 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; data_sig[7]                                                                                                            ; clk        ; clk      ; 37.037 ns                   ; 36.800 ns                 ; 1.965 ns                ;
; 34.835 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; data_sig[6]                                                                                                            ; clk        ; clk      ; 37.037 ns                   ; 36.800 ns                 ; 1.965 ns                ;
; 34.835 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; data_sig[5]                                                                                                            ; clk        ; clk      ; 37.037 ns                   ; 36.800 ns                 ; 1.965 ns                ;
; 34.835 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; data_sig[4]                                                                                                            ; clk        ; clk      ; 37.037 ns                   ; 36.800 ns                 ; 1.965 ns                ;
; 34.835 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; data_sig[3]                                                                                                            ; clk        ; clk      ; 37.037 ns                   ; 36.800 ns                 ; 1.965 ns                ;
; 34.835 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; data_sig[2]                                                                                                            ; clk        ; clk      ; 37.037 ns                   ; 36.800 ns                 ; 1.965 ns                ;
; 34.835 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; data_sig[1]                                                                                                            ; clk        ; clk      ; 37.037 ns                   ; 36.800 ns                 ; 1.965 ns                ;
; 34.835 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; data_sig[0]                                                                                                            ; clk        ; clk      ; 37.037 ns                   ; 36.800 ns                 ; 1.965 ns                ;
; 34.921 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[7]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.797 ns                 ; 1.876 ns                ;
; 34.965 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[7]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 37.037 ns                   ; 36.833 ns                 ; 1.868 ns                ;
; 34.990 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[5]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; 37.037 ns                   ; 36.812 ns                 ; 1.822 ns                ;
; 34.996 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[5]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; 37.037 ns                   ; 36.808 ns                 ; 1.812 ns                ;
; 35.049 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[0]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.808 ns                 ; 1.759 ns                ;
; 35.188 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[3]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; 37.037 ns                   ; 36.811 ns                 ; 1.623 ns                ;
; 35.197 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[3]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; 37.037 ns                   ; 36.815 ns                 ; 1.618 ns                ;
; 35.200 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[3]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; 37.037 ns                   ; 36.805 ns                 ; 1.605 ns                ;
; 35.224 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[3]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; clk        ; clk      ; 37.037 ns                   ; 36.847 ns                 ; 1.623 ns                ;
; 35.233 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[3]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; clk        ; clk      ; 37.037 ns                   ; 36.851 ns                 ; 1.618 ns                ;
; 35.236 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[3]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; clk        ; clk      ; 37.037 ns                   ; 36.841 ns                 ; 1.605 ns                ;
; 35.259 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[1]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; 37.037 ns                   ; 36.805 ns                 ; 1.546 ns                ;
; 35.260 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[4]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; 37.037 ns                   ; 36.815 ns                 ; 1.555 ns                ;
; 35.265 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[2]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; 37.037 ns                   ; 36.805 ns                 ; 1.540 ns                ;
; 35.265 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[5]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; 37.037 ns                   ; 36.815 ns                 ; 1.550 ns                ;
; 35.265 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[1]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; 37.037 ns                   ; 36.815 ns                 ; 1.550 ns                ;
; 35.268 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[2]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; 37.037 ns                   ; 36.811 ns                 ; 1.543 ns                ;
; 35.270 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[5]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; 37.037 ns                   ; 36.811 ns                 ; 1.541 ns                ;
; 35.270 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[0]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; 37.037 ns                   ; 36.815 ns                 ; 1.545 ns                ;
; 35.271 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[2]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; 37.037 ns                   ; 36.815 ns                 ; 1.544 ns                ;
; 35.275 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[1]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; 37.037 ns                   ; 36.811 ns                 ; 1.536 ns                ;
; 35.277 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[5]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; 37.037 ns                   ; 36.805 ns                 ; 1.528 ns                ;
; 35.281 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[0]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; 37.037 ns                   ; 36.797 ns                 ; 1.516 ns                ;
; 35.282 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[0]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; 37.037 ns                   ; 36.811 ns                 ; 1.529 ns                ;
; 35.283 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[4]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; 37.037 ns                   ; 36.811 ns                 ; 1.528 ns                ;
; 35.292 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[4]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; 37.037 ns                   ; 36.805 ns                 ; 1.513 ns                ;
; 35.295 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[1]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ; clk      ; 37.037 ns                   ; 36.841 ns                 ; 1.546 ns                ;
; 35.296 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[4]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ; clk      ; 37.037 ns                   ; 36.851 ns                 ; 1.555 ns                ;
; 35.300 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[1]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; 37.037 ns                   ; 36.812 ns                 ; 1.512 ns                ;
; 35.301 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[2]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; clk        ; clk      ; 37.037 ns                   ; 36.841 ns                 ; 1.540 ns                ;
; 35.301 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[5]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ; clk      ; 37.037 ns                   ; 36.851 ns                 ; 1.550 ns                ;
; 35.301 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[1]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ; clk      ; 37.037 ns                   ; 36.851 ns                 ; 1.550 ns                ;
; 35.304 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[2]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; clk        ; clk      ; 37.037 ns                   ; 36.847 ns                 ; 1.543 ns                ;
; 35.305 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[1]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; 37.037 ns                   ; 36.808 ns                 ; 1.503 ns                ;
; 35.306 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[5]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ; clk      ; 37.037 ns                   ; 36.847 ns                 ; 1.541 ns                ;
; 35.306 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[0]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ; clk      ; 37.037 ns                   ; 36.851 ns                 ; 1.545 ns                ;
; 35.307 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[2]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; clk        ; clk      ; 37.037 ns                   ; 36.851 ns                 ; 1.544 ns                ;
; 35.311 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[1]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ; clk      ; 37.037 ns                   ; 36.847 ns                 ; 1.536 ns                ;
; 35.313 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[5]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ; clk      ; 37.037 ns                   ; 36.841 ns                 ; 1.528 ns                ;
; 35.317 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[0]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ; clk      ; 37.037 ns                   ; 36.833 ns                 ; 1.516 ns                ;
; 35.318 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[0]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ; clk      ; 37.037 ns                   ; 36.847 ns                 ; 1.529 ns                ;
; 35.319 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[4]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ; clk      ; 37.037 ns                   ; 36.847 ns                 ; 1.528 ns                ;
; 35.328 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[4]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ; clk      ; 37.037 ns                   ; 36.841 ns                 ; 1.513 ns                ;
; 35.333 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[5]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; 37.037 ns                   ; 36.794 ns                 ; 1.461 ns                ;
; 35.335 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[0]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.812 ns                 ; 1.477 ns                ;
; 35.350 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[0]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.802 ns                 ; 1.452 ns                ;
; 35.543 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[3]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; 37.037 ns                   ; 36.797 ns                 ; 1.254 ns                ;
; 35.579 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[3]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; clk        ; clk      ; 37.037 ns                   ; 36.833 ns                 ; 1.254 ns                ;
; 35.596 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[4]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; 37.037 ns                   ; 36.797 ns                 ; 1.201 ns                ;
; 35.597 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[2]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; 37.037 ns                   ; 36.797 ns                 ; 1.200 ns                ;
; 35.604 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[0]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; 37.037 ns                   ; 36.805 ns                 ; 1.201 ns                ;
; 35.610 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[5]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; 37.037 ns                   ; 36.797 ns                 ; 1.187 ns                ;
; 35.615 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[7]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; 37.037 ns                   ; 36.794 ns                 ; 1.179 ns                ;
; 35.617 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[4]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; 37.037 ns                   ; 36.794 ns                 ; 1.177 ns                ;
; 35.618 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[1]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; 37.037 ns                   ; 36.797 ns                 ; 1.179 ns                ;
; 35.622 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[2]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; 37.037 ns                   ; 36.794 ns                 ; 1.172 ns                ;
; 35.622 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[7]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; 37.037 ns                   ; 36.812 ns                 ; 1.190 ns                ;
; 35.623 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[3]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; 37.037 ns                   ; 36.808 ns                 ; 1.185 ns                ;
; 35.623 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[1]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; 37.037 ns                   ; 36.794 ns                 ; 1.171 ns                ;
; 35.624 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[3]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; 37.037 ns                   ; 36.812 ns                 ; 1.188 ns                ;
; 35.626 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[6]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; 37.037 ns                   ; 36.794 ns                 ; 1.168 ns                ;
; 35.627 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[4]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; 37.037 ns                   ; 36.808 ns                 ; 1.181 ns                ;
; 35.627 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[6]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; 37.037 ns                   ; 36.812 ns                 ; 1.185 ns                ;
; 35.629 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[4]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; 37.037 ns                   ; 36.812 ns                 ; 1.183 ns                ;
; 35.630 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[2]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; 37.037 ns                   ; 36.808 ns                 ; 1.178 ns                ;
; 35.630 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[3]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; 37.037 ns                   ; 36.794 ns                 ; 1.164 ns                ;
; 35.632 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[4]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ; clk      ; 37.037 ns                   ; 36.833 ns                 ; 1.201 ns                ;
; 35.633 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[2]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; clk        ; clk      ; 37.037 ns                   ; 36.833 ns                 ; 1.200 ns                ;
; 35.633 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[2]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; 37.037 ns                   ; 36.812 ns                 ; 1.179 ns                ;
; 35.635 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[6]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; 37.037 ns                   ; 36.808 ns                 ; 1.173 ns                ;
; 35.640 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[0]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ; clk      ; 37.037 ns                   ; 36.841 ns                 ; 1.201 ns                ;
; 35.641 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[7]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; 37.037 ns                   ; 36.808 ns                 ; 1.167 ns                ;
; 35.646 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[5]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ; clk      ; 37.037 ns                   ; 36.833 ns                 ; 1.187 ns                ;
; 35.654 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; address_sig[1]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ; clk      ; 37.037 ns                   ; 36.833 ns                 ; 1.179 ns                ;
; 35.675 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[0]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; 37.037 ns                   ; 36.794 ns                 ; 1.119 ns                ;
; 35.676 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; address_sig[7]                                                                                                         ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 1.122 ns                ;
; 35.676 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; address_sig[6]                                                                                                         ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 1.122 ns                ;
; 35.676 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; address_sig[5]                                                                                                         ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 1.122 ns                ;
; 35.676 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; address_sig[4]                                                                                                         ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 1.122 ns                ;
; 35.676 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; address_sig[3]                                                                                                         ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 1.122 ns                ;
; 35.676 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; address_sig[2]                                                                                                         ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 1.122 ns                ;
; 35.676 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; address_sig[1]                                                                                                         ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 1.122 ns                ;
; 35.676 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; address_sig[0]                                                                                                         ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 1.122 ns                ;
; 35.979 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[6]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; 37.037 ns                   ; 36.802 ns                 ; 0.823 ns                ;
; 35.979 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[4]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; 37.037 ns                   ; 36.802 ns                 ; 0.823 ns                ;
; 35.980 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[1]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; 37.037 ns                   ; 36.802 ns                 ; 0.822 ns                ;
; 35.982 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[3]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; 37.037 ns                   ; 36.802 ns                 ; 0.820 ns                ;
; 35.982 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[2]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; 37.037 ns                   ; 36.802 ns                 ; 0.820 ns                ;
; 35.985 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[7]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; 37.037 ns                   ; 36.802 ns                 ; 0.817 ns                ;
; 35.990 ns ; Restricted to 195.01 MHz ( period = 5.13 ns ) ; data_sig[5]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; 37.037 ns                   ; 36.802 ns                 ; 0.812 ns                ;
; 36.344 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; state                                                                                                                 ; state                                                                                                                  ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 0.454 ns                ;
+-----------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                                                                                  ; To                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.445 ns      ; state                                                                                                                 ; state                                                                                                                  ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.757 ns      ; data_sig[5]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.812 ns                 ;
; 0.762 ns      ; data_sig[7]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.817 ns                 ;
; 0.765 ns      ; data_sig[3]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.820 ns                 ;
; 0.765 ns      ; data_sig[2]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.820 ns                 ;
; 0.767 ns      ; data_sig[1]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.822 ns                 ;
; 0.768 ns      ; data_sig[6]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.823 ns                 ;
; 0.768 ns      ; data_sig[4]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.823 ns                 ;
; 1.072 ns      ; data_sig[0]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.047 ns                   ; 1.119 ns                 ;
; 1.093 ns      ; address_sig[1]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ; clk      ; 0.000 ns                   ; 0.086 ns                   ; 1.179 ns                 ;
; 1.101 ns      ; address_sig[5]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ; clk      ; 0.000 ns                   ; 0.086 ns                   ; 1.187 ns                 ;
; 1.106 ns      ; data_sig[7]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; 0.000 ns                   ; 0.061 ns                   ; 1.167 ns                 ;
; 1.107 ns      ; address_sig[0]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ; clk      ; 0.000 ns                   ; 0.094 ns                   ; 1.201 ns                 ;
; 1.112 ns      ; data_sig[6]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; 0.000 ns                   ; 0.061 ns                   ; 1.173 ns                 ;
; 1.113 ns      ; state                                                                                                                 ; address_sig[7]                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 1.122 ns                 ;
; 1.113 ns      ; state                                                                                                                 ; address_sig[6]                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 1.122 ns                 ;
; 1.113 ns      ; state                                                                                                                 ; address_sig[5]                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 1.122 ns                 ;
; 1.113 ns      ; state                                                                                                                 ; address_sig[4]                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 1.122 ns                 ;
; 1.113 ns      ; state                                                                                                                 ; address_sig[3]                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 1.122 ns                 ;
; 1.113 ns      ; state                                                                                                                 ; address_sig[2]                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 1.122 ns                 ;
; 1.113 ns      ; state                                                                                                                 ; address_sig[1]                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 1.122 ns                 ;
; 1.113 ns      ; state                                                                                                                 ; address_sig[0]                                                                                                         ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 1.122 ns                 ;
; 1.114 ns      ; address_sig[2]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; clk        ; clk      ; 0.000 ns                   ; 0.086 ns                   ; 1.200 ns                 ;
; 1.114 ns      ; data_sig[2]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; 0.000 ns                   ; 0.065 ns                   ; 1.179 ns                 ;
; 1.115 ns      ; address_sig[4]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ; clk      ; 0.000 ns                   ; 0.086 ns                   ; 1.201 ns                 ;
; 1.117 ns      ; data_sig[2]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; 0.000 ns                   ; 0.061 ns                   ; 1.178 ns                 ;
; 1.117 ns      ; data_sig[3]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; 0.000 ns                   ; 0.047 ns                   ; 1.164 ns                 ;
; 1.118 ns      ; data_sig[4]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; 0.000 ns                   ; 0.065 ns                   ; 1.183 ns                 ;
; 1.120 ns      ; data_sig[4]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; 0.000 ns                   ; 0.061 ns                   ; 1.181 ns                 ;
; 1.120 ns      ; data_sig[6]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; 0.000 ns                   ; 0.065 ns                   ; 1.185 ns                 ;
; 1.121 ns      ; data_sig[6]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; 0.000 ns                   ; 0.047 ns                   ; 1.168 ns                 ;
; 1.123 ns      ; data_sig[3]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; 0.000 ns                   ; 0.065 ns                   ; 1.188 ns                 ;
; 1.124 ns      ; data_sig[3]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; 0.000 ns                   ; 0.061 ns                   ; 1.185 ns                 ;
; 1.124 ns      ; data_sig[1]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; 0.000 ns                   ; 0.047 ns                   ; 1.171 ns                 ;
; 1.125 ns      ; data_sig[2]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; 0.000 ns                   ; 0.047 ns                   ; 1.172 ns                 ;
; 1.125 ns      ; data_sig[7]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; 0.000 ns                   ; 0.065 ns                   ; 1.190 ns                 ;
; 1.129 ns      ; address_sig[1]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; 0.000 ns                   ; 0.050 ns                   ; 1.179 ns                 ;
; 1.130 ns      ; data_sig[4]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; 0.000 ns                   ; 0.047 ns                   ; 1.177 ns                 ;
; 1.132 ns      ; data_sig[7]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; 0.000 ns                   ; 0.047 ns                   ; 1.179 ns                 ;
; 1.137 ns      ; address_sig[5]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; 0.000 ns                   ; 0.050 ns                   ; 1.187 ns                 ;
; 1.143 ns      ; address_sig[0]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; 0.000 ns                   ; 0.058 ns                   ; 1.201 ns                 ;
; 1.150 ns      ; address_sig[2]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; 0.000 ns                   ; 0.050 ns                   ; 1.200 ns                 ;
; 1.151 ns      ; address_sig[4]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; 0.000 ns                   ; 0.050 ns                   ; 1.201 ns                 ;
; 1.168 ns      ; address_sig[3]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; clk        ; clk      ; 0.000 ns                   ; 0.086 ns                   ; 1.254 ns                 ;
; 1.204 ns      ; address_sig[3]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; 0.000 ns                   ; 0.050 ns                   ; 1.254 ns                 ;
; 1.397 ns      ; data_sig[0]                                                                                                           ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.452 ns                 ;
; 1.412 ns      ; data_sig[0]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.065 ns                   ; 1.477 ns                 ;
; 1.414 ns      ; data_sig[5]                                                                                                           ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; 0.000 ns                   ; 0.047 ns                   ; 1.461 ns                 ;
; 1.419 ns      ; address_sig[4]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ; clk      ; 0.000 ns                   ; 0.094 ns                   ; 1.513 ns                 ;
; 1.428 ns      ; address_sig[4]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ; clk      ; 0.000 ns                   ; 0.100 ns                   ; 1.528 ns                 ;
; 1.429 ns      ; address_sig[0]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ; clk      ; 0.000 ns                   ; 0.100 ns                   ; 1.529 ns                 ;
; 1.430 ns      ; address_sig[0]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ; clk      ; 0.000 ns                   ; 0.086 ns                   ; 1.516 ns                 ;
; 1.434 ns      ; address_sig[5]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ; clk      ; 0.000 ns                   ; 0.094 ns                   ; 1.528 ns                 ;
; 1.436 ns      ; address_sig[1]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ; clk      ; 0.000 ns                   ; 0.100 ns                   ; 1.536 ns                 ;
; 1.440 ns      ; address_sig[2]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; clk        ; clk      ; 0.000 ns                   ; 0.104 ns                   ; 1.544 ns                 ;
; 1.441 ns      ; address_sig[5]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ; clk      ; 0.000 ns                   ; 0.100 ns                   ; 1.541 ns                 ;
; 1.441 ns      ; address_sig[0]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk        ; clk      ; 0.000 ns                   ; 0.104 ns                   ; 1.545 ns                 ;
; 1.442 ns      ; data_sig[1]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; 0.000 ns                   ; 0.061 ns                   ; 1.503 ns                 ;
; 1.443 ns      ; address_sig[2]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; clk        ; clk      ; 0.000 ns                   ; 0.100 ns                   ; 1.543 ns                 ;
; 1.446 ns      ; address_sig[2]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; clk        ; clk      ; 0.000 ns                   ; 0.094 ns                   ; 1.540 ns                 ;
; 1.446 ns      ; address_sig[5]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; clk        ; clk      ; 0.000 ns                   ; 0.104 ns                   ; 1.550 ns                 ;
; 1.446 ns      ; address_sig[1]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ; clk      ; 0.000 ns                   ; 0.104 ns                   ; 1.550 ns                 ;
; 1.447 ns      ; data_sig[1]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; 0.000 ns                   ; 0.065 ns                   ; 1.512 ns                 ;
; 1.451 ns      ; address_sig[4]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; clk        ; clk      ; 0.000 ns                   ; 0.104 ns                   ; 1.555 ns                 ;
; 1.452 ns      ; address_sig[1]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; clk        ; clk      ; 0.000 ns                   ; 0.094 ns                   ; 1.546 ns                 ;
; 1.455 ns      ; address_sig[4]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; 0.000 ns                   ; 0.058 ns                   ; 1.513 ns                 ;
; 1.464 ns      ; address_sig[4]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; 0.000 ns                   ; 0.064 ns                   ; 1.528 ns                 ;
; 1.465 ns      ; address_sig[0]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; 0.000 ns                   ; 0.064 ns                   ; 1.529 ns                 ;
; 1.466 ns      ; address_sig[0]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; 0.000 ns                   ; 0.050 ns                   ; 1.516 ns                 ;
; 1.470 ns      ; address_sig[5]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; 0.000 ns                   ; 0.058 ns                   ; 1.528 ns                 ;
; 1.472 ns      ; address_sig[1]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; 0.000 ns                   ; 0.064 ns                   ; 1.536 ns                 ;
; 1.476 ns      ; address_sig[2]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; 0.000 ns                   ; 0.068 ns                   ; 1.544 ns                 ;
; 1.477 ns      ; address_sig[5]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; 0.000 ns                   ; 0.064 ns                   ; 1.541 ns                 ;
; 1.477 ns      ; address_sig[0]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; 0.000 ns                   ; 0.068 ns                   ; 1.545 ns                 ;
; 1.479 ns      ; address_sig[2]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; 0.000 ns                   ; 0.064 ns                   ; 1.543 ns                 ;
; 1.482 ns      ; address_sig[2]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; 0.000 ns                   ; 0.058 ns                   ; 1.540 ns                 ;
; 1.482 ns      ; address_sig[5]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; 0.000 ns                   ; 0.068 ns                   ; 1.550 ns                 ;
; 1.482 ns      ; address_sig[1]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; 0.000 ns                   ; 0.068 ns                   ; 1.550 ns                 ;
; 1.487 ns      ; address_sig[4]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; 0.000 ns                   ; 0.068 ns                   ; 1.555 ns                 ;
; 1.488 ns      ; address_sig[1]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; 0.000 ns                   ; 0.058 ns                   ; 1.546 ns                 ;
; 1.511 ns      ; address_sig[3]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; clk        ; clk      ; 0.000 ns                   ; 0.094 ns                   ; 1.605 ns                 ;
; 1.514 ns      ; address_sig[3]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; clk        ; clk      ; 0.000 ns                   ; 0.104 ns                   ; 1.618 ns                 ;
; 1.523 ns      ; address_sig[3]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; clk        ; clk      ; 0.000 ns                   ; 0.100 ns                   ; 1.623 ns                 ;
; 1.547 ns      ; address_sig[3]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; 0.000 ns                   ; 0.058 ns                   ; 1.605 ns                 ;
; 1.550 ns      ; address_sig[3]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; 0.000 ns                   ; 0.068 ns                   ; 1.618 ns                 ;
; 1.559 ns      ; address_sig[3]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; 0.000 ns                   ; 0.064 ns                   ; 1.623 ns                 ;
; 1.698 ns      ; data_sig[0]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; 0.000 ns                   ; 0.061 ns                   ; 1.759 ns                 ;
; 1.751 ns      ; data_sig[5]                                                                                                           ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; 0.000 ns                   ; 0.061 ns                   ; 1.812 ns                 ;
; 1.757 ns      ; data_sig[5]                                                                                                           ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; 0.000 ns                   ; 0.065 ns                   ; 1.822 ns                 ;
; 1.782 ns      ; address_sig[7]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.086 ns                   ; 1.868 ns                 ;
; 1.826 ns      ; address_sig[7]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.050 ns                   ; 1.876 ns                 ;
; 1.926 ns      ; address_sig[6]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.068 ns                   ; 1.994 ns                 ;
; 1.930 ns      ; address_sig[6]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.086 ns                   ; 2.016 ns                 ;
; 1.949 ns      ; address_sig[7]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.058 ns                   ; 2.007 ns                 ;
; 1.954 ns      ; state                                                                                                                 ; data_sig[7]                                                                                                            ; clk        ; clk      ; 0.000 ns                   ; 0.011 ns                   ; 1.965 ns                 ;
; 1.954 ns      ; state                                                                                                                 ; data_sig[6]                                                                                                            ; clk        ; clk      ; 0.000 ns                   ; 0.011 ns                   ; 1.965 ns                 ;
; 1.954 ns      ; state                                                                                                                 ; data_sig[5]                                                                                                            ; clk        ; clk      ; 0.000 ns                   ; 0.011 ns                   ; 1.965 ns                 ;
; 1.954 ns      ; state                                                                                                                 ; data_sig[4]                                                                                                            ; clk        ; clk      ; 0.000 ns                   ; 0.011 ns                   ; 1.965 ns                 ;
; 1.954 ns      ; state                                                                                                                 ; data_sig[3]                                                                                                            ; clk        ; clk      ; 0.000 ns                   ; 0.011 ns                   ; 1.965 ns                 ;
; 1.954 ns      ; state                                                                                                                 ; data_sig[2]                                                                                                            ; clk        ; clk      ; 0.000 ns                   ; 0.011 ns                   ; 1.965 ns                 ;
; 1.954 ns      ; state                                                                                                                 ; data_sig[1]                                                                                                            ; clk        ; clk      ; 0.000 ns                   ; 0.011 ns                   ; 1.965 ns                 ;
; 1.954 ns      ; state                                                                                                                 ; data_sig[0]                                                                                                            ; clk        ; clk      ; 0.000 ns                   ; 0.011 ns                   ; 1.965 ns                 ;
; 1.974 ns      ; address_sig[6]                                                                                                        ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.050 ns                   ; 2.024 ns                 ;
; 2.126 ns      ; address_sig[7]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.100 ns                   ; 2.226 ns                 ;
; 2.126 ns      ; address_sig[7]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.094 ns                   ; 2.220 ns                 ;
; 2.131 ns      ; address_sig[7]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.104 ns                   ; 2.235 ns                 ;
; 2.152 ns      ; address_sig[7]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.064 ns                   ; 2.216 ns                 ;
; 2.159 ns      ; address_sig[7]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.068 ns                   ; 2.227 ns                 ;
; 2.272 ns      ; address_sig[6]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.100 ns                   ; 2.372 ns                 ;
; 2.273 ns      ; address_sig[6]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.094 ns                   ; 2.367 ns                 ;
; 2.278 ns      ; address_sig[6]                                                                                                        ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.104 ns                   ; 2.382 ns                 ;
; 2.299 ns      ; address_sig[6]                                                                                                        ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.064 ns                   ; 2.363 ns                 ;
; 2.463 ns      ; address_sig[6]                                                                                                        ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; 0.000 ns                   ; 0.058 ns                   ; 2.521 ns                 ;
; 2.786 ns      ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0 ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0 ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0 ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg6 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg5 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg4 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg3 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg2 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg1 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns      ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg0 ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
+---------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                        ;
+-------+--------------+------------+----------+------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                                                               ; To Clock ;
+-------+--------------+------------+----------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.911 ns   ; wren     ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
; N/A   ; None         ; 5.853 ns   ; wren     ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
; N/A   ; None         ; 5.852 ns   ; wren     ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
; N/A   ; None         ; 5.841 ns   ; rden     ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A   ; None         ; 5.812 ns   ; rden     ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A   ; None         ; 5.803 ns   ; rden     ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A   ; None         ; 5.786 ns   ; rden     ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
; N/A   ; None         ; 5.784 ns   ; rden     ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
; N/A   ; None         ; 5.767 ns   ; wren     ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A   ; None         ; 5.763 ns   ; wren     ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A   ; None         ; 5.754 ns   ; wren     ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A   ; None         ; 5.558 ns   ; rden     ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
; N/A   ; None         ; 5.552 ns   ; wren     ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
; N/A   ; None         ; 5.504 ns   ; rden     ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A   ; None         ; 5.481 ns   ; rden     ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
; N/A   ; None         ; 5.428 ns   ; wren     ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A   ; None         ; 4.235 ns   ; chmod    ; state                                                                                                            ; clk      ;
; N/A   ; None         ; 1.379 ns   ; input[7] ; address_sig[7]                                                                                                   ; clk      ;
; N/A   ; None         ; 0.714 ns   ; input[7] ; data_sig[7]                                                                                                      ; clk      ;
; N/A   ; None         ; 0.467 ns   ; input[5] ; address_sig[5]                                                                                                   ; clk      ;
; N/A   ; None         ; 0.344 ns   ; input[1] ; address_sig[1]                                                                                                   ; clk      ;
; N/A   ; None         ; 0.317 ns   ; input[4] ; data_sig[4]                                                                                                      ; clk      ;
; N/A   ; None         ; 0.250 ns   ; input[6] ; data_sig[6]                                                                                                      ; clk      ;
; N/A   ; None         ; 0.239 ns   ; input[5] ; data_sig[5]                                                                                                      ; clk      ;
; N/A   ; None         ; 0.237 ns   ; input[6] ; address_sig[6]                                                                                                   ; clk      ;
; N/A   ; None         ; 0.236 ns   ; input[2] ; address_sig[2]                                                                                                   ; clk      ;
; N/A   ; None         ; 0.187 ns   ; input[4] ; address_sig[4]                                                                                                   ; clk      ;
; N/A   ; None         ; 0.118 ns   ; input[0] ; data_sig[0]                                                                                                      ; clk      ;
; N/A   ; None         ; 0.105 ns   ; input[3] ; data_sig[3]                                                                                                      ; clk      ;
; N/A   ; None         ; 0.077 ns   ; input[3] ; address_sig[3]                                                                                                   ; clk      ;
; N/A   ; None         ; 0.065 ns   ; input[2] ; data_sig[2]                                                                                                      ; clk      ;
; N/A   ; None         ; 0.031 ns   ; input[1] ; data_sig[1]                                                                                                      ; clk      ;
; N/A   ; None         ; -0.001 ns  ; input[0] ; address_sig[0]                                                                                                   ; clk      ;
+-------+--------------+------------+----------+------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                   ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 13.607 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 13.607 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 13.607 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 13.607 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 13.607 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 13.607 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 13.607 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 13.432 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 13.432 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 13.432 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 13.432 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 13.432 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 13.432 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 13.432 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 13.420 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 13.420 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 13.420 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 13.420 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 13.420 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 13.420 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 13.420 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 13.411 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 13.411 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 13.411 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 13.411 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 13.411 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 13.411 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 13.411 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 13.336 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 13.336 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 13.336 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 13.336 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 13.336 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 13.336 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 13.336 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 13.315 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 13.315 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 13.315 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 13.315 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 13.315 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 13.315 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 13.315 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 13.291 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 13.291 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 13.291 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 13.291 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 13.291 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 13.291 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 13.291 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 13.280 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 13.280 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 13.280 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 13.280 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 13.280 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 13.280 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 13.280 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 13.260 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 13.260 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 13.260 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 13.260 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 13.260 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 13.260 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 13.260 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 13.207 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 13.207 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 13.207 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 13.207 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 13.207 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 13.207 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 13.207 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 13.198 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 13.198 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 13.198 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 13.198 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 13.198 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 13.198 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 13.198 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 13.178 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 13.178 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 13.178 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 13.178 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 13.178 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 13.178 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 13.178 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 13.135 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 13.135 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 13.135 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 13.135 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 13.135 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 13.135 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 13.135 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 13.098 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 13.098 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 13.098 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 13.098 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 13.098 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 13.098 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 13.098 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 12.674 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 12.674 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 12.674 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 12.674 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 12.674 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 12.674 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 12.674 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[7] ; clk        ;
; N/A                                     ; None                                                ; 12.625 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 12.625 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 12.625 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 12.625 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 12.625 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 12.625 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 12.625 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 12.624 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.624 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.624 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.624 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.624 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.624 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.624 ns  ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.493 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 12.493 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 12.493 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 12.493 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 12.493 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 12.493 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 12.493 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 12.456 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 12.456 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 12.456 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 12.456 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 12.456 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 12.456 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 12.456 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[0] ; clk        ;
; N/A                                     ; None                                                ; 12.361 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.361 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.361 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.361 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.361 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.361 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.361 ns  ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.327 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 12.327 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 12.327 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 12.327 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 12.327 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 12.327 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 12.327 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[4] ; clk        ;
; N/A                                     ; None                                                ; 12.312 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 12.312 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 12.312 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 12.312 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 12.312 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 12.312 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 12.312 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 12.309 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 12.309 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 12.309 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 12.309 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 12.309 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 12.309 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 12.309 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 12.161 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 12.161 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 12.161 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 12.161 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 12.161 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 12.161 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 12.161 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 12.155 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 12.155 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 12.155 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 12.155 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 12.155 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 12.155 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 12.155 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[6] ; clk        ;
; N/A                                     ; None                                                ; 12.143 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 12.143 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 12.143 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 12.143 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 12.143 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 12.143 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 12.143 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[3] ; clk        ;
; N/A                                     ; None                                                ; 12.142 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.142 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.142 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.142 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.142 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.142 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.142 ns  ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[1] ; clk        ;
; N/A                                     ; None                                                ; 12.109 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 12.109 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 12.109 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 12.109 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 12.109 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg3 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 12.109 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg4 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 12.109 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg5 ; output[2] ; clk        ;
; N/A                                     ; None                                                ; 12.078 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg       ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 12.078 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg0 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 12.078 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg1 ; output[5] ; clk        ;
; N/A                                     ; None                                                ; 12.078 ns  ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_address_reg2 ; output[5] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                        ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+-----------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                               ;
+---------------+-------------+-----------+----------+------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                                                               ; To Clock ;
+---------------+-------------+-----------+----------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.249 ns  ; input[0] ; address_sig[0]                                                                                                   ; clk      ;
; N/A           ; None        ; 0.217 ns  ; input[1] ; data_sig[1]                                                                                                      ; clk      ;
; N/A           ; None        ; 0.183 ns  ; input[2] ; data_sig[2]                                                                                                      ; clk      ;
; N/A           ; None        ; 0.171 ns  ; input[3] ; address_sig[3]                                                                                                   ; clk      ;
; N/A           ; None        ; 0.143 ns  ; input[3] ; data_sig[3]                                                                                                      ; clk      ;
; N/A           ; None        ; 0.130 ns  ; input[0] ; data_sig[0]                                                                                                      ; clk      ;
; N/A           ; None        ; 0.061 ns  ; input[4] ; address_sig[4]                                                                                                   ; clk      ;
; N/A           ; None        ; 0.012 ns  ; input[2] ; address_sig[2]                                                                                                   ; clk      ;
; N/A           ; None        ; 0.011 ns  ; input[6] ; address_sig[6]                                                                                                   ; clk      ;
; N/A           ; None        ; 0.009 ns  ; input[5] ; data_sig[5]                                                                                                      ; clk      ;
; N/A           ; None        ; -0.002 ns ; input[6] ; data_sig[6]                                                                                                      ; clk      ;
; N/A           ; None        ; -0.069 ns ; input[4] ; data_sig[4]                                                                                                      ; clk      ;
; N/A           ; None        ; -0.096 ns ; input[1] ; address_sig[1]                                                                                                   ; clk      ;
; N/A           ; None        ; -0.219 ns ; input[5] ; address_sig[5]                                                                                                   ; clk      ;
; N/A           ; None        ; -0.466 ns ; input[7] ; data_sig[7]                                                                                                      ; clk      ;
; N/A           ; None        ; -1.131 ns ; input[7] ; address_sig[7]                                                                                                   ; clk      ;
; N/A           ; None        ; -3.987 ns ; chmod    ; state                                                                                                            ; clk      ;
; N/A           ; None        ; -5.138 ns ; wren     ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A           ; None        ; -5.191 ns ; rden     ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
; N/A           ; None        ; -5.214 ns ; rden     ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A           ; None        ; -5.262 ns ; wren     ; ram_64B:ram2|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
; N/A           ; None        ; -5.268 ns ; rden     ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
; N/A           ; None        ; -5.464 ns ; wren     ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A           ; None        ; -5.473 ns ; wren     ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A           ; None        ; -5.477 ns ; wren     ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A           ; None        ; -5.494 ns ; rden     ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
; N/A           ; None        ; -5.496 ns ; rden     ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
; N/A           ; None        ; -5.513 ns ; rden     ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A           ; None        ; -5.522 ns ; rden     ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A           ; None        ; -5.551 ns ; rden     ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg ; clk      ;
; N/A           ; None        ; -5.562 ns ; wren     ; ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
; N/A           ; None        ; -5.563 ns ; wren     ; ram_64B:ram3|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
; N/A           ; None        ; -5.621 ns ; wren     ; ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg ; clk      ;
+---------------+-------------+-----------+----------+------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 27 23:32:13 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ram4x64B -c ram4x64B --timing_analysis_only
Info: Slack time is 33.961 ns for clock "clk" between source memory "ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7" and destination memory "ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a7~porta_memory_reg0"
    Info: Fmax is restricted to 195.01 MHz due to tcl and tch limits
    Info: + Largest memory to memory requirement is 36.741 ns
        Info: + Setup relationship between source and destination is 37.037 ns
            Info: + Latch edge is 37.037 ns
                Info: Clock period of Destination clock "clk" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.022 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 2.884 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 137; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.916 ns) + CELL(0.724 ns) = 2.884 ns; Loc. = M4K_X41_Y9; Fanout = 0; MEM Node = 'ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a7~porta_memory_reg0'
                Info: Total cell delay = 1.730 ns ( 59.99 % )
                Info: Total interconnect delay = 1.154 ns ( 40.01 % )
            Info: - Longest clock path from clock "clk" to source memory is 2.906 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 137; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.916 ns) + CELL(0.746 ns) = 2.906 ns; Loc. = M4K_X41_Y9; Fanout = 1; MEM Node = 'ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7'
                Info: Total cell delay = 1.752 ns ( 60.29 % )
                Info: Total interconnect delay = 1.154 ns ( 39.71 % )
        Info: - Micro clock to output delay of source is 0.234 ns
        Info: - Micro setup delay of destination is 0.040 ns
    Info: - Longest memory to memory delay is 2.780 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y9; Fanout = 1; MEM Node = 'ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_datain_reg7'
        Info: 2: + IC(0.000 ns) + CELL(2.780 ns) = 2.780 ns; Loc. = M4K_X41_Y9; Fanout = 0; MEM Node = 'ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a7~porta_memory_reg0'
        Info: Total cell delay = 2.780 ns ( 100.00 % )
Info: Minimum slack time is 445 ps for clock "clk" between source register "state" and destination register "state"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y7_N13; Fanout = 17; REG Node = 'state'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X43_Y7_N12; Fanout = 1; COMB Node = 'state~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X43_Y7_N13; Fanout = 17; REG Node = 'state'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clk" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clk" to destination register is 2.816 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 137; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.816 ns; Loc. = LCFF_X43_Y7_N13; Fanout = 17; REG Node = 'state'
                Info: Total cell delay = 1.608 ns ( 57.10 % )
                Info: Total interconnect delay = 1.208 ns ( 42.90 % )
            Info: - Shortest clock path from clock "clk" to source register is 2.816 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 137; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.816 ns; Loc. = LCFF_X43_Y7_N13; Fanout = 17; REG Node = 'state'
                Info: Total cell delay = 1.608 ns ( 57.10 % )
                Info: Total interconnect delay = 1.208 ns ( 42.90 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for memory "ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg" (data pin = "wren", clock pin = "clk") is 5.911 ns
    Info: + Longest pin to memory delay is 8.772 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 8; PIN Node = 'wren'
        Info: 2: + IC(5.707 ns) + CELL(0.542 ns) = 7.123 ns; Loc. = LCCOMB_X43_Y7_N10; Fanout = 1; COMB Node = 'ram_64B:ram1|wren_sig~0'
        Info: 3: + IC(1.303 ns) + CELL(0.346 ns) = 8.772 ns; Loc. = M4K_X41_Y8; Fanout = 0; MEM Node = 'ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.762 ns ( 20.09 % )
        Info: Total interconnect delay = 7.010 ns ( 79.91 % )
    Info: + Micro setup delay of destination is 0.040 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.901 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 137; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.910 ns) + CELL(0.747 ns) = 2.901 ns; Loc. = M4K_X41_Y8; Fanout = 0; MEM Node = 'ram_64B:ram1|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.753 ns ( 60.43 % )
        Info: Total interconnect delay = 1.148 ns ( 39.57 % )
Info: tco from clock "clk" to destination pin "output[0]" through memory "ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg" is 13.607 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.943 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 137; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.916 ns) + CELL(0.783 ns) = 2.943 ns; Loc. = M4K_X41_Y9; Fanout = 8; MEM Node = 'ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg'
        Info: Total cell delay = 1.789 ns ( 60.79 % )
        Info: Total interconnect delay = 1.154 ns ( 39.21 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 10.430 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y9; Fanout = 8; MEM Node = 'ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|ram_block1a0~portb_re_reg'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y9; Fanout = 1; MEM Node = 'ram_64B:ram4|ram1p:ramp|altsyncram:altsyncram_component|altsyncram_fqr1:auto_generated|q_b[0]'
        Info: 3: + IC(1.141 ns) + CELL(0.544 ns) = 5.059 ns; Loc. = LCCOMB_X43_Y7_N28; Fanout = 1; COMB Node = 'Mux11~0'
        Info: 4: + IC(0.859 ns) + CELL(0.319 ns) = 6.237 ns; Loc. = LCCOMB_X43_Y8_N24; Fanout = 1; COMB Node = 'Mux11'
        Info: 5: + IC(1.353 ns) + CELL(2.840 ns) = 10.430 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'output[0]'
        Info: Total cell delay = 7.077 ns ( 67.85 % )
        Info: Total interconnect delay = 3.353 ns ( 32.15 % )
Info: th for register "address_sig[0]" (data pin = "input[0]", clock pin = "clk") is 0.249 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.816 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 137; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.816 ns; Loc. = LCFF_X43_Y7_N1; Fanout = 8; REG Node = 'address_sig[0]'
        Info: Total cell delay = 1.608 ns ( 57.10 % )
        Info: Total interconnect delay = 1.208 ns ( 42.90 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.853 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 2; PIN Node = 'input[0]'
        Info: 2: + IC(1.553 ns) + CELL(0.178 ns) = 2.757 ns; Loc. = LCCOMB_X43_Y7_N0; Fanout = 1; COMB Node = 'address_sig[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.853 ns; Loc. = LCFF_X43_Y7_N1; Fanout = 8; REG Node = 'address_sig[0]'
        Info: Total cell delay = 1.300 ns ( 45.57 % )
        Info: Total interconnect delay = 1.553 ns ( 54.43 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 148 megabytes
    Info: Processing ended: Thu May 27 23:32:14 2010
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


