Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Aug  9 16:12:32 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    40          
TIMING-16  Warning           Large setup violation          6           
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (67)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: uart_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (67)
-------------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.240      -91.431                    188                 3171        0.047        0.000                      0                 3171        1.100        0.000                       0                  1363  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_p                               {0.000 2.500}        5.000           200.000         
  clk_out2_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clk_out_block_clock_clk_wiz_0_0   {0.000 68.125}       136.250         7.339           
  clkfbout_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out2_block_clock_clk_wiz_0_0       -1.240      -14.475                     16                 1955        0.047        0.000                      0                 1955        2.000        0.000                       0                  1351  
  clk_out_block_clock_clk_wiz_0_0       134.157        0.000                      0                   11        0.177        0.000                      0                   11       23.750        0.000                       0                     8  
  clkfbout_block_clock_clk_wiz_0_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0       -0.646      -76.956                    172                 1205        0.444        0.000                      0                 1205  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                                                                
(none)                            clk_out2_block_clock_clk_wiz_0_0                                    
(none)                            clkfbout_block_clock_clk_wiz_0_0                                    
(none)                                                              clk_out2_block_clock_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -1.240ns,  Total Violation      -14.475ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.240ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff110/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 1.112ns (18.190%)  route 5.001ns (81.810%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.649ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.372    -2.649    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y127        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff110/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDCE (Prop_fdce_C_Q)         0.348    -2.301 f  u_tdc/u_FineDelay/u_flip_flops/Stopff110/Q
                         net (fo=7, routed)           1.052    -1.248    u_tdc/u_DecStop/wDecodeIn[110]
    SLICE_X88Y129        LUT6 (Prop_lut6_I0_O)        0.239    -1.009 f  u_tdc/u_DecStop/bin_inferred_i_458/O
                         net (fo=3, routed)           0.382    -0.627    u_tdc/u_DecStop/bin_inferred_i_458_n_0
    SLICE_X88Y129        LUT3 (Prop_lut3_I0_O)        0.105    -0.522 r  u_tdc/u_DecStop/bin_inferred_i_369/O
                         net (fo=5, routed)           0.539     0.018    u_tdc/u_DecStop/bin_inferred_i_369_n_0
    SLICE_X88Y129        LUT3 (Prop_lut3_I0_O)        0.105     0.123 r  u_tdc/u_DecStop/bin_inferred_i_293/O
                         net (fo=8, routed)           0.914     1.036    u_tdc/u_DecStop/bin_inferred_i_293_n_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.105     1.141 r  u_tdc/u_DecStop/bin_inferred_i_99/O
                         net (fo=9, routed)           1.334     2.476    u_tdc/u_DecStop/bin_inferred_i_99_n_0
    SLICE_X88Y154        LUT6 (Prop_lut6_I0_O)        0.105     2.581 r  u_tdc/u_DecStop/bin_inferred_i_53/O
                         net (fo=1, routed)           0.779     3.360    u_tdc/u_DecStop/bin_inferred_i_53_n_0
    SLICE_X89Y156        LUT6 (Prop_lut6_I3_O)        0.105     3.465 r  u_tdc/u_DecStop/bin_inferred_i_9/O
                         net (fo=1, routed)           0.000     3.465    u_tdc/u_DecStop/bin[0]
    SLICE_X89Y156        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.276     2.818    u_tdc/u_DecStop/clk
    SLICE_X89Y156        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[0]/C
                         clock pessimism             -0.563     2.256    
                         clock uncertainty           -0.061     2.194    
    SLICE_X89Y156        FDRE (Setup_fdre_C_D)        0.030     2.224    u_tdc/u_DecStop/r_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          2.224    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                 -1.240    

Slack (VIOLATED) :        -1.139ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff110/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 1.112ns (18.491%)  route 4.902ns (81.509%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.649ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.372    -2.649    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y127        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff110/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDCE (Prop_fdce_C_Q)         0.348    -2.301 f  u_tdc/u_FineDelay/u_flip_flops/Stopff110/Q
                         net (fo=7, routed)           1.052    -1.248    u_tdc/u_DecStop/wDecodeIn[110]
    SLICE_X88Y129        LUT6 (Prop_lut6_I0_O)        0.239    -1.009 f  u_tdc/u_DecStop/bin_inferred_i_458/O
                         net (fo=3, routed)           0.382    -0.627    u_tdc/u_DecStop/bin_inferred_i_458_n_0
    SLICE_X88Y129        LUT3 (Prop_lut3_I0_O)        0.105    -0.522 r  u_tdc/u_DecStop/bin_inferred_i_369/O
                         net (fo=5, routed)           0.539     0.018    u_tdc/u_DecStop/bin_inferred_i_369_n_0
    SLICE_X88Y129        LUT3 (Prop_lut3_I0_O)        0.105     0.123 r  u_tdc/u_DecStop/bin_inferred_i_293/O
                         net (fo=8, routed)           0.696     0.819    u_tdc/u_DecStop/bin_inferred_i_293_n_0
    SLICE_X86Y129        LUT6 (Prop_lut6_I1_O)        0.105     0.924 f  u_tdc/u_DecStop/bin_inferred_i_180/O
                         net (fo=1, routed)           1.371     2.295    u_tdc/u_DecStop/bin_inferred_i_180_n_0
    SLICE_X86Y156        LUT6 (Prop_lut6_I4_O)        0.105     2.400 f  u_tdc/u_DecStop/bin_inferred_i_47/O
                         net (fo=1, routed)           0.860     3.260    u_tdc/u_DecStop/bin_inferred_i_47_n_0
    SLICE_X89Y156        LUT6 (Prop_lut6_I1_O)        0.105     3.365 r  u_tdc/u_DecStop/bin_inferred_i_8/O
                         net (fo=1, routed)           0.000     3.365    u_tdc/u_DecStop/bin[1]
    SLICE_X89Y156        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.276     2.818    u_tdc/u_DecStop/clk
    SLICE_X89Y156        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[1]/C
                         clock pessimism             -0.563     2.256    
                         clock uncertainty           -0.061     2.194    
    SLICE_X89Y156        FDRE (Setup_fdre_C_D)        0.032     2.226    u_tdc/u_DecStop/r_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          2.226    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                 -1.139    

Slack (VIOLATED) :        -1.134ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff31/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.009ns (16.716%)  route 5.027ns (83.284%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.387    -2.634    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y107        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.379    -2.255 f  u_tdc/u_FineDelay/u_flip_flops/Startff31/Q
                         net (fo=6, routed)           0.808    -1.446    u_tdc/u_DecStart/wDecodeIn[31]
    SLICE_X85Y108        LUT6 (Prop_lut6_I1_O)        0.105    -1.341 r  u_tdc/u_DecStart/bin_inferred_i_628/O
                         net (fo=2, routed)           0.501    -0.840    u_tdc/u_DecStart/bin_inferred_i_628_n_0
    SLICE_X85Y109        LUT5 (Prop_lut5_I4_O)        0.105    -0.735 f  u_tdc/u_DecStart/bin_inferred_i_269/O
                         net (fo=6, routed)           1.183     0.448    u_tdc/u_DecStart/bin_inferred_i_269_n_0
    SLICE_X85Y126        LUT3 (Prop_lut3_I0_O)        0.105     0.553 f  u_tdc/u_DecStart/bin_inferred_i_341/O
                         net (fo=1, routed)           0.433     0.986    u_tdc/u_DecStart/bin_inferred_i_341_n_0
    SLICE_X86Y126        LUT6 (Prop_lut6_I1_O)        0.105     1.091 r  u_tdc/u_DecStart/bin_inferred_i_128/O
                         net (fo=1, routed)           0.952     2.043    u_tdc/u_DecStart/bin_inferred_i_128_n_0
    SLICE_X88Y138        LUT5 (Prop_lut5_I0_O)        0.105     2.148 r  u_tdc/u_DecStart/bin_inferred_i_36/O
                         net (fo=1, routed)           1.150     3.298    u_tdc/u_DecStart/bin_inferred_i_36_n_0
    SLICE_X88Y156        LUT6 (Prop_lut6_I2_O)        0.105     3.403 r  u_tdc/u_DecStart/bin_inferred_i_7/O
                         net (fo=1, routed)           0.000     3.403    u_tdc/u_DecStart/bin[2]
    SLICE_X88Y156        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.276     2.818    u_tdc/u_DecStart/clk
    SLICE_X88Y156        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[2]/C
                         clock pessimism             -0.563     2.256    
                         clock uncertainty           -0.061     2.194    
    SLICE_X88Y156        FDRE (Setup_fdre_C_D)        0.074     2.268    u_tdc/u_DecStart/r_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          2.268    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                 -1.134    

Slack (VIOLATED) :        -1.106ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff324/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.115ns (18.284%)  route 4.983ns (81.716%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.657ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.363    -2.657    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y181        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff324/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y181        FDCE (Prop_fdce_C_Q)         0.348    -2.309 f  u_tdc/u_FineDelay/u_flip_flops/Stopff324/Q
                         net (fo=7, routed)           1.008    -1.301    u_tdc/u_DecStop/wDecodeIn[324]
    SLICE_X89Y179        LUT6 (Prop_lut6_I0_O)        0.242    -1.059 f  u_tdc/u_DecStop/bin_inferred_i_242/O
                         net (fo=3, routed)           0.826    -0.233    u_tdc/u_DecStop/bin_inferred_i_242_n_0
    SLICE_X88Y178        LUT6 (Prop_lut6_I0_O)        0.105    -0.128 r  u_tdc/u_DecStop/bin_inferred_i_74/O
                         net (fo=4, routed)           0.563     0.435    u_tdc/u_DecStop/bin_inferred_i_74_n_0
    SLICE_X88Y176        LUT4 (Prop_lut4_I3_O)        0.105     0.540 f  u_tdc/u_DecStop/bin_inferred_i_13/O
                         net (fo=8, routed)           1.044     1.584    u_tdc/u_DecStop/bin_inferred_i_13_n_0
    SLICE_X91Y168        LUT6 (Prop_lut6_I4_O)        0.105     1.689 r  u_tdc/u_DecStop/bin_inferred_i_20/O
                         net (fo=9, routed)           0.717     2.406    u_tdc/u_DecStop/bin_inferred_i_20_n_0
    SLICE_X88Y159        LUT6 (Prop_lut6_I0_O)        0.105     2.511 f  u_tdc/u_DecStop/bin_inferred_i_43/O
                         net (fo=1, routed)           0.825     3.336    u_tdc/u_DecStop/bin_inferred_i_43_n_0
    SLICE_X88Y160        LUT6 (Prop_lut6_I3_O)        0.105     3.441 r  u_tdc/u_DecStop/bin_inferred_i_7/O
                         net (fo=1, routed)           0.000     3.441    u_tdc/u_DecStop/bin[2]
    SLICE_X88Y160        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.274     2.816    u_tdc/u_DecStop/clk
    SLICE_X88Y160        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[2]/C
                         clock pessimism             -0.496     2.320    
                         clock uncertainty           -0.061     2.259    
    SLICE_X88Y160        FDRE (Setup_fdre_C_D)        0.076     2.335    u_tdc/u_DecStop/r_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          2.335    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                 -1.106    

Slack (VIOLATED) :        -1.071ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff38/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.112ns (18.791%)  route 4.806ns (81.209%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.197ns = ( 2.803 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.386    -2.635    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y109        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDCE (Prop_fdce_C_Q)         0.348    -2.287 r  u_tdc/u_FineDelay/u_flip_flops/Startff38/Q
                         net (fo=7, routed)           0.710    -1.576    u_tdc/u_DecStart/wDecodeIn[38]
    SLICE_X86Y110        LUT5 (Prop_lut5_I0_O)        0.239    -1.337 f  u_tdc/u_DecStart/bin_inferred_i_577/O
                         net (fo=4, routed)           0.791    -0.547    u_tdc/u_DecStart/bin_inferred_i_577_n_0
    SLICE_X82Y115        LUT3 (Prop_lut3_I1_O)        0.105    -0.442 f  u_tdc/u_DecStart/bin_inferred_i_236/O
                         net (fo=7, routed)           0.803     0.361    u_tdc/u_DecStart/bin_inferred_i_236_n_0
    SLICE_X85Y115        LUT6 (Prop_lut6_I1_O)        0.105     0.466 f  u_tdc/u_DecStart/bin_inferred_i_170/O
                         net (fo=4, routed)           1.066     1.532    u_tdc/u_DecStart/bin_inferred_i_170_n_0
    SLICE_X86Y132        LUT5 (Prop_lut5_I0_O)        0.105     1.637 f  u_tdc/u_DecStart/bin_inferred_i_120/O
                         net (fo=1, routed)           0.682     2.319    u_tdc/u_DecStart/bin_inferred_i_120_n_0
    SLICE_X85Y143        LUT5 (Prop_lut5_I4_O)        0.105     2.424 f  u_tdc/u_DecStart/bin_inferred_i_33/O
                         net (fo=1, routed)           0.754     3.178    u_tdc/u_DecStart/bin_inferred_i_33_n_0
    SLICE_X86Y162        LUT6 (Prop_lut6_I5_O)        0.105     3.283 r  u_tdc/u_DecStart/bin_inferred_i_6/O
                         net (fo=1, routed)           0.000     3.283    u_tdc/u_DecStart/bin[3]
    SLICE_X86Y162        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.261     2.803    u_tdc/u_DecStart/clk
    SLICE_X86Y162        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[3]/C
                         clock pessimism             -0.563     2.241    
                         clock uncertainty           -0.061     2.179    
    SLICE_X86Y162        FDRE (Setup_fdre_C_D)        0.033     2.212    u_tdc/u_DecStart/r_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          2.212    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                 -1.071    

Slack (VIOLATED) :        -1.015ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff44/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 1.115ns (18.970%)  route 4.763ns (81.030%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.637ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.384    -2.637    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y111        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff44/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDCE (Prop_fdce_C_Q)         0.348    -2.289 f  u_tdc/u_FineDelay/u_flip_flops/Startff44/Q
                         net (fo=6, routed)           0.718    -1.570    u_tdc/u_DecStart/wDecodeIn[44]
    SLICE_X85Y112        LUT6 (Prop_lut6_I0_O)        0.242    -1.328 r  u_tdc/u_DecStart/bin_inferred_i_665/O
                         net (fo=3, routed)           0.687    -0.641    u_tdc/u_DecStart/bin_inferred_i_665_n_0
    SLICE_X86Y113        LUT4 (Prop_lut4_I1_O)        0.105    -0.536 r  u_tdc/u_DecStart/bin_inferred_i_322/O
                         net (fo=5, routed)           0.967     0.431    u_tdc/u_DecStart/bin_inferred_i_322_n_0
    SLICE_X85Y127        LUT5 (Prop_lut5_I3_O)        0.105     0.536 r  u_tdc/u_DecStart/bin_inferred_i_170_comp/O
                         net (fo=1, routed)           0.509     1.045    u_tdc/u_DecStart/bin_inferred_i_170_n_0_repN
    SLICE_X85Y128        LUT6 (Prop_lut6_I5_O)        0.105     1.150 r  u_tdc/u_DecStart/bin_inferred_i_149_comp/O
                         net (fo=1, routed)           1.003     2.153    u_tdc/u_DecStart/bin_inferred_i_149_n_0
    SLICE_X83Y143        LUT6 (Prop_lut6_I3_O)        0.105     2.258 f  u_tdc/u_DecStart/bin_inferred_i_41/O
                         net (fo=1, routed)           0.878     3.136    u_tdc/u_DecStart/bin_inferred_i_41_n_0
    SLICE_X89Y152        LUT6 (Prop_lut6_I1_O)        0.105     3.241 r  u_tdc/u_DecStart/bin_inferred_i_8/O
                         net (fo=1, routed)           0.000     3.241    u_tdc/u_DecStart/bin[1]
    SLICE_X89Y152        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.276     2.818    u_tdc/u_DecStart/clk
    SLICE_X89Y152        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[1]/C
                         clock pessimism             -0.563     2.256    
                         clock uncertainty           -0.061     2.194    
    SLICE_X89Y152        FDRE (Setup_fdre_C_D)        0.032     2.226    u_tdc/u_DecStart/r_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          2.226    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                 -1.015    

Slack (VIOLATED) :        -0.980ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff31/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 1.009ns (17.276%)  route 4.832ns (82.724%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.187ns = ( 2.813 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.634ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.387    -2.634    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y107        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.379    -2.255 f  u_tdc/u_FineDelay/u_flip_flops/Startff31/Q
                         net (fo=6, routed)           1.115    -1.140    u_tdc/u_DecStart/wDecodeIn[31]
    SLICE_X88Y110        LUT5 (Prop_lut5_I0_O)        0.105    -1.035 r  u_tdc/u_DecStart/bin_inferred_i_866/O
                         net (fo=1, routed)           0.862    -0.173    u_tdc/u_DecStart/bin_inferred_i_866_n_0
    SLICE_X87Y115        LUT6 (Prop_lut6_I4_O)        0.105    -0.068 r  u_tdc/u_DecStart/bin_inferred_i_765/O
                         net (fo=1, routed)           0.544     0.476    u_tdc/u_DecStart/bin_inferred_i_765_n_0
    SLICE_X86Y115        LUT6 (Prop_lut6_I1_O)        0.105     0.581 f  u_tdc/u_DecStart/bin_inferred_i_459/O
                         net (fo=1, routed)           0.332     0.913    u_tdc/u_DecStart/bin_inferred_i_459_n_0
    SLICE_X86Y114        LUT6 (Prop_lut6_I4_O)        0.105     1.018 r  u_tdc/u_DecStart/bin_inferred_i_169/O
                         net (fo=1, routed)           1.148     2.165    u_tdc/u_DecStart/bin_inferred_i_169_n_0
    SLICE_X83Y139        LUT6 (Prop_lut6_I1_O)        0.105     2.270 f  u_tdc/u_DecStart/bin_inferred_i_46/O
                         net (fo=1, routed)           0.832     3.102    u_tdc/u_DecStart/bin_inferred_i_46_n_0
    SLICE_X83Y147        LUT6 (Prop_lut6_I1_O)        0.105     3.207 r  u_tdc/u_DecStart/bin_inferred_i_9/O
                         net (fo=1, routed)           0.000     3.207    u_tdc/u_DecStart/bin[0]
    SLICE_X83Y147        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.271     2.813    u_tdc/u_DecStart/clk
    SLICE_X83Y147        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[0]/C
                         clock pessimism             -0.557     2.256    
                         clock uncertainty           -0.061     2.195    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)        0.032     2.227    u_tdc/u_DecStart/r_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          2.227    
                         arrival time                          -3.207    
  -------------------------------------------------------------------
                         slack                                 -0.980    

Slack (VIOLATED) :        -0.931ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff384/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 1.115ns (19.164%)  route 4.703ns (80.836%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 2.832 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.374    -2.646    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y196        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff384/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y196        FDCE (Prop_fdce_C_Q)         0.348    -2.298 r  u_tdc/u_FineDelay/u_flip_flops/Stopff384/Q
                         net (fo=6, routed)           0.830    -1.468    u_tdc/u_DecStop/wDecodeIn[384]
    SLICE_X86Y195        LUT6 (Prop_lut6_I1_O)        0.242    -1.226 r  u_tdc/u_DecStop/bin_inferred_i_85/O
                         net (fo=1, routed)           0.510    -0.716    u_tdc/u_DecStop/bin_inferred_i_85_n_0
    SLICE_X86Y195        LUT2 (Prop_lut2_I0_O)        0.105    -0.611 f  u_tdc/u_DecStop/bin_inferred_i_16/O
                         net (fo=6, routed)           1.002     0.392    u_tdc/u_DecStop/bin_inferred_i_16_n_0
    SLICE_X89Y181        LUT5 (Prop_lut5_I3_O)        0.105     0.497 r  u_tdc/u_DecStop/bin_inferred_i_76/O
                         net (fo=7, routed)           0.628     1.125    u_tdc/u_DecStop/bin_inferred_i_76_n_0
    SLICE_X88Y180        LUT4 (Prop_lut4_I1_O)        0.105     1.230 r  u_tdc/u_DecStop/bin_inferred_i_14/O
                         net (fo=8, routed)           0.982     2.211    u_tdc/u_DecStop/bin_inferred_i_14_n_0
    SLICE_X89Y167        LUT5 (Prop_lut5_I0_O)        0.105     2.316 r  u_tdc/u_DecStop/bin_inferred_i_39/O
                         net (fo=1, routed)           0.751     3.067    u_tdc/u_DecStop/bin_inferred_i_39_n_0
    SLICE_X89Y147        LUT6 (Prop_lut6_I5_O)        0.105     3.172 r  u_tdc/u_DecStop/bin_inferred_i_6/O
                         net (fo=1, routed)           0.000     3.172    u_tdc/u_DecStop/bin[3]
    SLICE_X89Y147        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.290     2.832    u_tdc/u_DecStop/clk
    SLICE_X89Y147        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[3]/C
                         clock pessimism             -0.563     2.269    
                         clock uncertainty           -0.061     2.208    
    SLICE_X89Y147        FDRE (Setup_fdre_C_D)        0.033     2.241    u_tdc/u_DecStop/r_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          2.241    
                         arrival time                          -3.172    
  -------------------------------------------------------------------
                         slack                                 -0.931    

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Stopff384/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/r_bin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 1.115ns (19.041%)  route 4.741ns (80.959%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 2.832 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.374    -2.646    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y196        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff384/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y196        FDCE (Prop_fdce_C_Q)         0.348    -2.298 r  u_tdc/u_FineDelay/u_flip_flops/Stopff384/Q
                         net (fo=6, routed)           0.830    -1.468    u_tdc/u_DecStop/wDecodeIn[384]
    SLICE_X86Y195        LUT6 (Prop_lut6_I1_O)        0.242    -1.226 r  u_tdc/u_DecStop/bin_inferred_i_85/O
                         net (fo=1, routed)           0.510    -0.716    u_tdc/u_DecStop/bin_inferred_i_85_n_0
    SLICE_X86Y195        LUT2 (Prop_lut2_I0_O)        0.105    -0.611 f  u_tdc/u_DecStop/bin_inferred_i_16/O
                         net (fo=6, routed)           1.002     0.392    u_tdc/u_DecStop/bin_inferred_i_16_n_0
    SLICE_X89Y181        LUT5 (Prop_lut5_I3_O)        0.105     0.497 r  u_tdc/u_DecStop/bin_inferred_i_76/O
                         net (fo=7, routed)           0.628     1.125    u_tdc/u_DecStop/bin_inferred_i_76_n_0
    SLICE_X88Y180        LUT4 (Prop_lut4_I1_O)        0.105     1.230 r  u_tdc/u_DecStop/bin_inferred_i_14/O
                         net (fo=8, routed)           0.722     1.952    u_tdc/u_DecStop/bin_inferred_i_14_n_0
    SLICE_X88Y174        LUT2 (Prop_lut2_I0_O)        0.105     2.057 r  u_tdc/u_DecStop/bin_inferred_i_17/O
                         net (fo=2, routed)           1.048     3.105    u_tdc/u_DecStop/bin_inferred_i_17_n_0
    SLICE_X88Y149        LUT6 (Prop_lut6_I4_O)        0.105     3.210 r  u_tdc/u_DecStop/bin_inferred_i_4/O
                         net (fo=1, routed)           0.000     3.210    u_tdc/u_DecStop/bin[5]
    SLICE_X88Y149        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.290     2.832    u_tdc/u_DecStop/clk
    SLICE_X88Y149        FDRE                                         r  u_tdc/u_DecStop/r_bin_reg[5]/C
                         clock pessimism             -0.563     2.269    
                         clock uncertainty           -0.061     2.208    
    SLICE_X88Y149        FDRE (Setup_fdre_C_D)        0.072     2.280    u_tdc/u_DecStop/r_bin_reg[5]
  -------------------------------------------------------------------
                         required time                          2.280    
                         arrival time                          -3.210    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.913ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/u_flip_flops/Startff388/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/r_bin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 1.115ns (19.111%)  route 4.719ns (80.889%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.197ns = ( 2.803 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.374    -2.646    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y197        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff388/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y197        FDCE (Prop_fdce_C_Q)         0.348    -2.298 r  u_tdc/u_FineDelay/u_flip_flops/Startff388/Q
                         net (fo=7, routed)           0.753    -1.545    u_tdc/u_DecStart/wDecodeIn[388]
    SLICE_X86Y196        LUT5 (Prop_lut5_I0_O)        0.242    -1.303 f  u_tdc/u_DecStart/bin_inferred_i_201/O
                         net (fo=2, routed)           0.306    -0.997    u_tdc/u_DecStart/bin_inferred_i_201_n_0
    SLICE_X86Y196        LUT5 (Prop_lut5_I1_O)        0.105    -0.892 f  u_tdc/u_DecStart/bin_inferred_i_56/O
                         net (fo=3, routed)           1.121     0.229    u_tdc/u_DecStart/bin_inferred_i_56_n_0
    SLICE_X88Y186        LUT6 (Prop_lut6_I1_O)        0.105     0.334 f  u_tdc/u_DecStart/bin_inferred_i_82/O
                         net (fo=6, routed)           0.950     1.284    u_tdc/u_DecStart/bin_inferred_i_82_n_0
    SLICE_X83Y173        LUT4 (Prop_lut4_I3_O)        0.105     1.389 r  u_tdc/u_DecStart/bin_inferred_i_22/O
                         net (fo=11, routed)          0.750     2.138    u_tdc/u_DecStart/bin_inferred_i_22_n_0
    SLICE_X86Y162        LUT2 (Prop_lut2_I0_O)        0.105     2.243 r  u_tdc/u_DecStart/bin_inferred_i_15/O
                         net (fo=1, routed)           0.840     3.083    u_tdc/u_DecStart/bin_inferred_i_15_n_0
    SLICE_X86Y162        LUT6 (Prop_lut6_I0_O)        0.105     3.188 r  u_tdc/u_DecStart/bin_inferred_i_3/O
                         net (fo=1, routed)           0.000     3.188    u_tdc/u_DecStart/bin[6]
    SLICE_X86Y162        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.261     2.803    u_tdc/u_DecStart/clk
    SLICE_X86Y162        FDRE                                         r  u_tdc/u_DecStart/r_bin_reg[6]/C
                         clock pessimism             -0.496     2.307    
                         clock uncertainty           -0.061     2.246    
    SLICE_X86Y162        FDRE (Setup_fdre_C_D)        0.030     2.276    u_tdc/u_DecStart/r_bin_reg[6]
  -------------------------------------------------------------------
                         required time                          2.276    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                 -0.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/StopEdge_stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[8]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.999%)  route 0.218ns (63.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.572    -0.533    u_tdc/u_merge/clk
    SLICE_X89Y154        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y154        FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  u_tdc/u_merge/StopEdge_stored_reg[8]/Q
                         net (fo=1, routed)           0.218    -0.187    u_memory/oTDC[8]
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.881    -0.421    u_memory/CLK
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.056    -0.477    
    RAMB36_X5Y30         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[8])
                                                      0.243    -0.234    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_tdc/u_DecStart/flag_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/finish_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.109%)  route 0.097ns (33.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.574    -0.531    u_tdc/u_DecStart/clk
    SLICE_X91Y155        FDRE                                         r  u_tdc/u_DecStart/flag_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  u_tdc/u_DecStart/flag_start_reg/Q
                         net (fo=3, routed)           0.097    -0.293    u_tdc/u_DecStart/flag_start_reg_n_0
    SLICE_X90Y155        LUT3 (Prop_lut3_I0_O)        0.048    -0.245 r  u_tdc/u_DecStart/finish_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    u_tdc/u_DecStart/finish_counter[1]_i_1_n_0
    SLICE_X90Y155        FDRE                                         r  u_tdc/u_DecStart/finish_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.844    -0.458    u_tdc/u_DecStart/clk
    SLICE_X90Y155        FDRE                                         r  u_tdc/u_DecStart/finish_counter_reg[1]/C
                         clock pessimism             -0.060    -0.518    
    SLICE_X90Y155        FDRE (Hold_fdre_C_D)         0.131    -0.387    u_tdc/u_DecStart/finish_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/Coarse_stored_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[25]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.148ns (32.226%)  route 0.311ns (67.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.578    -0.527    u_tdc/u_merge/clk
    SLICE_X92Y154        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y154        FDRE (Prop_fdre_C_Q)         0.148    -0.379 r  u_tdc/u_merge/Coarse_stored_reg[5]/Q
                         net (fo=1, routed)           0.311    -0.067    u_memory/oTDC[25]
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.881    -0.421    u_memory/CLK
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.457    
    RAMB36_X5Y30         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[25])
                                                      0.243    -0.214    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/Coarse_stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[27]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.148ns (32.190%)  route 0.312ns (67.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.578    -0.527    u_tdc/u_merge/clk
    SLICE_X92Y154        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y154        FDRE (Prop_fdre_C_Q)         0.148    -0.379 r  u_tdc/u_merge/Coarse_stored_reg[7]/Q
                         net (fo=1, routed)           0.312    -0.067    u_memory/oTDC[27]
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.881    -0.421    u_memory/CLK
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.457    
    RAMB36_X5Y30         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[27])
                                                      0.242    -0.215    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_tdc/u_DecStart/flag_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStart/finish_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.574    -0.531    u_tdc/u_DecStart/clk
    SLICE_X91Y155        FDRE                                         r  u_tdc/u_DecStart/flag_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  u_tdc/u_DecStart/flag_start_reg/Q
                         net (fo=3, routed)           0.097    -0.293    u_tdc/u_DecStart/flag_start_reg_n_0
    SLICE_X90Y155        LUT3 (Prop_lut3_I0_O)        0.045    -0.248 r  u_tdc/u_DecStart/finish_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    u_tdc/u_DecStart/finish_counter[0]_i_1_n_0
    SLICE_X90Y155        FDRE                                         r  u_tdc/u_DecStart/finish_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.844    -0.458    u_tdc/u_DecStart/clk
    SLICE_X90Y155        FDRE                                         r  u_tdc/u_DecStart/finish_counter_reg[0]/C
                         clock pessimism             -0.060    -0.518    
    SLICE_X90Y155        FDRE (Hold_fdre_C_D)         0.120    -0.398    u_tdc/u_DecStart/finish_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_coarse_debug/debug_writing_steps_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_coarse_debug/debug_writing_steps_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.388%)  route 0.098ns (34.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.582    -0.523    u_coarse_debug/CLK
    SLICE_X97Y148        FDRE                                         r  u_coarse_debug/debug_writing_steps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  u_coarse_debug/debug_writing_steps_reg[0]/Q
                         net (fo=9, routed)           0.098    -0.283    u_coarse_debug/debug_writing_steps_reg[0]
    SLICE_X96Y148        LUT6 (Prop_lut6_I1_O)        0.045    -0.238 r  u_coarse_debug/debug_writing_steps[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    u_coarse_debug/p_0_in__0[5]
    SLICE_X96Y148        FDRE                                         r  u_coarse_debug/debug_writing_steps_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.853    -0.450    u_coarse_debug/CLK
    SLICE_X96Y148        FDRE                                         r  u_coarse_debug/debug_writing_steps_reg[5]/C
                         clock pessimism             -0.060    -0.510    
    SLICE_X96Y148        FDRE (Hold_fdre_C_D)         0.120    -0.390    u_coarse_debug/debug_writing_steps_reg[5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/StartEdge_stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[16]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.591%)  route 0.339ns (67.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.572    -0.533    u_tdc/u_merge/clk
    SLICE_X88Y155        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y155        FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  u_tdc/u_merge/StartEdge_stored_reg[6]/Q
                         net (fo=1, routed)           0.339    -0.029    u_memory/oTDC[16]
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.881    -0.421    u_memory/CLK
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.056    -0.477    
    RAMB36_X5Y30         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[16])
                                                      0.296    -0.181    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/Coarse_stored_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[29]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.148ns (31.837%)  route 0.317ns (68.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.578    -0.527    u_tdc/u_merge/clk
    SLICE_X92Y154        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y154        FDRE (Prop_fdre_C_Q)         0.148    -0.379 r  u_tdc/u_merge/Coarse_stored_reg[9]/Q
                         net (fo=1, routed)           0.317    -0.062    u_memory/oTDC[29]
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.881    -0.421    u_memory/CLK
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.457    
    RAMB36_X5Y30         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[29])
                                                      0.243    -0.214    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/Coarse_stored_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[31]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.641%)  route 0.354ns (68.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.578    -0.527    u_tdc/u_merge/clk
    SLICE_X92Y154        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  u_tdc/u_merge/Coarse_stored_reg[11]/Q
                         net (fo=1, routed)           0.354    -0.008    u_memory/oTDC[31]
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.881    -0.421    u_memory/CLK
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.457    
    RAMB36_X5Y30         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[31])
                                                      0.296    -0.161    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/Coarse_stored_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[30]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.422%)  route 0.358ns (68.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.578    -0.527    u_tdc/u_merge/clk
    SLICE_X92Y154        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  u_tdc/u_merge/Coarse_stored_reg[10]/Q
                         net (fo=1, routed)           0.358    -0.005    u_memory/oTDC[30]
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.881    -0.421    u_memory/CLK
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.457    
    RAMB36_X5Y30         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[30])
                                                      0.296    -0.161    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         5.000       2.830      RAMB36_X5Y30    u_memory/u_FIFO36E1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0   u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X95Y146   FSM_onehot_TOP_SM_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X93Y149   debugmode_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X92Y150   flag_empty_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X95Y146   FSM_onehot_TOP_SM_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X95Y146   FSM_onehot_TOP_SM_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X95Y146   FSM_onehot_TOP_SM_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X95Y146   FSM_onehot_TOP_SM_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X94Y146   FSM_onehot_TOP_SM_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_block_clock_clk_wiz_0_0
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      134.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             134.157ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.484ns (29.554%)  route 1.154ns (70.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.716    -1.539    counter_uart_reg[3]
    SLICE_X78Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.434 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.437    -0.997    TOP_COUNTER
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X78Y146        FDRE (Setup_fdre_C_R)       -0.352   133.160    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                        133.160    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                134.157    

Slack (MET) :             134.157ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.484ns (29.554%)  route 1.154ns (70.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.716    -1.539    counter_uart_reg[3]
    SLICE_X78Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.434 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.437    -0.997    TOP_COUNTER
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X78Y146        FDRE (Setup_fdre_C_R)       -0.352   133.160    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                        133.160    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                134.157    

Slack (MET) :             134.157ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.484ns (29.554%)  route 1.154ns (70.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.716    -1.539    counter_uart_reg[3]
    SLICE_X78Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.434 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.437    -0.997    TOP_COUNTER
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X78Y146        FDRE (Setup_fdre_C_R)       -0.352   133.160    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                        133.160    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                134.157    

Slack (MET) :             134.157ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.484ns (29.554%)  route 1.154ns (70.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.716    -1.539    counter_uart_reg[3]
    SLICE_X78Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.434 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.437    -0.997    TOP_COUNTER
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X78Y146        FDRE (Setup_fdre_C_R)       -0.352   133.160    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                        133.160    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                134.157    

Slack (MET) :             134.157ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.484ns (29.554%)  route 1.154ns (70.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.716    -1.539    counter_uart_reg[3]
    SLICE_X78Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.434 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.437    -0.997    TOP_COUNTER
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[4]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X78Y146        FDRE (Setup_fdre_C_R)       -0.352   133.160    counter_uart_reg[4]
  -------------------------------------------------------------------
                         required time                        133.160    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                134.157    

Slack (MET) :             134.679ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.484ns (32.840%)  route 0.990ns (67.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.990    -1.266    counter_uart_reg[3]
    SLICE_X79Y146        LUT6 (Prop_lut6_I1_O)        0.105    -1.161 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -1.161    uart_clk_i_1_n_0
    SLICE_X79Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X79Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.477   133.591    
                         clock uncertainty           -0.103   133.488    
    SLICE_X79Y146        FDRE (Setup_fdre_C_D)        0.030   133.518    uart_clk_reg
  -------------------------------------------------------------------
                         required time                        133.518    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                134.679    

Slack (MET) :             134.863ns  (required time - arrival time)
  Source:                 counter_uart_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.590ns (44.840%)  route 0.726ns (55.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.287 r  counter_uart_reg[2]/Q
                         net (fo=5, routed)           0.726    -1.561    counter_uart_reg[2]
    SLICE_X78Y146        LUT4 (Prop_lut4_I2_O)        0.242    -1.319 r  counter_uart[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.319    counter_uart[3]_i_1_n_0
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X78Y146        FDRE (Setup_fdre_C_D)        0.032   133.544    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                        133.545    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                134.863    

Slack (MET) :             134.890ns  (required time - arrival time)
  Source:                 counter_uart_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.600ns (45.256%)  route 0.726ns (54.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.287 r  counter_uart_reg[2]/Q
                         net (fo=5, routed)           0.726    -1.561    counter_uart_reg[2]
    SLICE_X78Y146        LUT5 (Prop_lut5_I0_O)        0.252    -1.309 r  counter_uart[4]_i_2/O
                         net (fo=1, routed)           0.000    -1.309    counter_uart[4]_i_2_n_0
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[4]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X78Y146        FDRE (Setup_fdre_C_D)        0.069   133.581    counter_uart_reg[4]
  -------------------------------------------------------------------
                         required time                        133.581    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                134.890    

Slack (MET) :             134.897ns  (required time - arrival time)
  Source:                 counter_uart_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.600ns (45.472%)  route 0.719ns (54.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.287 r  counter_uart_reg[2]/Q
                         net (fo=5, routed)           0.719    -1.567    counter_uart_reg[2]
    SLICE_X78Y146        LUT3 (Prop_lut3_I2_O)        0.252    -1.315 r  counter_uart[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.315    counter_uart[2]_i_1_n_0
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X78Y146        FDRE (Setup_fdre_C_D)        0.069   133.581    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                        133.581    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                134.897    

Slack (MET) :             134.951ns  (required time - arrival time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.469%)  route 0.742ns (60.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 134.068 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.386    -2.635    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.256 r  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.742    -1.513    counter_uart_reg[0]
    SLICE_X78Y146        LUT2 (Prop_lut2_I0_O)        0.105    -1.408 r  counter_uart[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.408    counter_uart[1]_i_1_n_0
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.276   134.068    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.453   133.615    
                         clock uncertainty           -0.103   133.512    
    SLICE_X78Y146        FDRE (Setup_fdre_C_D)        0.030   133.542    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                        133.542    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                134.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.279%)  route 0.095ns (33.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.095    -0.303    counter_uart_reg[0]
    SLICE_X79Y146        LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.258    uart_clk_i_1_n_0
    SLICE_X79Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.837    -0.466    clkWizard
    SLICE_X79Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.060    -0.526    
    SLICE_X79Y146        FDRE (Hold_fdre_C_D)         0.091    -0.435    uart_clk_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.190ns (51.805%)  route 0.177ns (48.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.177    -0.221    counter_uart_reg[3]
    SLICE_X78Y146        LUT5 (Prop_lut5_I3_O)        0.049    -0.172 r  counter_uart[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.172    counter_uart[4]_i_2_n_0
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.837    -0.466    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[4]/C
                         clock pessimism             -0.073    -0.539    
    SLICE_X78Y146        FDRE (Hold_fdre_C_D)         0.107    -0.432    counter_uart_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.274%)  route 0.177ns (48.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.177    -0.221    counter_uart_reg[3]
    SLICE_X78Y146        LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  counter_uart[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    counter_uart[3]_i_1_n_0
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.837    -0.466    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.073    -0.539    
    SLICE_X78Y146        FDRE (Hold_fdre_C_D)         0.092    -0.447    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_uart_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.183ns (47.959%)  route 0.199ns (52.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  counter_uart_reg[1]/Q
                         net (fo=6, routed)           0.199    -0.199    counter_uart_reg[1]
    SLICE_X78Y146        LUT3 (Prop_lut3_I0_O)        0.042    -0.157 r  counter_uart[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    counter_uart[2]_i_1_n_0
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.837    -0.466    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.073    -0.539    
    SLICE_X78Y146        FDRE (Hold_fdre_C_D)         0.107    -0.432    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 counter_uart_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.365%)  route 0.199ns (51.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  counter_uart_reg[1]/Q
                         net (fo=6, routed)           0.199    -0.199    counter_uart_reg[1]
    SLICE_X78Y146        LUT2 (Prop_lut2_I1_O)        0.045    -0.154 r  counter_uart[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    counter_uart[1]_i_1_n_0
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.837    -0.466    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.073    -0.539    
    SLICE_X78Y146        FDRE (Hold_fdre_C_D)         0.091    -0.448    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.910%)  route 0.269ns (59.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.269    -0.129    counter_uart_reg[0]
    SLICE_X78Y146        LUT1 (Prop_lut1_I0_O)        0.045    -0.084 r  counter_uart[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    counter_uart[0]_i_1_n_0
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.837    -0.466    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.073    -0.539    
    SLICE_X78Y146        FDRE (Hold_fdre_C_D)         0.092    -0.447    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.226ns (42.770%)  route 0.302ns (57.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.287    counter_uart_reg[4]
    SLICE_X78Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.189 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.178    -0.010    TOP_COUNTER
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.837    -0.466    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.073    -0.539    
    SLICE_X78Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.557    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.226ns (42.770%)  route 0.302ns (57.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.287    counter_uart_reg[4]
    SLICE_X78Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.189 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.178    -0.010    TOP_COUNTER
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.837    -0.466    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.073    -0.539    
    SLICE_X78Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.557    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.226ns (42.770%)  route 0.302ns (57.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.287    counter_uart_reg[4]
    SLICE_X78Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.189 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.178    -0.010    TOP_COUNTER
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.837    -0.466    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.073    -0.539    
    SLICE_X78Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.557    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.226ns (42.770%)  route 0.302ns (57.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.124    -0.287    counter_uart_reg[4]
    SLICE_X78Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.189 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.178    -0.010    TOP_COUNTER
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.837    -0.466    clkWizard
    SLICE_X78Y146        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.073    -0.539    
    SLICE_X78Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.557    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.546    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 68.125 }
Period(ns):         136.250
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         136.250     134.658    BUFGCTRL_X0Y4   u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         136.250     135.001    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X78Y146   counter_uart_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X78Y146   counter_uart_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X78Y146   counter_uart_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X78Y146   counter_uart_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X78Y146   counter_uart_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X79Y146   uart_clk_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       136.250     23.750     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X78Y146   counter_uart_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  clkfbout_block_clock_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5   u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :          172  Failing Endpoints,  Worst Slack       -0.646ns,  Total Violation      -76.956ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.646ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[4].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.379ns (7.265%)  route 4.838ns (92.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 2.820 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.632ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.388    -2.632    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.379    -2.253 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        4.838     2.585    u_tdc/u_FineDelay/iRst
    SLICE_X84Y101        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[4].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.278     2.820    u_tdc/u_FineDelay/clk
    SLICE_X84Y101        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[4].Firstff/C
                         clock pessimism             -0.563     2.257    
                         clock uncertainty           -0.061     2.196    
    SLICE_X84Y101        FDCE (Recov_fdce_C_CLR)     -0.258     1.938    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[4].Firstff
  -------------------------------------------------------------------
                         required time                          1.938    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                 -0.646    

Slack (VIOLATED) :        -0.646ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[5].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.379ns (7.265%)  route 4.838ns (92.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 2.820 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.632ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.388    -2.632    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.379    -2.253 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        4.838     2.585    u_tdc/u_FineDelay/iRst
    SLICE_X84Y101        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[5].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.278     2.820    u_tdc/u_FineDelay/clk
    SLICE_X84Y101        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[5].Firstff/C
                         clock pessimism             -0.563     2.257    
                         clock uncertainty           -0.061     2.196    
    SLICE_X84Y101        FDCE (Recov_fdce_C_CLR)     -0.258     1.938    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[5].Firstff
  -------------------------------------------------------------------
                         required time                          1.938    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                 -0.646    

Slack (VIOLATED) :        -0.646ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[6].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.379ns (7.265%)  route 4.838ns (92.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 2.820 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.632ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.388    -2.632    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.379    -2.253 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        4.838     2.585    u_tdc/u_FineDelay/iRst
    SLICE_X84Y101        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[6].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.278     2.820    u_tdc/u_FineDelay/clk
    SLICE_X84Y101        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[6].Firstff/C
                         clock pessimism             -0.563     2.257    
                         clock uncertainty           -0.061     2.196    
    SLICE_X84Y101        FDCE (Recov_fdce_C_CLR)     -0.258     1.938    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[6].Firstff
  -------------------------------------------------------------------
                         required time                          1.938    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                 -0.646    

Slack (VIOLATED) :        -0.646ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[7].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.379ns (7.265%)  route 4.838ns (92.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 2.820 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.632ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.388    -2.632    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.379    -2.253 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        4.838     2.585    u_tdc/u_FineDelay/iRst
    SLICE_X84Y101        FDCE                                         f  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[7].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.278     2.820    u_tdc/u_FineDelay/clk
    SLICE_X84Y101        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[7].Firstff/C
                         clock pessimism             -0.563     2.257    
                         clock uncertainty           -0.061     2.196    
    SLICE_X84Y101        FDCE (Recov_fdce_C_CLR)     -0.258     1.938    u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[7].Firstff
  -------------------------------------------------------------------
                         required time                          1.938    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                 -0.646    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff52/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.379ns (7.385%)  route 4.753ns (92.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.632ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.388    -2.632    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.379    -2.253 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        4.753     2.500    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X87Y113        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff52/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.274     2.816    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y113        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff52/C
                         clock pessimism             -0.563     2.253    
                         clock uncertainty           -0.061     2.192    
    SLICE_X87Y113        FDCE (Recov_fdce_C_CLR)     -0.331     1.861    u_tdc/u_FineDelay/u_flip_flops/Stopff52
  -------------------------------------------------------------------
                         required time                          1.861    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff53/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.379ns (7.385%)  route 4.753ns (92.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.632ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.388    -2.632    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.379    -2.253 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        4.753     2.500    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X87Y113        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff53/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.274     2.816    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y113        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff53/C
                         clock pessimism             -0.563     2.253    
                         clock uncertainty           -0.061     2.192    
    SLICE_X87Y113        FDCE (Recov_fdce_C_CLR)     -0.331     1.861    u_tdc/u_FineDelay/u_flip_flops/Stopff53
  -------------------------------------------------------------------
                         required time                          1.861    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff54/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.379ns (7.385%)  route 4.753ns (92.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.632ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.388    -2.632    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.379    -2.253 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        4.753     2.500    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X87Y113        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff54/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.274     2.816    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y113        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff54/C
                         clock pessimism             -0.563     2.253    
                         clock uncertainty           -0.061     2.192    
    SLICE_X87Y113        FDCE (Recov_fdce_C_CLR)     -0.331     1.861    u_tdc/u_FineDelay/u_flip_flops/Stopff54
  -------------------------------------------------------------------
                         required time                          1.861    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff55/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.379ns (7.385%)  route 4.753ns (92.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.632ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.388    -2.632    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.379    -2.253 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        4.753     2.500    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X87Y113        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff55/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.274     2.816    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y113        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff55/C
                         clock pessimism             -0.563     2.253    
                         clock uncertainty           -0.061     2.192    
    SLICE_X87Y113        FDCE (Recov_fdce_C_CLR)     -0.331     1.861    u_tdc/u_FineDelay/u_flip_flops/Stopff55
  -------------------------------------------------------------------
                         required time                          1.861    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.638ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff0/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.379ns (7.381%)  route 4.756ns (92.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 2.820 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.632ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.388    -2.632    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.379    -2.253 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        4.756     2.503    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X85Y100        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.278     2.820    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y100        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff0/C
                         clock pessimism             -0.563     2.257    
                         clock uncertainty           -0.061     2.196    
    SLICE_X85Y100        FDCE (Recov_fdce_C_CLR)     -0.331     1.865    u_tdc/u_FineDelay/u_flip_flops/Startff0
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                          -2.503    
  -------------------------------------------------------------------
                         slack                                 -0.638    

Slack (VIOLATED) :        -0.638ns  (required time - arrival time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Startff1/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.379ns (7.381%)  route 4.756ns (92.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 2.820 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.632ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.388    -2.632    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.379    -2.253 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        4.756     2.503    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X85Y100        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Startff1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.278     2.820    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X85Y100        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Startff1/C
                         clock pessimism             -0.563     2.257    
                         clock uncertainty           -0.061     2.196    
    SLICE_X85Y100        FDCE (Recov_fdce_C_CLR)     -0.331     1.865    u_tdc/u_FineDelay/u_flip_flops/Startff1
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                          -2.503    
  -------------------------------------------------------------------
                         slack                                 -0.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/FFDelayStart_2/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.762%)  route 0.253ns (64.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.578    -0.527    u_tdc/u_merge/clk
    SLICE_X93Y153        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.386 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.253    -0.132    u_tdc/done
    SLICE_X92Y151        FDCE                                         f  u_tdc/FFDelayStart_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.849    -0.454    u_tdc/clk0
    SLICE_X92Y151        FDCE                                         r  u_tdc/FFDelayStart_2/C
                         clock pessimism             -0.056    -0.510    
    SLICE_X92Y151        FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    u_tdc/FFDelayStart_2
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff196/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.141ns (19.894%)  route 0.568ns (80.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.573    -0.532    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        0.568     0.177    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X87Y149        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff196/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.837    -0.466    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y149        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff196/C
                         clock pessimism              0.198    -0.268    
    SLICE_X87Y149        FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    u_tdc/u_FineDelay/u_flip_flops/Stopff196
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff197/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.141ns (19.894%)  route 0.568ns (80.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.573    -0.532    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        0.568     0.177    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X87Y149        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff197/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.837    -0.466    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y149        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff197/C
                         clock pessimism              0.198    -0.268    
    SLICE_X87Y149        FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    u_tdc/u_FineDelay/u_flip_flops/Stopff197
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff198/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.141ns (19.894%)  route 0.568ns (80.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.573    -0.532    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        0.568     0.177    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X87Y149        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff198/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.837    -0.466    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y149        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff198/C
                         clock pessimism              0.198    -0.268    
    SLICE_X87Y149        FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    u_tdc/u_FineDelay/u_flip_flops/Stopff198
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff199/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.141ns (19.894%)  route 0.568ns (80.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.573    -0.532    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        0.568     0.177    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X87Y149        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff199/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.837    -0.466    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y149        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff199/C
                         clock pessimism              0.198    -0.268    
    SLICE_X87Y149        FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    u_tdc/u_FineDelay/u_flip_flops/Stopff199
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff232/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.796%)  route 0.332ns (70.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.573    -0.532    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        0.332    -0.058    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X87Y158        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff232/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.832    -0.470    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y158        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff232/C
                         clock pessimism             -0.036    -0.506    
    SLICE_X87Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    u_tdc/u_FineDelay/u_flip_flops/Stopff232
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff233/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.796%)  route 0.332ns (70.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.573    -0.532    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        0.332    -0.058    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X87Y158        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff233/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.832    -0.470    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y158        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff233/C
                         clock pessimism             -0.036    -0.506    
    SLICE_X87Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    u_tdc/u_FineDelay/u_flip_flops/Stopff233
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff234/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.796%)  route 0.332ns (70.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.573    -0.532    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        0.332    -0.058    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X87Y158        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff234/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.832    -0.470    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y158        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff234/C
                         clock pessimism             -0.036    -0.506    
    SLICE_X87Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    u_tdc/u_FineDelay/u_flip_flops/Stopff234
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff235/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.796%)  route 0.332ns (70.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.573    -0.532    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        0.332    -0.058    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X87Y158        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff235/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.832    -0.470    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y158        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff235/C
                         clock pessimism             -0.036    -0.506    
    SLICE_X87Y158        FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    u_tdc/u_FineDelay/u_flip_flops/Stopff235
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u_tdc/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/u_flip_flops/Stopff192/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.499%)  route 0.621ns (81.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.573    -0.532    u_tdc/clk0
    SLICE_X91Y158        FDRE                                         r  u_tdc/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  u_tdc/rst_reg/Q
                         net (fo=1235, routed)        0.621     0.231    u_tdc/u_FineDelay/u_flip_flops/iRst
    SLICE_X87Y148        FDCE                                         f  u_tdc/u_FineDelay/u_flip_flops/Stopff192/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.837    -0.466    u_tdc/u_FineDelay/u_flip_flops/clk
    SLICE_X87Y148        FDCE                                         r  u_tdc/u_FineDelay/u_flip_flops/Stopff192/C
                         clock pessimism              0.198    -0.268    
    SLICE_X87Y148        FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    u_tdc/u_FineDelay/u_flip_flops/Stopff192
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.590    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 2.885ns (35.163%)  route 5.320ns (64.837%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y148        FDRE                         0.000     0.000 r  u_uart/o_Tx_Serial_reg/C
    SLICE_X92Y148        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_uart/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           5.320     5.718    TX_OBUF
    U19                  OBUF (Prop_obuf_I_O)         2.487     8.206 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     8.206    TX
    U19                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            uart_send_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.260ns  (logic 0.910ns (40.263%)  route 1.350ns (59.737%))
  Logic Levels:           2  (FIFO36E1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y30         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X5Y30         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.783 f  u_memory/u_FIFO36E1/EMPTY
                         net (fo=2, routed)           0.818     1.601    u_memory/mem_empty
    SLICE_X92Y150        LUT5 (Prop_lut5_I1_O)        0.127     1.728 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           0.532     2.260    uart_send0
    SLICE_X93Y148        FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/o_Tx_Serial_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.253ns  (logic 0.644ns (28.583%)  route 1.609ns (71.417%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDRE                         0.000     0.000 r  u_uart/r_Bit_Index_reg[1]/C
    SLICE_X92Y147        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_uart/r_Bit_Index_reg[1]/Q
                         net (fo=6, routed)           0.954     1.387    u_uart/r_Bit_Index_reg_n_0_[1]
    SLICE_X91Y150        LUT6 (Prop_lut6_I2_O)        0.105     1.492 r  u_uart/o_Tx_Serial_i_3/O
                         net (fo=1, routed)           0.655     2.147    u_uart/o_Tx_Serial_i_3_n_0
    SLICE_X92Y148        LUT5 (Prop_lut5_I2_O)        0.106     2.253 r  u_uart/o_Tx_Serial_i_1/O
                         net (fo=1, routed)           0.000     2.253    u_uart/o_Tx_Serial_i_1_n_0
    SLICE_X92Y148        FDRE                                         r  u_uart/o_Tx_Serial_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.181ns  (logic 0.643ns (29.487%)  route 1.538ns (70.513%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y152        FDRE                         0.000     0.000 r  read_counts_reg[3]/C
    SLICE_X94Y152        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  read_counts_reg[3]/Q
                         net (fo=4, routed)           0.729     1.162    read_counts_reg_n_0_[3]
    SLICE_X94Y152        LUT6 (Prop_lut6_I1_O)        0.105     1.267 r  read_counts[10]_i_3/O
                         net (fo=5, routed)           0.808     2.076    read_counts[10]_i_3_n_0
    SLICE_X96Y154        LUT6 (Prop_lut6_I2_O)        0.105     2.181 r  read_counts[10]_i_2/O
                         net (fo=1, routed)           0.000     2.181    p_0_in__2[10]
    SLICE_X96Y154        FDRE                                         r  read_counts_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            u_uart/r_Tx_Data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.172ns  (logic 0.839ns (38.624%)  route 1.333ns (61.376%))
  Logic Levels:           2  (FIFO36E1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y30         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X5Y30         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[19])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[19]
                         net (fo=1, routed)           1.333     2.067    u_memory/mem_output[19]
    SLICE_X88Y152        LUT6 (Prop_lut6_I5_O)        0.105     2.172 r  u_memory/uart_buffer_inferred_i_5/O
                         net (fo=1, routed)           0.000     2.172    u_uart/D[3]
    SLICE_X88Y152        FDRE                                         r  u_uart/r_Tx_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.590ns (28.151%)  route 1.506ns (71.849%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y152        FDRE                         0.000     0.000 r  starting_delay_counter_reg[1]/C
    SLICE_X95Y152        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  starting_delay_counter_reg[1]/Q
                         net (fo=6, routed)           1.016     1.364    starting_delay_counter_reg[1]
    SLICE_X95Y152        LUT5 (Prop_lut5_I2_O)        0.242     1.606 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.490     2.096    starting_delay_counter[3]_i_1_n_0
    SLICE_X95Y152        FDRE                                         r  starting_delay_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.590ns (28.151%)  route 1.506ns (71.849%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y152        FDRE                         0.000     0.000 r  starting_delay_counter_reg[1]/C
    SLICE_X95Y152        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  starting_delay_counter_reg[1]/Q
                         net (fo=6, routed)           1.016     1.364    starting_delay_counter_reg[1]
    SLICE_X95Y152        LUT5 (Prop_lut5_I2_O)        0.242     1.606 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.490     2.096    starting_delay_counter[3]_i_1_n_0
    SLICE_X95Y152        FDRE                                         r  starting_delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.590ns (28.151%)  route 1.506ns (71.849%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y152        FDRE                         0.000     0.000 r  starting_delay_counter_reg[1]/C
    SLICE_X95Y152        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  starting_delay_counter_reg[1]/Q
                         net (fo=6, routed)           1.016     1.364    starting_delay_counter_reg[1]
    SLICE_X95Y152        LUT5 (Prop_lut5_I2_O)        0.242     1.606 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.490     2.096    starting_delay_counter[3]_i_1_n_0
    SLICE_X95Y152        FDRE                                         r  starting_delay_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.590ns (28.151%)  route 1.506ns (71.849%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y152        FDRE                         0.000     0.000 r  starting_delay_counter_reg[1]/C
    SLICE_X95Y152        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  starting_delay_counter_reg[1]/Q
                         net (fo=6, routed)           1.016     1.364    starting_delay_counter_reg[1]
    SLICE_X95Y152        LUT5 (Prop_lut5_I2_O)        0.242     1.606 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.490     2.096    starting_delay_counter[3]_i_1_n_0
    SLICE_X95Y152        FDRE                                         r  starting_delay_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            u_uart/r_Tx_Data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.087ns  (logic 0.839ns (40.203%)  route 1.248ns (59.797%))
  Logic Levels:           2  (FIFO36E1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y30         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X5Y30         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[20])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[20]
                         net (fo=1, routed)           1.248     1.982    u_memory/mem_output[20]
    SLICE_X88Y150        LUT6 (Prop_lut6_I5_O)        0.105     2.087 r  u_memory/uart_buffer_inferred_i_4/O
                         net (fo=1, routed)           0.000     2.087    u_uart/D[4]
    SLICE_X88Y150        FDRE                                         r  u_uart/r_Tx_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y148        FDRE                         0.000     0.000 r  uart_send_reg/C
    SLICE_X93Y148        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_send_reg/Q
                         net (fo=2, routed)           0.097     0.238    u_uart/uart_send
    SLICE_X92Y148        LUT6 (Prop_lut6_I0_O)        0.045     0.283 r  u_uart/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    u_uart/r_SM_Main__0[0]
    SLICE_X92Y148        FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.313%)  route 0.133ns (41.687%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y152        FDRE                         0.000     0.000 r  read_counts_reg[0]/C
    SLICE_X93Y152        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_counts_reg[0]/Q
                         net (fo=7, routed)           0.133     0.274    read_counts_reg_n_0_[0]
    SLICE_X94Y152        LUT6 (Prop_lut6_I2_O)        0.045     0.319 r  read_counts[5]_i_1/O
                         net (fo=1, routed)           0.000     0.319    p_0_in__2[5]
    SLICE_X94Y152        FDRE                                         r  read_counts_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.209ns (62.566%)  route 0.125ns (37.434%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y153        FDRE                         0.000     0.000 r  mem_rst_reg/C
    SLICE_X94Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mem_rst_reg/Q
                         net (fo=2, routed)           0.125     0.289    mem_rst_reg_n_0
    SLICE_X94Y153        LUT6 (Prop_lut6_I0_O)        0.045     0.334 r  mem_rst_i_1/O
                         net (fo=1, routed)           0.000     0.334    mem_rst_i_1_n_0
    SLICE_X94Y153        FDRE                                         r  mem_rst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.209ns (61.339%)  route 0.132ns (38.661%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y154        FDRE                         0.000     0.000 r  read_counts_reg[6]/C
    SLICE_X96Y154        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  read_counts_reg[6]/Q
                         net (fo=5, routed)           0.132     0.296    read_counts_reg_n_0_[6]
    SLICE_X96Y154        LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  read_counts[10]_i_2/O
                         net (fo=1, routed)           0.000     0.341    p_0_in__2[10]
    SLICE_X96Y154        FDRE                                         r  read_counts_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/o_Tx_Reload_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.209ns (60.595%)  route 0.136ns (39.405%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDRE                         0.000     0.000 r  u_uart/r_Bit_Index_reg[1]/C
    SLICE_X92Y147        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_uart/r_Bit_Index_reg[1]/Q
                         net (fo=6, routed)           0.136     0.300    u_uart/r_Bit_Index_reg_n_0_[1]
    SLICE_X92Y148        LUT6 (Prop_lut6_I1_O)        0.045     0.345 r  u_uart/o_Tx_Reload_i_1/O
                         net (fo=1, routed)           0.000     0.345    u_uart/o_Tx_Reload_i_1_n_0
    SLICE_X92Y148        FDRE                                         r  u_uart/o_Tx_Reload_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finish_mem_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.227ns (64.495%)  route 0.125ns (35.505%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y152        FDRE                         0.000     0.000 r  starting_delay_counter_reg[1]/C
    SLICE_X95Y152        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  starting_delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.125     0.253    starting_delay_counter_reg[1]
    SLICE_X94Y153        LUT6 (Prop_lut6_I2_O)        0.099     0.352 r  finish_mem_reset_i_1/O
                         net (fo=1, routed)           0.000     0.352    finish_mem_reset_i_1_n_0
    SLICE_X94Y153        FDRE                                         r  finish_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y152        FDRE                         0.000     0.000 r  read_counts_reg[0]/C
    SLICE_X93Y152        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  read_counts_reg[0]/Q
                         net (fo=7, routed)           0.167     0.308    read_counts_reg_n_0_[0]
    SLICE_X93Y152        LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  read_counts[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    p_0_in__2[0]
    SLICE_X93Y152        FDRE                                         r  read_counts_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y152        FDRE                         0.000     0.000 r  starting_delay_counter_reg[0]/C
    SLICE_X95Y152        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  starting_delay_counter_reg[0]/Q
                         net (fo=7, routed)           0.177     0.318    starting_delay_counter_reg[0]
    SLICE_X95Y152        LUT2 (Prop_lut2_I0_O)        0.042     0.360 r  starting_delay_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.360    starting_delay_counter0[1]
    SLICE_X95Y152        FDRE                                         r  starting_delay_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.595%)  route 0.179ns (49.405%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y150        FDRE                         0.000     0.000 r  buffer_counter_reg[0]/C
    SLICE_X93Y150        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffer_counter_reg[0]/Q
                         net (fo=14, routed)          0.179     0.320    u_uart/buffer_counter_reg[1]
    SLICE_X93Y150        LUT4 (Prop_lut4_I0_O)        0.042     0.362 r  u_uart/buffer_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    u_uart_n_1
    SLICE_X93Y150        FDRE                                         r  buffer_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.172%)  route 0.177ns (48.828%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y152        FDRE                         0.000     0.000 r  starting_delay_counter_reg[0]/C
    SLICE_X95Y152        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  starting_delay_counter_reg[0]/Q
                         net (fo=7, routed)           0.177     0.318    starting_delay_counter_reg[0]
    SLICE_X95Y152        LUT1 (Prop_lut1_I0_O)        0.045     0.363 r  starting_delay_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.363    starting_delay_counter0[0]
    SLICE_X95Y152        FDRE                                         r  starting_delay_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledRead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadStage
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.684ns  (logic 3.795ns (43.704%)  route 4.889ns (56.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.407    -2.614    clk
    SLICE_X93Y146        FDRE                                         r  ledRead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.266 r  ledRead_reg/Q
                         net (fo=1, routed)           4.889     2.623    led_ReadStage_OBUF
    R26                  OBUF (Prop_obuf_I_O)         3.447     6.070 r  led_ReadStage_OBUF_inst/O
                         net (fo=0)                   0.000     6.070    led_ReadStage
    R26                                                               r  led_ReadStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startTDC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteStage
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.645ns  (logic 3.671ns (42.471%)  route 4.973ns (57.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.407    -2.614    clk
    SLICE_X93Y146        FDRE                                         r  startTDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.235 r  startTDC_reg/Q
                         net (fo=1, routed)           4.973     2.739    led_WriteStage_OBUF
    T25                  OBUF (Prop_obuf_I_O)         3.292     6.031 r  led_WriteStage_OBUF_inst/O
                         net (fo=0)                   0.000     6.031    led_WriteStage
    T25                                                               r  led_WriteStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledWR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.418ns  (logic 3.743ns (44.460%)  route 4.675ns (55.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.399    -2.622    clk
    SLICE_X88Y145        FDRE                                         r  ledWR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.433    -2.189 r  ledWR_reg/Q
                         net (fo=1, routed)           4.675     2.487    led_WriteERR_OBUF
    M26                  OBUF (Prop_obuf_I_O)         3.310     5.796 r  led_WriteERR_OBUF_inst/O
                         net (fo=0)                   0.000     5.796    led_WriteERR
    M26                                                               r  led_WriteERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.408ns  (logic 3.723ns (44.273%)  route 4.686ns (55.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.399    -2.622    clk
    SLICE_X88Y145        FDRE                                         r  ledRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.433    -2.189 r  ledRE_reg/Q
                         net (fo=1, routed)           4.686     2.497    led_ReadERR_OBUF
    T24                  OBUF (Prop_obuf_I_O)         3.290     5.787 r  led_ReadERR_OBUF_inst/O
                         net (fo=0)                   0.000     5.787    led_ReadERR
    T24                                                               r  led_ReadERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_send_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.973ns  (logic 0.262ns (26.914%)  route 0.711ns (73.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.851    -0.452    clk
    SLICE_X92Y149        FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.204    -0.248 r  startReading_reg/Q
                         net (fo=5, routed)           0.474     0.226    u_memory/flag_empty_reg_0
    SLICE_X92Y150        LUT5 (Prop_lut5_I0_O)        0.058     0.284 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           0.238     0.522    uart_send0
    SLICE_X93Y148        FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.950ns  (logic 0.260ns (27.368%)  route 0.690ns (72.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.849    -0.454    clk
    SLICE_X92Y150        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.204    -0.250 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.423     0.173    starting_delay_counter
    SLICE_X95Y152        LUT5 (Prop_lut5_I0_O)        0.056     0.229 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.267     0.496    starting_delay_counter[3]_i_1_n_0
    SLICE_X95Y152        FDRE                                         r  starting_delay_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.950ns  (logic 0.260ns (27.368%)  route 0.690ns (72.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.849    -0.454    clk
    SLICE_X92Y150        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.204    -0.250 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.423     0.173    starting_delay_counter
    SLICE_X95Y152        LUT5 (Prop_lut5_I0_O)        0.056     0.229 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.267     0.496    starting_delay_counter[3]_i_1_n_0
    SLICE_X95Y152        FDRE                                         r  starting_delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.950ns  (logic 0.260ns (27.368%)  route 0.690ns (72.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.849    -0.454    clk
    SLICE_X92Y150        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.204    -0.250 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.423     0.173    starting_delay_counter
    SLICE_X95Y152        LUT5 (Prop_lut5_I0_O)        0.056     0.229 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.267     0.496    starting_delay_counter[3]_i_1_n_0
    SLICE_X95Y152        FDRE                                         r  starting_delay_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.950ns  (logic 0.260ns (27.368%)  route 0.690ns (72.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.849    -0.454    clk
    SLICE_X92Y150        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.204    -0.250 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.423     0.173    starting_delay_counter
    SLICE_X95Y152        LUT5 (Prop_lut5_I0_O)        0.056     0.229 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.267     0.496    starting_delay_counter[3]_i_1_n_0
    SLICE_X95Y152        FDRE                                         r  starting_delay_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.260ns (33.174%)  route 0.524ns (66.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.851    -0.452    clk
    SLICE_X92Y149        FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.204    -0.248 r  startReading_reg/Q
                         net (fo=5, routed)           0.524     0.276    u_uart/buffer_counter_reg[1]_1
    SLICE_X93Y150        LUT3 (Prop_lut3_I1_O)        0.056     0.332 r  u_uart/buffer_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.332    u_uart_n_2
    SLICE_X93Y150        FDRE                                         r  buffer_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.696ns  (logic 0.347ns (49.874%)  route 0.349ns (50.126%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.284    -2.174    clk
    SLICE_X92Y150        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.347    -1.827 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.349    -1.478    starting_delay_counter
    SLICE_X95Y152        FDRE                                         r  starting_delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.696ns  (logic 0.347ns (49.874%)  route 0.349ns (50.126%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.284    -2.174    clk
    SLICE_X92Y150        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.347    -1.827 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.349    -1.478    starting_delay_counter
    SLICE_X95Y152        FDRE                                         r  starting_delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.696ns  (logic 0.347ns (49.874%)  route 0.349ns (50.126%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.284    -2.174    clk
    SLICE_X92Y150        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.347    -1.827 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.349    -1.478    starting_delay_counter
    SLICE_X95Y152        FDRE                                         r  starting_delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.696ns  (logic 0.347ns (49.874%)  route 0.349ns (50.126%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.284    -2.174    clk
    SLICE_X92Y150        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.347    -1.827 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.349    -1.478    starting_delay_counter
    SLICE_X95Y152        FDRE                                         r  starting_delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_send_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.157ns  (logic 0.449ns (38.801%)  route 0.708ns (61.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.284    -2.174    clk
    SLICE_X92Y150        FDRE                                         r  flag_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.347    -1.827 f  flag_empty_reg/Q
                         net (fo=2, routed)           0.264    -1.562    u_memory/flag_empty
    SLICE_X92Y150        LUT5 (Prop_lut5_I4_O)        0.102    -1.460 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           0.444    -1.017    uart_send0
    SLICE_X93Y148        FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.199ns  (logic 0.431ns (35.955%)  route 0.768ns (64.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.284    -2.174    clk
    SLICE_X92Y150        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.347    -1.827 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.768    -1.059    starting_delay_counter
    SLICE_X94Y153        LUT6 (Prop_lut6_I5_O)        0.084    -0.975 r  mem_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.975    mem_rst_i_1_n_0
    SLICE_X94Y153        FDRE                                         r  mem_rst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            finish_mem_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.203ns  (logic 0.431ns (35.836%)  route 0.772ns (64.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.284    -2.174    clk
    SLICE_X92Y150        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.347    -1.827 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.772    -1.055    starting_delay_counter
    SLICE_X94Y153        LUT6 (Prop_lut6_I5_O)        0.084    -0.971 r  finish_mem_reset_i_1/O
                         net (fo=1, routed)           0.000    -0.971    finish_mem_reset_i_1_n_0
    SLICE_X94Y153        FDRE                                         r  finish_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.267ns  (logic 0.431ns (34.024%)  route 0.836ns (65.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.298    -2.160    clk
    SLICE_X92Y149        FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.347    -1.813 r  startReading_reg/Q
                         net (fo=5, routed)           0.836    -0.977    u_uart/buffer_counter_reg[1]_1
    SLICE_X93Y150        LUT3 (Prop_lut3_I1_O)        0.084    -0.893 r  u_uart/buffer_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.893    u_uart_n_2
    SLICE_X93Y150        FDRE                                         r  buffer_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.278ns  (logic 0.442ns (34.592%)  route 0.836ns (65.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.298    -2.160    clk
    SLICE_X92Y149        FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDRE (Prop_fdre_C_Q)         0.347    -1.813 r  startReading_reg/Q
                         net (fo=5, routed)           0.836    -0.977    u_uart/buffer_counter_reg[1]_1
    SLICE_X93Y150        LUT4 (Prop_lut4_I2_O)        0.095    -0.882 r  u_uart/buffer_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.882    u_uart_n_1
    SLICE_X93Y150        FDRE                                         r  buffer_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.514ns  (logic 0.431ns (28.467%)  route 1.083ns (71.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.284    -2.174    clk
    SLICE_X92Y150        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.347    -1.827 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.673    -1.154    starting_delay_counter
    SLICE_X95Y152        LUT5 (Prop_lut5_I0_O)        0.084    -1.070 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.410    -0.660    starting_delay_counter[3]_i_1_n_0
    SLICE_X95Y152        FDRE                                         r  starting_delay_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.500ns  (logic 0.029ns (1.933%)  route 1.471ns (98.067%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    R3                                                0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     2.921 f  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     3.402    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.828     0.574 f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.595     1.169    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.198 f  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.877     2.074    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.943ns  (logic 0.077ns (2.616%)  route 2.866ns (97.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.417    -2.041    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Max Delay           426 Endpoints
Min Delay           426 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[396].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.175ns  (logic 11.369ns (80.207%)  route 2.806ns (19.793%))
  Logic Levels:           101  (CARRY4=100 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.789     3.656    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.151 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.151    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.251 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.251    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.351 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.351    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.451 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.451    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.551 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.551    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.651 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.651    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.751 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.751    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.851 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.851    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.951 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.951    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.051 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.051    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.151 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.151    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.251 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.351 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.351    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.451 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.451    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.551 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.551    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.651 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.651    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.751 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.751    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.851 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.851    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.951 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.951    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.051 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.051    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.151 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.151    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.251 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.251    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.351 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.351    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.451 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.451    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.551 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.559    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.659 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.659    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.759 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.759    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.859 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.859    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.959 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.959    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.059 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.059    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.159 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.159    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.259 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.259    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.359 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.359    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.459 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.459    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.559 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.559    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.659 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.659    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.759 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.759    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.859 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.859    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.959 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.959    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.059 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.059    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.159 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.159    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.259 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.259    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.359 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.359    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.459 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.459    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.559 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.559    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.659 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.659    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.759 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.759    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.859 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.859    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.959 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.959    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.059 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.060    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.160 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.160    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.260 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.260    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.360 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.360    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.460 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.460    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.560 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.560    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.660 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.660    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.760 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.760    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.860 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.860    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.960 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.960    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.060 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.060    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.160 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.160    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.260 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.260    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.360 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.360    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.460 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.460    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.560 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.560    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.660 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.660    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.760 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.760    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.860 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.860    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.960 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.960    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.060 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.060    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.160 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.160    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.260 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.260    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.360 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.360    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.460 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.460    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.560 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.568    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.668 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.668    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.768 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.768    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.868 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.868    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.968 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.968    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.068 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.068    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.168 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.168    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.268 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.268    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.368 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.368    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.468 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.468    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.568 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.568    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.668 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.668    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.768 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.768    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.868 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.868    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.968 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.968    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.068 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.068    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.168 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.168    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.268 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.268    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.368 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.368    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.468 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.468    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.568 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.568    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.668 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.668    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.768 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.768    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.868 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.868    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.968 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.968    u_tdc/u_FineDelay/wCarryOutputs[395]
    SLICE_X84Y199        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    14.175 r  u_tdc/u_FineDelay/genblk1[99].carry_4/CO[0]
                         net (fo=1, routed)           0.000    14.175    u_tdc/u_FineDelay/wCarryOutputs[396]
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[396].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[396].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[398].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.159ns  (logic 11.353ns (80.184%)  route 2.806ns (19.816%))
  Logic Levels:           101  (CARRY4=100 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.789     3.656    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.151 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.151    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.251 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.251    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.351 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.351    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.451 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.451    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.551 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.551    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.651 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.651    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.751 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.751    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.851 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.851    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.951 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.951    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.051 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.051    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.151 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.151    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.251 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.351 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.351    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.451 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.451    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.551 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.551    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.651 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.651    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.751 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.751    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.851 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.851    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.951 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.951    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.051 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.051    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.151 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.151    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.251 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.251    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.351 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.351    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.451 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.451    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.551 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.559    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.659 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.659    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.759 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.759    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.859 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.859    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.959 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.959    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.059 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.059    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.159 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.159    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.259 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.259    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.359 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.359    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.459 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.459    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.559 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.559    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.659 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.659    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.759 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.759    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.859 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.859    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.959 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.959    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.059 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.059    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.159 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.159    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.259 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.259    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.359 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.359    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.459 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.459    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.559 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.559    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.659 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.659    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.759 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.759    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.859 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.859    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.959 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.959    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.059 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.060    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.160 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.160    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.260 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.260    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.360 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.360    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.460 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.460    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.560 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.560    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.660 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.660    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.760 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.760    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.860 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.860    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.960 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.960    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.060 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.060    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.160 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.160    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.260 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.260    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.360 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.360    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.460 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.460    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.560 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.560    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.660 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.660    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.760 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.760    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.860 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.860    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.960 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.960    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.060 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.060    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.160 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.160    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.260 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.260    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.360 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.360    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.460 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.460    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.560 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.568    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.668 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.668    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.768 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.768    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.868 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.868    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.968 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.968    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.068 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.068    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.168 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.168    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.268 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.268    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.368 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.368    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.468 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.468    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.568 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.568    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.668 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.668    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.768 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.768    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.868 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.868    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.968 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.968    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.068 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.068    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.168 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.168    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.268 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.268    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.368 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.368    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.468 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.468    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.568 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.568    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.668 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.668    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.768 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.768    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.868 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.868    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.968 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.968    u_tdc/u_FineDelay/wCarryOutputs[395]
    SLICE_X84Y199        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    14.159 r  u_tdc/u_FineDelay/genblk1[99].carry_4/CO[2]
                         net (fo=1, routed)           0.000    14.159    u_tdc/u_FineDelay/wCarryOutputs[398]
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[398].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[398].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[397].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.099ns  (logic 11.293ns (80.100%)  route 2.806ns (19.900%))
  Logic Levels:           101  (CARRY4=100 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.789     3.656    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.151 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.151    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.251 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.251    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.351 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.351    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.451 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.451    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.551 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.551    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.651 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.651    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.751 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.751    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.851 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.851    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.951 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.951    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.051 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.051    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.151 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.151    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.251 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.351 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.351    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.451 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.451    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.551 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.551    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.651 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.651    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.751 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.751    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.851 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.851    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.951 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.951    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.051 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.051    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.151 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.151    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.251 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.251    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.351 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.351    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.451 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.451    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.551 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.559    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.659 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.659    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.759 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.759    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.859 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.859    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.959 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.959    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.059 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.059    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.159 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.159    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.259 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.259    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.359 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.359    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.459 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.459    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.559 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.559    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.659 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.659    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.759 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.759    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.859 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.859    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.959 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.959    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.059 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.059    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.159 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.159    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.259 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.259    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.359 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.359    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.459 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.459    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.559 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.559    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.659 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.659    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.759 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.759    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.859 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.859    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.959 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.959    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.059 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.060    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.160 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.160    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.260 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.260    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.360 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.360    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.460 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.460    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.560 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.560    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.660 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.660    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.760 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.760    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.860 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.860    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.960 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.960    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.060 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.060    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.160 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.160    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.260 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.260    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.360 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.360    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.460 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.460    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.560 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.560    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.660 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.660    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.760 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.760    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.860 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.860    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.960 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.960    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.060 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.060    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.160 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.160    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.260 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.260    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.360 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.360    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.460 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.460    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.560 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.568    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.668 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.668    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.768 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.768    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.868 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.868    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.968 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.968    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.068 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.068    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.168 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.168    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.268 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.268    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.368 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.368    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.468 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.468    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.568 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.568    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.668 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.668    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.768 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.768    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.868 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.868    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.968 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.968    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.068 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.068    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.168 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.168    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.268 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.268    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.368 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.368    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.468 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.468    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.568 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.568    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.668 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.668    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.768 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.768    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.868 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.868    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.968 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.968    u_tdc/u_FineDelay/wCarryOutputs[395]
    SLICE_X84Y199        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.099 r  u_tdc/u_FineDelay/genblk1[99].carry_4/CO[1]
                         net (fo=1, routed)           0.000    14.099    u_tdc/u_FineDelay/wCarryOutputs[397]
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[397].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[397].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[392].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.075ns  (logic 11.269ns (80.066%)  route 2.806ns (19.934%))
  Logic Levels:           100  (CARRY4=99 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.789     3.656    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.151 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.151    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.251 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.251    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.351 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.351    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.451 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.451    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.551 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.551    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.651 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.651    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.751 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.751    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.851 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.851    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.951 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.951    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.051 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.051    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.151 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.151    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.251 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.351 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.351    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.451 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.451    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.551 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.551    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.651 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.651    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.751 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.751    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.851 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.851    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.951 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.951    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.051 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.051    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.151 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.151    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.251 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.251    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.351 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.351    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.451 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.451    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.551 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.559    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.659 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.659    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.759 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.759    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.859 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.859    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.959 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.959    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.059 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.059    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.159 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.159    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.259 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.259    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.359 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.359    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.459 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.459    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.559 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.559    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.659 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.659    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.759 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.759    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.859 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.859    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.959 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.959    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.059 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.059    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.159 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.159    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.259 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.259    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.359 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.359    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.459 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.459    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.559 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.559    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.659 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.659    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.759 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.759    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.859 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.859    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.959 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.959    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.059 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.060    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.160 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.160    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.260 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.260    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.360 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.360    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.460 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.460    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.560 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.560    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.660 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.660    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.760 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.760    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.860 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.860    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.960 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.960    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.060 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.060    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.160 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.160    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.260 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.260    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.360 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.360    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.460 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.460    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.560 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.560    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.660 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.660    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.760 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.760    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.860 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.860    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.960 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.960    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.060 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.060    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.160 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.160    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.260 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.260    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.360 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.360    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.460 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.460    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.560 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.568    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.668 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.668    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.768 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.768    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.868 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.868    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.968 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.968    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.068 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.068    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.168 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.168    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.268 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.268    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.368 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.368    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.468 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.468    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.568 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.568    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.668 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.668    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.768 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.768    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.868 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.868    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.968 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.968    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.068 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.068    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.168 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.168    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.268 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.268    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.368 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.368    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.468 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.468    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.568 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.568    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.668 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.668    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.768 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.768    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.868 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.868    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    14.075 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[0]
                         net (fo=1, routed)           0.000    14.075    u_tdc/u_FineDelay/wCarryOutputs[392]
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[392].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[392].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.068ns  (logic 11.262ns (80.056%)  route 2.806ns (19.944%))
  Logic Levels:           101  (CARRY4=100 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.789     3.656    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.151 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.151    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.251 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.251    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.351 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.351    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.451 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.451    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.551 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.551    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.651 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.651    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.751 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.751    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.851 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.851    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.951 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.951    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.051 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.051    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.151 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.151    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.251 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.351 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.351    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.451 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.451    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.551 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.551    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.651 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.651    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.751 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.751    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.851 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.851    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.951 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.951    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.051 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.051    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.151 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.151    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.251 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.251    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.351 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.351    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.451 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.451    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.551 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.559    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.659 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.659    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.759 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.759    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.859 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.859    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.959 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.959    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.059 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.059    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.159 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.159    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.259 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.259    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.359 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.359    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.459 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.459    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.559 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.559    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.659 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.659    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.759 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.759    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.859 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.859    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.959 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.959    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.059 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.059    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.159 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.159    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.259 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.259    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.359 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.359    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.459 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.459    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.559 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.559    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.659 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.659    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.759 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.759    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.859 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.859    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.959 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.959    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.059 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.060    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.160 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.160    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.260 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.260    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.360 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.360    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.460 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.460    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.560 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.560    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.660 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.660    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.760 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.760    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.860 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.860    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.960 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.960    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.060 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.060    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.160 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.160    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.260 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.260    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.360 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.360    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.460 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.460    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.560 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.560    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.660 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.660    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.760 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.760    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.860 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.860    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.960 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.960    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.060 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.060    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.160 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.160    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.260 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.260    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.360 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.360    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.460 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.460    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.560 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.568    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.668 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.668    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.768 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.768    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.868 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.868    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.968 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.968    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.068 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.068    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.168 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.168    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.268 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.268    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.368 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.368    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.468 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.468    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.568 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.568    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.668 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.668    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.768 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.768    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.868 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.868    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.968 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.968    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.068 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.068    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.168 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.168    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.268 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.268    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.368 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.368    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.468 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.468    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.568 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.568    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.668 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.668    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.768 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.768    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.868 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.868    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.968 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.968    u_tdc/u_FineDelay/wCarryOutputs[395]
    SLICE_X84Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.068 r  u_tdc/u_FineDelay/genblk1[99].carry_4/CO[3]
                         net (fo=1, routed)           0.000    14.068    u_tdc/u_FineDelay/wCarryOutputs[399]
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y199        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[399].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[394].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.059ns  (logic 11.253ns (80.043%)  route 2.806ns (19.957%))
  Logic Levels:           100  (CARRY4=99 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.789     3.656    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.151 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.151    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.251 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.251    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.351 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.351    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.451 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.451    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.551 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.551    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.651 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.651    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.751 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.751    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.851 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.851    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.951 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.951    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.051 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.051    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.151 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.151    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.251 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.351 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.351    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.451 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.451    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.551 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.551    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.651 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.651    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.751 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.751    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.851 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.851    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.951 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.951    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.051 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.051    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.151 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.151    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.251 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.251    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.351 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.351    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.451 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.451    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.551 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.559    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.659 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.659    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.759 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.759    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.859 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.859    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.959 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.959    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.059 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.059    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.159 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.159    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.259 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.259    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.359 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.359    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.459 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.459    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.559 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.559    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.659 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.659    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.759 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.759    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.859 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.859    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.959 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.959    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.059 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.059    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.159 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.159    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.259 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.259    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.359 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.359    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.459 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.459    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.559 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.559    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.659 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.659    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.759 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.759    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.859 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.859    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.959 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.959    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.059 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.060    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.160 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.160    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.260 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.260    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.360 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.360    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.460 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.460    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.560 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.560    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.660 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.660    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.760 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.760    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.860 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.860    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.960 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.960    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.060 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.060    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.160 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.160    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.260 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.260    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.360 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.360    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.460 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.460    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.560 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.560    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.660 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.660    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.760 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.760    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.860 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.860    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.960 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.960    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.060 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.060    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.160 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.160    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.260 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.260    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.360 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.360    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.460 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.460    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.560 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.568    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.668 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.668    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.768 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.768    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.868 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.868    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.968 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.968    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.068 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.068    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.168 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.168    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.268 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.268    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.368 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.368    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.468 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.468    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.568 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.568    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.668 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.668    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.768 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.768    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.868 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.868    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.968 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.968    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.068 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.068    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.168 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.168    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.268 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.268    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.368 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.368    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.468 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.468    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.568 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.568    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.668 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.668    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.768 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.768    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.868 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.868    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    14.059 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[2]
                         net (fo=1, routed)           0.000    14.059    u_tdc/u_FineDelay/wCarryOutputs[394]
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[394].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[394].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[393].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.999ns  (logic 11.193ns (79.958%)  route 2.806ns (20.042%))
  Logic Levels:           100  (CARRY4=99 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.789     3.656    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.151 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.151    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.251 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.251    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.351 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.351    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.451 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.451    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.551 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.551    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.651 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.651    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.751 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.751    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.851 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.851    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.951 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.951    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.051 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.051    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.151 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.151    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.251 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.351 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.351    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.451 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.451    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.551 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.551    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.651 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.651    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.751 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.751    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.851 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.851    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.951 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.951    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.051 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.051    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.151 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.151    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.251 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.251    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.351 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.351    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.451 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.451    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.551 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.559    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.659 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.659    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.759 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.759    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.859 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.859    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.959 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.959    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.059 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.059    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.159 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.159    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.259 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.259    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.359 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.359    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.459 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.459    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.559 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.559    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.659 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.659    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.759 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.759    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.859 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.859    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.959 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.959    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.059 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.059    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.159 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.159    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.259 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.259    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.359 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.359    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.459 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.459    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.559 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.559    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.659 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.659    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.759 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.759    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.859 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.859    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.959 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.959    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.059 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.060    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.160 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.160    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.260 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.260    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.360 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.360    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.460 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.460    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.560 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.560    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.660 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.660    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.760 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.760    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.860 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.860    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.960 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.960    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.060 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.060    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.160 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.160    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.260 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.260    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.360 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.360    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.460 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.460    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.560 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.560    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.660 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.660    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.760 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.760    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.860 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.860    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.960 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.960    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.060 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.060    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.160 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.160    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.260 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.260    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.360 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.360    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.460 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.460    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.560 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.568    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.668 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.668    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.768 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.768    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.868 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.868    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.968 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.968    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.068 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.068    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.168 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.168    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.268 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.268    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.368 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.368    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.468 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.468    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.568 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.568    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.668 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.668    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.768 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.768    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.868 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.868    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.968 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.968    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.068 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.068    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.168 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.168    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.268 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.268    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.368 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.368    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.468 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.468    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.568 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.568    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.668 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.668    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.768 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.768    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.868 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.868    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    13.999 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[1]
                         net (fo=1, routed)           0.000    13.999    u_tdc/u_FineDelay/wCarryOutputs[393]
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[393].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[393].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[388].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.975ns  (logic 11.169ns (79.923%)  route 2.806ns (20.077%))
  Logic Levels:           99  (CARRY4=98 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.789     3.656    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.151 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.151    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.251 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.251    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.351 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.351    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.451 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.451    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.551 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.551    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.651 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.651    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.751 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.751    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.851 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.851    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.951 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.951    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.051 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.051    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.151 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.151    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.251 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.351 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.351    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.451 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.451    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.551 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.551    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.651 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.651    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.751 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.751    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.851 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.851    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.951 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.951    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.051 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.051    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.151 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.151    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.251 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.251    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.351 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.351    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.451 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.451    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.551 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.559    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.659 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.659    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.759 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.759    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.859 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.859    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.959 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.959    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.059 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.059    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.159 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.159    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.259 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.259    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.359 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.359    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.459 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.459    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.559 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.559    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.659 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.659    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.759 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.759    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.859 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.859    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.959 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.959    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.059 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.059    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.159 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.159    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.259 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.259    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.359 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.359    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.459 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.459    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.559 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.559    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.659 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.659    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.759 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.759    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.859 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.859    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.959 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.959    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.059 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.060    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.160 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.160    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.260 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.260    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.360 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.360    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.460 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.460    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.560 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.560    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.660 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.660    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.760 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.760    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.860 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.860    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.960 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.960    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.060 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.060    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.160 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.160    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.260 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.260    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.360 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.360    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.460 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.460    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.560 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.560    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.660 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.660    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.760 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.760    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.860 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.860    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.960 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.960    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.060 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.060    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.160 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.160    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.260 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.260    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.360 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.360    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.460 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.460    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.560 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.568    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.668 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.668    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.768 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.768    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.868 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.868    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.968 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.968    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.068 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.068    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.168 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.168    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.268 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.268    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.368 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.368    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.468 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.468    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.568 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.568    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.668 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.668    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.768 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.768    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.868 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.868    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.968 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.968    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.068 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.068    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.168 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.168    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.268 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.268    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.368 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.368    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.468 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.468    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.568 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.568    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.668 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.668    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.768 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.768    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    13.975 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[0]
                         net (fo=1, routed)           0.000    13.975    u_tdc/u_FineDelay/wCarryOutputs[388]
    SLICE_X84Y197        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[388].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y197        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[388].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[395].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.968ns  (logic 11.162ns (79.913%)  route 2.806ns (20.087%))
  Logic Levels:           100  (CARRY4=99 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.789     3.656    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.151 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.151    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.251 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.251    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.351 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.351    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.451 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.451    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.551 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.551    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.651 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.651    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.751 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.751    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.851 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.851    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.951 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.951    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.051 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.051    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.151 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.151    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.251 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.351 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.351    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.451 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.451    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.551 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.551    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.651 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.651    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.751 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.751    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.851 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.851    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.951 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.951    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.051 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.051    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.151 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.151    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.251 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.251    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.351 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.351    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.451 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.451    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.551 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.559    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.659 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.659    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.759 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.759    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.859 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.859    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.959 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.959    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.059 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.059    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.159 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.159    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.259 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.259    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.359 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.359    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.459 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.459    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.559 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.559    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.659 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.659    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.759 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.759    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.859 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.859    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.959 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.959    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.059 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.059    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.159 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.159    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.259 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.259    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.359 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.359    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.459 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.459    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.559 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.559    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.659 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.659    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.759 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.759    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.859 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.859    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.959 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.959    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.059 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.060    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.160 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.160    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.260 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.260    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.360 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.360    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.460 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.460    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.560 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.560    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.660 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.660    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.760 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.760    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.860 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.860    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.960 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.960    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.060 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.060    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.160 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.160    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.260 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.260    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.360 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.360    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.460 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.460    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.560 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.560    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.660 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.660    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.760 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.760    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.860 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.860    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.960 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.960    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.060 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.060    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.160 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.160    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.260 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.260    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.360 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.360    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.460 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.460    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.560 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.568    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.668 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.668    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.768 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.768    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.868 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.868    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.968 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.968    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.068 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.068    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.168 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.168    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.268 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.268    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.368 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.368    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.468 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.468    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.568 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.568    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.668 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.668    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.768 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.768    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.868 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.868    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.968 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.968    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.068 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.068    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.168 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.168    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.268 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.268    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.368 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.368    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.468 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.468    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.568 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.568    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.668 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.668    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.768 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.768    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.868 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.868    u_tdc/u_FineDelay/wCarryOutputs[391]
    SLICE_X84Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.968 r  u_tdc/u_FineDelay/genblk1[98].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.968    u_tdc/u_FineDelay/wCarryOutputs[395]
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[395].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y198        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[395].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[390].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.959ns  (logic 11.153ns (79.900%)  route 2.806ns (20.100%))
  Logic Levels:           99  (CARRY4=98 IBUFDS=1)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=15, routed)          2.789     3.656    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.495     4.151 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     4.151    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.251 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.251    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.351 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.351    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.451 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.451    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.551 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.551    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.651 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.651    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.751 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.751    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.851 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.851    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.951 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.951    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.051 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.051    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.151 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.151    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X84Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.251 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.351 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.351    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.451 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.451    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.551 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.551    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.651 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.651    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.751 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.751    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.851 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.851    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.951 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.951    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.051 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.051    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.151 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.151    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.251 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.251    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.351 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.351    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.451 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.451    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.551 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.008     6.559    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.659 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.659    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X84Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.759 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.759    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X84Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.859 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.859    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X84Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.959 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.959    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X84Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.059 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.059    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.159 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.159    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.259 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.259    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.359 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.359    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.459 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.459    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.559 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.559    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.659 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.659    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.759 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.759    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X84Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.859 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.859    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X84Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.959 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.959    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X84Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.059 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.059    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X84Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.159 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.159    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.259 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.259    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X84Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.359 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.359    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X84Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.459 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.459    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X84Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.559 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.559    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X84Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.659 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.659    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.759 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.759    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X84Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.859 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.859    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X84Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.959 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.959    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.059 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.001     9.060    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.160 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.160    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.260 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.260    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X84Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.360 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.360    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.460 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.460    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X84Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.560 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.560    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X84Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.660 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.660    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X84Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.760 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.760    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X84Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.860 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.860    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X84Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.960 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.960    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X84Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.060 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.060    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X84Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.160 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.160    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.260 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.260    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.360 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.360    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.460 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.460    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.560 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.560    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X84Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.660 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.660    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X84Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.760 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.760    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X84Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.860 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.860    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X84Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.960 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.960    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X84Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.060 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.060    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X84Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.160 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.160    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X84Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.260 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.260    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X84Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.360 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.360    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X84Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.460 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.460    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X84Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.560 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.568    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X84Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.668 r  u_tdc/u_FineDelay/genblk1[75].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.668    u_tdc/u_FineDelay/wCarryOutputs[303]
    SLICE_X84Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.768 r  u_tdc/u_FineDelay/genblk1[76].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.768    u_tdc/u_FineDelay/wCarryOutputs[307]
    SLICE_X84Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.868 r  u_tdc/u_FineDelay/genblk1[77].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.868    u_tdc/u_FineDelay/wCarryOutputs[311]
    SLICE_X84Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.968 r  u_tdc/u_FineDelay/genblk1[78].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.968    u_tdc/u_FineDelay/wCarryOutputs[315]
    SLICE_X84Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.068 r  u_tdc/u_FineDelay/genblk1[79].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.068    u_tdc/u_FineDelay/wCarryOutputs[319]
    SLICE_X84Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.168 r  u_tdc/u_FineDelay/genblk1[80].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.168    u_tdc/u_FineDelay/wCarryOutputs[323]
    SLICE_X84Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.268 r  u_tdc/u_FineDelay/genblk1[81].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.268    u_tdc/u_FineDelay/wCarryOutputs[327]
    SLICE_X84Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.368 r  u_tdc/u_FineDelay/genblk1[82].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.368    u_tdc/u_FineDelay/wCarryOutputs[331]
    SLICE_X84Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.468 r  u_tdc/u_FineDelay/genblk1[83].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.468    u_tdc/u_FineDelay/wCarryOutputs[335]
    SLICE_X84Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.568 r  u_tdc/u_FineDelay/genblk1[84].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.568    u_tdc/u_FineDelay/wCarryOutputs[339]
    SLICE_X84Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.668 r  u_tdc/u_FineDelay/genblk1[85].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.668    u_tdc/u_FineDelay/wCarryOutputs[343]
    SLICE_X84Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.768 r  u_tdc/u_FineDelay/genblk1[86].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.768    u_tdc/u_FineDelay/wCarryOutputs[347]
    SLICE_X84Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.868 r  u_tdc/u_FineDelay/genblk1[87].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.868    u_tdc/u_FineDelay/wCarryOutputs[351]
    SLICE_X84Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.968 r  u_tdc/u_FineDelay/genblk1[88].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.968    u_tdc/u_FineDelay/wCarryOutputs[355]
    SLICE_X84Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.068 r  u_tdc/u_FineDelay/genblk1[89].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.068    u_tdc/u_FineDelay/wCarryOutputs[359]
    SLICE_X84Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.168 r  u_tdc/u_FineDelay/genblk1[90].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.168    u_tdc/u_FineDelay/wCarryOutputs[363]
    SLICE_X84Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.268 r  u_tdc/u_FineDelay/genblk1[91].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.268    u_tdc/u_FineDelay/wCarryOutputs[367]
    SLICE_X84Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.368 r  u_tdc/u_FineDelay/genblk1[92].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.368    u_tdc/u_FineDelay/wCarryOutputs[371]
    SLICE_X84Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.468 r  u_tdc/u_FineDelay/genblk1[93].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.468    u_tdc/u_FineDelay/wCarryOutputs[375]
    SLICE_X84Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.568 r  u_tdc/u_FineDelay/genblk1[94].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.568    u_tdc/u_FineDelay/wCarryOutputs[379]
    SLICE_X84Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.668 r  u_tdc/u_FineDelay/genblk1[95].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.668    u_tdc/u_FineDelay/wCarryOutputs[383]
    SLICE_X84Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.768 r  u_tdc/u_FineDelay/genblk1[96].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.768    u_tdc/u_FineDelay/wCarryOutputs[387]
    SLICE_X84Y197        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    13.959 r  u_tdc/u_FineDelay/genblk1[97].carry_4/CO[2]
                         net (fo=1, routed)           0.000    13.959    u_tdc/u_FineDelay/wCarryOutputs[390]
    SLICE_X84Y197        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[390].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        1.264    -2.194    u_tdc/u_FineDelay/clk
    SLICE_X84Y197        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[390].Firstff/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_memory/u_FIFO36E1/RST
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.410%)  route 0.232ns (58.590%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y153        FDRE                         0.000     0.000 r  mem_rst_reg/C
    SLICE_X94Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  mem_rst_reg/Q
                         net (fo=2, routed)           0.232     0.396    u_memory/u_FIFO36E1_0
    RAMB36_X5Y30         FIFO36E1                                     f  u_memory/u_FIFO36E1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.881    -0.421    u_memory/CLK
    RAMB36_X5Y30         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK

Slack:                    inf
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            start_mem_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.839%)  route 0.210ns (50.161%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y153        FDRE                         0.000     0.000 r  finish_mem_reset_reg/C
    SLICE_X94Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.210     0.374    finish_mem_reset_reg_n_0
    SLICE_X92Y150        LUT3 (Prop_lut3_I0_O)        0.045     0.419 r  start_mem_reset_i_1/O
                         net (fo=1, routed)           0.000     0.419    start_mem_reset_i_1_n_0
    SLICE_X92Y150        FDRE                                         r  start_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.849    -0.454    clk
    SLICE_X92Y150        FDRE                                         r  start_mem_reset_reg/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            ledRE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.269ns (45.153%)  route 0.327ns (54.847%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y30         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X5Y30         FIFO36E1 (Prop_fifo36e1_RDCLK_RDERR)
                                                      0.269     0.269 r  u_memory/u_FIFO36E1/RDERR
                         net (fo=1, routed)           0.327     0.596    mem_readerr
    SLICE_X88Y145        FDRE                                         r  ledRE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.844    -0.459    clk
    SLICE_X88Y145        FDRE                                         r  ledRE_reg/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            flag_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.296ns (46.006%)  route 0.347ns (53.994%))
  Logic Levels:           2  (FIFO36E1=1 LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y30         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X5Y30         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.251     0.251 r  u_memory/u_FIFO36E1/EMPTY
                         net (fo=2, routed)           0.347     0.598    u_memory/mem_empty
    SLICE_X92Y150        LUT3 (Prop_lut3_I2_O)        0.045     0.643 r  u_memory/flag_empty_i_1/O
                         net (fo=1, routed)           0.000     0.643    u_memory_n_2
    SLICE_X92Y150        FDRE                                         r  flag_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.849    -0.454    clk
    SLICE_X92Y150        FDRE                                         r  flag_empty_reg/C

Slack:                    inf
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_TOP_SM_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.254ns (26.346%)  route 0.710ns (73.654%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y153        FDRE                         0.000     0.000 r  finish_mem_reset_reg/C
    SLICE_X94Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.421     0.585    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X94Y147        LUT6 (Prop_lut6_I0_O)        0.045     0.630 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3/O
                         net (fo=1, routed)           0.176     0.806    u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3_n_0
    SLICE_X94Y146        LUT6 (Prop_lut6_I0_O)        0.045     0.851 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.113     0.964    u_coarse_debug_n_0
    SLICE_X94Y146        FDRE                                         r  FSM_onehot_TOP_SM_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.850    -0.453    clk
    SLICE_X94Y146        FDRE                                         r  FSM_onehot_TOP_SM_reg[1]/C

Slack:                    inf
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_TOP_SM_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.254ns (26.346%)  route 0.710ns (73.654%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y153        FDRE                         0.000     0.000 r  finish_mem_reset_reg/C
    SLICE_X94Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.421     0.585    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X94Y147        LUT6 (Prop_lut6_I0_O)        0.045     0.630 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3/O
                         net (fo=1, routed)           0.176     0.806    u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3_n_0
    SLICE_X94Y146        LUT6 (Prop_lut6_I0_O)        0.045     0.851 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.113     0.964    u_coarse_debug_n_0
    SLICE_X94Y146        FDRE                                         r  FSM_onehot_TOP_SM_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.850    -0.453    clk
    SLICE_X94Y146        FDRE                                         r  FSM_onehot_TOP_SM_reg[2]/C

Slack:                    inf
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_TOP_SM_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.254ns (26.346%)  route 0.710ns (73.654%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y153        FDRE                         0.000     0.000 r  finish_mem_reset_reg/C
    SLICE_X94Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.421     0.585    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X94Y147        LUT6 (Prop_lut6_I0_O)        0.045     0.630 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3/O
                         net (fo=1, routed)           0.176     0.806    u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3_n_0
    SLICE_X94Y146        LUT6 (Prop_lut6_I0_O)        0.045     0.851 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.113     0.964    u_coarse_debug_n_0
    SLICE_X94Y146        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.850    -0.453    clk
    SLICE_X94Y146        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/C

Slack:                    inf
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_TOP_SM_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.254ns (26.346%)  route 0.710ns (73.654%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y153        FDRE                         0.000     0.000 r  finish_mem_reset_reg/C
    SLICE_X94Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.421     0.585    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X94Y147        LUT6 (Prop_lut6_I0_O)        0.045     0.630 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3/O
                         net (fo=1, routed)           0.176     0.806    u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3_n_0
    SLICE_X94Y146        LUT6 (Prop_lut6_I0_O)        0.045     0.851 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.113     0.964    u_coarse_debug_n_0
    SLICE_X94Y146        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.850    -0.453    clk
    SLICE_X94Y146        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/C

Slack:                    inf
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_TOP_SM_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.254ns (25.539%)  route 0.741ns (74.461%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y153        FDRE                         0.000     0.000 r  finish_mem_reset_reg/C
    SLICE_X94Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.421     0.585    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X94Y147        LUT6 (Prop_lut6_I0_O)        0.045     0.630 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3/O
                         net (fo=1, routed)           0.176     0.806    u_coarse_debug/FSM_onehot_TOP_SM[4]_i_3_n_0
    SLICE_X94Y146        LUT6 (Prop_lut6_I0_O)        0.045     0.851 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.143     0.995    u_coarse_debug_n_0
    SLICE_X95Y146        FDRE                                         r  FSM_onehot_TOP_SM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.850    -0.453    clk
    SLICE_X95Y146        FDRE                                         r  FSM_onehot_TOP_SM_reg[0]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[1].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.512ns (25.030%)  route 1.534ns (74.970%))
  Logic Levels:           2  (CARRY4=1 IBUFDS=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=15, routed)          1.534     1.895    u_tdc/u_FineDelay/iHit
    SLICE_X84Y100        CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.151     2.046 r  u_tdc/u_FineDelay/carry_40/CO[1]
                         net (fo=1, routed)           0.000     2.046    u_tdc/u_FineDelay/wCarryOutputs[1]
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[1].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1349, routed)        0.837    -0.466    u_tdc/u_FineDelay/clk
    SLICE_X84Y100        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[1].Firstff/C





