Analysis & Synthesis report for projectClock
Mon May 25 12:00:29 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 25 12:00:28 2020      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; projectClock                               ;
; Top-level Entity Name           ; projectClock                               ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 46                                         ;
; Total pins                      ; 11                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23C8        ;                    ;
; Top-level entity name                                                           ; projectClock       ; projectClock       ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------+---------+
; projectClock.bdf                 ; yes             ; User Block Diagram/Schematic File        ; //vmware-host/Shared Folders/VHDL/projectClock/projectClock.bdf     ;         ;
; counterSecond_1.vhd              ; yes             ; User VHDL File                           ; //vmware-host/Shared Folders/VHDL/projectClock/counterSecond_1.vhd  ;         ;
; display.vhd                      ; yes             ; User VHDL File                           ; //vmware-host/Shared Folders/VHDL/projectClock/display.vhd          ;         ;
; outputsix.vhd                    ; yes             ; User VHDL File                           ; //vmware-host/Shared Folders/VHDL/projectClock/outputsix.vhd        ;         ;
; counterSecond_10.vhd             ; yes             ; User VHDL File                           ; //vmware-host/Shared Folders/VHDL/projectClock/counterSecond_10.vhd ;         ;
; vectorAND.vhd                    ; yes             ; User VHDL File                           ; //vmware-host/Shared Folders/VHDL/projectClock/vectorAND.vhd        ;         ;
; vectorOR.vhd                     ; yes             ; User VHDL File                           ; //vmware-host/Shared Folders/VHDL/projectClock/vectorOR.vhd         ;         ;
; counterHour_1.vhd                ; yes             ; User VHDL File                           ; //vmware-host/Shared Folders/VHDL/projectClock/counterHour_1.vhd    ;         ;
; counterHour_10.vhd               ; yes             ; User VHDL File                           ; //vmware-host/Shared Folders/VHDL/projectClock/counterHour_10.vhd   ;         ;
; vectortest.vhd                   ; yes             ; Auto-Found VHDL File                     ; //vmware-host/Shared Folders/VHDL/projectClock/vectortest.vhd       ;         ;
; clk_gen.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; //vmware-host/Shared Folders/VHDL/projectClock/clk_gen.bdf          ;         ;
; div10_t.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; //vmware-host/Shared Folders/VHDL/projectClock/div10_t.bdf          ;         ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimate of Logic utilization (ALMs needed) ; 35                   ;
;                                             ;                      ;
; Combinational ALUT usage for logic          ; 62                   ;
;     -- 7 input functions                    ; 2                    ;
;     -- 6 input functions                    ; 5                    ;
;     -- 5 input functions                    ; 8                    ;
;     -- 4 input functions                    ; 21                   ;
;     -- <=3 input functions                  ; 26                   ;
;                                             ;                      ;
; Dedicated logic registers                   ; 46                   ;
;                                             ;                      ;
; I/O pins                                    ; 11                   ;
; Total DSP Blocks                            ; 0                    ;
; Maximum fan-out node                        ; display:inst|temp[2] ;
; Maximum fan-out                             ; 12                   ;
; Total fan-out                               ; 348                  ;
; Average fan-out                             ; 2.68                 ;
+---------------------------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                              ;
+-----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node  ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                       ; Library Name ;
+-----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------+--------------+
; |projectClock               ; 62 (0)            ; 46 (0)       ; 0                 ; 0          ; 11   ; 0            ; |projectClock                             ; work         ;
;    |clk_gen:inst1|          ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |projectClock|clk_gen:inst1               ; work         ;
;       |div10_t:inst1|       ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |projectClock|clk_gen:inst1|div10_t:inst1 ; work         ;
;       |div10_t:inst2|       ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |projectClock|clk_gen:inst1|div10_t:inst2 ; work         ;
;       |div10_t:inst3|       ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |projectClock|clk_gen:inst1|div10_t:inst3 ; work         ;
;       |div10_t:inst|        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |projectClock|clk_gen:inst1|div10_t:inst  ; work         ;
;    |counterHour_10:inst15|  ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |projectClock|counterHour_10:inst15       ; work         ;
;    |counterHour_1:inst13|   ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |projectClock|counterHour_1:inst13        ; work         ;
;    |counterSecond_10:inst5| ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |projectClock|counterSecond_10:inst5      ; work         ;
;    |counterSecond_10:inst9| ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |projectClock|counterSecond_10:inst9      ; work         ;
;    |counterSecond_1:inst7|  ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |projectClock|counterSecond_1:inst7       ; work         ;
;    |counterSecond_1:inst8|  ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |projectClock|counterSecond_1:inst8       ; work         ;
;    |display:inst|           ; 2 (2)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |projectClock|display:inst                ; work         ;
;    |vectorOR:inst12|        ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projectClock|vectorOR:inst12             ; work         ;
;    |vectortest:inst3|       ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |projectClock|vectortest:inst3            ; work         ;
+-----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; counterHour_10:inst15|temp[2,3]       ; Stuck at GND due to stuck port data_in ;
; counterSecond_10:inst9|temp[3]        ; Stuck at GND due to stuck port data_in ;
; counterSecond_10:inst5|temp[3]        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 46    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon May 25 12:00:20 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projectClock -c projectClock
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file projectclock.bdf
    Info (12023): Found entity 1: projectClock
Info (12021): Found 2 design units, including 1 entities, in source file countersecond_1.vhd
    Info (12022): Found design unit 1: counterSecond_1-a
    Info (12023): Found entity 1: counterSecond_1
Info (12021): Found 2 design units, including 1 entities, in source file display.vhd
    Info (12022): Found design unit 1: display-a
    Info (12023): Found entity 1: display
Info (12021): Found 2 design units, including 1 entities, in source file outputsix.vhd
    Info (12022): Found design unit 1: outputsix-a
    Info (12023): Found entity 1: outputsix
Info (12021): Found 2 design units, including 1 entities, in source file countersecond_10.vhd
    Info (12022): Found design unit 1: counterSecond_10-a
    Info (12023): Found entity 1: counterSecond_10
Info (12021): Found 2 design units, including 1 entities, in source file vectorand.vhd
    Info (12022): Found design unit 1: vectorAND-a
    Info (12023): Found entity 1: vectorAND
Info (12021): Found 2 design units, including 1 entities, in source file vectoror.vhd
    Info (12022): Found design unit 1: vectorOR-a
    Info (12023): Found entity 1: vectorOR
Info (12021): Found 2 design units, including 1 entities, in source file counterhour_1.vhd
    Info (12022): Found design unit 1: counterHour_1-a
    Info (12023): Found entity 1: counterHour_1
Info (12021): Found 2 design units, including 1 entities, in source file counterhour_10.vhd
    Info (12022): Found design unit 1: counterHour_10-a
    Info (12023): Found entity 1: counterHour_10
Info (12127): Elaborating entity "projectClock" for the top level hierarchy
Warning (12125): Using design file vectortest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: vectortest-a
    Info (12023): Found entity 1: vectortest
Info (12128): Elaborating entity "vectortest" for hierarchy "vectortest:inst3"
Info (12128): Elaborating entity "vectorOR" for hierarchy "vectorOR:inst12"
Info (12128): Elaborating entity "vectorAND" for hierarchy "vectorAND:inst4"
Warning (10492): VHDL Process Statement warning at vectorAND.vhd(15): signal "SIGNALIN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at vectorAND.vhd(17): signal "SIGNALIN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "outputsix" for hierarchy "outputsix:inst2"
Warning (10492): VHDL Process Statement warning at outputsix.vhd(15): signal "SIN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clk_gen
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:inst1"
Warning (12125): Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: div10_t
Info (12128): Elaborating entity "div10_t" for hierarchy "clk_gen:inst1|div10_t:inst3"
Info (12128): Elaborating entity "display" for hierarchy "display:inst"
Info (12128): Elaborating entity "counterSecond_1" for hierarchy "counterSecond_1:inst7"
Info (12128): Elaborating entity "counterSecond_10" for hierarchy "counterSecond_10:inst5"
Info (12128): Elaborating entity "counterHour_1" for hierarchy "counterHour_1:inst13"
Info (12128): Elaborating entity "counterHour_10" for hierarchy "counterHour_10:inst15"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 74 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 63 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4719 megabytes
    Info: Processing ended: Mon May 25 12:00:29 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


