[{"name":"謝忠健","email":"shieh@ttu.edu.tw","latestUpdate":"2008-10-17 11:44:39","objective":"布林代數與邏輯閘，組合邏輯，算術演算邏輯，同步循序邏\n輯，演繹狀態機，非同步循序邏輯。","schedule":"1. Digital Systems and Binary Numbers\n2. Boolean Algebra and Logic Gates\n3. Gate Level Minimization\n4. Combinational Logic\n5. Synchronous Sequential Logic\n6. Registers and Counters\n7. Memory and Programmable Logic\n8. Asynchronous Sequential Logic","scorePolicy":"平時成績: 40 % 含作業與小考\n期中考  : 30 %\n期末考  : 30 %","materials":"TextBook:\n  Digital Design, 4th Edition, M. Mano &amp; M. Ciletti, Prenhall 2007\nReference:\n  Fundamentals of Digital Logic with Verilog Design, S.Brown, McGraw","foreignLanguageTextbooks":false}]
