@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file
@N: MO106 :"/home/romuald/Projects/Alchitry/Test5/work/verilog/hello_world_rom_5.v":17:13:17:35|Found ROM .delname. (in view: work.greeter_2(verilog)) with 14 words by 7 bits.
@N: MO225 :"/home/romuald/Projects/Alchitry/Test5/work/verilog/uart_rx_3.v":91:2:91:7|There are no possible illegal states for state machine M_state_q[3:0] (in view: work.uart_rx_3(verilog)); safe FSM implementation is not required.
@N: MO225 :"/home/romuald/Projects/Alchitry/Test5/work/verilog/uart_tx_4.v":99:2:99:7|There are no possible illegal states for state machine M_state_q[3:0] (in view: work.uart_tx_4(verilog)); safe FSM implementation is not required.
@N: BN362 :"/home/romuald/Projects/Alchitry/Test5/work/verilog/uart_tx_4.v":99:2:99:7|Removing sequential instance M_savedData_q[7] (in view: work.uart_tx_4(verilog)) because it does not drive other instances.
@N: FX1016 :"/home/romuald/Projects/Alchitry/Test5/work/verilog/cu_top_0.v":8:10:8:12|SB_GB_IO inserted on the port clk.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/romuald/Projects/Alchitry/Test5/work/alchitry_imp/cu_top_0.edf
@N: MT615 |Found clock clk_0 with period 10.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
