

================================================================
== Vivado HLS Report for 'newsob_Filter2D'
================================================================
* Date:           Fri Jun 29 21:45:02 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        sobelfilter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.36|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  209|  1067055|  209|  1067055|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- Loop 1       |    0|        0|          1|          -|          -|          1|    no    |
        |- loop_height  |  207|  1067053| 23 ~ 1039 |          -|          -|  9 ~ 1027 |    no    |
        | + loop_width  |   18|     1034|         10|          1|          1| 10 ~ 1026 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 1
  Pipeline-0: II = 1, D = 10, States = { 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (tmp_6)
	3  / (!tmp_6)
3 --> 
	4  / (tmp_4)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	16  / (!tmp_20)
	11  / (tmp_20)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	6  / true
16 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_17 [1/1] 0.00ns
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_18 [1/1] 0.00ns
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: p_src_cols_V_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:2  %p_src_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:3  %p_src_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: k_buf_0_val_3 [1/1] 0.00ns
arrayctor.loop1.i.preheader:4  %k_buf_0_val_3 = alloca [1024 x i8], align 1

ST_1: k_buf_0_val_4 [1/1] 0.00ns
arrayctor.loop1.i.preheader:5  %k_buf_0_val_4 = alloca [1024 x i8], align 1

ST_1: k_buf_0_val_5 [1/1] 0.00ns
arrayctor.loop1.i.preheader:6  %k_buf_0_val_5 = alloca [1024 x i8], align 1

ST_1: rows_cast [1/1] 0.00ns
arrayctor.loop1.i.preheader:7  %rows_cast = zext i12 %p_src_rows_V_read_1 to i13

ST_1: cols_cast [1/1] 0.00ns
arrayctor.loop1.i.preheader:8  %cols_cast = zext i12 %p_src_cols_V_read_1 to i13

ST_1: stg_26 [1/1] 1.57ns
arrayctor.loop1.i.preheader:9  br label %arrayctor.loop1.i


 <State 2>: 2.14ns
ST_2: tmp_6 [1/1] 0.00ns
arrayctor.loop1.i:0  %tmp_6 = phi i1 [ %tmp_7, %arrayctor.loop1.i ], [ false, %arrayctor.loop1.i.preheader ]

ST_2: tmp_7 [1/1] 1.37ns
arrayctor.loop1.i:1  %tmp_7 = xor i1 %tmp_6, true

ST_2: rbegin_i_i [1/1] 0.00ns
arrayctor.loop1.i:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s) nounwind

ST_2: rend_i_i [1/1] 0.00ns
arrayctor.loop1.i:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s, i32 %rbegin_i_i) nounwind

ST_2: stg_31 [1/1] 0.00ns
arrayctor.loop1.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: stg_32 [1/1] 0.00ns
arrayctor.loop1.i:5  br i1 %tmp_6, label %arrayctor.loop1.i, label %._crit_edge.i

ST_2: src_kernel_win_0_val_0_1 [1/1] 0.00ns
._crit_edge.i:0  %src_kernel_win_0_val_0_1 = alloca i8

ST_2: src_kernel_win_0_val_0_1_1 [1/1] 0.00ns
._crit_edge.i:1  %src_kernel_win_0_val_0_1_1 = alloca i8

ST_2: src_kernel_win_0_val_1_1 [1/1] 0.00ns
._crit_edge.i:2  %src_kernel_win_0_val_1_1 = alloca i8

ST_2: src_kernel_win_0_val_1_1_1 [1/1] 0.00ns
._crit_edge.i:3  %src_kernel_win_0_val_1_1_1 = alloca i8

ST_2: src_kernel_win_0_val_2_1 [1/1] 0.00ns
._crit_edge.i:4  %src_kernel_win_0_val_2_1 = alloca i8

ST_2: src_kernel_win_0_val_2_1_1 [1/1] 0.00ns
._crit_edge.i:5  %src_kernel_win_0_val_2_1_1 = alloca i8

ST_2: right_border_buf_0_val_0_1 [1/1] 0.00ns
._crit_edge.i:6  %right_border_buf_0_val_0_1 = alloca i8

ST_2: right_border_buf_0_val_0_1_1 [1/1] 0.00ns
._crit_edge.i:7  %right_border_buf_0_val_0_1_1 = alloca i8

ST_2: right_border_buf_0_val_2_1 [1/1] 0.00ns
._crit_edge.i:8  %right_border_buf_0_val_2_1 = alloca i8

ST_2: right_border_buf_0_val_1_1 [1/1] 0.00ns
._crit_edge.i:9  %right_border_buf_0_val_1_1 = alloca i8

ST_2: right_border_buf_0_val_1_1_1 [1/1] 0.00ns
._crit_edge.i:10  %right_border_buf_0_val_1_1_1 = alloca i8

ST_2: right_border_buf_0_val_2_1_1 [1/1] 0.00ns
._crit_edge.i:11  %right_border_buf_0_val_2_1_1 = alloca i8

ST_2: heightloop [1/1] 1.84ns
._crit_edge.i:12  %heightloop = add i13 2, %rows_cast

ST_2: widthloop [1/1] 1.84ns
._crit_edge.i:13  %widthloop = add i13 2, %cols_cast

ST_2: tmp [1/1] 0.00ns
._crit_edge.i:14  %tmp = trunc i12 %p_src_rows_V_read_1 to i2

ST_2: p_neg391_i_cast [1/1] 0.80ns
._crit_edge.i:15  %p_neg391_i_cast = add i2 -1, %tmp

ST_2: tmp_14 [1/1] 0.00ns
._crit_edge.i:16  %tmp_14 = trunc i12 %p_src_cols_V_read_1 to i2

ST_2: not_tmp_s [1/1] 2.14ns
._crit_edge.i:17  %not_tmp_s = icmp ne i12 %p_src_rows_V_read_1, 1

ST_2: p_anchor_2_1_cast [1/1] 0.00ns
._crit_edge.i:18  %p_anchor_2_1_cast = zext i1 %not_tmp_s to i13

ST_2: tmp_1 [1/1] 2.14ns
._crit_edge.i:19  %tmp_1 = icmp eq i12 %p_src_rows_V_read_1, 1

ST_2: tmp_5 [1/1] 0.00ns
._crit_edge.i:20  %tmp_5 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_src_rows_V_read_1, i1 false)

ST_2: tmp_149_cast [1/1] 0.00ns
._crit_edge.i:21  %tmp_149_cast = zext i13 %tmp_5 to i14

ST_2: tmp_8 [1/1] 1.96ns
._crit_edge.i:22  %tmp_8 = add i14 2, %tmp_149_cast

ST_2: tmp_9 [1/1] 2.14ns
._crit_edge.i:23  %tmp_9 = icmp eq i12 %p_src_cols_V_read_1, 1

ST_2: tmp_s [1/1] 0.00ns
._crit_edge.i:24  %tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_src_cols_V_read_1, i1 false)

ST_2: tmp_29_cast [1/1] 0.00ns
._crit_edge.i:25  %tmp_29_cast = zext i13 %tmp_s to i14

ST_2: tmp_2 [1/1] 1.96ns
._crit_edge.i:26  %tmp_2 = add i14 -2, %tmp_29_cast

ST_2: tmp_3 [1/1] 0.80ns
._crit_edge.i:27  %tmp_3 = add i2 -1, %tmp_14

ST_2: stg_61 [1/1] 1.57ns
._crit_edge.i:28  br label %0


 <State 3>: 4.02ns
ST_3: p_014_0_i [1/1] 0.00ns
:0  %p_014_0_i = phi i12 [ 0, %._crit_edge.i ], [ %i_V, %5 ]

ST_3: tmp_15_cast [1/1] 0.00ns
:1  %tmp_15_cast = zext i12 %p_014_0_i to i13

ST_3: tmp_4 [1/1] 2.18ns
:2  %tmp_4 = icmp ult i13 %tmp_15_cast, %heightloop

ST_3: stg_65 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 1027, i64 0)

ST_3: i_V [1/1] 1.84ns
:4  %i_V = add i12 %p_014_0_i, 1

ST_3: stg_67 [1/1] 0.00ns
:5  br i1 %tmp_4, label %1, label %"filter<0, 0, ap_int<8>, int, 1024, 1024, 3, 3>.exit"

ST_3: tmp_11 [1/1] 2.14ns
:2  %tmp_11 = icmp ult i12 %p_014_0_i, %p_src_rows_V_read_1

ST_3: ult [1/1] 2.14ns
:3  %ult = icmp ult i12 %p_014_0_i, %p_src_rows_V_read_1

ST_3: tmp_18 [1/1] 0.00ns
:5  %tmp_18 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %p_014_0_i, i32 1, i32 11)

ST_3: icmp [1/1] 2.11ns
:6  %icmp = icmp ne i11 %tmp_18, 0

ST_3: tmp_12 [1/1] 2.14ns
:7  %tmp_12 = icmp eq i13 %p_anchor_2_1_cast, %tmp_15_cast

ST_3: tmp_111_1 [1/1] 2.14ns
:8  %tmp_111_1 = icmp eq i12 %p_014_0_i, 0

ST_3: tmp_111_2 [1/1] 2.14ns
:9  %tmp_111_2 = icmp eq i12 %p_014_0_i, 1

ST_3: tmp_13 [1/1] 2.14ns
:10  %tmp_13 = icmp ugt i12 %p_014_0_i, %p_src_rows_V_read_1

ST_3: tmp_15 [1/1] 1.84ns
:11  %tmp_15 = add i13 -1, %tmp_15_cast

ST_3: tmp_22 [1/1] 0.00ns
:12  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %tmp_15, i32 12)

ST_3: tmp_16 [1/1] 2.18ns
:14  %tmp_16 = icmp slt i13 %tmp_15, %rows_cast

ST_3: tmp_23 [1/1] 0.00ns
:16  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %tmp_15, i32 12)

ST_3: p_assign_7 [1/1] 1.84ns
:17  %p_assign_7 = sub i13 1, %tmp_15_cast

ST_3: p_p2_i423_i [1/1] 1.37ns
:18  %p_p2_i423_i = select i1 %tmp_23, i13 %p_assign_7, i13 %tmp_15

ST_3: tmp_24 [1/1] 0.00ns
:20  %tmp_24 = trunc i14 %tmp_8 to i2

ST_3: tmp_26 [1/1] 0.00ns
:21  %tmp_26 = trunc i13 %p_p2_i423_i to i2

ST_3: p_assign_6_1 [1/1] 1.84ns
:22  %p_assign_6_1 = add i13 -2, %tmp_15_cast

ST_3: tmp_27 [1/1] 0.00ns
:23  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_6_1, i32 12)

ST_3: tmp_137_1 [1/1] 2.18ns
:25  %tmp_137_1 = icmp slt i13 %p_assign_6_1, %rows_cast

ST_3: tmp_30 [1/1] 0.00ns
:27  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_6_1, i32 12)

ST_3: p_assign_7_1 [1/1] 1.84ns
:28  %p_assign_7_1 = sub i13 2, %tmp_15_cast

ST_3: p_p2_i423_i_1 [1/1] 1.37ns
:29  %p_p2_i423_i_1 = select i1 %tmp_30, i13 %p_assign_7_1, i13 %p_assign_6_1

ST_3: tmp_31 [1/1] 0.00ns
:31  %tmp_31 = trunc i14 %tmp_8 to i2

ST_3: tmp_32 [1/1] 0.00ns
:32  %tmp_32 = trunc i13 %p_p2_i423_i_1 to i2

ST_3: p_assign_6_2 [1/1] 1.84ns
:33  %p_assign_6_2 = add i13 -3, %tmp_15_cast

ST_3: tmp_33 [1/1] 0.00ns
:34  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_6_2, i32 12)

ST_3: tmp_137_2 [1/1] 2.18ns
:36  %tmp_137_2 = icmp slt i13 %p_assign_6_2, %rows_cast

ST_3: tmp_38 [1/1] 0.00ns
:38  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_assign_6_2, i32 12)

ST_3: p_assign_7_2 [1/1] 1.84ns
:39  %p_assign_7_2 = sub i13 3, %tmp_15_cast

ST_3: p_p2_i423_i_2 [1/1] 1.37ns
:40  %p_p2_i423_i_2 = select i1 %tmp_38, i13 %p_assign_7_2, i13 %p_assign_6_2

ST_3: tmp_39 [1/1] 0.00ns
:42  %tmp_39 = trunc i14 %tmp_8 to i2

ST_3: tmp_42 [1/1] 0.00ns
:43  %tmp_42 = trunc i13 %p_p2_i423_i_2 to i2

ST_3: tmp_47 [1/1] 0.00ns
:45  %tmp_47 = trunc i13 %tmp_15 to i2

ST_3: tmp_49 [1/1] 0.00ns
:47  %tmp_49 = trunc i13 %p_p2_i423_i to i2

ST_3: tmp_53 [1/1] 0.80ns
:48  %tmp_53 = sub i2 %tmp_24, %tmp_26

ST_3: tmp_55 [1/1] 0.00ns
:53  %tmp_55 = trunc i13 %p_assign_6_1 to i2

ST_3: tmp_56 [1/1] 0.00ns
:55  %tmp_56 = trunc i13 %p_p2_i423_i_1 to i2

ST_3: tmp_58 [1/1] 0.80ns
:56  %tmp_58 = sub i2 %tmp_31, %tmp_32

ST_3: tmp_59 [1/1] 0.00ns
:61  %tmp_59 = trunc i13 %p_assign_6_2 to i2

ST_3: tmp_60 [1/1] 0.00ns
:63  %tmp_60 = trunc i13 %p_p2_i423_i_2 to i2

ST_3: tmp_61 [1/1] 0.80ns
:64  %tmp_61 = sub i2 %tmp_39, %tmp_42

ST_3: stg_109 [1/1] 0.00ns
filter<0, 0, ap_int<8>, int, 1024, 1024, 3, 3>.exit:0  ret void


 <State 4>: 4.11ns
ST_4: rev1 [1/1] 1.37ns
:13  %rev1 = xor i1 %tmp_22, true

ST_4: or_cond_i422_i [1/1] 1.37ns
:15  %or_cond_i422_i = and i1 %tmp_16, %rev1

ST_4: tmp_17 [1/1] 2.18ns
:19  %tmp_17 = icmp slt i13 %p_p2_i423_i, %rows_cast

ST_4: rev2 [1/1] 1.37ns
:24  %rev2 = xor i1 %tmp_27, true

ST_4: or_cond_i422_i_1 [1/1] 1.37ns
:26  %or_cond_i422_i_1 = and i1 %tmp_137_1, %rev2

ST_4: tmp_147_1 [1/1] 2.18ns
:30  %tmp_147_1 = icmp slt i13 %p_p2_i423_i_1, %rows_cast

ST_4: rev3 [1/1] 1.37ns
:35  %rev3 = xor i1 %tmp_33, true

ST_4: or_cond_i422_i_2 [1/1] 1.37ns
:37  %or_cond_i422_i_2 = and i1 %tmp_137_2, %rev3

ST_4: tmp_147_2 [1/1] 2.18ns
:41  %tmp_147_2 = icmp slt i13 %p_p2_i423_i_2, %rows_cast

ST_4: brmerge1 [1/1] 1.37ns
:44  %brmerge1 = or i1 %or_cond_i422_i, %tmp_1

ST_4: tmp_19 [1/1] 1.37ns
:46  %tmp_19 = select i1 %or_cond_i422_i, i2 %tmp_47, i2 0

ST_4: tmp_37 [1/1] 1.37ns
:49  %tmp_37 = select i1 %tmp_17, i2 %tmp_49, i2 %tmp_53

ST_4: brmerge2 [1/1] 1.37ns
:52  %brmerge2 = or i1 %or_cond_i422_i_1, %tmp_1

ST_4: tmp_43 [1/1] 1.37ns
:54  %tmp_43 = select i1 %or_cond_i422_i_1, i2 %tmp_55, i2 0

ST_4: tmp_44 [1/1] 1.37ns
:57  %tmp_44 = select i1 %tmp_147_1, i2 %tmp_56, i2 %tmp_58

ST_4: brmerge3 [1/1] 1.37ns
:60  %brmerge3 = or i1 %or_cond_i422_i_2, %tmp_1

ST_4: tmp_48 [1/1] 1.37ns
:62  %tmp_48 = select i1 %or_cond_i422_i_2, i2 %tmp_59, i2 0

ST_4: tmp_54 [1/1] 1.37ns
:65  %tmp_54 = select i1 %tmp_147_2, i2 %tmp_60, i2 %tmp_61


 <State 5>: 2.17ns
ST_5: stg_128 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1812) nounwind

ST_5: tmp_10 [1/1] 0.00ns
:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1812)

ST_5: rev [1/1] 1.37ns
:4  %rev = xor i1 %ult, true

ST_5: tmp_40 [1/1] 1.37ns
:50  %tmp_40 = select i1 %brmerge1, i2 %tmp_19, i2 %tmp_37

ST_5: row_assign_9 [1/1] 0.80ns
:51  %row_assign_9 = sub i2 %p_neg391_i_cast, %tmp_40

ST_5: tmp_45 [1/1] 1.37ns
:58  %tmp_45 = select i1 %brmerge2, i2 %tmp_43, i2 %tmp_44

ST_5: row_assign_9_1_t [1/1] 0.80ns
:59  %row_assign_9_1_t = sub i2 %p_neg391_i_cast, %tmp_45

ST_5: tmp_50 [1/1] 1.37ns
:66  %tmp_50 = select i1 %brmerge3, i2 %tmp_48, i2 %tmp_54

ST_5: row_assign_9_2_t [1/1] 0.80ns
:67  %row_assign_9_2_t = sub i2 %p_neg391_i_cast, %tmp_50

ST_5: stg_137 [1/1] 1.57ns
:68  br label %2


 <State 6>: 4.02ns
ST_6: p_027_0_i [1/1] 0.00ns
:0  %p_027_0_i = phi i12 [ 0, %1 ], [ %j_V, %._crit_edge411.i ]

ST_6: tmp_19_cast [1/1] 0.00ns
:2  %tmp_19_cast = zext i12 %p_027_0_i to i13

ST_6: tmp_20 [1/1] 2.18ns
:3  %tmp_20 = icmp ult i13 %tmp_19_cast, %widthloop

ST_6: j_V [1/1] 1.84ns
:5  %j_V = add i12 %p_027_0_i, 1

ST_6: stg_142 [1/1] 0.00ns
:6  br i1 %tmp_20, label %.critedge.i_ifconv, label %5

ST_6: tmp_62 [1/1] 0.00ns
.critedge.i_ifconv:8  %tmp_62 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %p_027_0_i, i32 1, i32 11)

ST_6: icmp1 [1/1] 2.11ns
.critedge.i_ifconv:9  %icmp1 = icmp ne i11 %tmp_62, 0

ST_6: ImagLoc_x [1/1] 1.84ns
.critedge.i_ifconv:11  %ImagLoc_x = add i13 -1, %tmp_19_cast

ST_6: tmp_63 [1/1] 0.00ns
.critedge.i_ifconv:12  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_x, i32 12)

ST_6: rev4 [1/1] 1.37ns
.critedge.i_ifconv:13  %rev4 = xor i1 %tmp_63, true

ST_6: tmp_25 [1/1] 2.18ns
.critedge.i_ifconv:14  %tmp_25 = icmp slt i13 %ImagLoc_x, %cols_cast

ST_6: tmp_64 [1/1] 0.00ns
.critedge.i_ifconv:19  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_x, i32 12)

ST_6: p_assign_1 [1/1] 1.84ns
.critedge.i_ifconv:20  %p_assign_1 = sub i13 1, %tmp_19_cast

ST_6: p_p2_i_i [1/1] 1.37ns
.critedge.i_ifconv:21  %p_p2_i_i = select i1 %tmp_64, i13 %p_assign_1, i13 %ImagLoc_x

ST_6: or_cond_i [1/1] 1.37ns
._crit_edge404.i_ifconv:6  %or_cond_i = and i1 %icmp, %icmp1

ST_6: stg_153 [1/1] 0.00ns
._crit_edge404.i_ifconv:7  br i1 %or_cond_i, label %.preheader, label %._crit_edge411.i


 <State 7>: 4.11ns
ST_7: or_cond_i_i [1/1] 1.37ns
.critedge.i_ifconv:15  %or_cond_i_i = and i1 %tmp_25, %rev4

ST_7: brmerge9 [1/1] 1.37ns
.critedge.i_ifconv:16  %brmerge9 = or i1 %or_cond_i_i, %tmp_9

ST_7: ImagLoc_x_cast_mux [1/1] 1.37ns
.critedge.i_ifconv:17  %ImagLoc_x_cast_mux = select i1 %or_cond_i_i, i13 %ImagLoc_x, i13 0

ST_7: ImagLoc_x_cast_mux_cast [1/1] 0.00ns
.critedge.i_ifconv:18  %ImagLoc_x_cast_mux_cast = zext i13 %ImagLoc_x_cast_mux to i14

ST_7: p_p2_i_i_cast [1/1] 0.00ns
.critedge.i_ifconv:22  %p_p2_i_i_cast = sext i13 %p_p2_i_i to i14

ST_7: tmp_28 [1/1] 2.18ns
.critedge.i_ifconv:23  %tmp_28 = icmp slt i13 %p_p2_i_i, %cols_cast

ST_7: p_assign_2 [1/1] 1.96ns
.critedge.i_ifconv:24  %p_assign_2 = sub i14 %tmp_2, %p_p2_i_i_cast

ST_7: sel_tmp [1/1] 1.37ns
.critedge.i_ifconv:25  %sel_tmp = select i1 %brmerge9, i14 %ImagLoc_x_cast_mux_cast, i14 %p_assign_2

ST_7: sel_tmp7 [1/1] 1.37ns
.critedge.i_ifconv:26  %sel_tmp7 = xor i1 %brmerge9, true

ST_7: brmerge [1/1] 1.37ns
.critedge.i_ifconv:31  %brmerge = or i1 %rev, %tmp_25

ST_7: stg_164 [1/1] 0.00ns
.critedge.i_ifconv:46  br i1 %or_cond_i_i, label %3, label %._crit_edge404.i_ifconv

ST_7: stg_165 [1/1] 0.00ns
:0  br i1 %icmp, label %4, label %borderInterpolate.exit421.i.0

ST_7: stg_166 [1/1] 0.00ns
borderInterpolate.exit421.i.0:1  br i1 %tmp_12, label %"operator().exit464.i.0", label %._crit_edge406.i.0

ST_7: stg_167 [1/1] 0.00ns
._crit_edge406.i.0:0  br i1 %tmp_111_1, label %"operator().exit464.i.1", label %._crit_edge406.i.1

ST_7: stg_168 [1/1] 0.00ns
._crit_edge406.i.1:0  br i1 %tmp_111_2, label %"operator().exit464.i.2", label %._crit_edge406.i.2

ST_7: stg_169 [1/1] 0.00ns
._crit_edge406.i.2:0  br label %._crit_edge404.i_ifconv

ST_7: stg_170 [1/1] 0.00ns
:0  br i1 %tmp_11, label %.preheader388.i.preheader.0, label %._crit_edge404.i_ifconv


 <State 8>: 3.54ns
ST_8: sel_tmp8 [1/1] 1.37ns
.critedge.i_ifconv:27  %sel_tmp8 = and i1 %tmp_28, %sel_tmp7

ST_8: x [1/1] 1.37ns
.critedge.i_ifconv:28  %x = select i1 %sel_tmp8, i14 %p_p2_i_i_cast, i14 %sel_tmp

ST_8: tmp_65 [1/1] 0.00ns
.critedge.i_ifconv:30  %tmp_65 = trunc i14 %x to i2

ST_8: col_assign_2_t [1/1] 0.80ns
.critedge.i_ifconv:35  %col_assign_2_t = sub i2 %tmp_3, %tmp_65


 <State 9>: 2.71ns
ST_9: col_assign_cast [1/1] 0.00ns
.critedge.i_ifconv:29  %col_assign_cast = sext i14 %x to i32

ST_9: tmp_29 [1/1] 0.00ns
.critedge.i_ifconv:32  %tmp_29 = zext i32 %col_assign_cast to i64

ST_9: k_buf_0_val_3_addr [1/1] 0.00ns
.critedge.i_ifconv:33  %k_buf_0_val_3_addr = getelementptr [1024 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_29

ST_9: k_buf_0_val_3_load [2/2] 2.71ns
.critedge.i_ifconv:34  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

ST_9: k_buf_0_val_4_addr [1/1] 0.00ns
.critedge.i_ifconv:38  %k_buf_0_val_4_addr = getelementptr [1024 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_29

ST_9: k_buf_0_val_4_load [2/2] 2.71ns
.critedge.i_ifconv:39  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

ST_9: k_buf_0_val_5_addr [1/1] 0.00ns
.critedge.i_ifconv:42  %k_buf_0_val_5_addr = getelementptr [1024 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_29

ST_9: k_buf_0_val_5_load [2/2] 2.71ns
.critedge.i_ifconv:43  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1


 <State 10>: 4.08ns
ST_10: right_border_buf_0_val_2_1_2 [1/1] 0.00ns
:1  %right_border_buf_0_val_2_1_2 = load i8* %right_border_buf_0_val_2_1_1

ST_10: stg_184 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1026, i64 0)

ST_10: right_border_buf_0_val_0_1_s [1/1] 0.00ns
.critedge.i_ifconv:0  %right_border_buf_0_val_0_1_s = load i8* %right_border_buf_0_val_0_1

ST_10: right_border_buf_0_val_0_1_1_36 [1/1] 0.00ns
.critedge.i_ifconv:1  %right_border_buf_0_val_0_1_1_36 = load i8* %right_border_buf_0_val_0_1_1

ST_10: right_border_buf_0_val_2_1_s [1/1] 0.00ns
.critedge.i_ifconv:2  %right_border_buf_0_val_2_1_s = load i8* %right_border_buf_0_val_2_1

ST_10: right_border_buf_0_val_1_1_s [1/1] 0.00ns
.critedge.i_ifconv:3  %right_border_buf_0_val_1_1_s = load i8* %right_border_buf_0_val_1_1

ST_10: right_border_buf_0_val_1_1_1_37 [1/1] 0.00ns
.critedge.i_ifconv:4  %right_border_buf_0_val_1_1_1_37 = load i8* %right_border_buf_0_val_1_1_1

ST_10: stg_190 [1/1] 0.00ns
.critedge.i_ifconv:5  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1813) nounwind

ST_10: tmp_21 [1/1] 0.00ns
.critedge.i_ifconv:6  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1813)

ST_10: stg_192 [1/1] 0.00ns
.critedge.i_ifconv:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_10: stg_193 [1/1] 0.00ns
.critedge.i_ifconv:10  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1831) nounwind

ST_10: k_buf_0_val_3_load [1/2] 2.71ns
.critedge.i_ifconv:34  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

ST_10: tmp_34 [1/1] 1.57ns
.critedge.i_ifconv:36  %tmp_34 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_0_1_s, i8 %right_border_buf_0_val_0_1_1_36, i8 undef, i2 %col_assign_2_t)

ST_10: col_buf_0_val_0_0 [1/1] 1.37ns
.critedge.i_ifconv:37  %col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_34

ST_10: k_buf_0_val_4_load [1/2] 2.71ns
.critedge.i_ifconv:39  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

ST_10: tmp_35 [1/1] 1.57ns
.critedge.i_ifconv:40  %tmp_35 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_1_1_s, i8 %right_border_buf_0_val_1_1_1_37, i8 undef, i2 %col_assign_2_t)

ST_10: col_buf_0_val_1_0 [1/1] 1.37ns
.critedge.i_ifconv:41  %col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_35

ST_10: k_buf_0_val_5_load [1/2] 2.71ns
.critedge.i_ifconv:43  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

ST_10: tmp_36 [1/1] 1.57ns
.critedge.i_ifconv:44  %tmp_36 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_2_1_2, i8 %right_border_buf_0_val_2_1_s, i8 undef, i2 %col_assign_2_t)

ST_10: col_buf_0_val_2_0 [1/1] 1.37ns
.critedge.i_ifconv:45  %col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_36

ST_10: tmp_71 [1/1] 1.00ns
borderInterpolate.exit421.i.0:0  %tmp_71 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_10: stg_204 [1/1] 2.71ns
operator().exit464.i.2:0  store i8 %tmp_71, i8* %k_buf_0_val_3_addr, align 1

ST_10: stg_205 [1/1] 0.00ns
operator().exit464.i.2:1  br label %._crit_edge406.i.2

ST_10: right_border_buf_0_val_0_1_2 [1/1] 0.00ns
.preheader388.i.preheader.0:0  %right_border_buf_0_val_0_1_2 = load i8* %right_border_buf_0_val_0_1

ST_10: right_border_buf_0_val_1_1_2 [1/1] 0.00ns
.preheader388.i.preheader.0:1  %right_border_buf_0_val_1_1_2 = load i8* %right_border_buf_0_val_1_1

ST_10: tmp_67 [1/1] 1.00ns
.preheader388.i.preheader.0:4  %tmp_67 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_10: stg_209 [1/1] 2.71ns
.preheader388.i.preheader.0:5  store i8 %tmp_67, i8* %k_buf_0_val_3_addr, align 1

ST_10: stg_210 [1/1] 0.00ns
.preheader388.i.preheader.0:6  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_val_2_1_1

ST_10: stg_211 [1/1] 0.00ns
.preheader388.i.preheader.0:7  store i8 %right_border_buf_0_val_1_1_2, i8* %right_border_buf_0_val_1_1_1

ST_10: stg_212 [1/1] 0.00ns
.preheader388.i.preheader.0:8  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_val_1_1

ST_10: stg_213 [1/1] 0.00ns
.preheader388.i.preheader.0:9  store i8 %right_border_buf_0_val_2_1_2, i8* %right_border_buf_0_val_2_1

ST_10: stg_214 [1/1] 0.00ns
.preheader388.i.preheader.0:10  store i8 %right_border_buf_0_val_0_1_2, i8* %right_border_buf_0_val_0_1_1

ST_10: stg_215 [1/1] 0.00ns
.preheader388.i.preheader.0:11  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_val_0_1


 <State 11>: 2.94ns
ST_11: stg_216 [1/1] 2.71ns
operator().exit464.i.0:0  store i8 %tmp_71, i8* %k_buf_0_val_5_addr, align 1

ST_11: stg_217 [1/1] 0.00ns
operator().exit464.i.0:1  br label %._crit_edge406.i.0

ST_11: stg_218 [1/1] 2.71ns
operator().exit464.i.1:0  store i8 %tmp_71, i8* %k_buf_0_val_4_addr, align 1

ST_11: stg_219 [1/1] 0.00ns
operator().exit464.i.1:1  br label %._crit_edge406.i.1

ST_11: stg_220 [1/1] 2.71ns
.preheader388.i.preheader.0:2  store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1

ST_11: stg_221 [1/1] 2.71ns
.preheader388.i.preheader.0:3  store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1

ST_11: stg_222 [1/1] 0.00ns
.preheader388.i.preheader.0:12  br label %._crit_edge404.i_ifconv

ST_11: tmp_41 [1/1] 1.57ns
._crit_edge404.i_ifconv:0  %tmp_41 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_9)

ST_11: src_kernel_win_0_val_0_0 [1/1] 1.37ns
._crit_edge404.i_ifconv:1  %src_kernel_win_0_val_0_0 = select i1 %tmp_13, i8 %tmp_41, i8 %col_buf_0_val_0_0

ST_11: tmp_46 [1/1] 1.57ns
._crit_edge404.i_ifconv:2  %tmp_46 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_9_1_t)

ST_11: src_kernel_win_0_val_1_0 [1/1] 1.37ns
._crit_edge404.i_ifconv:3  %src_kernel_win_0_val_1_0 = select i1 %tmp_13, i8 %tmp_46, i8 %col_buf_0_val_1_0

ST_11: tmp_51 [1/1] 1.57ns
._crit_edge404.i_ifconv:4  %tmp_51 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_9_2_t)

ST_11: src_kernel_win_0_val_2_0 [1/1] 1.37ns
._crit_edge404.i_ifconv:5  %src_kernel_win_0_val_2_0 = select i1 %tmp_13, i8 %tmp_51, i8 %col_buf_0_val_2_0


 <State 12>: 3.68ns
ST_12: src_kernel_win_0_val_0_1_1_s [1/1] 0.00ns
.preheader:0  %src_kernel_win_0_val_0_1_1_s = load i8* %src_kernel_win_0_val_0_1_1

ST_12: src_kernel_win_0_val_1_1_1_s [1/1] 0.00ns
.preheader:1  %src_kernel_win_0_val_1_1_1_s = load i8* %src_kernel_win_0_val_1_1_1

ST_12: src_kernel_win_0_val_2_1_1_s [1/1] 0.00ns
.preheader:2  %src_kernel_win_0_val_2_1_1_s = load i8* %src_kernel_win_0_val_2_1_1

ST_12: OP1_V_0_cast [1/1] 0.00ns
.preheader:3  %OP1_V_0_cast = zext i8 %src_kernel_win_0_val_2_1_1_s to i9

ST_12: tmp_155_0_2_cast [1/1] 0.00ns
.preheader:4  %tmp_155_0_2_cast = zext i8 %src_kernel_win_0_val_2_0 to i9

ST_12: p_Val2_5_0_2 [1/1] 1.72ns
.preheader:5  %p_Val2_5_0_2 = sub i9 %tmp_155_0_2_cast, %OP1_V_0_cast

ST_12: p_Val2_5_0_2_cast_cast [1/1] 0.00ns
.preheader:6  %p_Val2_5_0_2_cast_cast = sext i9 %p_Val2_5_0_2 to i10

ST_12: p_shl [1/1] 0.00ns
.preheader:7  %p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_val_1_1_1_s, i1 false)

ST_12: p_shl_cast [1/1] 0.00ns
.preheader:8  %p_shl_cast = zext i9 %p_shl to i10

ST_12: p_Val2_1 [1/1] 1.84ns
.preheader:9  %p_Val2_1 = sub i10 0, %p_shl_cast

ST_12: tmp_155_1_cast [1/1] 0.00ns
.preheader:10  %tmp_155_1_cast = sext i10 %p_Val2_1 to i11

ST_12: OP1_V_2_cast [1/1] 0.00ns
.preheader:13  %OP1_V_2_cast = zext i8 %src_kernel_win_0_val_0_1_1_s to i9

ST_12: p_Val2_2 [1/1] 1.72ns
.preheader:14  %p_Val2_2 = sub i9 0, %OP1_V_2_cast

ST_12: tmp_155_2_cast [1/1] 0.00ns
.preheader:15  %tmp_155_2_cast = sext i9 %p_Val2_2 to i11

ST_12: tmp_155_2_2_cast_cast [1/1] 0.00ns
.preheader:16  %tmp_155_2_2_cast_cast = zext i8 %src_kernel_win_0_val_0_0 to i10

ST_12: tmp25 [1/1] 1.84ns
.preheader:17  %tmp25 = add i11 %tmp_155_2_cast, %tmp_155_1_cast

ST_12: tmp27 [1/1] 1.84ns
.preheader:18  %tmp27 = add i10 %tmp_155_2_2_cast_cast, %p_Val2_5_0_2_cast_cast

ST_12: src_kernel_win_0_val_0_1_lo [1/1] 0.00ns
._crit_edge411.i:0  %src_kernel_win_0_val_0_1_lo = load i8* %src_kernel_win_0_val_0_1

ST_12: src_kernel_win_0_val_1_1_lo [1/1] 0.00ns
._crit_edge411.i:1  %src_kernel_win_0_val_1_1_lo = load i8* %src_kernel_win_0_val_1_1

ST_12: src_kernel_win_0_val_2_1_lo [1/1] 0.00ns
._crit_edge411.i:2  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1

ST_12: empty [1/1] 0.00ns
._crit_edge411.i:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1813, i32 %tmp_21)

ST_12: stg_250 [1/1] 0.00ns
._crit_edge411.i:4  store i8 %src_kernel_win_0_val_2_1_lo, i8* %src_kernel_win_0_val_2_1_1

ST_12: stg_251 [1/1] 0.00ns
._crit_edge411.i:5  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1

ST_12: stg_252 [1/1] 0.00ns
._crit_edge411.i:6  store i8 %src_kernel_win_0_val_1_1_lo, i8* %src_kernel_win_0_val_1_1_1

ST_12: stg_253 [1/1] 0.00ns
._crit_edge411.i:7  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1

ST_12: stg_254 [1/1] 0.00ns
._crit_edge411.i:8  store i8 %src_kernel_win_0_val_0_1_lo, i8* %src_kernel_win_0_val_0_1_1

ST_12: stg_255 [1/1] 0.00ns
._crit_edge411.i:9  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1

ST_12: stg_256 [1/1] 0.00ns
._crit_edge411.i:10  br label %2


 <State 13>: 4.36ns
ST_13: p_Val2_1_2 [1/1] 0.00ns
.preheader:11  %p_Val2_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_val_1_0, i1 false)

ST_13: tmp_155_1_cast_38 [1/1] 0.00ns
.preheader:12  %tmp_155_1_cast_38 = zext i9 %p_Val2_1_2 to i11

ST_13: tmp27_cast [1/1] 0.00ns
.preheader:19  %tmp27_cast = sext i10 %tmp27 to i11

ST_13: tmp26 [1/1] 1.37ns
.preheader:20  %tmp26 = add i11 %tmp_155_1_cast_38, %tmp27_cast

ST_13: p_Val2_3 [1/1] 1.37ns
.preheader:21  %p_Val2_3 = add i11 %tmp25, %tmp26

ST_13: isneg [1/1] 0.00ns
.preheader:22  %isneg = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_3, i32 10)

ST_13: p_Val2_4 [1/1] 0.00ns
.preheader:23  %p_Val2_4 = trunc i11 %p_Val2_3 to i8

ST_13: tmp_52 [1/1] 0.00ns
.preheader:24  %tmp_52 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_3, i32 8, i32 10)

ST_13: tmp_2_i_i [1/1] 1.37ns
.preheader:25  %tmp_2_i_i = xor i1 %isneg, true

ST_13: not_i_i_i [1/1] 1.62ns
.preheader:26  %not_i_i_i = icmp ne i3 %tmp_52, 0


 <State 14>: 4.11ns
ST_14: overflow [1/1] 1.37ns
.preheader:27  %overflow = and i1 %not_i_i_i, %tmp_2_i_i

ST_14: p_mux_i_i_cast [1/1] 1.37ns
.preheader:28  %p_mux_i_i_cast = select i1 %tmp_2_i_i, i8 -1, i8 0

ST_14: tmp_i_i [1/1] 1.37ns
.preheader:29  %tmp_i_i = or i1 %isneg, %overflow

ST_14: p_Val2_s [1/1] 1.37ns
.preheader:30  %p_Val2_s = select i1 %tmp_i_i, i8 %p_mux_i_i_cast, i8 %p_Val2_4


 <State 15>: 1.00ns
ST_15: stg_271 [1/1] 1.00ns
.preheader:31  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)

ST_15: stg_272 [1/1] 0.00ns
.preheader:32  br label %._crit_edge411.i


 <State 16>: 0.00ns
ST_16: empty_39 [1/1] 0.00ns
:0  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1812, i32 %tmp_10)

ST_16: stg_274 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
