-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                wjw13@EEWS104A-029                                  
-- Generated date:              Thu May 14 15:23:44 +0100 2015                      

Solution Settings: ball_update.v2
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/May12_ball_update.c
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /ball_update/core                     210       2          1            0  1          
    Design Total:                         210       2          1            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /ball_update/core        
    
  I/O Data Ranges
    Port             Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---------------- ---- -------- --------- --------- ------- -------- --------
    video_in:rsc.z   IN   Unsigned        30                                     
    vga_xy:rsc.z     IN   Unsigned        20                                     
    switch1:rsc.z    IN   Unsigned         1                                     
    switch2:rsc.z    IN   Unsigned         1                                     
    clk              IN   Unsigned         1                                     
    en               IN   Unsigned         1                                     
    arst_n           IN   Unsigned         1                                     
    video_out:rsc.z  OUT  Unsigned        30                                     
    ball_x_out:rsc.z OUT  Unsigned        10                                     
    ball_y_out:rsc.z OUT  Unsigned        10                                     
    left:rsc.z       OUT  Unsigned         3                                     
    right:rsc.z      OUT  Unsigned         3                                     
    
  Memory Resources
    Resource Name: /ball_update/video_in:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable              Indices Phys Memory Address     
      --------------------- ------- -----------------------
      /ball_update/video_in    0:29 00000000-00000000 (0-0) 
      
    Resource Name: /ball_update/vga_xy:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 20
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable            Indices Phys Memory Address     
      ------------------- ------- -----------------------
      /ball_update/vga_xy    0:19 00000000-00000000 (0-0) 
      
    Resource Name: /ball_update/video_out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable               Indices Phys Memory Address     
      ---------------------- ------- -----------------------
      /ball_update/video_out    0:29 00000000-00000000 (0-0) 
      
    Resource Name: /ball_update/ball_x_out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                Indices Phys Memory Address     
      ----------------------- ------- -----------------------
      /ball_update/ball_x_out     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /ball_update/ball_y_out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                Indices Phys Memory Address     
      ----------------------- ------- -----------------------
      /ball_update/ball_y_out     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /ball_update/switch1:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /ball_update/switch1     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /ball_update/switch2:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /ball_update/switch2     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /ball_update/left:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 3
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /ball_update/left     0:2 00000000-00000000 (0-0) 
      
    Resource Name: /ball_update/right:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 3
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /ball_update/right     0:2 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process           Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ----------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /ball_update/core core:rlp           Infinite       0            3  60.00 ns                       
    /ball_update/core   main             Infinite       3            3  60.00 ns            1          
    
  Loop Execution Profile
    Process           Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ----------------- ---------------- ------------ -------------------------- ----------------- --------
    /ball_update/core core:rlp                   0                        0.00                1           
    /ball_update/core   main                     3                      100.00                1           
    
  End of Report
