

================================================================
== Synthesis Summary Report of 'hart'
================================================================
+ General Information: 
    * Date:           Wed Feb 28 07:27:10 2024
    * Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
    * Project:        denem6
    * Solution:       solution_illegal (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |    Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |            |     |
    |    & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ hart        |     -|  3.24|        2|  20.000|         -|        3|     -|        no|     -|   -|  129 (~0%)|  1403 (~0%)|    -|
    | + OP_AL_32I  |     -|  4.47|        0|   0.000|         -|        0|     -|        no|     -|   -|          -|  1166 (~0%)|    -|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 32       |
| inst      | ap_none | in        | 32       |
| pc        | ap_none | in        | 32       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| inst     | in        | ap_int<32>  |
| pc       | in        | ap_uint<32> |
| return   | out       | ap_uint<32> |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| inst     | inst         | port    |
| pc       | pc           | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-------------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-------------------------+-----+--------+-------------+-----+--------+---------+
| + hart                  | 0   |        |             |     |        |         |
|   add_ln114_fu_268_p2   |     |        | add_ln114   | add | fabric | 0       |
|   add_ln114_1_fu_274_p2 |     |        | add_ln114_1 | add | fabric | 0       |
|  + OP_AL_32I            | 0   |        |             |     |        |         |
|    grp_fu_254_p2        |     |        | rd_val_1    | add | fabric | 0       |
|    grp_fu_277_p2        |     |        | sub_ln29    | sub | fabric | 0       |
|    rd_val_14_fu_370_p2  |     |        | rd_val_14   | sub | fabric | 0       |
|    grp_fu_277_p2        |     |        | sub_ln20    | sub | fabric | 0       |
|    grp_fu_277_p2        |     |        | sub_ln16    | sub | fabric | 0       |
|    grp_fu_254_p2        |     |        | rd_val_8    | add | fabric | 0       |
+-------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+--------+---------+------+------+------+--------+----------+------+---------+------------------+
| Name   | Usage   | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|        |         |      |      |      |        |          |      |         | Banks            |
+--------+---------+------+------+------+--------+----------+------+---------+------------------+
| + hart |         |      | 0    | 0    |        |          |      |         |                  |
|   rf_U | ram_s2p |      |      |      |        | rf       | auto | 1       | 31, 32, 1        |
+--------+---------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

