#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Mar 30 21:38:19 2019
# Process ID: 1508
# Current directory: /home/exbiks/BTP/Phase2/BTP/verilog_codes
# Command line: vivado
# Log file: /home/exbiks/BTP/Phase2/BTP/verilog_codes/vivado.log
# Journal file: /home/exbiks/BTP/Phase2/BTP/verilog_codes/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/exbiks/ProjectPunisher/ProjectPunisher.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse /home/exbiks/BTP/Phase2/BTP/verilog_codes/mult_add.sv
update_compile_order -fileset sources_1
set_property top float_point_multiplier [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 30 22:55:30 2019] Launched synth_1...
Run output will be captured here: /home/exbiks/ProjectPunisher/ProjectPunisher.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 30 22:57:35 2019] Launched synth_1...
Run output will be captured here: /home/exbiks/ProjectPunisher/ProjectPunisher.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/exbiks/ProjectPunisher/ProjectPunisher.srcs/constrs_1/new/constraint1.xdc]
Finished Parsing XDC File [/home/exbiks/ProjectPunisher/ProjectPunisher.srcs/constrs_1/new/constraint1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 6751.945 ; gain = 403.910 ; free physical = 367 ; free virtual = 6228
launch_runs impl_1 -jobs 4
[Sat Mar 30 22:59:50 2019] Launched impl_1...
Run output will be captured here: /home/exbiks/ProjectPunisher/ProjectPunisher.runs/impl_1/runme.log
set_property top mult_add [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 30 23:05:06 2019] Launched synth_1...
Run output will be captured here: /home/exbiks/ProjectPunisher/ProjectPunisher.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 31 01:51:56 2019...
