Index: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.vhdl
before 5044,1
> library ieee, calypto_lib;
> use calypto_lib.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000_calypto_package.all;
edit 5072,5-5072 until ';'
> s/(.*?)((--.*)*)\s*\)\s*((--.*)*)\s*;\s*((--.*)*)$/$1$2$4;$6\n    --PowerPro-CG\n    ppro_reset_CLOCKclk_out_port_15 : in ieee.std_logic_1164.std_logic_vector(0 downto 0) );\n/s
before 5076,1
> library ieee, calypto_lib;
> use calypto_lib.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000_calypto_package.all;
replicate 6176,3-6190,16 for topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153_PP_0
edit 6176,3-6178,6
> s/component\s+topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153/component topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153_PP_0/i
edit 6188,7 until ';'
> s/(.*?)((--.*)*)\s*\)\s*((--.*)*)\s*;\s*((--.*)*)$/$1$2$4;$6\n    --PowerPro-CG\n    counter_nand_2_nl_5 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    counter_or_nl_3 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    mux_14_cse_21 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    for_1_for_1_for_1_for_1_nor_tmp_22 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    and_dcpl_3_23 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    mux_tmp_25_24 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    and_dcpl_25 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    for_1_unequal_3_tmp_27 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    and_dcpl_64_28 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    counter_nand_1_nl_6 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    counter_nand_3_nl_7 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    counter_nand_nl_4 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    operator_5_false_1_acc_4_nl_5_5 : out ieee.std_logic_1164.std_logic_vector(5 downto 5);\n    --PowerPro-CG\n    operator_5_false_1_acc_1_nl_5_5 : out ieee.std_logic_1164.std_logic_vector(5 downto 5);\n    --PowerPro-CG\n    operator_5_false_1_acc_nl_5_5 : out ieee.std_logic_1164.std_logic_vector(5 downto 5) );\n/s
edit 6189-6190,16
> s/(end\s+component)\s+topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153/$1 topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153_PP_0/i or 1
endreplicate
after 6381,10 until ';'
>   --PowerPro-CG
>   signal counter_nand_2_nl : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal counter_or_nl : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal mux_14_cse : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal for_1_for_1_for_1_for_1_nor_tmp : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal and_dcpl_3 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal mux_tmp_25 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal and_dcpl_26 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal for_1_unequal_3_tmp : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal and_dcpl_64 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal counter_nand_1_nl : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal counter_nand_3_nl : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal counter_nand_nl : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal W_mac_pntr_and_cse_1 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal clk_1 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal rst_1 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal operator_5_false_1_acc_4_nl_5_5 : ieee.std_logic_1164.std_logic_vector(5 downto 5);
>   --PowerPro-CG
>   signal operator_5_false_1_acc_1_nl_5_5 : ieee.std_logic_1164.std_logic_vector(5 downto 5);
>   --PowerPro-CG
>   signal operator_5_false_1_acc_nl_5_5 : ieee.std_logic_1164.std_logic_vector(5 downto 5);
>   --PowerPro-CG
>   signal cg_s_O_mac_counter_4_sva_en : ieee.std_logic_1164.std_logic_vector(0 downto 0);
before 6640,3
>   --PowerPro-CG
edit 6640,3-6642,20 for rename topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153 to topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153_PP_0 for top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.O_mac_pntr_cntInst_run_rg
> s/:(.*?)\btopless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153\b([^\.])/:$1topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153_PP_0$2/isg
edit 6652,25-6653 until ';'
> s/(.*?)((--.*)*)\s*\)\s*((--.*)*)\s*;\s*((--.*)*)$/$1$2$4,$6\n      --PowerPro-CG\n      counter_nand_2_nl_5 => counter_nand_2_nl,\n      --PowerPro-CG\n      counter_or_nl_3 => counter_or_nl,\n      --PowerPro-CG\n      mux_14_cse_21 => mux_14_cse,\n      --PowerPro-CG\n      for_1_for_1_for_1_for_1_nor_tmp_22 => for_1_for_1_for_1_for_1_nor_tmp,\n      --PowerPro-CG\n      and_dcpl_3_23 => and_dcpl_3,\n      --PowerPro-CG\n      mux_tmp_25_24 => mux_tmp_25,\n      --PowerPro-CG\n      and_dcpl_25 => and_dcpl_26,\n      --PowerPro-CG\n      for_1_unequal_3_tmp_27 => for_1_unequal_3_tmp,\n      --PowerPro-CG\n      and_dcpl_64_28 => and_dcpl_64,\n      --PowerPro-CG\n      counter_nand_1_nl_6 => counter_nand_1_nl,\n      --PowerPro-CG\n      counter_nand_3_nl_7 => counter_nand_3_nl,\n      --PowerPro-CG\n      counter_nand_nl_4 => counter_nand_nl,\n      --PowerPro-CG\n      operator_5_false_1_acc_4_nl_5_5 => operator_5_false_1_acc_4_nl_5_5,\n      --PowerPro-CG\n      operator_5_false_1_acc_1_nl_5_5 => operator_5_false_1_acc_1_nl_5_5,\n      --PowerPro-CG\n      operator_5_false_1_acc_nl_5_5 => operator_5_false_1_acc_nl_5_5 );\n/s
before 7696,3 for cginst top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.inst_cg_sym_stb_topless_5comma_32comma_1
>   --PowerPro-CG
>   inst_cg_sym_stb_topless_5comma_32comma_1 : cg_sym_stb_topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003 port map (
>               O_mac_counter_4_sva_en => cg_s_O_mac_counter_4_sva_en,
>               counter_nand_2_nl => counter_nand_2_nl,
>               counter_or_nl => counter_or_nl,
>               mux_14_cse => mux_14_cse,
>               for_1_for_1_for_1_for_1_nor_tmp => for_1_for_1_for_1_for_1_nor_tmp,
>               and_dcpl_3 => and_dcpl_3,
>               mux_tmp_25 => mux_tmp_25,
>               and_dcpl => and_dcpl_26,
>               for_1_unequal_3_tmp => for_1_unequal_3_tmp,
>               and_dcpl_64 => and_dcpl_64,
>               counter_nand_1_nl => counter_nand_1_nl,
>               counter_nand_3_nl => counter_nand_3_nl,
>               counter_nand_nl => counter_nand_nl,
>               W_mac_pntr_and_cse => W_mac_pntr_and_cse_1,
>               ppro_reset_CLOCKclk_out_port_14 => ppro_reset_CLOCKclk_out_port_15,
>               clk => clk_1,
>               rst => rst_1,
>               operator_5_false_1_acc_4_nl_5_5 => operator_5_false_1_acc_4_nl_5_5,
>               operator_5_false_1_acc_1_nl_5_5 => operator_5_false_1_acc_1_nl_5_5,
>               operator_5_false_1_acc_nl_5_5 => operator_5_false_1_acc_nl_5_5
>            );
before 8096,9
>        if ( calypto_lib.powerpro_cg_package.is_enabled(cg_s_O_mac_counter_4_sva_en) ) then --PowerPro-CG
before 8096,60
>        end if;
before 8097,9
>        if ( calypto_lib.powerpro_cg_package.is_enabled(cg_s_O_mac_counter_4_sva_en) ) then --PowerPro-CG
before 8097,60
>        end if;
before 8098,9
>        if ( calypto_lib.powerpro_cg_package.is_enabled(cg_s_O_mac_counter_4_sva_en) ) then --PowerPro-CG
before 8098,60
>        end if;
before 8099,9
>        if ( calypto_lib.powerpro_cg_package.is_enabled(cg_s_O_mac_counter_4_sva_en) ) then --PowerPro-CG
before 8099,60
>        end if;
before 8100,9
>        if ( calypto_lib.powerpro_cg_package.is_enabled(cg_s_O_mac_counter_4_sva_en) ) then --PowerPro-CG
before 8100,60
>        end if;
before 8117,9
>          if ( calypto_lib.powerpro_cg_package.is_enabled(cg_s_O_mac_counter_4_sva_en) ) then --PowerPro-CG
before 8118,24
>        end if;
before 8119,9
>          if ( calypto_lib.powerpro_cg_package.is_enabled(cg_s_O_mac_counter_4_sva_en) ) then --PowerPro-CG
before 8120,24
>        end if;
before 8121,9
>          if ( calypto_lib.powerpro_cg_package.is_enabled(cg_s_O_mac_counter_4_sva_en) ) then --PowerPro-CG
before 8122,24
>        end if;
before 8123,9
>          if ( calypto_lib.powerpro_cg_package.is_enabled(cg_s_O_mac_counter_4_sva_en) ) then --PowerPro-CG
before 8124,23
>        end if;
before 8125,9
>          if ( calypto_lib.powerpro_cg_package.is_enabled(cg_s_O_mac_counter_4_sva_en) ) then --PowerPro-CG
before 8126,23
>        end if;
before 9440,3
>   --PowerPro-CG
>   W_mac_pntr_and_cse_1 <= (W_mac_pntr_and_cse);
before 9440,3
>   --PowerPro-CG
>   clk_1 <= (clk);
before 9440,3
>   --PowerPro-CG
>   rst_1 <= (rst);
before 10128,1
> library ieee, calypto_lib;
> use calypto_lib.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000_calypto_package.all;
edit 10156,5-10156 until ';'
> s/(.*?)((--.*)*)\s*\)\s*((--.*)*)\s*;\s*((--.*)*)$/$1$2$4;$6\n    --PowerPro-CG\n    ppro_reset_CLOCKclk_out_port_16 : in ieee.std_logic_1164.std_logic_vector(0 downto 0) );\n/s
before 10160,1
> library ieee, calypto_lib;
> use calypto_lib.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000_calypto_package.all;
replicate 10164,3-10193,16 for topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003
edit 10164,3-10166,6
> s/component\s+topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003/component topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003/i
edit 10191,7 until ';'
> s/(.*?)((--.*)*)\s*\)\s*((--.*)*)\s*;\s*((--.*)*)$/$1$2$4;$6\n    --PowerPro-CG\n    ppro_reset_CLOCKclk_out_port_15 : in ieee.std_logic_1164.std_logic_vector(0 downto 0) );\n/s
edit 10192-10193,16
> s/(end\s+component)\s+topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003/$1 topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003/i or 1
endreplicate
delete 10164,3-10193,16
edit 10238,29-10239 until ';'
> s/(.*?)((--.*)*)\s*\)\s*((--.*)*)\s*;\s*((--.*)*)$/$1$2$4,$6\n      --PowerPro-CG\n      ppro_reset_CLOCKclk_out_port_15 => ppro_reset_CLOCKclk_out_port_16 );\n/s
before 10268,1
> library ieee, calypto_lib;
> use calypto_lib.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000_calypto_package.all;
edit 10307,5-10307 until ';'
> s/(.*?)((--.*)*)\s*\)\s*((--.*)*)\s*;\s*((--.*)*)$/$1$2$4;$6\n    --PowerPro-CG\n    ppro_reset_CLOCKclk_out_port_17 : in ieee.std_logic_1164.std_logic_vector(0 downto 0) );\n/s
before 10311,1
> library ieee, calypto_lib;
> use calypto_lib.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000_calypto_package.all;
replicate 10393,3-10422,16 for topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002
edit 10393,3-10395,6
> s/component\s+topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002/component topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002/i
edit 10420,7 until ';'
> s/(.*?)((--.*)*)\s*\)\s*((--.*)*)\s*;\s*((--.*)*)$/$1$2$4;$6\n    --PowerPro-CG\n    ppro_reset_CLOCKclk_out_port_16 : in ieee.std_logic_1164.std_logic_vector(0 downto 0) );\n/s
edit 10421-10422,16
> s/(end\s+component)\s+topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002/$1 topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002/i or 1
endreplicate
delete 10393,3-10422,16
edit 10514,29-10515 until ';'
> s/(.*?)((--.*)*)\s*\)\s*((--.*)*)\s*;\s*((--.*)*)$/$1$2$4,$6\n      --PowerPro-CG\n      ppro_reset_CLOCKclk_out_port_16 => ppro_reset_CLOCKclk_out_port_17 );\n/s
before 10571,1
> library ieee, calypto_lib;
> use calypto_lib.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000_calypto_package.all;
replicate 10579,3-10619,16 for topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000
edit 10579,3-10581,6
> s/component\s+topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000/component topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000/i
edit 10617,7 until ';'
> s/(.*?)((--.*)*)\s*\)\s*((--.*)*)\s*;\s*((--.*)*)$/$1$2$4;$6\n    --PowerPro-CG\n    ppro_reset_CLOCKclk_out_port_17 : in ieee.std_logic_1164.std_logic_vector(0 downto 0) );\n/s
edit 10618-10619,16
> s/(end\s+component)\s+topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000/$1 topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000/i or 1
endreplicate
delete 10579,3-10619,16
after 10662,10 until ';'
>   --PowerPro-CG
>   signal ppro_reset_CLOCKclk_out_port_14 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
edit 10705,39-10706 until ';'
> s/(.*?)((--.*)*)\s*\)\s*((--.*)*)\s*;\s*((--.*)*)$/$1$2$4,$6\n      --PowerPro-CG\n      ppro_reset_CLOCKclk_out_port_17 => ppro_reset_CLOCKclk_out_port_14 );\n/s
