library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ALU_mux is
	port(	A,B : in STD_LOGIC;
			S: in STD_LOGIC;
			Z: out STD_LOGIC);
end ALU_mux;
 
architecture behavioral of ALU_MUX is
	begin
	process (A,B,S) is
		begin
			if (S ='0') then
				Z <= A;
			else
				Z <= B;
			end if;
	end process;
end behavioral;