// Seed: 3437281305
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`timescale 1 ps / 1ps
parameter id_5 = 1;
`define pp_10 0
`define pp_11 0
`default_nettype wire
`define pp_12 0
`define pp_13 0
`timescale 1 ps / 1ps
`define pp_14 0
`define pp_15 0
`resetall
`define pp_16 0
`define pp_17 0
module module_0 (
    input id_0,
    input id_1,
    input logic id_2
);
  type_21(
      1 + id_1, 1
  );
  logic id_3;
  logic id_4, id_5;
  integer id_6;
  assign id_4 = 1;
  assign id_6 = id_1 ^ 1;
  logic id_7 = 1;
  logic id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9 = id_2;
  type_15 id_10 (
      .id_0(1),
      .id_1(id_5),
      .id_2(id_3),
      .id_3(id_0),
      .id_4()
  );
endmodule
