<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001648A1-20030102-M00001.NB SYSTEM "US20030001648A1-20030102-M00001.NB" NDATA NB>
<!ENTITY US20030001648A1-20030102-M00001.TIF SYSTEM "US20030001648A1-20030102-M00001.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-M00002.NB SYSTEM "US20030001648A1-20030102-M00002.NB" NDATA NB>
<!ENTITY US20030001648A1-20030102-M00002.TIF SYSTEM "US20030001648A1-20030102-M00002.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-M00003.NB SYSTEM "US20030001648A1-20030102-M00003.NB" NDATA NB>
<!ENTITY US20030001648A1-20030102-M00003.TIF SYSTEM "US20030001648A1-20030102-M00003.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-M00004.NB SYSTEM "US20030001648A1-20030102-M00004.NB" NDATA NB>
<!ENTITY US20030001648A1-20030102-M00004.TIF SYSTEM "US20030001648A1-20030102-M00004.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-M00005.NB SYSTEM "US20030001648A1-20030102-M00005.NB" NDATA NB>
<!ENTITY US20030001648A1-20030102-M00005.TIF SYSTEM "US20030001648A1-20030102-M00005.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-M00006.NB SYSTEM "US20030001648A1-20030102-M00006.NB" NDATA NB>
<!ENTITY US20030001648A1-20030102-M00006.TIF SYSTEM "US20030001648A1-20030102-M00006.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-M00007.NB SYSTEM "US20030001648A1-20030102-M00007.NB" NDATA NB>
<!ENTITY US20030001648A1-20030102-M00007.TIF SYSTEM "US20030001648A1-20030102-M00007.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-M00008.NB SYSTEM "US20030001648A1-20030102-M00008.NB" NDATA NB>
<!ENTITY US20030001648A1-20030102-M00008.TIF SYSTEM "US20030001648A1-20030102-M00008.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-M00009.NB SYSTEM "US20030001648A1-20030102-M00009.NB" NDATA NB>
<!ENTITY US20030001648A1-20030102-M00009.TIF SYSTEM "US20030001648A1-20030102-M00009.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-M00010.NB SYSTEM "US20030001648A1-20030102-M00010.NB" NDATA NB>
<!ENTITY US20030001648A1-20030102-M00010.TIF SYSTEM "US20030001648A1-20030102-M00010.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-M00011.NB SYSTEM "US20030001648A1-20030102-M00011.NB" NDATA NB>
<!ENTITY US20030001648A1-20030102-M00011.TIF SYSTEM "US20030001648A1-20030102-M00011.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-M00012.NB SYSTEM "US20030001648A1-20030102-M00012.NB" NDATA NB>
<!ENTITY US20030001648A1-20030102-M00012.TIF SYSTEM "US20030001648A1-20030102-M00012.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-M00013.NB SYSTEM "US20030001648A1-20030102-M00013.NB" NDATA NB>
<!ENTITY US20030001648A1-20030102-M00013.TIF SYSTEM "US20030001648A1-20030102-M00013.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-D00000.TIF SYSTEM "US20030001648A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-D00001.TIF SYSTEM "US20030001648A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-D00002.TIF SYSTEM "US20030001648A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-D00003.TIF SYSTEM "US20030001648A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-D00004.TIF SYSTEM "US20030001648A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-D00005.TIF SYSTEM "US20030001648A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-D00006.TIF SYSTEM "US20030001648A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-D00007.TIF SYSTEM "US20030001648A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-D00008.TIF SYSTEM "US20030001648A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-D00009.TIF SYSTEM "US20030001648A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030001648A1-20030102-D00010.TIF SYSTEM "US20030001648A1-20030102-D00010.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001648</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10125826</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020419</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>123052/2001</doc-number>
</priority-application-number>
<filing-date>20010420</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H03K003/00</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>327</class>
<subclass>252000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Phase shifter</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Yukio</given-name>
<family-name>Okazaki</family-name>
</name>
<residence>
<residence-non-us>
<city>Kanagawa</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Hisaya</given-name>
<family-name>Ishihara</family-name>
</name>
<residence>
<residence-non-us>
<city>Kanagawa</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>NEC Corporation</organization-name>
<address>
<city>Tokyo</city>
<country>
<country-code>JP</country-code>
</country>
</address>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>Paul J. Esatto, Jr.</name-1>
<name-2>Scully, Scott, Murphy &amp; Presser</name-2>
<address>
<address-1>400 Garden City Plaza</address-1>
<city>Garden City</city>
<state>NY</state>
<postalcode>11530</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">There is disclosed a phase shifter using a polyphase filter, which achieves a broad band, suppresses errors in both amplitude and phase, and achieves low power consumption. A driving section includes a voltage-to-current conversion circuit for converting a voltage value of an input signal Si into a current value, and outputting an input current signal Ci. An RC polyphase filter <highlight><bold>2 </bold></highlight>outputs a corresponding polyphase phase-shifted current signal Co according to supplying of the input current signal Ci. A load circuit <highlight><bold>3 </bold></highlight>includes a polyphase current-to-voltage conversion circuit for converting a current value of the polyphase phase-shifted current signal Co into a voltage value, and outputting an output signal Vo. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a phase shifter for performing orthogonal modulation/demodulation in digital communications and, more particularly, to a phase shifter using an RC filter composed of a resistive element and a capacitive element. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Prior Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> In digital communications, an orthogonal modulation/demodulation technology plays an important role. In orthogonal modulation/demodulation, two orthogonal local signals or high-frequency (RF) signals are used. The phase shifter is a circuit for generating an orthogonal signal, i.e., a signal having a phase difference of 90&deg;. The phase shifter must have the following characteristics: (1) small phase and amplitude errors, (2) broad in band, and (3) low in power consumption. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Phase shifters are usually classified as (A) a type using an RC filter composed of a resistive element and a capacitive element, and (B) a type using a frequency divider compose of a flip-flop. The phase shifter of the type (B) has an advantage of small phase and amplitude errors in a broad band. In the phase shifter of the type (B), however, there are fundamental constraints imposed. That is, because of a necessity of a reference signal having a frequency higher by frequency division ratio times, an upper limit of an operation frequency is restricted by an operating limit of the flip-flop. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> On the other hand, in the case of the phase shifter of the type (A), because of a fixed RC time constant in an integrated circuit, an amplitude error is increased only with a simple combination of a low pass filter and a high pass filter, and thus a correction circuit such as PLL must be added. A phase shifter using an all pass filter is also available. However, this phase shifter was impractical, because a ratio of elements necessary for achieving an RC constant made manufacturing of an integrated circuit difficult in most cases. In addition, when a frequency becomes higher, an RC time constant must be reduced. However, there is a limit to a capacity value for accurate formation in the integrated circuit. Thus, a value of resistance must be reduced, making it necessary to lower input impedance of the RC filter. For driving the RC filer, a current proportional to an inverse number of impedance of the RC filter is necessary. Consequently, as a frequency is higher, consumption of current is increased. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> As an RC filter capable of obtaining an orthogonal signal broad in a band, and small in both amplitude and phase errors, a polyphase filter having resistive elements and capacitive elements cyclically connected is known. However, the polyphase filter is a 4-phase RC filter, where input impedance is smaller than that of a normal single phase RC filter. Thus, the polyphase filter must be used in small amplitude, or by increasing a driving current. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram of a conventional phase shifter described in Japanese Patent Application Laid-Open No. 11 (1999)-298293. This conventional phase shifter includes a differential amplifier <highlight><bold>101</bold></highlight> for driving, cascade-connected RC polyphase filters (simply referred to as polyphase filters, hereinafter) of N stages <highlight><bold>201</bold></highlight>, . . . , <highlight><bold>20</bold></highlight>N, and differential amplifiers <highlight><bold>301</bold></highlight>, . . . , <highlight><bold>30</bold></highlight>N used as buffer circuits. In this conventional phase shifter, the polyphase filter <highlight><bold>201</bold></highlight> is driven by the differential amplifier <highlight><bold>101</bold></highlight>. However, since a large driving current cannot be supplied for the above-described reason, driving must be carried out by small amplitude. In addition, in order to achieve a broader band, a plurality of polyphase filters are cascade-connected. However, signal voltages are decayed at the polyphase filters <highlight><bold>201</bold></highlight>, . . . , <highlight><bold>20</bold></highlight>N. Thus, the differential amplifiers <highlight><bold>301</bold></highlight>, . . . , <highlight><bold>30</bold></highlight>N are provided between the polyphase filters to amplify the signal voltages. Because of such configuration, a circuit size was increased, creating a problem of an increase in power consumption. Especially, in a device driven by a battery such as a portable equipment, an increase in power consumption is not preferable, because it directly shortens use time. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> The conventional phase shifter using the polyphase filters is advantageous in that a broad band can be achieved, and errors in both amplitude and phase can be suppressed. However, the necessity of providing the buffer differential amplifiers for driving with small amplitude has increased the circuit size, consequently increasing the power consumption. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> The present invention is devised in view of such a circumstance, and an object of the invention is to provide a phase shifter improved for a reduction in power consumption, inheriting the advantages of the phase shifter using the polyphase filters, i.e., the capabilities of achieving a broad band, and suppressing errors in both amplitude and phase. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> In order to achieve the above-described object, in accordance with an aspect of the present invention, there is provided a phase shifter, comprising: a voltage-to-current conversion circuit for receiving an input signal, converting a voltage value of the input signal into a current value, and outputting an input current signal; a polyphase filter composed of a plurality of cascade-connected stages of RC filters for receiving the input current signal, and outputting a polyphase phase-shifted current signal, each RC filter having resistive and capacitive elements connected alternately cyclically, one end of each resistive element being set an input terminal, and the other end of each resistive element being set as an output terminal; and a load circuit including a current-to-voltage conversion circuit for converting each current value of the polyphase phase-shifted current signal into a voltage value, and outputting a output signal. Since the voltage value of the input signal is converted into the current value, and supplied to the polyphase filter, the number of buffer circuits conventionally necessary for amplifying signals can be reduced, and consumption of power can be reduced. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> According to the phase shifter of the invention, the voltage-to-current conversion circuit includes a differential amplifier composed of a first transistor having an emitter connected to a constant current source, one input signal as a balanced signal entered to a base, and a collector connected to one input terminal of the polyphase filter, and a second transistor having an emitter connected to the constant current source, the other input signal connected to a base, and a collector connected to the other input terminal of the polyphase filter, and a current signal corresponding to a voltage value of the input signal is supplied to the polyphase filter. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> According to the phase shifter of the invention, the polyphase filter is constructed by cascade-connecting n stages (n&gE;2) of RC filters, each RC filter including a first resistor having one end connected to a first input terminal, and the other end connected to a first output terminal, a second resistor having one end connected to a second input terminal, and the other end connected to a second output terminal, a third resistor having one end connected to a third input terminal, and the other end connected to a third output terminal, a fourth resistor having one end connected to a fourth input terminal, and the other end connected to a fourth output terminal, a first capacitor having one end connected to the other end of the first resistor, and the other end connected to one end of the second resistor, a second capacitor having one end connected to the other end of the second resistor, and the other end connected to one end of the third resistor, a third capacitor having one end connected to the other end of the third resistor, and the other end connected to one end of the fourth resistor, and a fourth capacitor having one end connected to the other end of the fourth resistor, and the other end connected to one end of the first resistor, the first and second input terminals of the RC filer of the first stage in an input side are connected in common to enter one input current signal, the third and fourth input terminals are connected in common to enter the other input current signal, and first to fourth phase-shifted output current signals are outputted from the first to fourth output terminals of the RC filter of the n-th stage in an output side. Since the plurality of stages of RC filters are cascade-connected, a phase-shifting operation can be performed in a broader band. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> According to the phase shifter of the invention, the load circuit includes first to fourth transistors having emitters respectively connected to the first to the fourth output terminals of the polyphase filter for outputting a 4-phase signal as the polyphase phase-shifted current signal, bases connected in common to a bias power source, and operated as current-to-voltage conversion circuits each for converting an input current value of the polyphase phase-shifted current signal into a voltage value, first to fourth load resistive elements having ends connected to collectors of the first to fourth transistors, and the other ends connected to a power source, a connection point between the first resistive element and the collector of the first transistor is set as an output terminal of an output signal of 0&deg;, a connection point between the second resistive element and the collector of the second transistor is set as an output terminal of an output signal of 90&deg;, a connection point between the third resistive element and the collector of the third transistor is set as an output terminal of an output signal of 180&deg;, and a connection point between the fourth resistive element and the collector of the fourth transistor is set as an output terminal of an output signal of 270&deg;. As output signals, signals phase-shifted by 0&deg;, 90&deg;, 180&deg; and 270&deg; can be obtained. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> According to the phase shifter of the invention, the load circuit includes first and second transistors having emitters connected in common to the first output terminal of the polyphase filter for outputting a 4-phase signal as the polyphase phase-shifted current signal from each of the first to fourth output terminals, and constituting a first differential circuit, third and fourth transistors having emitters connected in common to the second output terminal of the polyphase filter, and constituting a second differential circuit, fifth and sixth transistors having emitters connected in common to the third output terminal of the polyphase filter, and constituting a third differential circuit, seventh and eighth transistors having emitters connected in common to the fourth output terminal of the polyphase filter, and constituting a fourth differential circuit, and first to fourth resistive elements having ends connected to a power source, bases of the first, third, fifth and seventh transistors are connected in common to be set as a first local signal input terminal, bases of the second, fourth, sixth and eighth transistors are connected in common to be set as a second local signal input terminal, a balanced local signal is supplied from the outside to the first local signal input terminal, a balanced local signal of opposite sign is supplied to the second local signal input terminal, a connection point, to which the other end of the first resistor and collectors of the first and fifth transistors are connected in common, is set as one output terminal of a in-phase output signal, a connection point, to which the other end of the second resistor and collectors of the second and sixth transistors are connected in common, is set as the other output terminal of the in-phase output signal, a connection point, to which the other end of the third resistor and collectors of the third and seventh transistors are connected in common, is set as one output terminal of an orthogonal-phase output signal, and a connection point, to which the other end of the fourth resistor and collectors of the fourth and eighth transistors are connected in common, is set as the other output terminal of the orthogonal-phase output signal. By entering an orthogonally modulated signal to the phase shifter, it is possible to perform orthogonal demodulation. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> According to the phase shifter of the invention, the load circuit includes first and second transistors having emitters connected in common to the first output terminal of the polyphase filter for outputting a 4-phase signal as the polyphase phase-shifted current signal from each of the first to fourth output terminals, and constituting a first differential circuit, third and fourth transistors having emitters connected in common to the second output terminal of the polyphase filter, and constituting a second differential circuit, fifth and sixth transistors having emitters connected in common to the third output terminal of the polyphase filter, and constituting a third differential circuit, seventh and eighth transistors having emitters connected in common to the fourth output terminal of the polyphase filter, and constituting a fourth differential circuit, and first and second resistive elements having ends connected to a power source, bases of the first and sixth transistors are connected in common to be set as a first in-phase local signal input terminal, bases of the second and fifth transistors are connected in common to be set as a second in-phase local signal input terminal, bases of the third and eighth transistors are connected in common to be set as a first orthogonal-phase local signal input terminal, bases of the fourth and seventh transistors are connected in common to be set as a second orthogonal-phase local signal input terminal, a balanced in-phase local signal is supplied from the outside to the first in-phase local signal input terminal, a balanced in-phase local signal of opposite sign is supplied to the second in-phase local signal input terminal, a balanced orthogonal-phase local signal is supplied from the outside to the first orthogonal-phase local signal input terminal, a balanced orthogonal-phase local signal of opposite sign is supplied to the second orthogonal-phase local signal input terminal, a connection point, to which the other end of the first resistor and collectors of the first, third, fifth and seventh transistors are connected in common, is set as one output terminal of an output signal, and a connection point, to which the other end of the second resistor and collectors of the second, fourth, sixth and eighth transistors are connected in common, is set as the other output terminal of the output signal. This phase shifter can perform an image rejecting operation. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> According to the phase shifter of the invention, the load circuit includes first and second transistors having emitters connected in common to the first output terminal of the polyphase filter for outputting a 4-phase signal as the polyphase phase-shifted current signal from each of the first to fourth output terminals, and constituting a first differential circuit, third and fourth transistors having emitters connected in common to the second output terminal of the polyphase filter, and constituting a second differential circuit, fifth and sixth transistors having emitters connected in common to the third output terminal of the polyphase filter, and constituting a third differential circuit, seventh and eighth transistors having emitters connected in common to the fourth output terminal of the polyphase filter, and constituting a fourth differential circuit, and first to fourth resistive elements having ends connected to a power source, bases of the first to eighth transistors are connected in common to a bias power source, a connection point, to which the other end of the first resistive element and collectors of the first and fourth transistors are connected in common, is set as one output terminal of an output signal phase shifted by 0&deg;, a connection point, to which the other end of the second resistive element and collectors of the third and sixth transistors are connected in common, is set as an output terminal of an output signal phase-shifted by 90&deg;, a connection point, to which the other end of the third resistive element and collectors of the fifth and eighth transistors are connected in common, is set as an output terminal of an output signal phase-shifted by 180&deg;, and a connection point, to which the other end of the fourth resistive element and collectors of the second and seventh transistors are connected in common, is set as an output terminal of an output signal phase-shifted by 270&deg;. This phase shifter can accurately shift phases in a very wide range when used in combination with an amplitude equalizer. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> The foregoing, and other related objects and features become apparent upon reading of new items specified in the description made with reference to the accompanying drawings, and appended claims.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram showing an example of a phase shifter using conventional polyphase filters. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram showing a configuration of a phase shifter according to the present invention. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a circuit diagram showing an example of a configuration of a polyphase filter. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a view showing matrices of Y<highlight><subscript>11 </subscript></highlight>and Y<highlight><subscript>12 </subscript></highlight>in an equation (1). </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a view showing matrices of Y<highlight><subscript>21 </subscript></highlight>and Y<highlight><subscript>22 </subscript></highlight>in the equation (1). </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a circuit diagram showing a configuration of a phase shifter according to a first embodiment of the invention. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 7A and 7B</cross-reference> are views, each showing an example of an operation according to the first embodiment: <cross-reference target="DRAWINGS">FIG. 7A</cross-reference> a graph showing a result of small signal analysis; and <cross-reference target="DRAWINGS">FIG. 7B</cross-reference> a waveform chart showing a result of transient analysis. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a circuit diagram showing a phase shifter according to a second embodiment of the invention. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is a circuit diagram showing a phase shifter according to a third embodiment of the invention. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is a circuit diagram showing a phase shifter according to a fourth embodiment.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> Next, description will be made of the preferred embodiments of the present invention with reference to the accompanying drawings. It should be understood that the embodiments described below are illustrative and not restrictive. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram showing the embodiment of the invention. A phase shifter of the invention includes a voltage-to-current conversion circuit <highlight><bold>1</bold></highlight>, a polyphase filter <highlight><bold>2</bold></highlight>, and a load circuit <highlight><bold>3</bold></highlight>. This phase shifter receives input signals Si as balanced signals, and outputs phase-shifted output signals Vo different from each other by 90&deg; in phase. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The voltage-to-current conversion circuit <highlight><bold>1</bold></highlight> receives a supply of the input signal Si, converts its voltage value into a current value, outputs the result as an input current signal Ci, and drives the polyphase filter <highlight><bold>2</bold></highlight> and the load circuit <highlight><bold>3</bold></highlight>. The polyphase filter <highlight><bold>2</bold></highlight> is constructed by cascade-connecting RC circuits of predetermined stages, each RC circuit including a plurality of resistive elements, and capacitive elements equal in number to the resistive elements. The polyphase filter <highlight><bold>2</bold></highlight> receives input current signals Ci, and generates and outputs polyphase current signals different from each other by 90&deg; in phase, i.e., 4-phase current signals Co. The load circuit <highlight><bold>3</bold></highlight> receives the 4-phase current signals Co outputted from the polyphase filter <highlight><bold>2</bold></highlight>, converts the currents into voltages, and then outputs 4-phase output signals Vo. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> The invention inherits features of a phase shifter using polyphase filters, i.e., a broad band, and small amplitude and phase errors. In addition, according to the invention, since the polyphase filter <highlight><bold>2</bold></highlight> is current-driven, and the load circuit <highlight><bold>3</bold></highlight> converts the polyphase current signal Co from the polyphase filter <highlight><bold>2</bold></highlight> into a voltage value, and then outputs the voltage value, it is possible to optionally set voltage amplitude of the phase output signal Vo by adjusting load impedance of the load circuit <highlight><bold>3</bold></highlight>. Thus, the buffer circuits (differential amplifiers) needed by the conventional phase shifter of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> can be omitted, making it possible to reduce consumption of power. If as the load circuit <highlight><bold>3</bold></highlight> of the phase shifter of the invention, not simply the load impedance but another circuit block is connected as a load, a signal operation at the other block of a set can be simultaneously carried out. Accordingly, the consumption of power can be reduced more. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> Next, description is made of an operation of the invention by referring to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. An input signal Si to be phase-shifted is entered to the voltage-to-current conversion circuit <highlight><bold>1</bold></highlight>. The voltage-to-current conversion circuit <highlight><bold>1</bold></highlight> converts the input signal Si into a signal current, and outputs an input current signal Ci to the polyphase filter <highlight><bold>2</bold></highlight>. The polyphase filter <highlight><bold>2</bold></highlight> is constructed by cascade-connecting the RC filters of a plurality of stages, each RC filter including resistive elements and capacitive elements connected alternately cyclically. The polyphase filter <highlight><bold>2</bold></highlight> phase-shifts the input current signal Ci, and outputs 4-phase current signals Co respectively phase-shifted by 0&deg;, 90&deg;, 180&deg; and 270&deg; to the load circuit <highlight><bold>3</bold></highlight>. The load circuit <highlight><bold>3</bold></highlight> converts the phase-shifted current signals Co into voltage signals, and outputs phase-shifted output signals Vo. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Now, description is made of an operation of the polyphase filter <highlight><bold>2</bold></highlight> by referring to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, which is a circuit diagram showing a configuration example of the polyphase filter <highlight><bold>2</bold></highlight>. For simplification of explanation, a case where the number of cascade-connected stages is two is described. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> First, in the RC filter of an input stage, i.e., a first stage, four resistive elements (simply referred to as resistors, hereinafter) R are provided. Terminals of left sides (called input side for convenience) of the respective resistors are set to nodes N<highlight><bold>1</bold></highlight>, N<highlight><bold>2</bold></highlight>, N<highlight><bold>3</bold></highlight> and N<highlight><bold>4</bold></highlight>, while terminals of right sides (called output sides for convenience) are set to nodes N<highlight><bold>5</bold></highlight>, N<highlight><bold>6</bold></highlight>, N<highlight><bold>7</bold></highlight> and N<highlight><bold>8</bold></highlight>. Also, four capacitive elements (simply referred to as capacitors, hereinafter) C are provided: one between the nodes N<highlight><bold>2</bold></highlight> and N<highlight><bold>5</bold></highlight>, one between the nodes N<highlight><bold>3</bold></highlight> and N<highlight><bold>6</bold></highlight>, one between the nodes N<highlight><bold>4</bold></highlight> and N<highlight><bold>7</bold></highlight>, and one between the nodes N<highlight><bold>1</bold></highlight> and N<highlight><bold>8</bold></highlight>. In this way, the RC filter of the input stage is constructed. In other words, the RC filer of the input stage includes the resistors and the capacitors connected alternately cyclically. The RC filter of the input stage, and a similarly constructed RC filter of an output stage, i.e., a second stage, are cascade-connected to each other. In the RC filter of the output stage, four resistors R are provided. A terminal of the output side of the resistor having an input side set to a node N<highlight><bold>5</bold></highlight> is set to a node N<highlight><bold>9</bold></highlight>; a terminal of the output side of the resistor having an input side set to a node N<highlight><bold>6</bold></highlight> to a node N<highlight><bold>10</bold></highlight>; a terminal of the output side of the resistor having an input side set to a node N<highlight><bold>7</bold></highlight> to a node N<highlight><bold>11</bold></highlight>; and a terminal of the output side of the resistor having an input side set to a node N<highlight><bold>8</bold></highlight> to a node N<highlight><bold>12</bold></highlight>. Also, four capacitors C are provided: one between the nodes N<highlight><bold>6</bold></highlight> and N<highlight><bold>9</bold></highlight>, one between the nodes N<highlight><bold>7</bold></highlight> and N<highlight><bold>10</bold></highlight>, one between the nodes N<highlight><bold>8</bold></highlight> and N<highlight><bold>11</bold></highlight>, and one between the nodes N<highlight><bold>5</bold></highlight> and N<highlight><bold>12</bold></highlight>. In other words, the RC filer of the output stage also includes the resistors and the capacitors connected alternately cyclically. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> Voltages of the nodes N<highlight><bold>1</bold></highlight>, N<highlight><bold>2</bold></highlight>, N<highlight><bold>3</bold></highlight> and N<highlight><bold>4</bold></highlight> are respectively set to e<highlight><bold>1</bold></highlight>, e<highlight><bold>2</bold></highlight>, e<highlight><bold>3</bold></highlight> and e<highlight><bold>4</bold></highlight>, and currents of the nodes N<highlight><bold>1</bold></highlight>, N<highlight><bold>2</bold></highlight>, N<highlight><bold>3</bold></highlight> and N<highlight><bold>4</bold></highlight> are set to i<highlight><bold>1</bold></highlight>, i<highlight><bold>2</bold></highlight>, i<highlight><bold>3</bold></highlight> and i<highlight><bold>4</bold></highlight>. A voltage E<highlight><subscript>1 </subscript></highlight>and a current I<highlight><subscript>1 </subscript></highlight>are represented in vector by the following equation. The capital letters E and I respectively denote a voltage vector, and a current vector:  
<math-cwu id="MATH-US-00001">
<number>1</number>
<math>
<mrow>
  <mrow>
    <msub>
      <mi>E</mi>
      <mn>1</mn>
    </msub>
    <mo>=</mo>
    <mrow>
      <mo>[</mo>
      <mtable>
        <mtr>
          <mtd>
            <mi>e1</mi>
          </mtd>
        </mtr>
        <mtr>
          <mtd>
            <mi>e2</mi>
          </mtd>
        </mtr>
        <mtr>
          <mtd>
            <mi>e3</mi>
          </mtd>
        </mtr>
        <mtr>
          <mtd>
            <mi>e4</mi>
          </mtd>
        </mtr>
      </mtable>
      <mo>]</mo>
    </mrow>
  </mrow>
  <mo>,</mo>
  <mrow>
    <msub>
      <mi>I</mi>
      <mn>1</mn>
    </msub>
    <mo>=</mo>
    <mrow>
      <mo>[</mo>
      <mtable>
        <mtr>
          <mtd>
            <mi>i1</mi>
          </mtd>
        </mtr>
        <mtr>
          <mtd>
            <mi>i2</mi>
          </mtd>
        </mtr>
        <mtr>
          <mtd>
            <mi>i3</mi>
          </mtd>
        </mtr>
        <mtr>
          <mtd>
            <mi>i4</mi>
          </mtd>
        </mtr>
      </mtable>
      <mo>]</mo>
    </mrow>
  </mrow>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00001" file="US20030001648A1-20030102-M00001.NB"/>
<image id="EMI-M00001" wi="216.027" he="42.9786" file="US20030001648A1-20030102-M00001.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> Similarly, for the nodes N<highlight><bold>9</bold></highlight>, N<highlight><bold>10</bold></highlight>, N<highlight><bold>11</bold></highlight>, and N<highlight><bold>12</bold></highlight>, a voltage vector E<highlight><subscript>2 </subscript></highlight>and a current vector I<highlight><subscript>2 </subscript></highlight>are represented by the following equation. A direction of the current I<highlight><subscript>2 </subscript></highlight>is indicated by an arrow:  
<math-cwu id="MATH-US-00002">
<number>2</number>
<math>
<mrow>
  <mrow>
    <msub>
      <mi>E</mi>
      <mn>2</mn>
    </msub>
    <mo>=</mo>
    <mrow>
      <mo>[</mo>
      <mtable>
        <mtr>
          <mtd>
            <mi>e9</mi>
          </mtd>
        </mtr>
        <mtr>
          <mtd>
            <mi>e10</mi>
          </mtd>
        </mtr>
        <mtr>
          <mtd>
            <mi>e11</mi>
          </mtd>
        </mtr>
        <mtr>
          <mtd>
            <mi>e12</mi>
          </mtd>
        </mtr>
      </mtable>
      <mo>]</mo>
    </mrow>
  </mrow>
  <mo>,</mo>
  <mrow>
    <msub>
      <mi>I</mi>
      <mn>2</mn>
    </msub>
    <mo>=</mo>
    <mrow>
      <mo>[</mo>
      <mtable>
        <mtr>
          <mtd>
            <mi>i9</mi>
          </mtd>
        </mtr>
        <mtr>
          <mtd>
            <mi>i10</mi>
          </mtd>
        </mtr>
        <mtr>
          <mtd>
            <mi>i11</mi>
          </mtd>
        </mtr>
        <mtr>
          <mtd>
            <mi>i12</mi>
          </mtd>
        </mtr>
      </mtable>
      <mo>]</mo>
    </mrow>
  </mrow>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00002" file="US20030001648A1-20030102-M00002.NB"/>
<image id="EMI-M00002" wi="216.027" he="42.9786" file="US20030001648A1-20030102-M00002.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> An admittance matrix Y of this polyphase filter is represented by the following equation (1):  
<math-cwu id="MATH-US-00003">
<number>3</number>
<math>
<mtable>
  <mtr>
    <mtd>
      <mrow>
        <mrow>
          <mrow>
            <mi>Y</mi>
            <mo>&af;</mo>
            <mrow>
              <mo>[</mo>
              <mtable>
                <mtr>
                  <mtd>
                    <msub>
                      <mi>E</mi>
                      <mn>1</mn>
                    </msub>
                  </mtd>
                </mtr>
                <mtr>
                  <mtd>
                    <msub>
                      <mi>E</mi>
                      <mn>2</mn>
                    </msub>
                  </mtd>
                </mtr>
              </mtable>
              <mo>]</mo>
            </mrow>
          </mrow>
          <mo>=</mo>
          <mrow>
            <mo>[</mo>
            <mtable>
              <mtr>
                <mtd>
                  <msub>
                    <mi>I</mi>
                    <mn>1</mn>
                  </msub>
                </mtd>
              </mtr>
              <mtr>
                <mtd>
                  <msub>
                    <mi>I</mi>
                    <mn>2</mn>
                  </msub>
                </mtd>
              </mtr>
            </mtable>
            <mo>]</mo>
          </mrow>
        </mrow>
        <mo>,</mo>
        <mrow>
          <mi>Y</mi>
          <mo>=</mo>
          <mrow>
            <mo>[</mo>
            <mtable>
              <mtr>
                <mtd>
                  <msub>
                    <mi>Y</mi>
                    <mn>11</mn>
                  </msub>
                </mtd>
                <mtd>
                  <msub>
                    <mi>Y</mi>
                    <mn>12</mn>
                  </msub>
                </mtd>
              </mtr>
              <mtr>
                <mtd>
                  <msub>
                    <mi>Y</mi>
                    <mn>21</mn>
                  </msub>
                </mtd>
                <mtd>
                  <msub>
                    <mi>Y</mi>
                    <mn>22</mn>
                  </msub>
                </mtd>
              </mtr>
            </mtable>
            <mo>]</mo>
          </mrow>
        </mrow>
      </mrow>
    </mtd>
    <mtd>
      <mrow>
        <mo>(</mo>
        <mn>1</mn>
        <mo>)</mo>
      </mrow>
    </mtd>
  </mtr>
</mtable>
</math>
<mathematica-file id="MATHEMATICA-00003" file="US20030001648A1-20030102-M00003.NB"/>
<image id="EMI-M00003" wi="216.027" he="21.12075" file="US20030001648A1-20030102-M00003.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0039" lvl="7"><number>&lsqb;0039&rsqb;</number> Y<highlight><subscript>11</subscript></highlight>, Y<highlight><subscript>12</subscript></highlight>, Y<highlight><subscript>21</subscript></highlight>, and Y<highlight><subscript>22 </subscript></highlight>can be represented as shown in <cross-reference target="DRAWINGS">FIGS. 4 and 5</cross-reference>. Here, a reference code &ohgr; denotes an angular frequency, c a reactance value of the capacitor C, r a resistance value of the resistor R, and j an imaginary unit. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> A signal voltage appearing in an output when a signal voltage is applied to the polyphase filter of <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is represented by the following equation using a G matrix obtained by transforming the Y matrix:  
<math-cwu id="MATH-US-00004">
<number>4</number>
<math>
<mrow>
  <mrow>
    <mo>[</mo>
    <mtable>
      <mtr>
        <mtd>
          <msub>
            <mi>I</mi>
            <mn>1</mn>
          </msub>
        </mtd>
      </mtr>
      <mtr>
        <mtd>
          <msub>
            <mi>E</mi>
            <mn>2</mn>
          </msub>
        </mtd>
      </mtr>
    </mtable>
    <mo>]</mo>
  </mrow>
  <mo>=</mo>
  <mrow>
    <mi>G</mi>
    <mo>&af;</mo>
    <mrow>
      <mo>[</mo>
      <mtable>
        <mtr>
          <mtd>
            <msub>
              <mi>E</mi>
              <mn>1</mn>
            </msub>
          </mtd>
        </mtr>
        <mtr>
          <mtd>
            <msub>
              <mi>I</mi>
              <mn>2</mn>
            </msub>
          </mtd>
        </mtr>
      </mtable>
      <mo>]</mo>
    </mrow>
  </mrow>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00004" file="US20030001648A1-20030102-M00004.NB"/>
<image id="EMI-M00004" wi="216.027" he="21.12075" file="US20030001648A1-20030102-M00004.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> A positive-phase sine wave voltage vin is applied to the nodes N<highlight><bold>1</bold></highlight> and N<highlight><bold>2</bold></highlight>, an opposite-phase sine wave voltage &minus;vin is applied to the nodes N<highlight><bold>3</bold></highlight> and N<highlight><bold>4</bold></highlight>, and a current flowing out of the nodes N<highlight><bold>9</bold></highlight>, N<highlight><bold>10</bold></highlight>, N<highlight><bold>11</bold></highlight> and N<highlight><bold>12</bold></highlight> is made zero (open circuited). Then, a voltage E<highlight><subscript>2 </subscript></highlight>and an input current I<highlight><subscript>1 </subscript></highlight>appearing in the nodes N<highlight><bold>9</bold></highlight>, N<highlight><bold>10</bold></highlight>, N<highlight><bold>11</bold></highlight> and N<highlight><bold>12</bold></highlight> are represented by the following equations (2) and (3):  
<math-cwu id="MATH-US-00005">
<number>5</number>
<math>
<mtable>
  <mtr>
    <mtd>
      <mrow>
        <msub>
          <mi>E</mi>
          <mn>2</mn>
        </msub>
        <mo>=</mo>
        <mrow>
          <mo>[</mo>
          <mtable>
            <mtr>
              <mtd>
                <mfrac>
                  <mrow>
                    <mi>vin</mi>
                    <mo>&af;</mo>
                    <mrow>
                      <mo>(</mo>
                      <mrow>
                        <mrow>
                          <msup>
                            <mi>c</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>r</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>&omega;</mi>
                            <mn>2</mn>
                          </msup>
                        </mrow>
                        <mo>+</mo>
                        <mrow>
                          <mn>2</mn>
                          <mo>&it;</mo>
                          <mi>jcr&omega;</mi>
                        </mrow>
                        <mo>+</mo>
                        <mn>1</mn>
                      </mrow>
                      <mo>)</mo>
                    </mrow>
                  </mrow>
                  <mrow>
                    <mrow>
                      <mrow>
                        <mo>-</mo>
                        <msup>
                          <mi>c</mi>
                          <mn>2</mn>
                        </msup>
                      </mrow>
                      <mo>&it;</mo>
                      <msup>
                        <mi>r</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>&omega;</mi>
                        <mn>2</mn>
                      </msup>
                    </mrow>
                    <mo>+</mo>
                    <mrow>
                      <mn>4</mn>
                      <mo>&it;</mo>
                      <mi>jcr&omega;</mi>
                    </mrow>
                    <mo>+</mo>
                    <mn>1</mn>
                  </mrow>
                </mfrac>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mfrac>
                  <mrow>
                    <mi>vin</mi>
                    <mo>&af;</mo>
                    <mrow>
                      <mo>(</mo>
                      <mrow>
                        <mrow>
                          <msup>
                            <mi>c</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>r</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>&omega;</mi>
                            <mn>2</mn>
                          </msup>
                        </mrow>
                        <mo>-</mo>
                        <mrow>
                          <mn>2</mn>
                          <mo>&it;</mo>
                          <mi>jcr&omega;</mi>
                        </mrow>
                        <mo>+</mo>
                        <mn>1</mn>
                      </mrow>
                      <mo>)</mo>
                    </mrow>
                  </mrow>
                  <mrow>
                    <mrow>
                      <mrow>
                        <mo>-</mo>
                        <msup>
                          <mi>c</mi>
                          <mn>2</mn>
                        </msup>
                      </mrow>
                      <mo>&it;</mo>
                      <msup>
                        <mi>r</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>&omega;</mi>
                        <mn>2</mn>
                      </msup>
                    </mrow>
                    <mo>+</mo>
                    <mrow>
                      <mn>4</mn>
                      <mo>&it;</mo>
                      <mi>jcr&omega;</mi>
                    </mrow>
                    <mo>+</mo>
                    <mn>1</mn>
                  </mrow>
                </mfrac>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mfrac>
                  <mrow>
                    <mi>vin</mi>
                    <mo>&af;</mo>
                    <mrow>
                      <mo>(</mo>
                      <mrow>
                        <mrow>
                          <msup>
                            <mi>c</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>r</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>&omega;</mi>
                            <mn>2</mn>
                          </msup>
                        </mrow>
                        <mo>+</mo>
                        <mrow>
                          <mn>2</mn>
                          <mo>&it;</mo>
                          <mi>jcr&omega;</mi>
                        </mrow>
                        <mo>+</mo>
                        <mn>1</mn>
                      </mrow>
                      <mo>)</mo>
                    </mrow>
                  </mrow>
                  <mrow>
                    <mrow>
                      <msup>
                        <mi>c</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>r</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>&omega;</mi>
                        <mn>2</mn>
                      </msup>
                    </mrow>
                    <mo>-</mo>
                    <mrow>
                      <mn>4</mn>
                      <mo>&it;</mo>
                      <mi>jcr&omega;</mi>
                    </mrow>
                    <mo>-</mo>
                    <mn>1</mn>
                  </mrow>
                </mfrac>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mfrac>
                  <mrow>
                    <mi>vin</mi>
                    <mo>&af;</mo>
                    <mrow>
                      <mo>(</mo>
                      <mrow>
                        <mrow>
                          <msup>
                            <mi>c</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>r</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>&omega;</mi>
                            <mn>2</mn>
                          </msup>
                        </mrow>
                        <mo>-</mo>
                        <mrow>
                          <mn>2</mn>
                          <mo>&it;</mo>
                          <mi>jcr&omega;</mi>
                        </mrow>
                        <mo>+</mo>
                        <mn>1</mn>
                      </mrow>
                      <mo>)</mo>
                    </mrow>
                  </mrow>
                  <mrow>
                    <mrow>
                      <msup>
                        <mi>c</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>r</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>&omega;</mi>
                        <mn>2</mn>
                      </msup>
                    </mrow>
                    <mo>-</mo>
                    <mrow>
                      <mn>4</mn>
                      <mo>&it;</mo>
                      <mi>jcr&omega;</mi>
                    </mrow>
                    <mo>-</mo>
                    <mn>1</mn>
                  </mrow>
                </mfrac>
              </mtd>
            </mtr>
          </mtable>
          <mo>]</mo>
        </mrow>
      </mrow>
    </mtd>
    <mtd>
      <mrow>
        <mo>(</mo>
        <mn>2</mn>
        <mo>)</mo>
      </mrow>
    </mtd>
  </mtr>
  <mtr>
    <mtd>
      <mrow>
        <msub>
          <mi>I</mi>
          <mn>1</mn>
        </msub>
        <mo>=</mo>
        <mrow>
          <mo>[</mo>
          <mtable>
            <mtr>
              <mtd>
                <mfrac>
                  <mrow>
                    <mn>4</mn>
                    <mo>&it;</mo>
                    <mrow>
                      <mi>cvin&omega;</mi>
                      <mo>&af;</mo>
                      <mrow>
                        <mo>(</mo>
                        <mrow>
                          <mi>cr&omega;</mi>
                          <mo>-</mo>
                          <mi>j</mi>
                        </mrow>
                        <mo>)</mo>
                      </mrow>
                    </mrow>
                  </mrow>
                  <mrow>
                    <mrow>
                      <msup>
                        <mi>c</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>r</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>&omega;</mi>
                        <mn>2</mn>
                      </msup>
                    </mrow>
                    <mo>-</mo>
                    <mrow>
                      <mn>4</mn>
                      <mo>&it;</mo>
                      <mi>jcr&omega;</mi>
                    </mrow>
                    <mo>-</mo>
                    <mn>1</mn>
                  </mrow>
                </mfrac>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mfrac>
                  <mrow>
                    <mn>4</mn>
                    <mo>&it;</mo>
                    <mrow>
                      <mi>cvin&omega;</mi>
                      <mo>&af;</mo>
                      <mrow>
                        <mo>(</mo>
                        <mrow>
                          <mi>cr&omega;</mi>
                          <mo>-</mo>
                          <mi>j</mi>
                        </mrow>
                        <mo>)</mo>
                      </mrow>
                    </mrow>
                  </mrow>
                  <mrow>
                    <mrow>
                      <msup>
                        <mi>c</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>r</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>&omega;</mi>
                        <mn>2</mn>
                      </msup>
                    </mrow>
                    <mo>-</mo>
                    <mrow>
                      <mn>4</mn>
                      <mo>&it;</mo>
                      <mi>jcr&omega;</mi>
                    </mrow>
                    <mo>-</mo>
                    <mn>1</mn>
                  </mrow>
                </mfrac>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow>
                  <mo>-</mo>
                  <mfrac>
                    <mrow>
                      <mn>4</mn>
                      <mo>&it;</mo>
                      <mrow>
                        <mi>cvin&omega;</mi>
                        <mo>&af;</mo>
                        <mrow>
                          <mo>(</mo>
                          <mrow>
                            <mi>cr&omega;</mi>
                            <mo>-</mo>
                            <mi>j</mi>
                          </mrow>
                          <mo>)</mo>
                        </mrow>
                      </mrow>
                    </mrow>
                    <mrow>
                      <mrow>
                        <msup>
                          <mi>c</mi>
                          <mn>2</mn>
                        </msup>
                        <mo>&it;</mo>
                        <msup>
                          <mi>r</mi>
                          <mn>2</mn>
                        </msup>
                        <mo>&it;</mo>
                        <msup>
                          <mi>&omega;</mi>
                          <mn>2</mn>
                        </msup>
                      </mrow>
                      <mo>-</mo>
                      <mrow>
                        <mn>4</mn>
                        <mo>&it;</mo>
                        <mi>jcr&omega;</mi>
                      </mrow>
                      <mo>-</mo>
                      <mn>1</mn>
                    </mrow>
                  </mfrac>
                </mrow>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow>
                  <mo>-</mo>
                  <mfrac>
                    <mrow>
                      <mn>4</mn>
                      <mo>&it;</mo>
                      <mrow>
                        <mi>cvin&omega;</mi>
                        <mo>&af;</mo>
                        <mrow>
                          <mo>(</mo>
                          <mrow>
                            <mi>cr&omega;</mi>
                            <mo>-</mo>
                            <mi>j</mi>
                          </mrow>
                          <mo>)</mo>
                        </mrow>
                      </mrow>
                    </mrow>
                    <mrow>
                      <mrow>
                        <msup>
                          <mi>c</mi>
                          <mn>2</mn>
                        </msup>
                        <mo>&it;</mo>
                        <msup>
                          <mi>r</mi>
                          <mn>2</mn>
                        </msup>
                        <mo>&it;</mo>
                        <msup>
                          <mi>&omega;</mi>
                          <mn>2</mn>
                        </msup>
                      </mrow>
                      <mo>-</mo>
                      <mrow>
                        <mn>4</mn>
                        <mo>&it;</mo>
                        <mi>jcr&omega;</mi>
                      </mrow>
                      <mo>-</mo>
                      <mn>1</mn>
                    </mrow>
                  </mfrac>
                </mrow>
              </mtd>
            </mtr>
          </mtable>
          <mo>]</mo>
        </mrow>
      </mrow>
    </mtd>
    <mtd>
      <mrow>
        <mo>(</mo>
        <mn>3</mn>
        <mo>)</mo>
      </mrow>
    </mtd>
  </mtr>
</mtable>
</math>
<mathematica-file id="MATHEMATICA-00005" file="US20030001648A1-20030102-M00005.NB"/>
<image id="EMI-M00005" wi="216.027" he="174.0123" file="US20030001648A1-20030102-M00005.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> When equality is established with a cutoff frequency decided by &ohgr;&equals;(1/cr), E<highlight><subscript>2 </subscript></highlight>and I<highlight><subscript>i </subscript></highlight>are represented by the following equations (4) and (5):  
<math-cwu id="MATH-US-00006">
<number>6</number>
<math>
<mtable>
  <mtr>
    <mtd>
      <mrow>
        <msub>
          <mi>E</mi>
          <mn>2</mn>
        </msub>
        <mo>=</mo>
        <mrow>
          <mo>[</mo>
          <mtable>
            <mtr>
              <mtd>
                <mrow>
                  <mfrac>
                    <mrow>
                      <mn>1</mn>
                      <mo>-</mo>
                      <mi>j</mi>
                    </mrow>
                    <mn>2</mn>
                  </mfrac>
                  <mo>&it;</mo>
                  <mi>vin</mi>
                </mrow>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow>
                  <mfrac>
                    <mrow>
                      <mrow>
                        <mo>-</mo>
                        <mn>1</mn>
                      </mrow>
                      <mo>-</mo>
                      <mi>j</mi>
                    </mrow>
                    <mn>2</mn>
                  </mfrac>
                  <mo>&it;</mo>
                  <mi>vin</mi>
                </mrow>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow>
                  <mfrac>
                    <mrow>
                      <mrow>
                        <mo>-</mo>
                        <mn>1</mn>
                      </mrow>
                      <mo>+</mo>
                      <mi>j</mi>
                    </mrow>
                    <mn>2</mn>
                  </mfrac>
                  <mo>&it;</mo>
                  <mi>vin</mi>
                </mrow>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow>
                  <mfrac>
                    <mrow>
                      <mn>1</mn>
                      <mo>+</mo>
                      <mi>j</mi>
                    </mrow>
                    <mn>2</mn>
                  </mfrac>
                  <mo>&it;</mo>
                  <mi>vin</mi>
                </mrow>
              </mtd>
            </mtr>
          </mtable>
          <mo>]</mo>
        </mrow>
      </mrow>
    </mtd>
    <mtd>
      <mrow>
        <mo>(</mo>
        <mn>4</mn>
        <mo>)</mo>
      </mrow>
    </mtd>
  </mtr>
</mtable>
</math>
<mathematica-file id="MATHEMATICA-00006" file="US20030001648A1-20030102-M00006.NB"/>
<image id="EMI-M00006" wi="216.027" he="75.1275" file="US20030001648A1-20030102-M00006.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
 
<math-cwu id="MATH-US-00007">
<number>7</number>
<math>
<mtable>
  <mtr>
    <mtd>
      <mrow>
        <msub>
          <mi>I</mi>
          <mn>1</mn>
        </msub>
        <mo>=</mo>
        <mrow>
          <mo>[</mo>
          <mtable>
            <mtr>
              <mtd>
                <mrow>
                  <mfrac>
                    <mrow>
                      <mn>1</mn>
                      <mo>+</mo>
                      <mi>j</mi>
                    </mrow>
                    <mi>r</mi>
                  </mfrac>
                  <mo>&it;</mo>
                  <mi>vin</mi>
                </mrow>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow>
                  <mfrac>
                    <mrow>
                      <mn>1</mn>
                      <mo>+</mo>
                      <mi>j</mi>
                    </mrow>
                    <mi>r</mi>
                  </mfrac>
                  <mo>&it;</mo>
                  <mi>vin</mi>
                </mrow>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow>
                  <mrow>
                    <mo>-</mo>
                    <mfrac>
                      <mrow>
                        <mn>1</mn>
                        <mo>+</mo>
                        <mi>j</mi>
                      </mrow>
                      <mi>r</mi>
                    </mfrac>
                  </mrow>
                  <mo>&it;</mo>
                  <mi>vin</mi>
                </mrow>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow>
                  <mrow>
                    <mo>-</mo>
                    <mfrac>
                      <mrow>
                        <mn>1</mn>
                        <mo>+</mo>
                        <mi>j</mi>
                      </mrow>
                      <mi>r</mi>
                    </mfrac>
                  </mrow>
                  <mo>&it;</mo>
                  <mi>vin</mi>
                </mrow>
              </mtd>
            </mtr>
          </mtable>
          <mo>]</mo>
        </mrow>
      </mrow>
    </mtd>
    <mtd>
      <mrow>
        <mo>(</mo>
        <mn>5</mn>
        <mo>)</mo>
      </mrow>
    </mtd>
  </mtr>
</mtable>
</math>
<mathematica-file id="MATHEMATICA-00007" file="US20030001648A1-20030102-M00007.NB"/>
<image id="EMI-M00007" wi="216.027" he="75.1275" file="US20030001648A1-20030102-M00007.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> Since matrix transformation is complex and redundant, calculations in the midway are omitted. A voltage of each component of E<highlight><bold>2</bold></highlight>, i.e., each of the nodes N<highlight><bold>9</bold></highlight>, N<highlight><bold>10</bold></highlight>, N<highlight><bold>11</bold></highlight> and N<highlight><bold>12</bold></highlight> is on a circle of a radius vin/({square root}2) on a complex plane and, for example, e<highlight><bold>9</bold></highlight> is at an angle of deviation &minus;45&deg;, and e<highlight><bold>10</bold></highlight> at an angle of deviation &minus;135&deg;. If e<highlight><bold>9</bold></highlight> is set as a reference, e<highlight><bold>10</bold></highlight>, e<highlight><bold>11</bold></highlight> and e<highlight><bold>12</bold></highlight> are delayed in phase respectively by 90&deg;, 180&deg; and 270&deg;. Accordingly, it can be verified that four outputs are phase-shifted by 90&deg;. If for example, a phase difference between e<highlight><bold>9</bold></highlight> and e<highlight><bold>10</bold></highlight> is calculated from the equation (2), the following equation (6) is established:  
<math-cwu id="MATH-US-00008">
<number>8</number>
<math>
<mtable>
  <mtr>
    <mtd>
      <mrow>
        <mrow>
          <msup>
            <mi>tan</mi>
            <mrow>
              <mo>-</mo>
              <mn>1</mn>
            </mrow>
          </msup>
          <mo>&it;</mo>
          <mfrac>
            <mi>e9</mi>
            <mi>e10</mi>
          </mfrac>
        </mrow>
        <mo>=</mo>
        <mrow>
          <mrow>
            <msup>
              <mi>tan</mi>
              <mrow>
                <mo>-</mo>
                <mn>1</mn>
              </mrow>
            </msup>
            <mo>&it;</mo>
            <mn>1</mn>
          </mrow>
          <mo>+</mo>
          <mrow>
            <mn>2</mn>
            <mo>&it;</mo>
            <mi>jcr&omega;</mi>
          </mrow>
          <mo>+</mo>
          <mfrac>
            <mrow>
              <msup>
                <mi>c</mi>
                <mn>2</mn>
              </msup>
              <mo>&it;</mo>
              <msup>
                <mi>r</mi>
                <mn>2</mn>
              </msup>
              <mo>&it;</mo>
              <msup>
                <mi>&omega;</mi>
                <mn>2</mn>
              </msup>
            </mrow>
            <mrow>
              <mn>1</mn>
              <mo>-</mo>
              <mrow>
                <mn>2</mn>
                <mo>&it;</mo>
                <mi>jcr&omega;</mi>
              </mrow>
              <mo>+</mo>
              <mrow>
                <msup>
                  <mi>c</mi>
                  <mn>2</mn>
                </msup>
                <mo>&it;</mo>
                <msup>
                  <mi>r</mi>
                  <mn>2</mn>
                </msup>
                <mo>&it;</mo>
                <msup>
                  <mi>&omega;</mi>
                  <mn>2</mn>
                </msup>
              </mrow>
            </mrow>
          </mfrac>
        </mrow>
      </mrow>
    </mtd>
    <mtd>
      <mrow>
        <mo>(</mo>
        <mn>6</mn>
        <mo>)</mo>
      </mrow>
    </mtd>
  </mtr>
</mtable>
</math>
<mathematica-file id="MATHEMATICA-00008" file="US20030001648A1-20030102-M00008.NB"/>
<image id="EMI-M00008" wi="216.027" he="21.12075" file="US20030001648A1-20030102-M00008.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> Assuming that a permissible range of a phase error is 1&deg;, by obtaining a value of &ohgr;, where a value of the equation (6) is in a range of 89&deg; to 90&deg;, an operation range of the phase shifter can be calculated to be between &ohgr;&equals;0.829/cr and &ohgr;&equals;1.206/cr. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> It can be understood that in a ratio of e<highlight><bold>9</bold></highlight> and e<highlight><bold>10</bold></highlight> in an arc tangent function of the equation (6), since only polarities of imaginary parts of a numerator and a denominator are different, no amplitude errors occur.  
<math-cwu id="MATH-US-00009">
<number>9</number>
<math>
<mrow>
  <mfrac>
    <mi>e9</mi>
    <mi>e10</mi>
  </mfrac>
  <mo>=</mo>
  <mfrac>
    <mrow>
      <mn>1</mn>
      <mo>+</mo>
      <mrow>
        <mn>2</mn>
        <mo>&it;</mo>
        <mi>jcr&omega;</mi>
      </mrow>
      <mo>+</mo>
      <mrow>
        <msup>
          <mi>c</mi>
          <mn>2</mn>
        </msup>
        <mo>&it;</mo>
        <msup>
          <mi>r</mi>
          <mn>2</mn>
        </msup>
        <mo>&it;</mo>
        <msup>
          <mi>&omega;</mi>
          <mn>2</mn>
        </msup>
      </mrow>
    </mrow>
    <mrow>
      <mn>1</mn>
      <mo>-</mo>
      <mrow>
        <mn>2</mn>
        <mo>&it;</mo>
        <mi>jcr&omega;</mi>
      </mrow>
      <mo>+</mo>
      <mrow>
        <msup>
          <mi>c</mi>
          <mn>2</mn>
        </msup>
        <mo>&it;</mo>
        <msup>
          <mi>r</mi>
          <mn>2</mn>
        </msup>
        <mo>&it;</mo>
        <msup>
          <mi>&omega;</mi>
          <mn>2</mn>
        </msup>
      </mrow>
    </mrow>
  </mfrac>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00009" file="US20030001648A1-20030102-M00009.NB"/>
<image id="EMI-M00009" wi="216.027" he="21.12075" file="US20030001648A1-20030102-M00009.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> In order to further widen the 90&deg; phase-shifting operation range of the phase shifter, the number of cascade-connected stages of RC filters needs only to be increased to, e.g., three, four stages and the like. However, as the number of stages is increased, a reduction in an output voltage is larger. From the equation (5), it can be understood that input impedance of the polyphase filter of this example is r/({square root}2). </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> For example, when a phase shifter operated by 1 GHz is designed, assuming that a capacitor c installed in an integrated circuit is 1 pF, a necessary resistance value is represented by r&equals;1/(2&pgr;&times;1 GHz&times;1 pF)&equals;160 &OHgr;. In the polyphase filter of cascade-connected two stages of this example, a load becomes about 57 &OHgr; when the nodes N<highlight><bold>1</bold></highlight> and N<highlight><bold>2</bold></highlight> are connected to each other, and when the nodes N<highlight><bold>3</bold></highlight> and N<highlight><bold>4</bold></highlight> are connected to each other, and a large current is necessary for driving with such low impedance. For example, a signal voltage necessary as a local signal of a most often used double balanced mixer is 100 to 200 mV at a peak-to-peak value. To obtain this signal voltage, the above described load of about 57 &OHgr; is driven by a voltage of 140 to 280 mV at a peak-to-peak value, necessitating a sine wave current of 2.5 mA to 5 mA to be supplied without any distortions. Thus, consumption of current becomes very large. It is not practical to supply such a large current in the integrated circuit. Thus, as in the case of the conventional phase shifter described above with reference to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the polyphase filter is used by setting amplitude of an input signal voltage to be small, and amplifying its output voltage with a buffer circuit. However, since the buffer circuit composed of a differential amplifier itself consumes a great deal of power, consumption of power becomes large especially when the polyphase filter is composed of multistages, creating a need to reduce the consumption of power much more. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> According to the invention, the polyphase filter is driven not by a voltage but by a current and, by using its output current so as to make the buffer circuit unnecessary, low consumption of power can be achieved. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> In order to supply a current to the polyphase filter <highlight><bold>2</bold></highlight>, and calculate an output current, an H matrix represented by the following equation is used:  
<math-cwu id="MATH-US-00010">
<number>10</number>
<math>
<mrow>
  <mrow>
    <mo>[</mo>
    <mtable>
      <mtr>
        <mtd>
          <msub>
            <mi>E</mi>
            <mn>1</mn>
          </msub>
        </mtd>
      </mtr>
      <mtr>
        <mtd>
          <msub>
            <mi>I</mi>
            <mn>2</mn>
          </msub>
        </mtd>
      </mtr>
    </mtable>
    <mo>]</mo>
  </mrow>
  <mo>=</mo>
  <mrow>
    <mi>H</mi>
    <mo>&af;</mo>
    <mrow>
      <mo>[</mo>
      <mtable>
        <mtr>
          <mtd>
            <msub>
              <mi>I</mi>
              <mn>1</mn>
            </msub>
          </mtd>
        </mtr>
        <mtr>
          <mtd>
            <msub>
              <mi>E</mi>
              <mn>2</mn>
            </msub>
          </mtd>
        </mtr>
      </mtable>
      <mo>]</mo>
    </mrow>
  </mrow>
</mrow>
</math>
<mathematica-file id="MATHEMATICA-00010" file="US20030001648A1-20030102-M00010.NB"/>
<image id="EMI-M00010" wi="216.027" he="21.12075" file="US20030001648A1-20030102-M00010.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> When an input current iin is applied to the nodes N<highlight><bold>1</bold></highlight> and N<highlight><bold>2</bold></highlight>, and &minus;iin to the nodes N<highlight><bold>3</bold></highlight> and N<highlight><bold>4</bold></highlight>, assuming that an output voltage E<highlight><subscript>2 </subscript></highlight>is 0 (short-circuited), calculation of an output current I<highlight><subscript>2 </subscript></highlight>carried out by transforming the Y matrix into an H matrix is represented by the following equation (7):  
<math-cwu id="MATH-US-00011">
<number>11</number>
<math>
<mtable>
  <mtr>
    <mtd>
      <mrow>
        <msub>
          <mi>I</mi>
          <mn>2</mn>
        </msub>
        <mo>=</mo>
        <mrow>
          <mo>[</mo>
          <mtable>
            <mtr>
              <mtd>
                <mfrac>
                  <mrow>
                    <mi>iin</mi>
                    <mo>&af;</mo>
                    <mrow>
                      <mo>(</mo>
                      <mrow>
                        <mrow>
                          <msup>
                            <mi>c</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>r</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>&omega;</mi>
                            <mn>2</mn>
                          </msup>
                        </mrow>
                        <mo>+</mo>
                        <mrow>
                          <mn>2</mn>
                          <mo>&it;</mo>
                          <mi>jcr&omega;</mi>
                        </mrow>
                        <mo>+</mo>
                        <mn>1</mn>
                      </mrow>
                      <mo>)</mo>
                    </mrow>
                  </mrow>
                  <mrow>
                    <mrow>
                      <mrow>
                        <mo>-</mo>
                        <msup>
                          <mi>c</mi>
                          <mn>2</mn>
                        </msup>
                      </mrow>
                      <mo>&it;</mo>
                      <msup>
                        <mi>r</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>&omega;</mi>
                        <mn>2</mn>
                      </msup>
                    </mrow>
                    <mo>+</mo>
                    <mrow>
                      <mn>4</mn>
                      <mo>&it;</mo>
                      <mi>jcr&omega;</mi>
                    </mrow>
                    <mo>+</mo>
                    <mn>1</mn>
                  </mrow>
                </mfrac>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mfrac>
                  <mrow>
                    <mi>iin</mi>
                    <mo>&af;</mo>
                    <mrow>
                      <mo>(</mo>
                      <mrow>
                        <mrow>
                          <msup>
                            <mi>c</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>r</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>&omega;</mi>
                            <mn>2</mn>
                          </msup>
                        </mrow>
                        <mo>-</mo>
                        <mrow>
                          <mn>2</mn>
                          <mo>&it;</mo>
                          <mi>jcr&omega;</mi>
                        </mrow>
                        <mo>+</mo>
                        <mn>1</mn>
                      </mrow>
                      <mo>)</mo>
                    </mrow>
                  </mrow>
                  <mrow>
                    <mrow>
                      <mrow>
                        <mo>-</mo>
                        <msup>
                          <mi>c</mi>
                          <mn>2</mn>
                        </msup>
                      </mrow>
                      <mo>&it;</mo>
                      <msup>
                        <mi>r</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>&omega;</mi>
                        <mn>2</mn>
                      </msup>
                    </mrow>
                    <mo>+</mo>
                    <mrow>
                      <mn>4</mn>
                      <mo>&it;</mo>
                      <mi>jcr&omega;</mi>
                    </mrow>
                    <mo>+</mo>
                    <mn>1</mn>
                  </mrow>
                </mfrac>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mfrac>
                  <mrow>
                    <mi>iin</mi>
                    <mo>&af;</mo>
                    <mrow>
                      <mo>(</mo>
                      <mrow>
                        <mrow>
                          <msup>
                            <mi>c</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>r</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>&omega;</mi>
                            <mn>2</mn>
                          </msup>
                        </mrow>
                        <mo>+</mo>
                        <mrow>
                          <mn>2</mn>
                          <mo>&it;</mo>
                          <mi>jcr&omega;</mi>
                        </mrow>
                        <mo>+</mo>
                        <mn>1</mn>
                      </mrow>
                      <mo>)</mo>
                    </mrow>
                  </mrow>
                  <mrow>
                    <mrow>
                      <msup>
                        <mi>c</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>r</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>&omega;</mi>
                        <mn>2</mn>
                      </msup>
                    </mrow>
                    <mo>-</mo>
                    <mrow>
                      <mn>4</mn>
                      <mo>&it;</mo>
                      <mi>jcr&omega;</mi>
                    </mrow>
                    <mo>+</mo>
                    <mn>1</mn>
                  </mrow>
                </mfrac>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mfrac>
                  <mrow>
                    <mi>iin</mi>
                    <mo>&af;</mo>
                    <mrow>
                      <mo>(</mo>
                      <mrow>
                        <mrow>
                          <msup>
                            <mi>c</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>r</mi>
                            <mn>2</mn>
                          </msup>
                          <mo>&it;</mo>
                          <msup>
                            <mi>&omega;</mi>
                            <mn>2</mn>
                          </msup>
                        </mrow>
                        <mo>-</mo>
                        <mrow>
                          <mn>2</mn>
                          <mo>&it;</mo>
                          <mi>jcr&omega;</mi>
                        </mrow>
                        <mo>+</mo>
                        <mn>1</mn>
                      </mrow>
                      <mo>)</mo>
                    </mrow>
                  </mrow>
                  <mrow>
                    <mrow>
                      <msup>
                        <mi>c</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>r</mi>
                        <mn>2</mn>
                      </msup>
                      <mo>&it;</mo>
                      <msup>
                        <mi>&omega;</mi>
                        <mn>2</mn>
                      </msup>
                    </mrow>
                    <mo>-</mo>
                    <mrow>
                      <mn>4</mn>
                      <mo>&it;</mo>
                      <mi>jcr&omega;</mi>
                    </mrow>
                    <mo>+</mo>
                    <mn>1</mn>
                  </mrow>
                </mfrac>
              </mtd>
            </mtr>
          </mtable>
        </mrow>
      </mrow>
    </mtd>
    <mtd>
      <mrow>
        <mo>(</mo>
        <mn>7</mn>
        <mo>)</mo>
      </mrow>
    </mtd>
  </mtr>
</mtable>
</math>
<mathematica-file id="MATHEMATICA-00011" file="US20030001648A1-20030102-M00011.NB"/>
<image id="EMI-M00011" wi="216.027" he="87.11955" file="US20030001648A1-20030102-M00011.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> A following equation (8) is obtained with &ohgr;&equals;(1/cr)  
<math-cwu id="MATH-US-00012">
<number>12</number>
<math>
<mtable>
  <mtr>
    <mtd>
      <mrow>
        <msub>
          <mi>I</mi>
          <mn>2</mn>
        </msub>
        <mo>=</mo>
        <mrow>
          <mo>[</mo>
          <mtable>
            <mtr>
              <mtd>
                <mrow>
                  <mfrac>
                    <mrow>
                      <mn>1</mn>
                      <mo>-</mo>
                      <mi>j</mi>
                    </mrow>
                    <mn>2</mn>
                  </mfrac>
                  <mo>&it;</mo>
                  <mi>iin</mi>
                </mrow>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow>
                  <mfrac>
                    <mrow>
                      <mrow>
                        <mo>-</mo>
                        <mn>1</mn>
                      </mrow>
                      <mo>-</mo>
                      <mi>j</mi>
                    </mrow>
                    <mn>2</mn>
                  </mfrac>
                  <mo>&it;</mo>
                  <mi>iin</mi>
                </mrow>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow>
                  <mfrac>
                    <mrow>
                      <mrow>
                        <mo>-</mo>
                        <mn>1</mn>
                      </mrow>
                      <mo>+</mo>
                      <mi>j</mi>
                    </mrow>
                    <mn>2</mn>
                  </mfrac>
                  <mo>&it;</mo>
                  <mi>iin</mi>
                </mrow>
              </mtd>
            </mtr>
            <mtr>
              <mtd>
                <mrow>
                  <mfrac>
                    <mrow>
                      <mn>1</mn>
                      <mo>+</mo>
                      <mi>j</mi>
                    </mrow>
                    <mn>2</mn>
                  </mfrac>
                  <mo>&it;</mo>
                  <mi>iin</mi>
                </mrow>
              </mtd>
            </mtr>
          </mtable>
          <mo>]</mo>
        </mrow>
      </mrow>
    </mtd>
    <mtd>
      <mrow>
        <mo>(</mo>
        <mn>8</mn>
        <mo>)</mo>
      </mrow>
    </mtd>
  </mtr>
</mtable>
</math>
<mathematica-file id="MATHEMATICA-00012" file="US20030001648A1-20030102-M00012.NB"/>
<image id="EMI-M00012" wi="216.027" he="75.1275" file="US20030001648A1-20030102-M00012.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> These equations are similar to the equations (2) and (4), only difference being that vin is replaced with iin. Thus, it can be understood that a phase-shifting operation is carried out as in the case of the operation driven by the voltage. If this output current is supplied to load impedance ZL, a signal current can be converted into a signal voltage iin&times;ZL. Although iin and ZL depend on a dynamic range decided by a speed of an active element, and a power supply voltage, ranges thereof can be optionally selected, and a more preferable output signal voltage can be obtained. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a circuit diagrams showing a configuration of a phase shifter according to a first embodiment of the present invention. As shown in <cross-reference target="DRAWINGS">FIG. 6, a</cross-reference> voltage-to-current conversion circuit <highlight><bold>1</bold></highlight> includes a differential amplifier <highlight><bold>11</bold></highlight> having transistors Q<highlight><bold>11</bold></highlight> and Q<highlight><bold>12</bold></highlight>, which are constructed in such a manner that emitters connected in common are connected to a constant current source SC<highlight><bold>11</bold></highlight>, one and the other signals Si as balanced signals are entered to respective bases, connector are connected to one and the other input terminals of a polyphase filter <highlight><bold>2</bold></highlight>, and current signals Ci corresponding to voltage values of the input signals Si are supplied to the polyphase filter <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> The polyphase filter <highlight><bold>2</bold></highlight> is composed of the polyphase filers described above with reference to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, which are cascade-connected in three stages. That is, a similar RC filer is inserted between the RC filters of input and output stages. The polyphase filter <highlight><bold>2</bold></highlight> includes two input terminals for receiving one and the other input current signals Ci, and four terminals a<highlight><bold>1</bold></highlight>, b<highlight><bold>1</bold></highlight>, c<highlight><bold>1</bold></highlight> and d<highlight><bold>1</bold></highlight> for outputting 4-phase signals. In the embodiment, terminals A<highlight><bold>1</bold></highlight> and B<highlight><bold>2</bold></highlight> of an input side respectively corresponding to the terminals a<highlight><bold>1</bold></highlight> and b<highlight><bold>1</bold></highlight> in a DC manner are connected in common, and one of the input current signal Ci is entered thereto. Terminals C<highlight><bold>1</bold></highlight> and D<highlight><bold>1</bold></highlight> of the input side respectively corresponding to the terminals c<highlight><bold>1</bold></highlight> and d<highlight><bold>1</bold></highlight> in a DC manner are connected in common, and the other of the input current signal Ci is entered thereto. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> A load circuit <highlight><bold>3</bold></highlight> includes transistors Q<highlight><bold>31</bold></highlight>, Q<highlight><bold>32</bold></highlight>, Q<highlight><bold>33</bold></highlight> and Q<highlight><bold>34</bold></highlight>, and load resistors R<highlight><bold>31</bold></highlight>, R<highlight><bold>32</bold></highlight>, R<highlight><bold>33</bold></highlight> and R<highlight><bold>34</bold></highlight>: the transistors Q<highlight><bold>31</bold></highlight> to Q<highlight><bold>34</bold></highlight> having emitters respectively connected to the output terminals a<highlight><bold>1</bold></highlight>, b<highlight><bold>1</bold></highlight>, c<highlight><bold>1</bold></highlight> and d<highlight><bold>1</bold></highlight> of the polyphase filter <highlight><bold>2</bold></highlight>, and bases connected in common to a bias voltage Vb, and the resistors R<highlight><bold>31</bold></highlight> to R<highlight><bold>34</bold></highlight> having ends connected to respective collectors of the transistors Q<highlight><bold>31</bold></highlight> to Q<highlight><bold>34</bold></highlight>, and the other ends connected in common to a power source Vcc. The transistors Q<highlight><bold>31</bold></highlight> to Q<highlight><bold>34</bold></highlight> operate as current-to-voltage conversion circuits for converting input current values from the terminals a<highlight><bold>1</bold></highlight>, b<highlight><bold>1</bold></highlight>, c<highlight><bold>1</bold></highlight> and d<highlight><bold>1</bold></highlight> into voltage values by performing base grounding operations. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> Now, description is made of an operation of the embodiment by referring to <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. The differential amplifier <highlight><bold>11</bold></highlight> constituting the voltage-to-current conversion circuit <highlight><bold>1</bold></highlight> converts an input signal Si of an input voltage value into a signal current, and outputs an input current signal Ci to the polyphase filter <highlight><bold>2</bold></highlight>. The polyphase filter <highlight><bold>2</bold></highlight> receives the input current signal Ci, and outputs current signals respectively phase-shifted by 0&deg;, 90&deg;, 180&deg; and 270&deg; from the terminals a<highlight><bold>1</bold></highlight>, b<highlight><bold>1</bold></highlight>, c<highlight><bold>1</bold></highlight> and d<highlight><bold>1</bold></highlight>. The outputted 4-phase current signal Co is supplied to the load circuit <highlight><bold>3</bold></highlight>. The load circuit <highlight><bold>3</bold></highlight> converts the phase-shifted current signal Co into a voltage signal, and outputs a voltage signal phase-shifted by 0&deg; from a connection point between the transistor Q<highlight><bold>31</bold></highlight> and the resistor <highlight><bold>31</bold></highlight>, a voltage signal phase-shifted by 90&deg; from a connection point between the transistor Q<highlight><bold>32</bold></highlight> and the resistor R<highlight><bold>32</bold></highlight>, a voltage signal phase-shifted by 180&deg; from a connection point between the transistor Q<highlight><bold>33</bold></highlight> and the resistor R<highlight><bold>33</bold></highlight>, and a voltage signal phase-shifted by 270&deg; from a connection point between the transistor Q<highlight><bold>34</bold></highlight> and the resistor R<highlight><bold>34</bold></highlight>. Thus, a 4-phase output signal containing the signals phase-shifted by 90&deg;, 180&deg;, and 270&deg; is generated and outputted. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> With the configuration of the embodiment, it is possible to set an output of the polyphase filter <highlight><bold>2</bold></highlight> to be an operation point near a ground, and efficiently take out a current output of the polyphase filter <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> As an example, <cross-reference target="DRAWINGS">FIG. 7A</cross-reference> shows a result of calculating a phase difference and an amplitude error between the phases 0&deg; and 90&deg; of outputs by small signal simulation in the embodiment, assuming that r&equals;63 &OHgr; and c&equals;1 pF are set for a time constant of the polyphase filter, a resistance value RL&equals;1 &OHgr; is set for the resistors R<highlight><bold>31</bold></highlight>, R<highlight><bold>32</bold></highlight>, R<highlight><bold>33</bold></highlight> and R<highlight><bold>34</bold></highlight>, and an emitter current of the differential amplifier <highlight><bold>1</bold></highlight> is set to 1.5 mA. An amplitude error is 0 dB in all bands, and a range of a phase error of &plusmn;1&deg; is 1.68 GHz to 3.8 GHz. When a signal of 2 GHz, and 100 mV at a peak-to-peak value as a balanced input signal Si was supplied to the input of the differential amplifier <highlight><bold>1</bold></highlight>, an appearing signal voltage was 68 mV at a peak-to-peak value in each phase. A result of this calculation is shown in <cross-reference target="DRAWINGS">FIG. 7B</cross-reference>. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> showed the example of the polyphase filter composed of three-stage RC filters. However, the embodiment is not restrictive in this regard, and the number of RC filter stages constituting the polyphase filter can be optionally set to n (n&gE;2). </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a circuit diagram showing a second embodiment of the present invention. Components similar to those of <cross-reference target="DRAWINGS">FIG. 6</cross-reference> are denoted by similar reference codes/numerals. A difference from the first embodiment shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is that in place of the load circuit <highlight><bold>3</bold></highlight>, a load circuit <highlight><bold>3</bold></highlight>A is provided, which has two double differential circuits including transistors Q<highlight><bold>41</bold></highlight>, Q<highlight><bold>42</bold></highlight>, Q<highlight><bold>43</bold></highlight>, Q<highlight><bold>44</bold></highlight>, Q<highlight><bold>45</bold></highlight>, Q<highlight><bold>46</bold></highlight>, Q<highlight><bold>47</bold></highlight> and Q<highlight><bold>48</bold></highlight>, and resistors R<highlight><bold>31</bold></highlight>, R<highlight><bold>32</bold></highlight>, R<highlight><bold>33</bold></highlight> and R<highlight><bold>34</bold></highlight>. In the embodiment, the load circuit <highlight><bold>3</bold></highlight>A constitutes a double balanced mixer, and can perform orthogonal demodulation by a single balanced local signal. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> Now, detailed description is made of the load circuit <highlight><bold>3</bold></highlight>A of the embodiment. For 4-phase output terminals a<highlight><bold>1</bold></highlight>, b<highlight><bold>1</bold></highlight>, c<highlight><bold>1</bold></highlight> and d<highlight><bold>1</bold></highlight> of a polyphase filter <highlight><bold>2</bold></highlight>, commonly connected emitters (referred to as common emitters, hereinafter) of the differential circuit composed of the transistors Q<highlight><bold>41</bold></highlight> and Q<highlight><bold>42</bold></highlight> are connected to the terminal a<highlight><bold>1</bold></highlight>. Similarly, common emitters of the differential circuit composed of the transistors Q<highlight><bold>43</bold></highlight> and Q<highlight><bold>44</bold></highlight> are connected to the terminal b<highlight><bold>1</bold></highlight>; common emitters of the differential circuit composed of the transistors Q<highlight><bold>45</bold></highlight> and Q<highlight><bold>46</bold></highlight> to the terminal c<highlight><bold>1</bold></highlight>; and common emitters of the differential circuit composed of the transistors Q<highlight><bold>47</bold></highlight> and Q<highlight><bold>48</bold></highlight> to the terminal d<highlight><bold>1</bold></highlight>. Bases of the transistors Q<highlight><bold>41</bold></highlight>, Q<highlight><bold>43</bold></highlight>, Q<highlight><bold>45</bold></highlight> and Q<highlight><bold>47</bold></highlight> are connected in common to be set as one local signal input terminal, and bases of the transistors Q<highlight><bold>42</bold></highlight>, Q<highlight><bold>44</bold></highlight>, Q<highlight><bold>46</bold></highlight> and Q<highlight><bold>48</bold></highlight> are connected in common to be set as the other local signal input terminal. One and the other balanced local signals separately generated are entered to one and the other local signal input terminals. The load resistor R<highlight><bold>31</bold></highlight> is provided between a connection point and a power source Vcc, to which collectors of the transistors Q<highlight><bold>41</bold></highlight> and Q<highlight><bold>45</bold></highlight> are connected in common, and this connection point is used as one output terminal of a in-phase signal VoI. Similarly, the load resistor R<highlight><bold>33</bold></highlight> is provided between a connection point and a power source Vcc, to which collectors of the transistors Q<highlight><bold>42</bold></highlight> and Q<highlight><bold>46</bold></highlight> are connected in common, and this connection point is used as the other output terminal of the in-phase signal VoI. The load resistor R<highlight><bold>32</bold></highlight> is provided between a connection point and a power source Vcc, to which collectors of the transistors Q<highlight><bold>43</bold></highlight> and Q<highlight><bold>47</bold></highlight> are connected in common, and this connection point is used as one output terminal of an orthogonal signal VoQ. Similarly, the load resistor R<highlight><bold>34</bold></highlight> is provided between a connection point and a power source Vcc, to which collectors of the transistors Q<highlight><bold>44</bold></highlight> and Q<highlight><bold>48</bold></highlight> are connected in common, and this connection point is used as the other output terminal of the orthogonal signal VoQ. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> That is, the transistors Q<highlight><bold>41</bold></highlight>, A<highlight><bold>42</bold></highlight>, Q<highlight><bold>45</bold></highlight> and Q<highlight><bold>46</bold></highlight> constitute a first double differential circuit, and the transistors Q<highlight><bold>43</bold></highlight>, Q<highlight><bold>44</bold></highlight>, Q<highlight><bold>47</bold></highlight> and Q<highlight><bold>48</bold></highlight> constitute a second double differential circuit. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> In the terminals a<highlight><bold>1</bold></highlight>, b<highlight><bold>1</bold></highlight>, c<highlight><bold>1</bold></highlight> and d<highlight><bold>1</bold></highlight> of the polyphase filter <highlight><bold>2</bold></highlight>, if the terminal a<highlight><bold>1</bold></highlight> is set as a reference, currents having phase differences of 0&deg;, 90&deg;, 180&deg; and 270&deg; are supplied. Between the terminals a<highlight><bold>1</bold></highlight> and c<highlight><bold>1</bold></highlight>, outputs are balanced, i.e., a phase difference is 180&deg;, and the double differential circuit composed of the transistors Q<highlight><bold>41</bold></highlight>, Q<highlight><bold>42</bold></highlight>, Q<highlight><bold>45</bold></highlight> and Q<highlight><bold>46</bold></highlight> is operated as a so-called double balanced mixer. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> Since the load circuit <highlight><bold>3</bold></highlight>A is a double balanced mixer, the phase shifter of the embodiment divides an input signal Si entered to the differential amplifier <highlight><bold>11</bold></highlight> into two signals phase-shifted from each other by 90&deg; simultaneously convert frequencies thereof, and outputs a in-phase output signal VoI and an orthogonal output signal VoQ. In other words, according to the embodiment, by entering an orthogonally modulated input signal Si to the differential amplifier <highlight><bold>11</bold></highlight>, it is possible to perform orthogonal demodulation by a single balanced local signal Lo. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> shows the example, where the polyphase filter is composed to the RC filers of three stages. However, the invention is not limited to this example, and the number of stages of RC filers constituting the polyphase filter can be optionally set to n (n&gE;2). </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is a circuit diagram showing a third embodiment of the present invention. Components similar to those of <cross-reference target="DRAWINGS">FIG. 8</cross-reference> are denoted by similar reference codes/numerals. A difference from the second embodiment shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is that in place of the load circuit <highlight><bold>3</bold></highlight>A, a load circuit <highlight><bold>3</bold></highlight>B is provided, which has two double differential circuits including transistors Q<highlight><bold>51</bold></highlight>, Q<highlight><bold>52</bold></highlight>, Q<highlight><bold>53</bold></highlight>, Q<highlight><bold>54</bold></highlight>, Q<highlight><bold>55</bold></highlight>, Q<highlight><bold>56</bold></highlight>, Q<highlight><bold>57</bold></highlight> and Q<highlight><bold>58</bold></highlight>, and resistors R<highlight><bold>31</bold></highlight> and R<highlight><bold>32</bold></highlight>. Each double differential circuit includes two differential circuits. In the embodiment, the load circuit <highlight><bold>3</bold></highlight>B constitutes a double balanced mixer for receiving a in-phase local signal LoI of a balanced signal, and an orthogonal-phase local signal LoQ of a balanced signal different in phase by 90&deg; from the local signal LoI, and outputting an output signal Vo. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> Now, detailed description is made of the load circuit <highlight><bold>3</bold></highlight>B of the embodiment. For 4-phase output terminals a<highlight><bold>1</bold></highlight>, b<highlight><bold>1</bold></highlight>, c<highlight><bold>1</bold></highlight> and d<highlight><bold>1</bold></highlight> of a polyphase filter <highlight><bold>2</bold></highlight>, commonly connected emitters of the differential circuit composed of the transistors Q<highlight><bold>51</bold></highlight> and Q<highlight><bold>52</bold></highlight> are connected to the terminal a<highlight><bold>1</bold></highlight>. Similarly, common emitters of the differential circuit composed of the transistors Q<highlight><bold>53</bold></highlight> and Q<highlight><bold>54</bold></highlight> are connected to the terminal b<highlight><bold>1</bold></highlight>; common emitters of the differential circuit composed of the transistors Q<highlight><bold>55</bold></highlight> and Q<highlight><bold>56</bold></highlight> to the terminal c<highlight><bold>1</bold></highlight>; and common emitters of the differential circuit composed of the transistors Q<highlight><bold>57</bold></highlight> and Q<highlight><bold>58</bold></highlight> to the terminal d<highlight><bold>1</bold></highlight>. In the embodiment, bases of the transistors Q<highlight><bold>51</bold></highlight> and Q<highlight><bold>56</bold></highlight> are connected in common to supply one in-phase local signal LoI; and bases of the transistors Q<highlight><bold>52</bold></highlight> and Q<highlight><bold>55</bold></highlight> are connected in common to supply the other in-phase local signal LoI. Bases of the transistors Q<highlight><bold>53</bold></highlight> and Q<highlight><bold>58</bold></highlight> are connected in common to supply one orthogonal-phase local signal LoQl; and bases of the transistors Q<highlight><bold>54</bold></highlight> and Q<highlight><bold>57</bold></highlight> are connected in common to supply the other orthogonal-phase local signal LoQ. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> The load resistor R<highlight><bold>31</bold></highlight> is provided between a connection point and a power source Vcc, to which collectors of the transistors Q<highlight><bold>51</bold></highlight>, Q<highlight><bold>53</bold></highlight>, Q<highlight><bold>55</bold></highlight> and Q<highlight><bold>57</bold></highlight> are connected in common, and this connection point is used as one output terminal of an output signal Vo. Similarly, the load resistor R<highlight><bold>32</bold></highlight> is provided between a connection point and a power source Vcc, to which collectors of the transistors Q<highlight><bold>52</bold></highlight>, Q<highlight><bold>54</bold></highlight>, Q<highlight><bold>56</bold></highlight> and Q<highlight><bold>58</bold></highlight> are connected in common, and this connection point is used as the other output terminal of the output signal Vo. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> As a result, for output signals of the output terminals a<highlight><bold>1</bold></highlight> and c<highlight><bold>1</bold></highlight> of the polyphase filter <highlight><bold>2</bold></highlight>, a double balanced mixer operation is performed by the double differential circuit composed of the transistors Q<highlight><bold>51</bold></highlight>, Q<highlight><bold>52</bold></highlight>, Q<highlight><bold>55</bold></highlight> and Q<highlight><bold>56</bold></highlight>. For output signals of the output terminals b<highlight><bold>1</bold></highlight> and d<highlight><bold>1</bold></highlight> of the polyphase filter <highlight><bold>2</bold></highlight>, a double balanced mixer operation is performed by the double differential circuit composed of the transistors Q<highlight><bold>53</bold></highlight>, Q<highlight><bold>54</bold></highlight>, Q<highlight><bold>57</bold></highlight> and Q<highlight><bold>58</bold></highlight>. Accordingly, an output signal Vo becomes a synthesized signal of these two double balanced mixers. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> Now, consideration is given to an operation in this case. Assuming that an angular frequency of an input signal Si of the differential amplifier <highlight><bold>11</bold></highlight> is &ohgr;<highlight><subscript>RF</subscript></highlight>, and absolute values of amplitude and phase are not considered for simplification, RFI&equals;cos (&ohgr;<highlight><subscript>RF</subscript></highlight>t) is outputted to the output terminals a<highlight><bold>1</bold></highlight> and c<highlight><bold>1</bold></highlight> of the polyphase filter <highlight><bold>2</bold></highlight> and, similarly, RFQ&equals;sin (&ohgr;<highlight><subscript>RF</subscript></highlight>t) is supplied to the output terminals b<highlight><bold>1</bold></highlight> and d<highlight><bold>1</bold></highlight>. Assuming that angular frequencies of a in-phase local signal LoI and an orthogonal-phase local signal LoQ are both &ohgr;<highlight><subscript>Lo</subscript></highlight>, and absolute values of amplitude and phase are not considered, LoI&equals;cos (&ohgr;<highlight><subscript>Lo</subscript></highlight>t), and LoQ&equals;sin (&ohgr;<highlight><subscript>Lo</subscript></highlight>t) can be established. As is well known, a mixer is a multiplier. Thus, these are multiplied in first approximation, a load is selected so as to have a conversion gain of 1, and addition of these is represented by the following equation (9): </paragraph>
<paragraph lvl="0"><in-line-formula>RFI&times;LoI&plus;RFQ&times;LoQ&equals;cos (&ohgr;<highlight><subscript>RF</subscript></highlight><highlight><italic>t</italic></highlight>)&times;cos (&ohgr;<highlight><subscript>Lo</subscript></highlight><highlight><italic>t</italic></highlight>)&plus;sin (&ohgr;<highlight><subscript>RF</subscript></highlight><highlight><italic>t</italic></highlight>)&times;sin (&ohgr;<highlight><subscript>Lo</subscript></highlight><highlight><italic>t</italic></highlight>) &equals;cos (&ohgr;<highlight><subscript>RF</subscript></highlight>&minus;&ohgr;<highlight><subscript>Lo</subscript></highlight>)<highlight><italic>t </italic></highlight>&emsp;&emsp;(9) </in-line-formula></paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> As apparent from the above equation, in the load circuit <highlight><bold>3</bold></highlight>B of the embodiment, a term of cos (&ohgr;<highlight><subscript>RF</subscript></highlight>&plus;&ohgr;<highlight><subscript>Lo</subscript></highlight>) generated by multiplication is removed. That is, an image rejecting operation is carried out. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> shows the example, where the polyphase filter is composed to the RC filers of three stages. However, the invention is not limited to this example, and the number of stages of RC filers constituting the polyphase filter can be optionally set to n (n&gE;2). </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is a circuit diagram showing a fourth embodiment of the present invention. Components similar to those of <cross-reference target="DRAWINGS">FIG. 6</cross-reference> are denoted by similar reference codes/numerals. A difference from the first embodiment shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is that in place of the load circuit <highlight><bold>3</bold></highlight>, a load circuit <highlight><bold>3</bold></highlight>C is provided, which has four differential circuits including transistors Q<highlight><bold>61</bold></highlight>, Q<highlight><bold>62</bold></highlight>, Q<highlight><bold>63</bold></highlight>, Q<highlight><bold>64</bold></highlight>, Q<highlight><bold>65</bold></highlight>, Q<highlight><bold>66</bold></highlight>, Q<highlight><bold>67</bold></highlight> and Q<highlight><bold>68</bold></highlight>, and resistors R<highlight><bold>31</bold></highlight>, R<highlight><bold>32</bold></highlight>, R<highlight><bold>33</bold></highlight> and R<highlight><bold>34</bold></highlight>, and outputs a 4-phase output signal. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> Now, description is made of an operation of the embodiment by referring to <cross-reference target="DRAWINGS">FIG. 10</cross-reference>. Signal currents phase-shifted by 0&deg;, 90&deg;, 180&deg; and 270&deg; with a<highlight><bold>1</bold></highlight> set as a reference are outputted to 4-phase output terminals a<highlight><bold>1</bold></highlight>, b<highlight><bold>1</bold></highlight>, c<highlight><bold>1</bold></highlight> and d<highlight><bold>1</bold></highlight> of the polyphase filter <highlight><bold>2</bold></highlight>. Considering a ratio of (i<highlight><bold>9</bold></highlight>&plus;i<highlight><bold>10</bold></highlight>) and (i<highlight><bold>9</bold></highlight>&minus;i<highlight><bold>10</bold></highlight>) in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, the following equation (10) is established, leaving only a term of an imaginary number:  
<math-cwu id="MATH-US-00013">
<number>13</number>
<math>
<mtable>
  <mtr>
    <mtd>
      <mrow>
        <mfrac>
          <mrow>
            <mi>i9</mi>
            <mo>+</mo>
            <mi>i10</mi>
          </mrow>
          <mrow>
            <mi>i9</mi>
            <mo>-</mo>
            <mi>i10</mi>
          </mrow>
        </mfrac>
        <mo>=</mo>
        <mrow>
          <mrow>
            <mo>-</mo>
            <mfrac>
              <mi>j</mi>
              <mrow>
                <mn>2</mn>
                <mo>&it;</mo>
                <mi>cr&omega;</mi>
              </mrow>
            </mfrac>
          </mrow>
          <mo>-</mo>
          <mfrac>
            <mi>jcr&omega;</mi>
            <mn>2</mn>
          </mfrac>
        </mrow>
      </mrow>
    </mtd>
    <mtd>
      <mrow>
        <mo>(</mo>
        <mn>10</mn>
        <mo>)</mo>
      </mrow>
    </mtd>
  </mtr>
</mtable>
</math>
<mathematica-file id="MATHEMATICA-00013" file="US20030001648A1-20030102-M00013.NB"/>
<image id="EMI-M00013" wi="216.027" he="18.00225" file="US20030001648A1-20030102-M00013.TIF" imf="TIFF" ti="MF"/>
</math-cwu>
</paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> That is, at all the frequencies, (i<highlight><bold>9</bold></highlight>&plus;i<highlight><bold>10</bold></highlight>)/(i<highlight><bold>9</bold></highlight>&minus;i<highlight><bold>10</bold></highlight>) is phase-shifted by 90&deg;. For amplitude, when &ohgr; is 1/cr, (i<highlight><bold>9</bold></highlight>&plus;i<highlight><bold>10</bold></highlight>)/(i<highlight><bold>9</bold></highlight>&minus;i<highlight><bold>10</bold></highlight>) becomes &minus;j, realizing equality in amplitude. However, as a frequency is shifted from 1/cr, an amplitude error is increased. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> Such an increase of an amplitude error can be corrected by adding, for example an amplitude equalizer such as a limiter. Especially, by presetting an RC time constant to match a highest operation frequency, and making constant amplitude in a frequency lower than that by the amplitude equalizer, it is possible to obtain a phase shifter capable of shifting a phase by 90&deg; accurately in a very wide range. </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> The embodiment is designed to achieve the above-described function. For the output terminals a<highlight><bold>1</bold></highlight>, b<highlight><bold>1</bold></highlight>, c<highlight><bold>1</bold></highlight> and d<highlight><bold>1</bold></highlight> of a polyphase filter <highlight><bold>2</bold></highlight>, common emitters of the differential circuit composed of the transistors Q<highlight><bold>61</bold></highlight> and Q<highlight><bold>62</bold></highlight> are connected to the terminal a<highlight><bold>1</bold></highlight>; common emitters of the differential circuit composed of the transistors Q<highlight><bold>63</bold></highlight> and Q<highlight><bold>64</bold></highlight> to the terminal b<highlight><bold>1</bold></highlight>; common emitters of the differential circuit composed of the transistors Q<highlight><bold>65</bold></highlight> and Q<highlight><bold>66</bold></highlight> to the terminal cl; and common emitters of the differential circuit composed of the transistors Q<highlight><bold>67</bold></highlight> and Q<highlight><bold>68</bold></highlight> to the terminal d<highlight><bold>1</bold></highlight>. Bases of the transistors Q<highlight><bold>61</bold></highlight>, Q<highlight><bold>62</bold></highlight>, Q<highlight><bold>63</bold></highlight>, Q<highlight><bold>64</bold></highlight>, Q<highlight><bold>65</bold></highlight>, Q<highlight><bold>66</bold></highlight>, Q<highlight><bold>67</bold></highlight> and Q<highlight><bold>68</bold></highlight> are connected to a bias voltage source Vb. The load resistor R<highlight><bold>31</bold></highlight> is provided between a connection point and a power source Vcc, to which collectors of the transistors Q<highlight><bold>61</bold></highlight> and Q<highlight><bold>64</bold></highlight> are connected in common, and this connection point is used as an output terminal of a 0&deg; output signal. In this way, currents flowing to the output terminals a<highlight><bold>1</bold></highlight> and b<highlight><bold>1</bold></highlight> of the polyphase filter <highlight><bold>2</bold></highlight> are summed to obtain a 0&deg; output signal. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> For a difference, since there is an opposite-phase relation between a current signal outputted from the terminal b<highlight><bold>1</bold></highlight> and a current signal outputted from the terminal d<highlight><bold>1</bold></highlight>, a current outputted from the terminal a<highlight><bold>1</bold></highlight> and a current outputted from the terminal d<highlight><bold>1</bold></highlight> only need to be summed. The load resistor R<highlight><bold>34</bold></highlight> is provided between a connection point and a power source Vcc, to which collectors of the transistors Q<highlight><bold>62</bold></highlight> and Q<highlight><bold>67</bold></highlight> are connected in common, and this connection point is used as an output terminal of an output signal, i.e., a 270&deg; output signal. Similarly, for the terminals a<highlight><bold>1</bold></highlight> and d<highlight><bold>1</bold></highlight>, the loads resistor R<highlight><bold>32</bold></highlight> is provided between a connection point and a power source Vcc, to which collectors of the transistors Q<highlight><bold>63</bold></highlight> and Q<highlight><bold>66</bold></highlight> are connected in common, and this connection point is used as an output terminal of a 90&deg; output signal. The load resistor R<highlight><bold>33</bold></highlight> is provided between a connection point and a power source Vcc, to which collectors of the transistors Q<highlight><bold>65</bold></highlight> and Q<highlight><bold>68</bold></highlight> are connected in common, and this connection point is used as an output terminal of a 180&deg; output signal. In this way, it is possible to generate a signal having a phase difference of 90&deg; in a very wide band. </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> shows the example, where the polyphase filter is composed to the RC filers of three stages. However, the invention is not limited to this example, and the number of stages of RC filers constituting the polyphase filter can be optionally set to n (n&gE;2). </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> In the above-described first to fourth embodiments, consumption of current in the polyphase filter and the load circuit amounts to only one differential amplifier for one phase, and the number of buffer circuits can be reduced compared with the conventional broadband phase shifter of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. Thus, especially in the case of a phase shifter having a large number of cascade-connected stages of RC filters, consumption of power can be greatly reduced. Moreover, in the second and third embodiments, in addition to the advantage of a reduction in the number of buffer circuits, two or more double balanced mixers conventionally provided outside the phase shifter can be installed inside the phase shifter as loads to be shared. As a result, it is possible to further reduce the consumption of power. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> As described above, the phase shifter of the invention is constructed in such a manner that the driving section includes the voltage-to-current conversion circuit for converting a voltage value of a input signal into a current value, and outputting an input current signal, the polyphase filter outputs a polyphase phase-shifted current signal as a corresponding polyphase phase-shifted signal according to supplying of the input current signal, the load circuit includes the polyphase current-to-voltage conversion circuit for converting a current value of the polyphase phase-shifted current signal into a voltage value, and outputting a corresponding output signal, and the polyphase filter is driven by a current. The invention is advantageous in that since the number of buffer circuits conventionally needed to prevent attenuation of a signal can be reduced, consumption of power can be reduced. Furthermore, in the second and third embodiments, since other circuit block functions such as double balanced mixers can be installed in the phase shifter, a circuit can be simplified, achieving a further reduction in the consumption of power. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A phase sifter comprising: 
<claim-text>a voltage-to-current conversion circuit for receiving an input signal, converting a voltage value of said input signal into a current value, and outputting an input current signal; </claim-text>
<claim-text>an RC polyphase filter composed of a plurality of cascade-connected stages of RC filters for receiving said input current signal, and outputting a polyphase phase-shifted current signal, each RC filter having resistive and capacitive elements connected alternately cyclically, one end of each resistive element being set an input terminal, and the other end of each resistive element being set as an output terminal; and </claim-text>
<claim-text>a load circuit including a current-to-voltage conversion circuit for converting each current value of said polyphase phase-shifted current signal into a voltage value, and outputting a output signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. A phase shifter according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said voltage-to-current conversion circuit includes a differential amplifier composed of a first transistor having an emitter connected to a constant current source, one input signal as a balanced signal entered to a base, and a collector connected to one input terminal of said RC polyphase filter, and a second transistor having an emitter connected to said constant current source, the other input signal connected to a base, and a collector connected to the other input terminal of said RC polyphase filter, and a current signal corresponding to a voltage value of said input signal is supplied to said RC polyphase filter. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. A phase shifter according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said RC polyphase filter is constructed by cascade-connecting n stages (n&gE;2) of RC filters, each RC filter including a first resistor having one end connected to a first input terminal, and the other end connected to a first output terminal, a second resistor having one end connected to a second input terminal, and the other end connected to a second output terminal, a third resistor having one end connected to a third input terminal, and the other end connected to a third output terminal, a fourth resistor having one end connected to a fourth input terminal, and the other end connected to a fourth output terminal, a first capacitor having one end connected to the other end of said first resistor, and the other end connected to one end of said second resistor, a second capacitor having one end connected to the other end of said second resistor, and the other end connected to one end of said third resistor, a third capacitor having one end connected to the other end of said third resistor, and the other end connected to one end of said fourth resistor, and a fourth capacitor having one end connected to the other end of said fourth resistor, and the other end connected to one end of said first resistor, said first and second input terminals of the RC filer of the first stage in an input side are connected in common to enter one input current signal, said third and fourth input terminals are connected in common to enter the other input current signal, and first to fourth phase-shifted output current signals are outputted from said first to fourth output terminals of the RC filter of the n-th stage in an output side. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. A phase shifter according to <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein said load circuit includes first to fourth transistors having emitters respectively connected to said first to fourth output terminals of said RC polyphase filter, bases connected in common to a bias power source, and operated as current-to-voltage conversion circuits each for converting an input current value of said polyphase phase-shifted current signal into a voltage value, first to fourth load resistive elements having ends connected to collectors of said first to fourth transistors, and the other ends connected to a power source, a connection point between said first resistive element and the collector of said first transistor is set as an output terminal of an output signal of 0&deg;, a connection point between said second resistive element and the collector of said second transistor is set as an output terminal of an output signal of 90&deg;, a connection point between said third resistive element and the collector of said third transistor is set as an output terminal of an output signal of 180&deg;, and a connection point between said fourth resistive element and the collector of said fourth transistor is set as an output terminal of an output signal of 270&deg;. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. A phase shifter according to <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein said load circuit includes first and second transistors having emitters connected in common to said first output terminal of said RC polyphase filter, and constituting a first differential circuit, third and fourth transistors having emitters connected in common to said second output terminal of said RC polyphase filter, and constituting a second differential circuit, fifth and sixth transistors having emitters connected in common to said third output terminal of said RC polyphase filter, and constituting a third differential circuit, seventh and eighth transistors having emitters connected in common to said fourth output terminal of said RC polyphase filter, and constituting a fourth differential circuit, and first to fourth resistive elements having ends connected to a power source, bases of said first, third, fifth and seventh transistors are connected in common to be set as a first local signal input terminal, bases of said second, fourth, sixth and eighth transistors are connected in common to be set as a second local signal input terminal, a balanced local signal is supplied from the outside to said first local signal input terminal, a balanced local signal of opposite sign is supplied to said second local signal input terminal, a connection point, to which the other end of said first resistor and collectors of said first and fifth transistors are connected in common, is set as one output terminal of a in-phase output signal, a connection point, to which the other end of said third resistor and collectors of said second and sixth transistors are connected in common, is set as the other output terminal of said in-phase output signal, a connection point, to which the other end of said second resistor and collectors of said third and seventh transistors are connected in common, is set as one output terminal of an orthogonal-phase output signal, and a connection point, to which the other end of said fourth resistor and collectors of said fourth and eighth transistors are connected in common, is set as the other output terminal of said orthogonal-phase output signal. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A phase shifter according to <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein said load circuit includes first and second transistors having emitters connected in common to said first output terminal of said RC polyphase filter, and constituting a first differential circuit, third and fourth transistors having emitters connected in common to said second output terminal of said RC polyphase filter, and constituting a second differential circuit, fifth and sixth transistors having emitters connected in common to said third output terminal of said RC polyphase filter, and constituting a third differential circuit, seventh and eighth transistors having emitters connected in common to said fourth output terminal of said RC polyphase filter, and constituting a fourth differential circuit, and first and second resistive elements having ends connected to a power source, bases of said first and sixth transistors are connected in common to be set as a first in-phase local signal input terminal, bases of said second and fifth transistors are connected in common to be set as a second in-phase local signal input terminal, bases of said third and eighth transistors are connected in common to be set as a first orthogonal-phase local signal input terminal, bases of said fourth and seventh transistors are connected in common to be set as a second orthogonal-phase local signal input terminal, a balanced in-phase local signal is supplied from the outside to said first in-phase local signal input terminal, a balanced in-phase local signal of opposite sign is supplied to said second in-phase local signal input terminal, a balanced orthogonal-phase local signal is supplied from the outside to said first orthogonal-phase local signal input terminal, a balanced orthogonal-phase local signal of opposite sign is supplied to said second orthogonal-phase local signal input terminal, a connection point, to which the other end of said first resistor and collectors of said first, third, fifth and seventh transistors are connected in common, is set as one output terminal of an output signal, and a connection point, to which the other end of said second resistor and collectors of said second, fourth, sixth and eighth transistors are connected in common, is set as the other output terminal of said output signal. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A phase shifter according to <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein said load circuit includes first and second transistors having emitters connected in common to said first output terminal of said RC polyphase filter, and constituting a first differential circuit, third and fourth transistors having emitters connected in common to said second output terminal of said RC polyphase filter, and constituting a second differential circuit, fifth and sixth transistors having emitters connected in common to said third output terminal of said RC polyphase filter, and constituting a third differential circuit, seventh and eighth transistors having emitters connected in common to said fourth output terminal of said RC polyphase filter, and constituting a fourth differential circuit, and first to fourth resistive elements having ends connected to a power source, bases of said first to eighth transistors are connected in common to a bias power source, a connection point, to which the other end of said first resistive element and collectors of said first and fourth transistors are connected in common, is set as one output terminal of an output signal phase shifted by 0&deg;, a connection point, to which the other end of said second resistive element and collectors of said third and sixth transistors are connected in common, is set as an output terminal of an output signal phase-shifted by 90&deg;, a connection point, to which the other end of said third resistive element and collectors of said fifth and eighth transistors are connected in common, is set as an output terminal of an output signal phase-shifted by 180&deg;, and a connection point, to which the other end of said fourth resistive element and collectors of said second and seventh transistors are connected in common, is set as an output terminal of an output signal phase-shifted by 270&deg;.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001648A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001648A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001648A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001648A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001648A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001648A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001648A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001648A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001648A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030001648A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030001648A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
