
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.54

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency dst_ack$_DFFE_PN0P_/CK ^
  -0.07 target latency ack_sync[0]$_DFF_PN0_/CK ^
   0.00 CRPR
--------------
   0.17 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: data_reg[2]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.15    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold3/A (CLKBUF_X1)
     1    1.00    0.01    0.02    0.22 ^ hold3/Z (CLKBUF_X1)
                                         net74 (net)
                  0.01    0.00    0.22 ^ hold1/A (CLKBUF_X1)
     1    6.80    0.02    0.04    0.26 ^ hold1/Z (CLKBUF_X1)
                                         net72 (net)
                  0.02    0.00    0.26 ^ input36/A (BUF_X8)
     7   21.13    0.01    0.03    0.29 ^ input36/Z (BUF_X8)
                                         net36 (net)
                  0.01    0.00    0.29 ^ data_reg[2]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.29   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.39    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/A (CLKBUF_X3)
     4    8.72    0.01    0.03    0.03 ^ clkbuf_0_src_clk/Z (CLKBUF_X3)
                                         clknet_0_src_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_src_clk/A (CLKBUF_X3)
    10   12.57    0.01    0.04    0.07 ^ clkbuf_2_1__f_src_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_src_clk (net)
                  0.01    0.00    0.07 ^ data_reg[2]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.20    0.27   library removal time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)


Startpoint: ack_sync[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ack_sync[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.39    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/A (CLKBUF_X3)
     4    8.72    0.01    0.03    0.03 ^ clkbuf_0_src_clk/Z (CLKBUF_X3)
                                         clknet_0_src_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_src_clk/A (CLKBUF_X3)
     9   12.99    0.01    0.04    0.07 ^ clkbuf_2_0__f_src_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_src_clk (net)
                  0.01    0.00    0.07 ^ ack_sync[0]$_DFF_PN0_/CK (DFFR_X1)
     1    1.38    0.01    0.09    0.16 v ack_sync[0]$_DFF_PN0_/Q (DFFR_X1)
                                         ack_sync[0] (net)
                  0.01    0.00    0.16 v ack_sync[1]$_DFF_PN0_/D (DFFR_X1)
                                  0.16   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.39    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/A (CLKBUF_X3)
     4    8.72    0.01    0.03    0.03 ^ clkbuf_0_src_clk/Z (CLKBUF_X3)
                                         clknet_0_src_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_src_clk/A (CLKBUF_X3)
     9   12.99    0.01    0.04    0.07 ^ clkbuf_2_0__f_src_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_src_clk (net)
                  0.01    0.00    0.07 ^ ack_sync[1]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.16   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: data_reg[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.15    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold3/A (CLKBUF_X1)
     1    1.00    0.01    0.02    0.22 ^ hold3/Z (CLKBUF_X1)
                                         net74 (net)
                  0.01    0.00    0.22 ^ hold1/A (CLKBUF_X1)
     1    6.80    0.02    0.04    0.26 ^ hold1/Z (CLKBUF_X1)
                                         net72 (net)
                  0.02    0.00    0.26 ^ input36/A (BUF_X8)
     7   21.13    0.01    0.03    0.29 ^ input36/Z (BUF_X8)
                                         net36 (net)
                  0.01    0.00    0.29 ^ hold2/A (BUF_X8)
    29   61.72    0.02    0.03    0.32 ^ hold2/Z (BUF_X8)
                                         net73 (net)
                  0.02    0.01    0.33 ^ data_reg[4]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.33   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    3.39    0.00    0.00    1.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_src_clk/A (CLKBUF_X3)
     4    8.72    0.01    0.03    1.03 ^ clkbuf_0_src_clk/Z (CLKBUF_X3)
                                         clknet_0_src_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_1__f_src_clk/A (CLKBUF_X3)
    10   12.57    0.01    0.04    1.07 ^ clkbuf_2_1__f_src_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_src_clk (net)
                  0.01    0.00    1.07 ^ data_reg[4]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    1.07   clock reconvergence pessimism
                          0.06    1.13   library recovery time
                                  1.13   data required time
-----------------------------------------------------------------------------
                                  1.13   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.39    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/A (CLKBUF_X3)
     4    8.72    0.01    0.03    0.03 ^ clkbuf_0_src_clk/Z (CLKBUF_X3)
                                         clknet_0_src_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_src_clk/A (CLKBUF_X3)
     9   12.99    0.01    0.04    0.07 ^ clkbuf_2_0__f_src_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_src_clk (net)
                  0.01    0.00    0.07 ^ src_req$_DFFE_PN0P_/CK (DFFR_X1)
     4    9.13    0.02    0.12    0.19 ^ src_req$_DFFE_PN0P_/Q (DFFR_X1)
                                         src_req (net)
                  0.02    0.00    0.19 ^ _154_/A (XNOR2_X2)
     2    7.46    0.03    0.05    0.24 ^ _154_/ZN (XNOR2_X2)
                                         net71 (net)
                  0.03    0.00    0.24 ^ output71/A (BUF_X1)
     1    0.35    0.01    0.02    0.26 ^ output71/Z (BUF_X1)
                                         src_ready (net)
                  0.01    0.00    0.26 ^ src_ready (out)
                                  0.26   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: data_reg[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.15    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold3/A (CLKBUF_X1)
     1    1.00    0.01    0.02    0.22 ^ hold3/Z (CLKBUF_X1)
                                         net74 (net)
                  0.01    0.00    0.22 ^ hold1/A (CLKBUF_X1)
     1    6.80    0.02    0.04    0.26 ^ hold1/Z (CLKBUF_X1)
                                         net72 (net)
                  0.02    0.00    0.26 ^ input36/A (BUF_X8)
     7   21.13    0.01    0.03    0.29 ^ input36/Z (BUF_X8)
                                         net36 (net)
                  0.01    0.00    0.29 ^ hold2/A (BUF_X8)
    29   61.72    0.02    0.03    0.32 ^ hold2/Z (BUF_X8)
                                         net73 (net)
                  0.02    0.01    0.33 ^ data_reg[4]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.33   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    3.39    0.00    0.00    1.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_src_clk/A (CLKBUF_X3)
     4    8.72    0.01    0.03    1.03 ^ clkbuf_0_src_clk/Z (CLKBUF_X3)
                                         clknet_0_src_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_1__f_src_clk/A (CLKBUF_X3)
    10   12.57    0.01    0.04    1.07 ^ clkbuf_2_1__f_src_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_src_clk (net)
                  0.01    0.00    1.07 ^ data_reg[4]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    1.07   clock reconvergence pessimism
                          0.06    1.13   library recovery time
                                  1.13   data required time
-----------------------------------------------------------------------------
                                  1.13   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.39    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/A (CLKBUF_X3)
     4    8.72    0.01    0.03    0.03 ^ clkbuf_0_src_clk/Z (CLKBUF_X3)
                                         clknet_0_src_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_src_clk/A (CLKBUF_X3)
     9   12.99    0.01    0.04    0.07 ^ clkbuf_2_0__f_src_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_src_clk (net)
                  0.01    0.00    0.07 ^ src_req$_DFFE_PN0P_/CK (DFFR_X1)
     4    9.13    0.02    0.12    0.19 ^ src_req$_DFFE_PN0P_/Q (DFFR_X1)
                                         src_req (net)
                  0.02    0.00    0.19 ^ _154_/A (XNOR2_X2)
     2    7.46    0.03    0.05    0.24 ^ _154_/ZN (XNOR2_X2)
                                         net71 (net)
                  0.03    0.00    0.24 ^ output71/A (BUF_X1)
     1    0.35    0.01    0.02    0.26 ^ output71/Z (BUF_X1)
                                         src_ready (net)
                  0.01    0.00    0.26 ^ src_ready (out)
                                  0.26   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.16265521943569183

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8193

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
23.549219131469727

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9297

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_reg[12]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ src_clk (in)
   0.03    0.03 ^ clkbuf_0_src_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_src_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ src_req$_DFFE_PN0P_/CK (DFFR_X1)
   0.12    0.19 ^ src_req$_DFFE_PN0P_/Q (DFFR_X1)
   0.05    0.24 ^ _154_/ZN (XNOR2_X2)
   0.03    0.26 v _155_/ZN (NAND2_X4)
   0.03    0.30 v _156_/Z (BUF_X4)
   0.05    0.34 v _160_/Z (MUX2_X1)
   0.00    0.34 v data_reg[12]$_DFFE_PN0P_/D (DFFR_X1)
           0.34   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ src_clk (in)
   0.03    1.03 ^ clkbuf_0_src_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_2_2__f_src_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ data_reg[12]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.04    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.34   data arrival time
---------------------------------------------------------
           0.69   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ack_sync[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ack_sync[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ src_clk (in)
   0.03    0.03 ^ clkbuf_0_src_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_src_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ack_sync[0]$_DFF_PN0_/CK (DFFR_X1)
   0.09    0.16 v ack_sync[0]$_DFF_PN0_/Q (DFFR_X1)
   0.00    0.16 v ack_sync[1]$_DFF_PN0_/D (DFFR_X1)
           0.16   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ src_clk (in)
   0.03    0.03 ^ clkbuf_0_src_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_src_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ack_sync[1]$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.07   clock reconvergence pessimism
   0.01    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.16   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0693

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0695

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.2614

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.5386

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
206.044376

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.63e-04   1.26e-04   6.16e-06   8.94e-04  55.6%
Combinational          4.05e-04   1.72e-04   5.86e-06   5.83e-04  36.2%
Clock                  5.87e-05   7.26e-05   1.93e-07   1.31e-04   8.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.23e-03   3.70e-04   1.22e-05   1.61e-03 100.0%
                          76.2%      23.0%       0.8%
