 
****************************************
Report : timing
        -path full_clock
        -delay max
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fme
Version: M-2016.12-SP4
Date   : Fri Jun 23 12:41:53 2017
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc_ccs
Wire Load Model Mode: Inactive.

  Startpoint: fme_con/state_reg_2_
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: out_13[1] (output port clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLOCK (rise edge)                                                                                   0.000      0.000
  clock network delay (ideal)                                                                               0.346      0.346
  fme_con/state_reg_2_/CP (EDFCNQD1BWP)                            0.000     0.148     0.000                0.000 #    0.346 r    (200.22,351.21)
  fme_con/state_reg_2_/Q (EDFCNQD1BWP)                                       0.019                          0.102      0.448 f    (203.51,351.32)
  fme_con/state[2] (net)                        5        0.004                                              0.000      0.448 f    [0.00,0.00]
  fme_con/U3/I (INVD0BWP)                                          0.000     0.019     0.000                0.000 *    0.448 f    (204.73,353.43)
  fme_con/U3/ZN (INVD0BWP)                                                   0.022                          0.019      0.467 r    (204.96,353.46)
  fme_con/n16 (net)                             2        0.001                                              0.000      0.467 r    [0.00,0.00]
  fme_con/U4/A2 (NR2XD0BWP)                                        0.000     0.022     0.000                0.000 *    0.467 r    (205.36,353.52)
  fme_con/U4/ZN (NR2XD0BWP)                                                  0.033                          0.027      0.494 f    (205.68,353.56)
  fme_con/n14 (net)                             5        0.003                                              0.000      0.494 f    [0.00,0.00]
  fme_con/U5/I (INVD0BWP)                                          0.000     0.033     0.000                0.000 *    0.494 f    (207.98,353.30)
  fme_con/U5/ZN (INVD0BWP)                                                   0.075                          0.053      0.548 r    (208.21,353.33)
  fme_con/n24 (net)                             6        0.006                                              0.000      0.548 r    [0.00,0.01]
  fme_con/U8/A1 (CKND2D4BWP)                                       0.000     0.075     0.000                0.000 *    0.548 r    (205.60,351.56)
  fme_con/U8/ZN (CKND2D4BWP)                                                 0.216                          0.146      0.693 f    (206.22,351.76)
  fme_con/direction_buffer_int (net)           45        0.104                                              0.000      0.693 f    [0.08,0.10]
  fme_con/U13/I (INVD0BWP)                                         0.000     0.216     0.000                0.000 *    0.694 f    (205.05,349.62)
  fme_con/U13/ZN (INVD0BWP)                                                  0.089                          0.078      0.772 r    (205.29,349.65)
  fme_con/n36 (net)                             3        0.003                                              0.000      0.772 r    [0.00,0.00]
  fme_con/U25/A1 (ND2D0BWP)                                        0.000     0.089     0.000                0.000 *    0.772 r    (204.42,349.66)
  fme_con/U25/ZN (ND2D0BWP)                                                  0.062                          0.052      0.824 f    (204.48,349.73)
  fme_con/direction_buffer_b (net)              2        0.003                                              0.000      0.824 f    [0.00,0.00]
  fme_con/direction_buffer_b (fme_controle_DATA_WIDTH8)                                                     0.000      0.824 f    (netlink)
  direction_buffer_b (net)                               0.003                                              0.000      0.824 f    [0.00,0.00]
  U2/I (CKBD4BWP)                                                  0.000     0.062     0.000                0.000 *    0.824 f    (203.02,348.39)
  U2/Z (CKBD4BWP)                                                            0.197                          0.135      0.959 f    (203.77,348.35)
  n6 (net)                                     89        0.172                                              0.000      0.959 f    [0.12,0.17]
  fme_op/direction_buffer_a (fme_operativo_DATA_WIDTH8)                                                     0.000      0.959 f    (netlink)
  fme_op/direction_buffer_a (net)                        0.172                                              0.000      0.959 f    [0.12,0.17]
  fme_op/buffer_a_superior/direction (buffer_ah_DATA_WIDTH8_5)                                              0.000      0.959 f    (netlink)
  fme_op/buffer_a_superior/direction (net)               0.172                                              0.000      0.959 f    [0.12,0.17]
  fme_op/buffer_a_superior/U11/I (BUFFD1BWP)                       0.000     0.200     0.000                0.034 *    0.993 f    (39.29,208.54)
  fme_op/buffer_a_superior/U11/Z (BUFFD1BWP)                                 0.118                          0.124      1.117 f    (39.68,208.51)
  fme_op/buffer_a_superior/n47 (net)           28        0.027                                              0.000      1.117 f    [0.01,0.03]
  fme_op/buffer_a_superior/U12/I (INVD0BWP)                        0.000     0.118     0.000                0.000 *    1.117 f    (38.80,185.82)
  fme_op/buffer_a_superior/U12/ZN (INVD0BWP)                                 0.133                          0.108      1.226 r    (39.03,185.85)
  fme_op/buffer_a_superior/n48 (net)           12        0.010                                              0.000      1.226 r    [0.00,0.01]
  fme_op/buffer_a_superior/U42/A1 (OA22D0BWP)                      0.000     0.133     0.000                0.000 *    1.226 r    (36.99,182.51)
  fme_op/buffer_a_superior/U42/Z (OA22D0BWP)                                 0.093                          0.092      1.318 r    (37.69,182.51)
  fme_op/buffer_a_superior/out_4[8] (net)       9        0.009                                              0.000      1.318 r    [0.00,0.01]
  fme_op/buffer_a_superior/out_4[8] (buffer_ah_DATA_WIDTH8_5)                                               0.000      1.318 r    (netlink)
  fme_op/out_a_sup_4[8] (net)                            0.009                                              0.000      1.318 r    [0.00,0.01]
  fme_op/U391/A1 (IAO21D1BWP)                                      0.000     0.093     0.000                0.000 *    1.318 r    (34.34,162.74)
  fme_op/U391/ZN (IAO21D1BWP)                                                0.203                          0.142      1.461 r    (35.06,162.79)
  fme_op/out_13[1] (net)                        1        0.019                                              0.000      1.461 r    [0.00,0.02]
  fme_op/out_13[1] (fme_operativo_DATA_WIDTH8)                                                              0.000      1.461 r    (netlink)
  out_13[1] (net)                                        0.019                                              0.000      1.461 r    [0.00,0.02]
  out_13[1] (out)                                                  0.000     0.203     0.000                0.001 *    1.462 r    ( 0.04,158.55)
  data arrival time                                                                                                    1.462

  clock CLOCK (rise edge)                                                                                   4.945      4.945
  clock network delay (ideal)                                                                               0.346      5.291
  clock uncertainty                                                                                        -0.495      4.797
  output external delay                                                                                    -2.967      1.830
  data required time                                                                                                   1.830
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.830
  data arrival time                                                                                                   -1.462
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.368


1
