v 20081231 1
C 65600 29400 0 0 0 title-bordered-C.sym
T 82500 30300 5 10 1 1 0 0 1
date=$Date: 2006/01/13 18:46:59 $
T 84400 30000 5 10 1 1 0 0 1
rev=$Revision: 1.4 $
T 84500 29700 5 10 1 1 0 0 1
auth=$Author: matt $
T 80300 30000 5 10 1 1 0 0 1
fname=$Source: /opt/usrp-hw-cvs/usrp-hw/basic-lf/lfrx.sch,v $
T 83700 30700 8 14 1 1 0 4 1
title=LFRX Daughterboard
T 81300 29700 9 10 1 0 0 0 1
1
T 82100 29700 9 10 1 0 0 0 1
1
N 85800 44200 85000 44200 4
{
T 85800 44200 5 10 1 1 0 6 1
netname=VINP_A
}
N 85800 43200 85000 43200 4
{
T 85800 43200 5 10 1 1 0 6 1
netname=VINN_A
}
C 83200 35100 1 0 1 generic-power.sym
{
T 83000 35350 5 10 1 1 0 3 1
net=AVDD:1
}
C 83200 32100 1 180 0 generic-power.sym
{
T 83000 31850 5 10 1 1 180 3 1
net=AGND:1
}
C 82900 34800 1 270 0 resistor-1.sym
{
T 83300 34200 5 10 1 1 90 0 1
refdes=R6
T 82800 34200 5 10 1 1 90 0 1
value=1K
T 82900 34800 5 10 0 1 270 0 1
footprint=0603
}
C 82100 33500 1 270 0 capacitor-1.sym
{
T 82400 32900 5 10 1 1 270 0 1
refdes=C24
T 82000 32900 5 10 1 1 270 0 1
value=.1uF
T 82100 33500 5 10 0 1 0 0 1
footprint=0603
}
C 82900 33500 1 270 0 resistor-1.sym
{
T 83300 32900 5 10 1 1 90 0 1
refdes=R7
T 82800 32900 5 10 1 1 90 0 1
value=1K
T 82900 33500 5 10 0 1 270 0 1
footprint=0603
}
N 83000 35100 83000 34800 4
N 83000 33900 83000 33500 4
N 83000 32600 83000 32100 4
N 83000 32400 82300 32400 4
N 82300 32400 82300 32600 4
N 82300 33700 82300 33500 4
C 79100 43700 1 0 0 SMA-5.sym
{
T 79100 44500 5 10 1 1 0 0 1
refdes=J19
T 79100 43700 5 10 0 1 0 6 1
footprint=SMA_VERT
}
C 79000 41400 1 180 1 generic-power.sym
{
T 79200 41150 5 10 1 1 180 3 1
net=AGND:1
}
N 79200 43700 79200 41400 4
C 79600 43600 1 270 0 resistor-1.sym
{
T 79900 43400 5 10 1 1 0 0 1
refdes=R9
T 79900 43200 5 10 1 1 0 0 1
value=49.9
T 79600 43600 5 10 0 1 270 0 1
footprint=0603
}
N 79600 44200 80700 44200 4
{
T 79700 44300 5 10 1 1 0 0 1
netname=RF_IN
}
N 79700 44200 79700 43600 4
N 79700 41700 79700 42700 4
C 84100 44100 1 0 0 resistor-1.sym
{
T 84700 44500 5 10 1 1 180 0 1
refdes=R10
T 84700 44000 5 10 1 1 180 0 1
value=49.9
T 84100 44100 5 10 0 1 0 0 1
footprint=0603
}
C 84100 43100 1 0 0 resistor-1.sym
{
T 84700 43500 5 10 1 1 180 0 1
refdes=R11
T 84700 43000 5 10 1 1 180 0 1
value=49.9
T 84100 43100 5 10 0 1 0 0 1
footprint=0603
}
C 85800 44000 1 0 0 capacitor-1.sym
{
T 86400 44300 5 10 1 1 0 0 1
refdes=C25
T 86400 43900 5 10 1 1 0 0 1
value=82pF
T 85800 44000 5 10 0 1 90 0 1
footprint=0603
}
C 85800 43000 1 0 0 capacitor-1.sym
{
T 86400 43300 5 10 1 1 0 0 1
refdes=C26
T 86400 42900 5 10 1 1 0 0 1
value=82pF
T 85800 43000 5 10 0 1 90 0 1
footprint=0603
}
C 86900 44000 1 270 1 generic-power.sym
{
T 87150 44200 5 10 1 1 270 3 1
net=AGND:1
}
N 86700 44200 86900 44200 4
C 86900 43000 1 270 1 generic-power.sym
{
T 87150 43200 5 10 1 1 270 3 1
net=AGND:1
}
N 86700 43200 86900 43200 4
N 83900 44200 84100 44200 4
N 83900 43200 84100 43200 4
N 82300 33700 83000 33700 4
C 81800 42300 1 0 0 ad813x.sym
{
T 83400 44800 5 10 1 1 0 6 1
refdes=U2
}
C 82400 45600 1 0 0 resistor-1.sym
{
T 82500 45800 5 10 1 1 0 0 1
refdes=R31
T 83000 45800 5 10 1 1 0 0 1
value=348
T 82400 45600 5 10 0 1 0 0 1
footprint=0603
}
C 80700 44100 1 0 0 resistor-1.sym
{
T 80700 44400 5 10 1 1 0 0 1
refdes=R30
T 81200 44400 5 10 1 1 0 0 1
value=348
T 80700 44100 5 10 0 1 0 0 1
footprint=0603
}
N 81600 44200 81900 44200 4
N 81800 44200 81800 45700 4
N 81800 45700 82400 45700 4
N 83300 45700 84000 45700 4
N 84000 45700 84000 44200 4
C 82500 41800 1 180 1 resistor-1.sym
{
T 82500 41500 5 10 1 1 180 6 1
refdes=R34
T 83000 41500 5 10 1 1 180 6 1
value=348
T 82500 41800 5 10 0 1 180 6 1
footprint=0603
}
N 83400 41700 84000 41700 4
N 84000 41700 84000 43200 4
N 81900 43200 81800 43200 4
N 81800 43200 81800 41700 4
C 79800 41800 1 180 1 resistor-1.sym
{
T 79800 41500 5 10 1 1 180 6 1
refdes=R32
T 80300 41500 5 10 1 1 180 6 1
value=24.9
T 79800 41800 5 10 0 1 180 6 1
footprint=0603
}
C 80800 41600 1 0 0 resistor-1.sym
{
T 80800 41900 5 10 1 1 0 0 1
refdes=R33
T 81300 41900 5 10 1 1 0 0 1
value=348
T 80800 41600 5 10 0 1 0 0 1
footprint=0603
}
N 80700 41700 80800 41700 4
N 81700 41700 82500 41700 4
N 81900 43700 80900 43700 4
{
T 81100 43700 5 10 1 1 0 0 1
netname=V_BIAS
}
C 82400 42300 1 180 1 generic-power.sym
{
T 82600 42050 5 10 1 1 180 3 1
net=AGND:1
}
N 82600 42300 82600 42400 4
C 82400 45100 1 0 0 generic-power.sym
{
T 82600 45350 5 10 1 1 0 3 1
net=AVDD:1
}
N 82600 45000 82600 45100 4
N 79200 41700 79800 41700 4
N 83000 33700 83400 33700 4
N 83400 33700 83400 32600 4
{
T 83400 33400 5 10 1 1 270 0 1
netname=V_BIAS
}
C 84400 34200 1 270 0 capacitor-1.sym
{
T 84700 33600 5 10 1 1 270 0 1
refdes=C50
T 84300 33600 5 10 1 1 270 0 1
value=.1uF
T 84400 34200 5 10 0 1 0 0 1
footprint=0603
}
N 83000 34900 84600 34900 4
N 84600 34900 84600 34200 4
N 83000 32400 84600 32400 4
N 84600 32400 84600 33300 4
T 84800 34000 9 10 1 0 0 0 2
This one tacked on
by hand in first build
T 83700 41000 9 20 1 0 0 0 1
~38 MHz Bandwidth
