;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; DriverSPI
DriverSPI_miso_m__0__DR EQU CYREG_GPIO_PRT1_DR
DriverSPI_miso_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DriverSPI_miso_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DriverSPI_miso_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DriverSPI_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DriverSPI_miso_m__0__HSIOM_GPIO EQU 0
DriverSPI_miso_m__0__HSIOM_I2C EQU 14
DriverSPI_miso_m__0__HSIOM_I2C_SDA EQU 14
DriverSPI_miso_m__0__HSIOM_MASK EQU 0x000000F0
DriverSPI_miso_m__0__HSIOM_SHIFT EQU 4
DriverSPI_miso_m__0__HSIOM_SPI EQU 15
DriverSPI_miso_m__0__HSIOM_SPI_MISO EQU 15
DriverSPI_miso_m__0__HSIOM_UART EQU 9
DriverSPI_miso_m__0__HSIOM_UART_TX EQU 9
DriverSPI_miso_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_miso_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
DriverSPI_miso_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_miso_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DriverSPI_miso_m__0__MASK EQU 0x02
DriverSPI_miso_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DriverSPI_miso_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DriverSPI_miso_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DriverSPI_miso_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DriverSPI_miso_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DriverSPI_miso_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DriverSPI_miso_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DriverSPI_miso_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DriverSPI_miso_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DriverSPI_miso_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DriverSPI_miso_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DriverSPI_miso_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DriverSPI_miso_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DriverSPI_miso_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DriverSPI_miso_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DriverSPI_miso_m__0__PC EQU CYREG_GPIO_PRT1_PC
DriverSPI_miso_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DriverSPI_miso_m__0__PORT EQU 1
DriverSPI_miso_m__0__PS EQU CYREG_GPIO_PRT1_PS
DriverSPI_miso_m__0__SHIFT EQU 1
DriverSPI_miso_m__DR EQU CYREG_GPIO_PRT1_DR
DriverSPI_miso_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DriverSPI_miso_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DriverSPI_miso_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DriverSPI_miso_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_miso_m__INTR EQU CYREG_GPIO_PRT1_INTR
DriverSPI_miso_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_miso_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DriverSPI_miso_m__MASK EQU 0x02
DriverSPI_miso_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DriverSPI_miso_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DriverSPI_miso_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DriverSPI_miso_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DriverSPI_miso_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DriverSPI_miso_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DriverSPI_miso_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DriverSPI_miso_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DriverSPI_miso_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DriverSPI_miso_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DriverSPI_miso_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DriverSPI_miso_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DriverSPI_miso_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DriverSPI_miso_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DriverSPI_miso_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DriverSPI_miso_m__PC EQU CYREG_GPIO_PRT1_PC
DriverSPI_miso_m__PC2 EQU CYREG_GPIO_PRT1_PC2
DriverSPI_miso_m__PORT EQU 1
DriverSPI_miso_m__PS EQU CYREG_GPIO_PRT1_PS
DriverSPI_miso_m__SHIFT EQU 1
DriverSPI_mosi_m__0__DR EQU CYREG_GPIO_PRT1_DR
DriverSPI_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DriverSPI_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DriverSPI_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DriverSPI_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DriverSPI_mosi_m__0__HSIOM_GPIO EQU 0
DriverSPI_mosi_m__0__HSIOM_I2C EQU 14
DriverSPI_mosi_m__0__HSIOM_I2C_SCL EQU 14
DriverSPI_mosi_m__0__HSIOM_MASK EQU 0x0000000F
DriverSPI_mosi_m__0__HSIOM_SHIFT EQU 0
DriverSPI_mosi_m__0__HSIOM_SPI EQU 15
DriverSPI_mosi_m__0__HSIOM_SPI_MOSI EQU 15
DriverSPI_mosi_m__0__HSIOM_UART EQU 9
DriverSPI_mosi_m__0__HSIOM_UART_RX EQU 9
DriverSPI_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_mosi_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
DriverSPI_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DriverSPI_mosi_m__0__MASK EQU 0x01
DriverSPI_mosi_m__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
DriverSPI_mosi_m__0__OUT_SEL_SHIFT EQU 0
DriverSPI_mosi_m__0__OUT_SEL_VAL EQU -1
DriverSPI_mosi_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DriverSPI_mosi_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DriverSPI_mosi_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DriverSPI_mosi_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DriverSPI_mosi_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DriverSPI_mosi_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DriverSPI_mosi_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DriverSPI_mosi_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DriverSPI_mosi_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DriverSPI_mosi_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DriverSPI_mosi_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DriverSPI_mosi_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DriverSPI_mosi_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DriverSPI_mosi_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DriverSPI_mosi_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DriverSPI_mosi_m__0__PC EQU CYREG_GPIO_PRT1_PC
DriverSPI_mosi_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DriverSPI_mosi_m__0__PORT EQU 1
DriverSPI_mosi_m__0__PS EQU CYREG_GPIO_PRT1_PS
DriverSPI_mosi_m__0__SHIFT EQU 0
DriverSPI_mosi_m__DR EQU CYREG_GPIO_PRT1_DR
DriverSPI_mosi_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DriverSPI_mosi_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DriverSPI_mosi_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DriverSPI_mosi_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_mosi_m__INTR EQU CYREG_GPIO_PRT1_INTR
DriverSPI_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_mosi_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DriverSPI_mosi_m__MASK EQU 0x01
DriverSPI_mosi_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DriverSPI_mosi_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DriverSPI_mosi_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DriverSPI_mosi_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DriverSPI_mosi_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DriverSPI_mosi_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DriverSPI_mosi_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DriverSPI_mosi_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DriverSPI_mosi_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DriverSPI_mosi_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DriverSPI_mosi_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DriverSPI_mosi_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DriverSPI_mosi_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DriverSPI_mosi_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DriverSPI_mosi_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DriverSPI_mosi_m__PC EQU CYREG_GPIO_PRT1_PC
DriverSPI_mosi_m__PC2 EQU CYREG_GPIO_PRT1_PC2
DriverSPI_mosi_m__PORT EQU 1
DriverSPI_mosi_m__PS EQU CYREG_GPIO_PRT1_PS
DriverSPI_mosi_m__SHIFT EQU 0
DriverSPI_SCB__CTRL EQU CYREG_SCB0_CTRL
DriverSPI_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
DriverSPI_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
DriverSPI_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
DriverSPI_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
DriverSPI_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
DriverSPI_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
DriverSPI_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
DriverSPI_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
DriverSPI_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
DriverSPI_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
DriverSPI_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
DriverSPI_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
DriverSPI_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
DriverSPI_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
DriverSPI_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
DriverSPI_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
DriverSPI_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
DriverSPI_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
DriverSPI_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
DriverSPI_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
DriverSPI_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
DriverSPI_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
DriverSPI_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
DriverSPI_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
DriverSPI_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
DriverSPI_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
DriverSPI_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
DriverSPI_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
DriverSPI_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
DriverSPI_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
DriverSPI_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
DriverSPI_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
DriverSPI_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
DriverSPI_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
DriverSPI_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
DriverSPI_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
DriverSPI_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
DriverSPI_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
DriverSPI_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
DriverSPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
DriverSPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
DriverSPI_SCB__INTR_M EQU CYREG_SCB0_INTR_M
DriverSPI_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
DriverSPI_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
DriverSPI_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
DriverSPI_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
DriverSPI_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
DriverSPI_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
DriverSPI_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
DriverSPI_SCB__INTR_S EQU CYREG_SCB0_INTR_S
DriverSPI_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
DriverSPI_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
DriverSPI_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
DriverSPI_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
DriverSPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
DriverSPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
DriverSPI_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
DriverSPI_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
DriverSPI_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
DriverSPI_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
DriverSPI_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
DriverSPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
DriverSPI_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
DriverSPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
DriverSPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
DriverSPI_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
DriverSPI_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
DriverSPI_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
DriverSPI_SCB__SS0_POSISTION EQU 1
DriverSPI_SCB__SS1_POSISTION EQU 2
DriverSPI_SCB__SS2_POSISTION EQU 0
DriverSPI_SCB__SS3_POSISTION EQU 3
DriverSPI_SCB__STATUS EQU CYREG_SCB0_STATUS
DriverSPI_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
DriverSPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
DriverSPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
DriverSPI_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
DriverSPI_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
DriverSPI_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
DriverSPI_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
DriverSPI_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
DriverSPI_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
DriverSPI_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
DriverSPI_SCBCLK__DIV_ID EQU 0x00000040
DriverSPI_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
DriverSPI_SCBCLK__PA_DIV_ID EQU 0x000000FF
DriverSPI_sclk_m__0__DR EQU CYREG_GPIO_PRT1_DR
DriverSPI_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DriverSPI_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DriverSPI_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DriverSPI_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DriverSPI_sclk_m__0__HSIOM_GPIO EQU 0
DriverSPI_sclk_m__0__HSIOM_MASK EQU 0x00000F00
DriverSPI_sclk_m__0__HSIOM_SHIFT EQU 8
DriverSPI_sclk_m__0__HSIOM_SPI EQU 15
DriverSPI_sclk_m__0__HSIOM_SPI_CLK EQU 15
DriverSPI_sclk_m__0__HSIOM_UART EQU 9
DriverSPI_sclk_m__0__HSIOM_UART_CTS EQU 9
DriverSPI_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_sclk_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
DriverSPI_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DriverSPI_sclk_m__0__MASK EQU 0x04
DriverSPI_sclk_m__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
DriverSPI_sclk_m__0__OUT_SEL_SHIFT EQU 4
DriverSPI_sclk_m__0__OUT_SEL_VAL EQU -1
DriverSPI_sclk_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DriverSPI_sclk_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DriverSPI_sclk_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DriverSPI_sclk_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DriverSPI_sclk_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DriverSPI_sclk_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DriverSPI_sclk_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DriverSPI_sclk_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DriverSPI_sclk_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DriverSPI_sclk_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DriverSPI_sclk_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DriverSPI_sclk_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DriverSPI_sclk_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DriverSPI_sclk_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DriverSPI_sclk_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DriverSPI_sclk_m__0__PC EQU CYREG_GPIO_PRT1_PC
DriverSPI_sclk_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DriverSPI_sclk_m__0__PORT EQU 1
DriverSPI_sclk_m__0__PS EQU CYREG_GPIO_PRT1_PS
DriverSPI_sclk_m__0__SHIFT EQU 2
DriverSPI_sclk_m__DR EQU CYREG_GPIO_PRT1_DR
DriverSPI_sclk_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DriverSPI_sclk_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DriverSPI_sclk_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DriverSPI_sclk_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_sclk_m__INTR EQU CYREG_GPIO_PRT1_INTR
DriverSPI_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_sclk_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DriverSPI_sclk_m__MASK EQU 0x04
DriverSPI_sclk_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DriverSPI_sclk_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DriverSPI_sclk_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DriverSPI_sclk_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DriverSPI_sclk_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DriverSPI_sclk_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DriverSPI_sclk_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DriverSPI_sclk_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DriverSPI_sclk_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DriverSPI_sclk_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DriverSPI_sclk_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DriverSPI_sclk_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DriverSPI_sclk_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DriverSPI_sclk_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DriverSPI_sclk_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DriverSPI_sclk_m__PC EQU CYREG_GPIO_PRT1_PC
DriverSPI_sclk_m__PC2 EQU CYREG_GPIO_PRT1_PC2
DriverSPI_sclk_m__PORT EQU 1
DriverSPI_sclk_m__PS EQU CYREG_GPIO_PRT1_PS
DriverSPI_sclk_m__SHIFT EQU 2
DriverSPI_ss0_m__0__DR EQU CYREG_GPIO_PRT0_DR
DriverSPI_ss0_m__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DriverSPI_ss0_m__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DriverSPI_ss0_m__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DriverSPI_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DriverSPI_ss0_m__0__HSIOM_GPIO EQU 0
DriverSPI_ss0_m__0__HSIOM_MASK EQU 0x0000000F
DriverSPI_ss0_m__0__HSIOM_SHIFT EQU 0
DriverSPI_ss0_m__0__HSIOM_SPI EQU 15
DriverSPI_ss0_m__0__HSIOM_SPI_SELECT1 EQU 15
DriverSPI_ss0_m__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DriverSPI_ss0_m__0__INTR EQU CYREG_GPIO_PRT0_INTR
DriverSPI_ss0_m__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DriverSPI_ss0_m__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DriverSPI_ss0_m__0__MASK EQU 0x01
DriverSPI_ss0_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
DriverSPI_ss0_m__0__OUT_SEL_SHIFT EQU 0
DriverSPI_ss0_m__0__OUT_SEL_VAL EQU -1
DriverSPI_ss0_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DriverSPI_ss0_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DriverSPI_ss0_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DriverSPI_ss0_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DriverSPI_ss0_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DriverSPI_ss0_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DriverSPI_ss0_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DriverSPI_ss0_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DriverSPI_ss0_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DriverSPI_ss0_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DriverSPI_ss0_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DriverSPI_ss0_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DriverSPI_ss0_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DriverSPI_ss0_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DriverSPI_ss0_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DriverSPI_ss0_m__0__PC EQU CYREG_GPIO_PRT0_PC
DriverSPI_ss0_m__0__PC2 EQU CYREG_GPIO_PRT0_PC2
DriverSPI_ss0_m__0__PORT EQU 0
DriverSPI_ss0_m__0__PS EQU CYREG_GPIO_PRT0_PS
DriverSPI_ss0_m__0__SHIFT EQU 0
DriverSPI_ss0_m__DR EQU CYREG_GPIO_PRT0_DR
DriverSPI_ss0_m__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DriverSPI_ss0_m__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DriverSPI_ss0_m__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DriverSPI_ss0_m__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DriverSPI_ss0_m__INTR EQU CYREG_GPIO_PRT0_INTR
DriverSPI_ss0_m__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DriverSPI_ss0_m__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DriverSPI_ss0_m__MASK EQU 0x01
DriverSPI_ss0_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DriverSPI_ss0_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DriverSPI_ss0_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DriverSPI_ss0_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DriverSPI_ss0_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DriverSPI_ss0_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DriverSPI_ss0_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DriverSPI_ss0_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DriverSPI_ss0_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DriverSPI_ss0_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DriverSPI_ss0_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DriverSPI_ss0_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DriverSPI_ss0_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DriverSPI_ss0_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DriverSPI_ss0_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DriverSPI_ss0_m__PC EQU CYREG_GPIO_PRT0_PC
DriverSPI_ss0_m__PC2 EQU CYREG_GPIO_PRT0_PC2
DriverSPI_ss0_m__PORT EQU 0
DriverSPI_ss0_m__PS EQU CYREG_GPIO_PRT0_PS
DriverSPI_ss0_m__SHIFT EQU 0
DriverSPI_ss1_m__0__DR EQU CYREG_GPIO_PRT0_DR
DriverSPI_ss1_m__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DriverSPI_ss1_m__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DriverSPI_ss1_m__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DriverSPI_ss1_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DriverSPI_ss1_m__0__HSIOM_GPIO EQU 0
DriverSPI_ss1_m__0__HSIOM_MASK EQU 0x000000F0
DriverSPI_ss1_m__0__HSIOM_SHIFT EQU 4
DriverSPI_ss1_m__0__HSIOM_SPI EQU 15
DriverSPI_ss1_m__0__HSIOM_SPI_SELECT2 EQU 15
DriverSPI_ss1_m__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DriverSPI_ss1_m__0__INTR EQU CYREG_GPIO_PRT0_INTR
DriverSPI_ss1_m__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DriverSPI_ss1_m__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DriverSPI_ss1_m__0__MASK EQU 0x02
DriverSPI_ss1_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
DriverSPI_ss1_m__0__OUT_SEL_SHIFT EQU 2
DriverSPI_ss1_m__0__OUT_SEL_VAL EQU -1
DriverSPI_ss1_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DriverSPI_ss1_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DriverSPI_ss1_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DriverSPI_ss1_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DriverSPI_ss1_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DriverSPI_ss1_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DriverSPI_ss1_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DriverSPI_ss1_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DriverSPI_ss1_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DriverSPI_ss1_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DriverSPI_ss1_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DriverSPI_ss1_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DriverSPI_ss1_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DriverSPI_ss1_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DriverSPI_ss1_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DriverSPI_ss1_m__0__PC EQU CYREG_GPIO_PRT0_PC
DriverSPI_ss1_m__0__PC2 EQU CYREG_GPIO_PRT0_PC2
DriverSPI_ss1_m__0__PORT EQU 0
DriverSPI_ss1_m__0__PS EQU CYREG_GPIO_PRT0_PS
DriverSPI_ss1_m__0__SHIFT EQU 1
DriverSPI_ss1_m__DR EQU CYREG_GPIO_PRT0_DR
DriverSPI_ss1_m__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DriverSPI_ss1_m__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DriverSPI_ss1_m__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DriverSPI_ss1_m__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DriverSPI_ss1_m__INTR EQU CYREG_GPIO_PRT0_INTR
DriverSPI_ss1_m__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DriverSPI_ss1_m__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DriverSPI_ss1_m__MASK EQU 0x02
DriverSPI_ss1_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DriverSPI_ss1_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DriverSPI_ss1_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DriverSPI_ss1_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DriverSPI_ss1_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DriverSPI_ss1_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DriverSPI_ss1_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DriverSPI_ss1_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DriverSPI_ss1_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DriverSPI_ss1_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DriverSPI_ss1_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DriverSPI_ss1_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DriverSPI_ss1_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DriverSPI_ss1_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DriverSPI_ss1_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DriverSPI_ss1_m__PC EQU CYREG_GPIO_PRT0_PC
DriverSPI_ss1_m__PC2 EQU CYREG_GPIO_PRT0_PC2
DriverSPI_ss1_m__PORT EQU 0
DriverSPI_ss1_m__PS EQU CYREG_GPIO_PRT0_PS
DriverSPI_ss1_m__SHIFT EQU 1
DriverSPI_ss2_m__0__DR EQU CYREG_GPIO_PRT1_DR
DriverSPI_ss2_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DriverSPI_ss2_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DriverSPI_ss2_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DriverSPI_ss2_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DriverSPI_ss2_m__0__HSIOM_GPIO EQU 0
DriverSPI_ss2_m__0__HSIOM_MASK EQU 0x0000F000
DriverSPI_ss2_m__0__HSIOM_SHIFT EQU 12
DriverSPI_ss2_m__0__HSIOM_SPI EQU 15
DriverSPI_ss2_m__0__HSIOM_SPI_SELECT0 EQU 15
DriverSPI_ss2_m__0__HSIOM_UART EQU 9
DriverSPI_ss2_m__0__HSIOM_UART_RTS EQU 9
DriverSPI_ss2_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_ss2_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
DriverSPI_ss2_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_ss2_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DriverSPI_ss2_m__0__MASK EQU 0x08
DriverSPI_ss2_m__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
DriverSPI_ss2_m__0__OUT_SEL_SHIFT EQU 6
DriverSPI_ss2_m__0__OUT_SEL_VAL EQU -1
DriverSPI_ss2_m__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DriverSPI_ss2_m__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DriverSPI_ss2_m__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DriverSPI_ss2_m__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DriverSPI_ss2_m__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DriverSPI_ss2_m__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DriverSPI_ss2_m__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DriverSPI_ss2_m__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DriverSPI_ss2_m__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DriverSPI_ss2_m__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DriverSPI_ss2_m__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DriverSPI_ss2_m__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DriverSPI_ss2_m__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DriverSPI_ss2_m__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DriverSPI_ss2_m__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DriverSPI_ss2_m__0__PC EQU CYREG_GPIO_PRT1_PC
DriverSPI_ss2_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DriverSPI_ss2_m__0__PORT EQU 1
DriverSPI_ss2_m__0__PS EQU CYREG_GPIO_PRT1_PS
DriverSPI_ss2_m__0__SHIFT EQU 3
DriverSPI_ss2_m__DR EQU CYREG_GPIO_PRT1_DR
DriverSPI_ss2_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DriverSPI_ss2_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DriverSPI_ss2_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DriverSPI_ss2_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_ss2_m__INTR EQU CYREG_GPIO_PRT1_INTR
DriverSPI_ss2_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DriverSPI_ss2_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DriverSPI_ss2_m__MASK EQU 0x08
DriverSPI_ss2_m__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DriverSPI_ss2_m__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DriverSPI_ss2_m__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DriverSPI_ss2_m__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DriverSPI_ss2_m__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DriverSPI_ss2_m__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DriverSPI_ss2_m__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DriverSPI_ss2_m__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DriverSPI_ss2_m__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DriverSPI_ss2_m__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DriverSPI_ss2_m__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DriverSPI_ss2_m__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DriverSPI_ss2_m__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DriverSPI_ss2_m__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DriverSPI_ss2_m__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DriverSPI_ss2_m__PC EQU CYREG_GPIO_PRT1_PC
DriverSPI_ss2_m__PC2 EQU CYREG_GPIO_PRT1_PC2
DriverSPI_ss2_m__PORT EQU 1
DriverSPI_ss2_m__PS EQU CYREG_GPIO_PRT1_PS
DriverSPI_ss2_m__SHIFT EQU 3
DriverSPI_ss3_m__0__DR EQU CYREG_GPIO_PRT0_DR
DriverSPI_ss3_m__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DriverSPI_ss3_m__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DriverSPI_ss3_m__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DriverSPI_ss3_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DriverSPI_ss3_m__0__HSIOM_GPIO EQU 0
DriverSPI_ss3_m__0__HSIOM_MASK EQU 0x00000F00
DriverSPI_ss3_m__0__HSIOM_SHIFT EQU 8
DriverSPI_ss3_m__0__HSIOM_SPI EQU 15
DriverSPI_ss3_m__0__HSIOM_SPI_SELECT3 EQU 15
DriverSPI_ss3_m__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DriverSPI_ss3_m__0__INTR EQU CYREG_GPIO_PRT0_INTR
DriverSPI_ss3_m__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DriverSPI_ss3_m__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DriverSPI_ss3_m__0__MASK EQU 0x04
DriverSPI_ss3_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
DriverSPI_ss3_m__0__OUT_SEL_SHIFT EQU 4
DriverSPI_ss3_m__0__OUT_SEL_VAL EQU -1
DriverSPI_ss3_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DriverSPI_ss3_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DriverSPI_ss3_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DriverSPI_ss3_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DriverSPI_ss3_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DriverSPI_ss3_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DriverSPI_ss3_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DriverSPI_ss3_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DriverSPI_ss3_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DriverSPI_ss3_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DriverSPI_ss3_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DriverSPI_ss3_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DriverSPI_ss3_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DriverSPI_ss3_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DriverSPI_ss3_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DriverSPI_ss3_m__0__PC EQU CYREG_GPIO_PRT0_PC
DriverSPI_ss3_m__0__PC2 EQU CYREG_GPIO_PRT0_PC2
DriverSPI_ss3_m__0__PORT EQU 0
DriverSPI_ss3_m__0__PS EQU CYREG_GPIO_PRT0_PS
DriverSPI_ss3_m__0__SHIFT EQU 2
DriverSPI_ss3_m__DR EQU CYREG_GPIO_PRT0_DR
DriverSPI_ss3_m__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DriverSPI_ss3_m__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DriverSPI_ss3_m__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DriverSPI_ss3_m__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DriverSPI_ss3_m__INTR EQU CYREG_GPIO_PRT0_INTR
DriverSPI_ss3_m__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DriverSPI_ss3_m__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DriverSPI_ss3_m__MASK EQU 0x04
DriverSPI_ss3_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DriverSPI_ss3_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DriverSPI_ss3_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DriverSPI_ss3_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DriverSPI_ss3_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DriverSPI_ss3_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DriverSPI_ss3_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DriverSPI_ss3_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DriverSPI_ss3_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DriverSPI_ss3_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DriverSPI_ss3_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DriverSPI_ss3_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DriverSPI_ss3_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DriverSPI_ss3_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DriverSPI_ss3_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DriverSPI_ss3_m__PC EQU CYREG_GPIO_PRT0_PC
DriverSPI_ss3_m__PC2 EQU CYREG_GPIO_PRT0_PC2
DriverSPI_ss3_m__PORT EQU 0
DriverSPI_ss3_m__PS EQU CYREG_GPIO_PRT0_PS
DriverSPI_ss3_m__SHIFT EQU 2

; EndStopISR
EndStopISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
EndStopISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
EndStopISR__INTC_MASK EQU 0x01
EndStopISR__INTC_NUMBER EQU 0
EndStopISR__INTC_PRIOR_MASK EQU 0xC0
EndStopISR__INTC_PRIOR_NUM EQU 3
EndStopISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
EndStopISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
EndStopISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; EndStops_1
EndStops_1__0__DR EQU CYREG_GPIO_PRT2_DR
EndStops_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EndStops_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EndStops_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EndStops_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
EndStops_1__0__HSIOM_MASK EQU 0x000000F0
EndStops_1__0__HSIOM_SHIFT EQU 4
EndStops_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EndStops_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
EndStops_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EndStops_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EndStops_1__0__MASK EQU 0x02
EndStops_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
EndStops_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
EndStops_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
EndStops_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
EndStops_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
EndStops_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
EndStops_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
EndStops_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
EndStops_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
EndStops_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
EndStops_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
EndStops_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
EndStops_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
EndStops_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
EndStops_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
EndStops_1__0__PC EQU CYREG_GPIO_PRT2_PC
EndStops_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
EndStops_1__0__PORT EQU 2
EndStops_1__0__PS EQU CYREG_GPIO_PRT2_PS
EndStops_1__0__SHIFT EQU 1
EndStops_1__1__DR EQU CYREG_GPIO_PRT2_DR
EndStops_1__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EndStops_1__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EndStops_1__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EndStops_1__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
EndStops_1__1__HSIOM_MASK EQU 0x00000F00
EndStops_1__1__HSIOM_SHIFT EQU 8
EndStops_1__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EndStops_1__1__INTR EQU CYREG_GPIO_PRT2_INTR
EndStops_1__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EndStops_1__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EndStops_1__1__MASK EQU 0x04
EndStops_1__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
EndStops_1__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
EndStops_1__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
EndStops_1__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
EndStops_1__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
EndStops_1__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
EndStops_1__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
EndStops_1__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
EndStops_1__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
EndStops_1__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
EndStops_1__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
EndStops_1__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
EndStops_1__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
EndStops_1__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
EndStops_1__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
EndStops_1__1__PC EQU CYREG_GPIO_PRT2_PC
EndStops_1__1__PC2 EQU CYREG_GPIO_PRT2_PC2
EndStops_1__1__PORT EQU 2
EndStops_1__1__PS EQU CYREG_GPIO_PRT2_PS
EndStops_1__1__SHIFT EQU 2
EndStops_1__2__DR EQU CYREG_GPIO_PRT2_DR
EndStops_1__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EndStops_1__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EndStops_1__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EndStops_1__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
EndStops_1__2__HSIOM_MASK EQU 0x0000F000
EndStops_1__2__HSIOM_SHIFT EQU 12
EndStops_1__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EndStops_1__2__INTR EQU CYREG_GPIO_PRT2_INTR
EndStops_1__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EndStops_1__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EndStops_1__2__MASK EQU 0x08
EndStops_1__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
EndStops_1__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
EndStops_1__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
EndStops_1__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
EndStops_1__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
EndStops_1__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
EndStops_1__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
EndStops_1__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
EndStops_1__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
EndStops_1__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
EndStops_1__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
EndStops_1__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
EndStops_1__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
EndStops_1__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
EndStops_1__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
EndStops_1__2__PC EQU CYREG_GPIO_PRT2_PC
EndStops_1__2__PC2 EQU CYREG_GPIO_PRT2_PC2
EndStops_1__2__PORT EQU 2
EndStops_1__2__PS EQU CYREG_GPIO_PRT2_PS
EndStops_1__2__SHIFT EQU 3
EndStops_1__3__DR EQU CYREG_GPIO_PRT2_DR
EndStops_1__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EndStops_1__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EndStops_1__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EndStops_1__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
EndStops_1__3__HSIOM_MASK EQU 0x000F0000
EndStops_1__3__HSIOM_SHIFT EQU 16
EndStops_1__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EndStops_1__3__INTR EQU CYREG_GPIO_PRT2_INTR
EndStops_1__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EndStops_1__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EndStops_1__3__MASK EQU 0x10
EndStops_1__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
EndStops_1__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
EndStops_1__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
EndStops_1__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
EndStops_1__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
EndStops_1__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
EndStops_1__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
EndStops_1__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
EndStops_1__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
EndStops_1__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
EndStops_1__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
EndStops_1__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
EndStops_1__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
EndStops_1__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
EndStops_1__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
EndStops_1__3__PC EQU CYREG_GPIO_PRT2_PC
EndStops_1__3__PC2 EQU CYREG_GPIO_PRT2_PC2
EndStops_1__3__PORT EQU 2
EndStops_1__3__PS EQU CYREG_GPIO_PRT2_PS
EndStops_1__3__SHIFT EQU 4
EndStops_1__4__DR EQU CYREG_GPIO_PRT2_DR
EndStops_1__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EndStops_1__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EndStops_1__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EndStops_1__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
EndStops_1__4__HSIOM_MASK EQU 0x00F00000
EndStops_1__4__HSIOM_SHIFT EQU 20
EndStops_1__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EndStops_1__4__INTR EQU CYREG_GPIO_PRT2_INTR
EndStops_1__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EndStops_1__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EndStops_1__4__MASK EQU 0x20
EndStops_1__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
EndStops_1__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
EndStops_1__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
EndStops_1__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
EndStops_1__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
EndStops_1__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
EndStops_1__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
EndStops_1__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
EndStops_1__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
EndStops_1__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
EndStops_1__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
EndStops_1__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
EndStops_1__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
EndStops_1__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
EndStops_1__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
EndStops_1__4__PC EQU CYREG_GPIO_PRT2_PC
EndStops_1__4__PC2 EQU CYREG_GPIO_PRT2_PC2
EndStops_1__4__PORT EQU 2
EndStops_1__4__PS EQU CYREG_GPIO_PRT2_PS
EndStops_1__4__SHIFT EQU 5
EndStops_1__5__DR EQU CYREG_GPIO_PRT2_DR
EndStops_1__5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EndStops_1__5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EndStops_1__5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EndStops_1__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
EndStops_1__5__HSIOM_MASK EQU 0x0F000000
EndStops_1__5__HSIOM_SHIFT EQU 24
EndStops_1__5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EndStops_1__5__INTR EQU CYREG_GPIO_PRT2_INTR
EndStops_1__5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EndStops_1__5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EndStops_1__5__MASK EQU 0x40
EndStops_1__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
EndStops_1__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
EndStops_1__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
EndStops_1__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
EndStops_1__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
EndStops_1__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
EndStops_1__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
EndStops_1__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
EndStops_1__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
EndStops_1__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
EndStops_1__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
EndStops_1__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
EndStops_1__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
EndStops_1__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
EndStops_1__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
EndStops_1__5__PC EQU CYREG_GPIO_PRT2_PC
EndStops_1__5__PC2 EQU CYREG_GPIO_PRT2_PC2
EndStops_1__5__PORT EQU 2
EndStops_1__5__PS EQU CYREG_GPIO_PRT2_PS
EndStops_1__5__SHIFT EQU 6
EndStops_1__DR EQU CYREG_GPIO_PRT2_DR
EndStops_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EndStops_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EndStops_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EndStops_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EndStops_1__INTR EQU CYREG_GPIO_PRT2_INTR
EndStops_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EndStops_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EndStops_1__MASK EQU 0x7E
EndStops_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
EndStops_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
EndStops_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
EndStops_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
EndStops_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
EndStops_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
EndStops_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
EndStops_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
EndStops_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
EndStops_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
EndStops_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
EndStops_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
EndStops_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
EndStops_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
EndStops_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
EndStops_1__PC EQU CYREG_GPIO_PRT2_PC
EndStops_1__PC2 EQU CYREG_GPIO_PRT2_PC2
EndStops_1__PORT EQU 2
EndStops_1__PS EQU CYREG_GPIO_PRT2_PS
EndStops_1__SHIFT EQU 1
EndStops_1__SNAP EQU CYREG_GPIO_PRT2_INTR

; EndStopCtrl
EndStopCtrl_Sync_ctrl_reg__0__MASK EQU 0x01
EndStopCtrl_Sync_ctrl_reg__0__POS EQU 0
EndStopCtrl_Sync_ctrl_reg__1__MASK EQU 0x02
EndStopCtrl_Sync_ctrl_reg__1__POS EQU 1
EndStopCtrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
EndStopCtrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
EndStopCtrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
EndStopCtrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
EndStopCtrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
EndStopCtrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
EndStopCtrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
EndStopCtrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
EndStopCtrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
EndStopCtrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
EndStopCtrl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
EndStopCtrl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
EndStopCtrl_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL2
EndStopCtrl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
EndStopCtrl_Sync_ctrl_reg__MASK EQU 0x03
EndStopCtrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
EndStopCtrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
EndStopCtrl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK2

; Thermistors
Thermistors__0__DR EQU CYREG_GPIO_PRT2_DR
Thermistors__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Thermistors__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Thermistors__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Thermistors__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Thermistors__0__HSIOM_MASK EQU 0x0000000F
Thermistors__0__HSIOM_SHIFT EQU 0
Thermistors__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Thermistors__0__INTR EQU CYREG_GPIO_PRT2_INTR
Thermistors__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Thermistors__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Thermistors__0__MASK EQU 0x01
Thermistors__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Thermistors__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Thermistors__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Thermistors__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Thermistors__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Thermistors__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Thermistors__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Thermistors__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Thermistors__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Thermistors__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Thermistors__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Thermistors__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Thermistors__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Thermistors__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Thermistors__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Thermistors__0__PC EQU CYREG_GPIO_PRT2_PC
Thermistors__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Thermistors__0__PORT EQU 2
Thermistors__0__PS EQU CYREG_GPIO_PRT2_PS
Thermistors__0__SHIFT EQU 0
Thermistors__1__DR EQU CYREG_GPIO_PRT2_DR
Thermistors__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Thermistors__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Thermistors__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Thermistors__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Thermistors__1__HSIOM_MASK EQU 0xF0000000
Thermistors__1__HSIOM_SHIFT EQU 28
Thermistors__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Thermistors__1__INTR EQU CYREG_GPIO_PRT2_INTR
Thermistors__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Thermistors__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Thermistors__1__MASK EQU 0x80
Thermistors__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Thermistors__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Thermistors__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Thermistors__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Thermistors__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Thermistors__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Thermistors__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Thermistors__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Thermistors__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Thermistors__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Thermistors__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Thermistors__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Thermistors__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Thermistors__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Thermistors__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Thermistors__1__PC EQU CYREG_GPIO_PRT2_PC
Thermistors__1__PC2 EQU CYREG_GPIO_PRT2_PC2
Thermistors__1__PORT EQU 2
Thermistors__1__PS EQU CYREG_GPIO_PRT2_PS
Thermistors__1__SHIFT EQU 7
Thermistors__DR EQU CYREG_GPIO_PRT2_DR
Thermistors__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Thermistors__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Thermistors__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Thermistors__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Thermistors__INTR EQU CYREG_GPIO_PRT2_INTR
Thermistors__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Thermistors__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Thermistors__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Thermistors__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Thermistors__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Thermistors__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Thermistors__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Thermistors__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Thermistors__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Thermistors__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Thermistors__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Thermistors__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Thermistors__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Thermistors__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Thermistors__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Thermistors__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Thermistors__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Thermistors__PC EQU CYREG_GPIO_PRT2_PC
Thermistors__PC2 EQU CYREG_GPIO_PRT2_PC2
Thermistors__PORT EQU 2
Thermistors__PS EQU CYREG_GPIO_PRT2_PS

; ADC_SAR_Seq_1
ADC_SAR_Seq_1_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000041
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN EQU 7
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN EQU 7
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_SAR_Seq_1_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_SAR_Seq_1_intClock__DIV_ID EQU 0x00000041
ADC_SAR_Seq_1_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
ADC_SAR_Seq_1_intClock__PA_DIV_ID EQU 0x000000FF
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x10000
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 16
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK EQU 0xC0
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; EndStopStatus
EndStopStatus_sts_intr_sts_reg__0__MASK EQU 0x01
EndStopStatus_sts_intr_sts_reg__0__POS EQU 0
EndStopStatus_sts_intr_sts_reg__1__MASK EQU 0x02
EndStopStatus_sts_intr_sts_reg__1__POS EQU 1
EndStopStatus_sts_intr_sts_reg__2__MASK EQU 0x04
EndStopStatus_sts_intr_sts_reg__2__POS EQU 2
EndStopStatus_sts_intr_sts_reg__3__MASK EQU 0x08
EndStopStatus_sts_intr_sts_reg__3__POS EQU 3
EndStopStatus_sts_intr_sts_reg__4__MASK EQU 0x10
EndStopStatus_sts_intr_sts_reg__4__POS EQU 4
EndStopStatus_sts_intr_sts_reg__5__MASK EQU 0x20
EndStopStatus_sts_intr_sts_reg__5__POS EQU 5
EndStopStatus_sts_intr_sts_reg__MASK EQU 0x3F
EndStopStatus_sts_intr_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK3
EndStopStatus_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
EndStopStatus_sts_intr_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST3

; TrianmicEnable
TrianmicEnable__0__DR EQU CYREG_GPIO_PRT0_DR
TrianmicEnable__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TrianmicEnable__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TrianmicEnable__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TrianmicEnable__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TrianmicEnable__0__HSIOM_MASK EQU 0x0000F000
TrianmicEnable__0__HSIOM_SHIFT EQU 12
TrianmicEnable__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TrianmicEnable__0__INTR EQU CYREG_GPIO_PRT0_INTR
TrianmicEnable__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TrianmicEnable__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TrianmicEnable__0__MASK EQU 0x08
TrianmicEnable__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
TrianmicEnable__0__OUT_SEL_SHIFT EQU 6
TrianmicEnable__0__OUT_SEL_VAL EQU 1
TrianmicEnable__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TrianmicEnable__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TrianmicEnable__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TrianmicEnable__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TrianmicEnable__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TrianmicEnable__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TrianmicEnable__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TrianmicEnable__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TrianmicEnable__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TrianmicEnable__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TrianmicEnable__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TrianmicEnable__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TrianmicEnable__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TrianmicEnable__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TrianmicEnable__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TrianmicEnable__0__PC EQU CYREG_GPIO_PRT0_PC
TrianmicEnable__0__PC2 EQU CYREG_GPIO_PRT0_PC2
TrianmicEnable__0__PORT EQU 0
TrianmicEnable__0__PS EQU CYREG_GPIO_PRT0_PS
TrianmicEnable__0__SHIFT EQU 3
TrianmicEnable__DR EQU CYREG_GPIO_PRT0_DR
TrianmicEnable__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TrianmicEnable__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TrianmicEnable__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TrianmicEnable__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TrianmicEnable__INTR EQU CYREG_GPIO_PRT0_INTR
TrianmicEnable__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TrianmicEnable__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TrianmicEnable__MASK EQU 0x08
TrianmicEnable__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TrianmicEnable__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TrianmicEnable__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TrianmicEnable__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TrianmicEnable__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TrianmicEnable__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TrianmicEnable__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TrianmicEnable__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TrianmicEnable__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TrianmicEnable__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TrianmicEnable__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TrianmicEnable__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TrianmicEnable__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TrianmicEnable__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TrianmicEnable__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TrianmicEnable__PC EQU CYREG_GPIO_PRT0_PC
TrianmicEnable__PC2 EQU CYREG_GPIO_PRT0_PC2
TrianmicEnable__PORT EQU 0
TrianmicEnable__PS EQU CYREG_GPIO_PRT0_PS
TrianmicEnable__SHIFT EQU 3

; EndStopSampleFreq
EndStopSampleFreq__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
EndStopSampleFreq__DIV_ID EQU 0x00000042
EndStopSampleFreq__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
EndStopSampleFreq__PA_DIV_ID EQU 0x000000FF

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
