verilog xil_defaultlib  \
"../../../../FinalProject.gen/sources_1/ip/blk_mem_data/sim/blk_mem_data.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
