{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604696857941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604696857941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 15:07:37 2020 " "Processing started: Fri Nov 06 15:07:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604696857941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1604696857941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Processor -c MIPS_Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Processor -c MIPS_Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1604696857943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1604696858772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1604696858772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sources/Sign_Extend.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Sign_Extend.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696868941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696868941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_2 " "Found entity 1: Shift_Left_2" {  } { { "Sources/Shift_Left_2.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Shift_Left_2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696868944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696868944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Sources/Register_File.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Register_File.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696868949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696868949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/register.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Sources/Register.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696868953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696868953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "Sources/Program_Memory.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Program_Memory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696868957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696868957 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 Program_Counter.v(30) " "Verilog HDL Expression warning at Program_Counter.v(30): truncated literal to match 6 bits" {  } { { "Sources/Program_Counter.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Program_Counter.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1604696868960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Sources/Program_Counter.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Program_Counter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696868962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696868962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/mux_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/mux_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Register_File " "Found entity 1: Mux_Register_File" {  } { { "Sources/Mux_Register_File.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Mux_Register_File.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696868964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696868964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/multiplexer_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/multiplexer_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_2_to_1 " "Found entity 1: Multiplexer_2_to_1" {  } { { "Sources/Multiplexer_2_to_1.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Multiplexer_2_to_1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696868968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696868968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/mips_processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/mips_processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor_TB " "Found entity 1: MIPS_Processor_TB" {  } { { "Sources/MIPS_Processor_TB.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/MIPS_Processor_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696868975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696868975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/mips_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/mips_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "Sources/MIPS_Processor.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/MIPS_Processor.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696868983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696868983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/decoder_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/decoder_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Register_File " "Found entity 1: Decoder_Register_File" {  } { { "Sources/Decoder_Register_File.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Decoder_Register_File.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696868989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696868989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Sources/Data_Memory.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Data_Memory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696868994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696868994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/control.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Sources/Control.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696868998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696868998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "Sources/ALU_Control.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/ALU_Control.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696869002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696869002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Sources/ALU.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/ALU.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696869006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696869006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Sources/Adder.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Adder.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604696869007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604696869007 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_ne_w MIPS_Processor.v(73) " "Verilog HDL Implicit Net warning at MIPS_Processor.v(73): created implicit net for \"branch_ne_w\"" {  } { { "Sources/MIPS_Processor.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/MIPS_Processor.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1604696869007 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_eq_w MIPS_Processor.v(74) " "Verilog HDL Implicit Net warning at MIPS_Processor.v(74): created implicit net for \"branch_eq_w\"" {  } { { "Sources/MIPS_Processor.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/MIPS_Processor.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1604696869007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1604696869371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:CONTROL_UNIT " "Elaborating entity \"Control\" for hierarchy \"Control:CONTROL_UNIT\"" {  } { { "Sources/MIPS_Processor.v" "CONTROL_UNIT" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/MIPS_Processor.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604696869525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Program_Counter:PC " "Elaborating entity \"Program_Counter\" for hierarchy \"Program_Counter:PC\"" {  } { { "Sources/MIPS_Processor.v" "PC" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/MIPS_Processor.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604696869575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Memory Program_Memory:ROM " "Elaborating entity \"Program_Memory\" for hierarchy \"Program_Memory:ROM\"" {  } { { "Sources/MIPS_Processor.v" "ROM" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/MIPS_Processor.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604696869599 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 31 Program_Memory.v(35) " "Verilog HDL warning at Program_Memory.v(35): number of words (20) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "Sources/Program_Memory.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Program_Memory.v" 35 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1604696869599 "|MIPS_Processor|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Program_Memory.v(31) " "Net \"rom.data_a\" at Program_Memory.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "Sources/Program_Memory.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Program_Memory.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604696869630 "|MIPS_Processor|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Program_Memory.v(31) " "Net \"rom.waddr_a\" at Program_Memory.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "Sources/Program_Memory.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Program_Memory.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604696869630 "|MIPS_Processor|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Program_Memory.v(31) " "Net \"rom.we_a\" at Program_Memory.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "Sources/Program_Memory.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Program_Memory.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604696869630 "|MIPS_Processor|Program_Memory:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:PC_Puls_4 " "Elaborating entity \"Adder\" for hierarchy \"Adder:PC_Puls_4\"" {  } { { "Sources/MIPS_Processor.v" "PC_Puls_4" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/MIPS_Processor.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604696869651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_2_to_1 Multiplexer_2_to_1:MUX_R_TYPE_OR_I_Type " "Elaborating entity \"Multiplexer_2_to_1\" for hierarchy \"Multiplexer_2_to_1:MUX_R_TYPE_OR_I_Type\"" {  } { { "Sources/MIPS_Processor.v" "MUX_R_TYPE_OR_I_Type" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/MIPS_Processor.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604696869657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:REGISTER_FILE_UNIT " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\"" {  } { { "Sources/MIPS_Processor.v" "REGISTER_FILE_UNIT" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/MIPS_Processor.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604696869661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Register_File Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE " "Elaborating entity \"Decoder_Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\"" {  } { { "Sources/Register_File.v" "DECODER_REG_FILE" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Register_File.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604696869706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register_File:REGISTER_FILE_UNIT\|Register:Zero " "Elaborating entity \"Register\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Register:Zero\"" {  } { { "Sources/Register_File.v" "Zero" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Register_File.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604696869721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Register_File Register_File:REGISTER_FILE_UNIT\|Mux_Register_File:MUXRegister1 " "Elaborating entity \"Mux_Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Mux_Register_File:MUXRegister1\"" {  } { { "Sources/Register_File.v" "MUXRegister1" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/Register_File.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604696869746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Sign_Extend:SIGNED_EXTEND_FOR_CONSTANTS " "Elaborating entity \"Sign_Extend\" for hierarchy \"Sign_Extend:SIGNED_EXTEND_FOR_CONSTANTS\"" {  } { { "Sources/MIPS_Processor.v" "SIGNED_EXTEND_FOR_CONSTANTS" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/MIPS_Processor.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604696869796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_2_to_1 Multiplexer_2_to_1:MUX_READ_DATA_2_OR_IMMEDIATE " "Elaborating entity \"Multiplexer_2_to_1\" for hierarchy \"Multiplexer_2_to_1:MUX_READ_DATA_2_OR_IMMEDIATE\"" {  } { { "Sources/MIPS_Processor.v" "MUX_READ_DATA_2_OR_IMMEDIATE" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/MIPS_Processor.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604696869801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:ALU_CTRL " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:ALU_CTRL\"" {  } { { "Sources/MIPS_Processor.v" "ALU_CTRL" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/MIPS_Processor.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604696869805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_UNIT " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_UNIT\"" {  } { { "Sources/MIPS_Processor.v" "ALU_UNIT" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/MIPS_Processor.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604696869819 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(51) " "Verilog HDL Always Construct warning at ALU.v(51): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sources/ALU.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/ALU.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1604696869824 "|MIPS_Processor|ALU:ALU_UNIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(53) " "Verilog HDL Always Construct warning at ALU.v(53): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sources/ALU.v" "" { Text "D:/Escritorio/Arqui/Tarea Quartus/Sources/ALU.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1604696869824 "|MIPS_Processor|ALU:ALU_UNIT"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1604696870480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604696870565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 15:07:50 2020 " "Processing ended: Fri Nov 06 15:07:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604696870565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604696870565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604696870565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1604696870565 ""}
