<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" "http://www.w3.org/TR/REC-html40/loose.dtd"> <html><body> <p>In this implementation, I created a simple UVM testbench for verifying an 8-bit Adder. The goal is to demonstrate the process of building a simple UVM-based verification environment. The simulation was performed using the popular online platform <a href="https://edaplayground.com" rel="external nofollow noopener" target="_blank">EDA Playground</a>.</p> <h4 id="simple-implementation">Simple Implementation</h4> <ul> <li>8-bit Adder and Interface</li> <li>Class env</li> <li>Testbench</li> </ul> <h3 id="block-diagram">Block diagram</h3> <div class="row" style="text-align: center;"> <div class="col-sm mt-3 mt-md-0"> <figure> <picture> <source class="responsive-img-srcset" srcset="/assets/blogimg/uvmpractice/1/uvmpractice1_bd.PNG" sizes="95vw"></source> <img src="/assets/blogimg/uvmpractice/1/uvmpractice1_bd.PNG" class="img-fluid rounded z-depth-1" width="100%" height="auto" style=" max-width: 300px; max-height: auto; " data-zoomable="" loading="eager" onerror="this.onerror=null; $('.responsive-img-srcset').remove();"> </picture> <figcaption class="caption">Block Diagram</figcaption> </figure> </div> </div> <h3 id="8-bit-adder-and-interface">8-bit Adder and Interface</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">ADDER</span><span class="p">(</span>
  <span class="kt">input</span> <span class="kt">bit</span>              <span class="n">clk</span><span class="p">,</span>
  <span class="kt">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>      <span class="n">a0</span><span class="p">,</span>
  <span class="kt">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>      <span class="n">b0</span><span class="p">,</span>
  <span class="kt">input</span> <span class="kt">logic</span>           <span class="n">enable</span><span class="p">,</span>
  <span class="kt">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">sum0</span>
<span class="p">);</span>

  <span class="k">always</span> <span class="o">@</span> <span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span><span class="p">)</span>
    <span class="k">begin</span>
      <span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
        <span class="n">sum0</span> <span class="o">&lt;=</span> <span class="n">a0</span> <span class="o">+</span> <span class="n">b0</span><span class="p">;</span>
      <span class="k">else</span>
        <span class="n">sum0</span> <span class="o">&lt;=</span> <span class="mi">8</span><span class="err">'</span><span class="n">hx</span><span class="p">;</span>
    <span class="k">end</span>
<span class="nl">endmodule:</span> <span class="n">ADDER</span>

<span class="k">interface</span> <span class="n">dut_if</span><span class="p">(</span>
  <span class="kt">input</span> <span class="kt">bit</span> <span class="n">clk</span><span class="p">,</span>
  <span class="kt">input</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">a</span><span class="p">,</span>
  <span class="kt">input</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">b</span><span class="p">,</span>
  <span class="kt">input</span>       <span class="n">en</span><span class="p">,</span>
  <span class="kt">input</span> <span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">sum</span>
<span class="p">);</span>

  <span class="k">clocking</span> <span class="n">cb</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span><span class="p">);</span>
    <span class="kt">output</span>    <span class="n">a</span><span class="p">;</span>
    <span class="kt">output</span>    <span class="n">b</span><span class="p">;</span>
    <span class="kt">output</span>    <span class="n">en</span><span class="p">;</span>
    <span class="kt">input</span>     <span class="n">sum</span><span class="p">;</span>
  <span class="k">endclocking</span>
<span class="nl">endinterface:</span> <span class="n">dut_if</span>

<span class="k">bind</span> <span class="n">ADDER</span> <span class="n">dut_if</span> <span class="n">dut_if1</span><span class="p">(</span>
  <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
  <span class="p">.</span><span class="n">a</span><span class="p">(</span><span class="n">a0</span><span class="p">),</span>
  <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b0</span><span class="p">),</span>
  <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">enable</span><span class="p">),</span>
  <span class="p">.</span><span class="n">sum</span><span class="p">(</span><span class="n">sum0</span><span class="p">)</span>
<span class="p">);</span>
</code></pre></div></div> <h3 id="class-env">Class env</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">class</span> <span class="n">env</span> <span class="k">extends</span> <span class="n">uvm_env</span><span class="p">;</span>
  <span class="kt">virtual</span> <span class="n">dut_if</span> <span class="n">dut_vif</span><span class="p">;</span>

  <span class="k">function</span> <span class="k">new</span><span class="p">(</span><span class="kt">string</span> <span class="n">name</span><span class="p">,</span> <span class="n">uvm_component</span> <span class="n">parent</span> <span class="o">=</span> <span class="k">null</span><span class="p">);</span>
    <span class="k">super</span><span class="p">.</span><span class="k">new</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="n">parent</span><span class="p">);</span>
  <span class="k">endfunction</span>
  
  <span class="k">function</span> <span class="kt">void</span> <span class="n">connect_phase</span><span class="p">(</span><span class="n">uvm_phase</span> <span class="n">phase</span><span class="p">);</span>
    <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"INFO"</span><span class="p">,</span> <span class="s">"Started connect phase."</span><span class="p">,</span> <span class="n">UVM_HIGH</span><span class="p">);</span>
    <span class="n">uvm_config_db</span><span class="p">#(</span><span class="kt">virtual</span> <span class="n">dut_if</span><span class="p">)</span><span class="o">::</span><span class="n">get</span><span class="p">(</span><span class="k">this</span><span class="p">,</span> <span class="s">""</span><span class="p">,</span> <span class="s">"dut_if"</span><span class="p">,</span> <span class="n">dut_vif</span><span class="p">);</span>
    <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"INFO"</span><span class="p">,</span> <span class="s">"Finished connect phase."</span><span class="p">,</span> <span class="n">UVM_HIGH</span><span class="p">);</span>
  <span class="nl">endfunction:</span> <span class="n">connect_phase</span>

  <span class="k">task</span> <span class="n">run_phase</span><span class="p">(</span><span class="n">uvm_phase</span> <span class="n">phase</span><span class="p">);</span>
    <span class="n">phase</span><span class="p">.</span><span class="n">raise_objection</span><span class="p">(</span><span class="k">this</span><span class="p">);</span>
    <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"INFO"</span><span class="p">,</span> <span class="s">"Started run phase."</span><span class="p">,</span> <span class="n">UVM_HIGH</span><span class="p">);</span>    
    <span class="k">begin</span>
      <span class="kt">int</span> <span class="n">a</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">b</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
      <span class="k">parameter</span> <span class="kt">int</span> <span class="n">LOOP_CNT</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
      <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"INFO"</span><span class="p">,</span> <span class="s">"Start ADDER Check"</span><span class="p">,</span> <span class="n">UVM_HIGH</span><span class="p">);</span>
      <span class="p">#</span><span class="mi">200</span><span class="p">;</span>
      <span class="k">for</span><span class="p">(</span><span class="kt">int</span> <span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="n">i</span><span class="o">&lt;</span><span class="n">LOOP_CNT</span><span class="p">;</span><span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
        <span class="o">@</span><span class="p">(</span><span class="n">dut_vif</span><span class="p">.</span><span class="n">cb</span><span class="p">);</span>
        <span class="n">dut_vif</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">a</span> <span class="o">&lt;=</span> <span class="n">a</span><span class="p">;</span>
        <span class="n">dut_vif</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">b</span> <span class="o">&lt;=</span> <span class="n">b</span><span class="p">;</span>
        <span class="n">dut_vif</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">en</span> <span class="o">&lt;=</span> <span class="mb">1'b1</span><span class="p">;</span>
        <span class="kt">repeat</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">@</span><span class="p">(</span><span class="n">dut_vif</span><span class="p">.</span><span class="n">cb</span><span class="p">);</span>
        <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"RESULT"</span><span class="p">,</span> <span class="p">$</span><span class="nb">sformatf</span><span class="p">(</span><span class="s">"#%0d a=%0d b=%0d Sum=%0d"</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">dut_vif</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">sum</span><span class="p">),</span> <span class="n">UVM_LOW</span><span class="p">);</span>
        <span class="k">assert</span><span class="p">(</span><span class="n">dut_vif</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">sum</span> <span class="o">==</span> <span class="p">(</span><span class="n">a</span> <span class="o">+</span> <span class="n">b</span><span class="p">))</span>
         <span class="k">else</span> <span class="cp">`uvm_error</span><span class="p">(</span><span class="s">"ERROR"</span><span class="p">,</span> <span class="p">$</span><span class="nb">sformatf</span><span class="p">(</span><span class="s">"Error! Result=%0d, not %0d"</span><span class="p">,</span> <span class="n">dut_vif</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">sum</span><span class="p">,</span> <span class="n">a</span><span class="o">+</span><span class="n">b</span><span class="p">));</span>
        <span class="n">a</span> <span class="o">=</span> <span class="n">a</span><span class="o">*</span><span class="mi">2</span><span class="p">;</span> <span class="n">b</span> <span class="o">=</span> <span class="n">b</span><span class="o">*</span><span class="mi">2</span><span class="p">;</span>
      <span class="k">end</span>
    <span class="k">end</span>
    <span class="n">dut_vif</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">en</span> <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span>
    <span class="p">#</span><span class="mi">200</span><span class="p">;</span>
    <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"INFO"</span><span class="p">,</span> <span class="s">"Finished ADDER Check"</span><span class="p">,</span> <span class="n">UVM_HIGH</span><span class="p">);</span>      
    <span class="n">phase</span><span class="p">.</span><span class="n">drop_objection</span><span class="p">(</span><span class="k">this</span><span class="p">);</span>
  <span class="nl">endtask:</span> <span class="n">run_phase</span>
<span class="k">endclass</span>
</code></pre></div></div> <h3 id="testbench">Testbench</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="n">uvm_pkg</span><span class="o">::*</span><span class="p">;</span>
<span class="cp">`include</span> <span class="s">"uvm_macros.svh"</span>

<span class="k">module</span> <span class="n">top</span><span class="p">;</span>
  <span class="kt">bit</span> <span class="n">clk</span><span class="p">;</span>
  <span class="n">env</span> <span class="n">env_h</span><span class="p">;</span>
  <span class="n">ADDER</span> <span class="n">dut</span><span class="p">(.</span><span class="n">clk</span> <span class="p">(</span><span class="n">clk</span><span class="p">));</span>

  <span class="k">initial</span> <span class="k">begin</span>
    <span class="n">env_h</span> <span class="o">=</span> <span class="k">new</span><span class="p">(</span><span class="s">"env"</span><span class="p">);</span>
    <span class="n">uvm_config_db</span><span class="p">#(</span><span class="kt">virtual</span> <span class="n">dut_if</span><span class="p">)</span><span class="o">::</span><span class="n">set</span><span class="p">(</span><span class="k">null</span><span class="p">,</span> <span class="n">env_h</span><span class="p">.</span><span class="n">get_full_name</span><span class="p">(),</span> <span class="s">"dut_if"</span><span class="p">,</span> <span class="n">dut</span><span class="p">.</span><span class="n">dut_if1</span><span class="p">);</span>
    <span class="n">run_test</span><span class="p">();</span>
  <span class="k">end</span>
  
  <span class="k">initial</span> <span class="k">begin</span>
    <span class="p">$</span><span class="nb">dumpvars</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">top</span><span class="p">);</span>
    <span class="n">clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="k">forever</span> <span class="p">#</span><span class="mi">50</span> <span class="n">clk</span> <span class="o">=</span> <span class="o">~</span><span class="n">clk</span><span class="p">;</span>
  <span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div> <h3 id="option">Option</h3> <p>+UVM_VERBOSITY=UVM_HIGH +access+r</p> <h3 id="result-waveform">Result Waveform</h3> <div class="row mt-3"> <div class="col-sm mt-3 mt-md-0"> <figure> <picture> <source class="responsive-img-srcset" srcset="/assets/blogimg/uvmpractice/1/uvmpractice1_1.PNG" sizes="95vw"></source> <img src="/assets/blogimg/uvmpractice/1/uvmpractice1_1.PNG" class="img-fluid rounded z-depth-1" width="100%" height="auto" data-zoomable="" loading="eager" onerror="this.onerror=null; $('.responsive-img-srcset').remove();"> </picture> <figcaption class="caption">Result waveform</figcaption> </figure> </div> </div> <h3 id="uvm-log">UVM Log</h3> <div class="row mt-3"> <div class="col-sm mt-3 mt-md-0"> <figure> <picture> <source class="responsive-img-srcset" srcset="/assets/blogimg/uvmpractice/1/uvmpractice1_2.PNG" sizes="95vw"></source> <img src="/assets/blogimg/uvmpractice/1/uvmpractice1_2.PNG" class="img-fluid rounded z-depth-1" width="100%" height="auto" data-zoomable="" loading="eager" onerror="this.onerror=null; $('.responsive-img-srcset').remove();"> </picture> <figcaption class="caption">UVM log</figcaption> </figure> </div> </div> <h3 id="future-work">Future Work</h3> <ul> <li>Enhance the testbench by first incorporating UVM sequences, drivers, and monitors to achieve a more structured verification.</li> <li>Extend it for additional functionality and scalability.</li> </ul> </body></html>