Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun 10 12:04:42 2024
| Host         : Petrichor running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          2           
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (10)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.849        0.000                      0                 5862        0.074        0.000                      0                 5862        3.000        0.000                       0                  1841  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.369        0.000                      0                  191        0.098        0.000                      0                  191        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      8.408        0.000                       0                     3  
  clkout2          37.582        0.000                      0                   20        0.283        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          38.658        0.000                      0                 4099        0.074        0.000                      0                 4099       48.870        0.000                       0                  1725  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         6.822        0.000                      0                   17        0.232        0.000                      0                   17  
sys_clk_pin   clkout3             5.849        0.000                      0                   11        0.167        0.000                      0                   11  
clkout2       clkout3            16.800        0.000                      0                    2        0.686        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 43.298        0.000                      0                 1536        0.371        0.000                      0                 1536  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clkfbout                    
(none)        clkout2                     
(none)        clkout3                     
(none)        sys_clk_pin                 
(none)                      clkout2       
(none)                      clkout3       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.769ns (25.934%)  route 2.196ns (74.066%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.369     4.579    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y62         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.433     5.012 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.559     5.572    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.677 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.019    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     6.124 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.632     6.756    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X58Y61         LUT3 (Prop_lut3_I2_O)        0.126     6.882 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.662     7.545    uart_tx_ctrl/bitTmr
    SLICE_X56Y64         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.257    14.309    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
                         clock pessimism              0.242    14.550    
                         clock uncertainty           -0.035    14.515    
    SLICE_X56Y64         FDRE (Setup_fdre_C_R)       -0.601    13.914    uart_tx_ctrl/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.769ns (25.934%)  route 2.196ns (74.066%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.369     4.579    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y62         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.433     5.012 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.559     5.572    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.677 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.019    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     6.124 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.632     6.756    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X58Y61         LUT3 (Prop_lut3_I2_O)        0.126     6.882 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.662     7.545    uart_tx_ctrl/bitTmr
    SLICE_X56Y64         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.257    14.309    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
                         clock pessimism              0.242    14.550    
                         clock uncertainty           -0.035    14.515    
    SLICE_X56Y64         FDRE (Setup_fdre_C_R)       -0.601    13.914    uart_tx_ctrl/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.769ns (26.499%)  route 2.133ns (73.501%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 14.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.369     4.579    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y62         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.433     5.012 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.559     5.572    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.677 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.019    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     6.124 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.632     6.756    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X58Y61         LUT3 (Prop_lut3_I2_O)        0.126     6.882 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.599     7.481    uart_tx_ctrl/bitTmr
    SLICE_X56Y63         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.258    14.310    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/C
                         clock pessimism              0.242    14.551    
                         clock uncertainty           -0.035    14.516    
    SLICE_X56Y63         FDRE (Setup_fdre_C_R)       -0.601    13.915    uart_tx_ctrl/bitTmr_reg[10]
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.769ns (26.499%)  route 2.133ns (73.501%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 14.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.369     4.579    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y62         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.433     5.012 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.559     5.572    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.677 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.019    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     6.124 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.632     6.756    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X58Y61         LUT3 (Prop_lut3_I2_O)        0.126     6.882 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.599     7.481    uart_tx_ctrl/bitTmr
    SLICE_X56Y63         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.258    14.310    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
                         clock pessimism              0.242    14.551    
                         clock uncertainty           -0.035    14.516    
    SLICE_X56Y63         FDRE (Setup_fdre_C_R)       -0.601    13.915    uart_tx_ctrl/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.769ns (26.499%)  route 2.133ns (73.501%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 14.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.369     4.579    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y62         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.433     5.012 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.559     5.572    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.677 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.019    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     6.124 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.632     6.756    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X58Y61         LUT3 (Prop_lut3_I2_O)        0.126     6.882 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.599     7.481    uart_tx_ctrl/bitTmr
    SLICE_X56Y63         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.258    14.310    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[8]/C
                         clock pessimism              0.242    14.551    
                         clock uncertainty           -0.035    14.516    
    SLICE_X56Y63         FDRE (Setup_fdre_C_R)       -0.601    13.915    uart_tx_ctrl/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.769ns (26.499%)  route 2.133ns (73.501%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 14.310 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.369     4.579    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y62         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.433     5.012 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.559     5.572    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.677 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.019    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     6.124 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.632     6.756    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X58Y61         LUT3 (Prop_lut3_I2_O)        0.126     6.882 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.599     7.481    uart_tx_ctrl/bitTmr
    SLICE_X56Y63         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.258    14.310    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[9]/C
                         clock pessimism              0.242    14.551    
                         clock uncertainty           -0.035    14.516    
    SLICE_X56Y63         FDRE (Setup_fdre_C_R)       -0.601    13.915    uart_tx_ctrl/bitTmr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.769ns (26.866%)  route 2.093ns (73.134%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.369     4.579    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y62         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.433     5.012 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.559     5.572    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.677 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.019    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     6.124 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.632     6.756    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X58Y61         LUT3 (Prop_lut3_I2_O)        0.126     6.882 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.559     7.442    uart_tx_ctrl/bitTmr
    SLICE_X56Y61         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.259    14.311    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[0]/C
                         clock pessimism              0.242    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X56Y61         FDRE (Setup_fdre_C_R)       -0.601    13.916    uart_tx_ctrl/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.769ns (26.866%)  route 2.093ns (73.134%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.369     4.579    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y62         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.433     5.012 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.559     5.572    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.677 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.019    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     6.124 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.632     6.756    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X58Y61         LUT3 (Prop_lut3_I2_O)        0.126     6.882 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.559     7.442    uart_tx_ctrl/bitTmr
    SLICE_X56Y61         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.259    14.311    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[1]/C
                         clock pessimism              0.242    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X56Y61         FDRE (Setup_fdre_C_R)       -0.601    13.916    uart_tx_ctrl/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.769ns (26.866%)  route 2.093ns (73.134%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.369     4.579    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y62         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.433     5.012 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.559     5.572    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.677 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.019    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     6.124 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.632     6.756    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X58Y61         LUT3 (Prop_lut3_I2_O)        0.126     6.882 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.559     7.442    uart_tx_ctrl/bitTmr
    SLICE_X56Y61         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.259    14.311    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[2]/C
                         clock pessimism              0.242    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X56Y61         FDRE (Setup_fdre_C_R)       -0.601    13.916    uart_tx_ctrl/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.769ns (26.866%)  route 2.093ns (73.134%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.369     4.579    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y62         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.433     5.012 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.559     5.572    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X57Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.677 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.343     6.019    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.105     6.124 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.632     6.756    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X58Y61         LUT3 (Prop_lut3_I2_O)        0.126     6.882 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.559     7.442    uart_tx_ctrl/bitTmr
    SLICE_X56Y61         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.259    14.311    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/C
                         clock pessimism              0.242    14.552    
                         clock uncertainty           -0.035    14.517    
    SLICE_X56Y61         FDRE (Setup_fdre_C_R)       -0.601    13.916    uart_tx_ctrl/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  6.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.373ns (75.166%)  route 0.123ns (24.834%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.123     1.772    CLK_GEN/led_counter[15]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.928 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.929    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.982 r  CLK_GEN/led_counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.982    CLK_GEN/p_1_in[17]
    SLICE_X56Y100        FDRE                                         r  CLK_GEN/led_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  CLK_GEN/led_counter_reg[17]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    CLK_GEN/led_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.386ns (75.800%)  route 0.123ns (24.200%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.123     1.772    CLK_GEN/led_counter[15]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.928 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.929    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.995 r  CLK_GEN/led_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.995    CLK_GEN/p_1_in[19]
    SLICE_X56Y100        FDRE                                         r  CLK_GEN/led_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    CLK_GEN/led_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.409ns (76.846%)  route 0.123ns (23.154%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.123     1.772    CLK_GEN/led_counter[15]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.928 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.929    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.018 r  CLK_GEN/led_counter0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.018    CLK_GEN/p_1_in[18]
    SLICE_X56Y100        FDRE                                         r  CLK_GEN/led_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  CLK_GEN/led_counter_reg[18]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    CLK_GEN/led_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.411ns (76.933%)  route 0.123ns (23.067%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.123     1.772    CLK_GEN/led_counter[15]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.928 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.929    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.020 r  CLK_GEN/led_counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.020    CLK_GEN/p_1_in[20]
    SLICE_X56Y100        FDRE                                         r  CLK_GEN/led_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    CLK_GEN/led_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.413ns (77.019%)  route 0.123ns (22.981%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.123     1.772    CLK_GEN/led_counter[15]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.928 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.929    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.969 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.969    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.022 r  CLK_GEN/led_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.022    CLK_GEN/p_1_in[21]
    SLICE_X56Y101        FDRE                                         r  CLK_GEN/led_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  CLK_GEN/led_counter_reg[21]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.134     1.883    CLK_GEN/led_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.426ns (77.563%)  route 0.123ns (22.437%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.123     1.772    CLK_GEN/led_counter[15]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.928 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.929    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.969 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.969    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.035 r  CLK_GEN/led_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.035    CLK_GEN/p_1_in[23]
    SLICE_X56Y101        FDRE                                         r  CLK_GEN/led_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.134     1.883    CLK_GEN/led_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.449ns (78.465%)  route 0.123ns (21.535%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.123     1.772    CLK_GEN/led_counter[15]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.928 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.929    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.969 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.969    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.058 r  CLK_GEN/led_counter0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.058    CLK_GEN/p_1_in[22]
    SLICE_X56Y101        FDRE                                         r  CLK_GEN/led_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.134     1.883    CLK_GEN/led_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.451ns (78.540%)  route 0.123ns (21.460%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.123     1.772    CLK_GEN/led_counter[15]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.928 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.929    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.969 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.969    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.060 r  CLK_GEN/led_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.060    CLK_GEN/p_1_in[24]
    SLICE_X56Y101        FDRE                                         r  CLK_GEN/led_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.134     1.883    CLK_GEN/led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.453ns (78.614%)  route 0.123ns (21.386%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.123     1.772    CLK_GEN/led_counter[15]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.928 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.929    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.969 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.969    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.009    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.062 r  CLK_GEN/led_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.062    CLK_GEN/p_1_in[25]
    SLICE_X56Y102        FDRE                                         r  CLK_GEN/led_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y102        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y102        FDRE (Hold_fdre_C_D)         0.134     1.883    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.466ns (79.086%)  route 0.123ns (20.914%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CLK_GEN/led_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  CLK_GEN/led_counter_reg[15]/Q
                         net (fo=2, routed)           0.123     1.772    CLK_GEN/led_counter[15]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.928 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.929    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.969 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.969    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.009    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X56Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.075 r  CLK_GEN/led_counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.075    CLK_GEN/p_1_in[27]
    SLICE_X56Y102        FDRE                                         r  CLK_GEN/led_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y102        FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y102        FDRE (Hold_fdre_C_D)         0.134     1.883    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y96     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X56Y96     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X56Y98     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X56Y98     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X56Y98     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X56Y99     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X56Y99     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X56Y99     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y96     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y96     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y98     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y98     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y98     CLK_GEN/led_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y98     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y96     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y96     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y98     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y98     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y98     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y98     CLK_GEN/led_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       37.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.582ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 1.385ns (58.695%)  route 0.975ns (41.305%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 44.391 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.019 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.019    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    44.391    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.243    44.633    
                         clock uncertainty           -0.091    44.542    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.059    44.601    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         44.601    
                         arrival time                          -7.019    
  -------------------------------------------------------------------
                         slack                                 37.582    

Slack (MET) :             37.587ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 1.380ns (58.608%)  route 0.975ns (41.392%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 44.391 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.014 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.014    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    44.391    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.243    44.633    
                         clock uncertainty           -0.091    44.542    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.059    44.601    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         44.601    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                 37.587    

Slack (MET) :             37.594ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.399ns (58.939%)  route 0.975ns (41.061%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 44.392 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.852 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.033 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.033    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.338    44.392    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.268    44.659    
                         clock uncertainty           -0.091    44.568    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.059    44.627    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         44.627    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                 37.594    

Slack (MET) :             37.630ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.350ns (58.074%)  route 0.975ns (41.927%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 44.392 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.852 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.984 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     6.984    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.338    44.392    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.268    44.659    
                         clock uncertainty           -0.091    44.568    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.046    44.614    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         44.614    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                 37.630    

Slack (MET) :             37.647ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 1.320ns (57.525%)  route 0.975ns (42.475%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 44.391 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.954 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.954    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    44.391    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.243    44.633    
                         clock uncertainty           -0.091    44.542    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.059    44.601    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         44.601    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                 37.647    

Slack (MET) :             37.666ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 1.301ns (57.171%)  route 0.975ns (42.829%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 44.391 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.935 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.935    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337    44.391    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.243    44.633    
                         clock uncertainty           -0.091    44.542    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.059    44.601    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         44.601    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                 37.666    

Slack (MET) :             37.678ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 1.287ns (56.906%)  route 0.975ns (43.094%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.921 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.921    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                 37.678    

Slack (MET) :             37.683ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.282ns (56.810%)  route 0.975ns (43.190%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.916 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.916    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                 37.683    

Slack (MET) :             37.743ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 1.222ns (55.630%)  route 0.975ns (44.370%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.856 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.856    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                 37.743    

Slack (MET) :             37.762ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 1.203ns (55.243%)  route 0.975ns (44.757%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 44.389 - 40.000 ) 
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.975     6.013    BTN_SCAN/p_0_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.105     6.118 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.118    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.558 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.837 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.837    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    41.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    42.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    43.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    44.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149    41.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    42.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.335    44.389    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism              0.243    44.631    
                         clock uncertainty           -0.091    44.540    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.059    44.599    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         44.599    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                 37.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.249ns (62.045%)  route 0.152ns (37.955%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.594     1.515    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.152     1.809    BTN_SCAN/p_0_in
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.854    BTN_SCAN/clk_count[12]_i_2_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.917 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105     1.633    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.160     1.814    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.859 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.859    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.922 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.863     2.030    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.160     1.814    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     1.859 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.859    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.922 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    BTN_SCAN/clk_count_reg[4]_i_1_n_4
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.855%)  route 0.160ns (39.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.160     1.812    BTN_SCAN/clk_count_reg_n_0_[3]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.857    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.920 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    BTN_SCAN/clk_count_reg[0]_i_1_n_4
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.860     2.027    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.820%)  route 0.148ns (51.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.594     1.515    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.148     1.804    BTN_SCAN/p_0_in
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y79          FDRE (Hold_fdre_C_CE)       -0.039     1.489    BTN_SCAN/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/clk_count_reg[12]/Q
                         net (fo=1, routed)           0.166     1.821    BTN_SCAN/clk_count_reg_n_0_[12]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.866 r  BTN_SCAN/clk_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.866    BTN_SCAN/clk_count[12]_i_5_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.936 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/clk_disp
    SLICE_X0Y79          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.166     1.818    BTN_SCAN/clk_count_reg_n_0_[0]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     1.863 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.863    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.933 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    BTN_SCAN/clk_count_reg[0]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.860     2.027    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[4]/Q
                         net (fo=1, routed)           0.166     1.820    BTN_SCAN/clk_count_reg_n_0_[4]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  BTN_SCAN/clk_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.865    BTN_SCAN/clk_count[4]_i_5_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.935 r  BTN_SCAN/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    BTN_SCAN/clk_count_reg[4]_i_1_n_7
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[8]/Q
                         net (fo=1, routed)           0.166     1.820    BTN_SCAN/clk_count_reg_n_0_[8]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  BTN_SCAN/clk_count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.865    BTN_SCAN/clk_count[8]_i_5_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.935 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.863     2.030    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.594     1.515    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.166     1.822    BTN_SCAN/clk_count_reg_n_0_[16]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.045     1.867 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.867    BTN_SCAN/clk_count[16]_i_2_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.937 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.937    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.865     2.032    BTN_SCAN/clk_disp
    SLICE_X0Y80          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y4    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y76      BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y79      BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y79      BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y79      BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y79      BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y80      BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y78      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y79      BTN_SCAN/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       38.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.658ns  (required time - arrival time)
  Source:                 core/core/RegFile/regs_reg[31][24]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        8.385ns  (logic 1.642ns (19.583%)  route 6.743ns (80.417%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 104.353 - 100.000 ) 
    Source Clock Delay      (SCD):    7.149ns = ( 57.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.780    54.993    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.098 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.585    55.684    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.765 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.385    57.149    core/core/RegFile/debug_clk
    SLICE_X29Y97         FDCE                                         r  core/core/RegFile/regs_reg[31][24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDCE (Prop_fdce_C_Q)         0.384    57.533 r  core/core/RegFile/regs_reg[31][24]/Q
                         net (fo=3, routed)           1.283    58.816    core/core/RegFile/dbg_regs[31]_30[24]
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.105    58.921 r  core/core/RegFile/buffer_reg_i_596/O
                         net (fo=1, routed)           0.000    58.921    core/core/RegFile/buffer_reg_i_596_n_0
    SLICE_X29Y101        MUXF7 (Prop_muxf7_I1_O)      0.206    59.127 r  core/core/RegFile/buffer_reg_i_441/O
                         net (fo=1, routed)           0.836    59.963    core/core/RegFile/buffer_reg_i_441_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.250    60.213 r  core/core/RegFile/buffer_reg_i_280/O
                         net (fo=1, routed)           0.875    61.088    core/core/RegFile/debug_data[24]
    SLICE_X43Y89         LUT6 (Prop_lut6_I0_O)        0.105    61.193 r  core/core/RegFile/buffer_reg_i_208/O
                         net (fo=3, routed)           1.004    62.197    DEBUG_CTRL/buffer_reg_i_119_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I3_O)        0.115    62.312 r  DEBUG_CTRL/buffer_reg_i_177/O
                         net (fo=2, routed)           0.128    62.440    DEBUG_CTRL/buffer_reg_i_177_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I4_O)        0.267    62.707 r  DEBUG_CTRL/buffer_reg_i_119/O
                         net (fo=2, routed)           0.876    63.583    DEBUG_CTRL/buffer_reg_i_119_n_0
    SLICE_X54Y75         LUT3 (Prop_lut3_I0_O)        0.105    63.688 r  DEBUG_CTRL/buffer_reg_i_38/O
                         net (fo=1, routed)           0.655    64.343    DEBUG_CTRL/buffer_reg_i_38_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.105    64.448 r  DEBUG_CTRL/buffer_reg_i_8/O
                         net (fo=1, routed)           1.086    65.534    UART_BUFF/DIADI[1]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.298   104.353    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.512    
                         clock uncertainty           -0.106   104.406    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.214   104.192    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.192    
                         arrival time                         -65.534    
  -------------------------------------------------------------------
                         slack                                 38.658    

Slack (MET) :             38.930ns  (required time - arrival time)
  Source:                 core/core/RegFile/regs_reg[31][24]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        8.112ns  (logic 1.470ns (18.121%)  route 6.642ns (81.879%))
  Logic Levels:           8  (LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 104.353 - 100.000 ) 
    Source Clock Delay      (SCD):    7.149ns = ( 57.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.780    54.993    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.098 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.585    55.684    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.765 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.385    57.149    core/core/RegFile/debug_clk
    SLICE_X29Y97         FDCE                                         r  core/core/RegFile/regs_reg[31][24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDCE (Prop_fdce_C_Q)         0.384    57.533 r  core/core/RegFile/regs_reg[31][24]/Q
                         net (fo=3, routed)           1.283    58.816    core/core/RegFile/dbg_regs[31]_30[24]
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.105    58.921 r  core/core/RegFile/buffer_reg_i_596/O
                         net (fo=1, routed)           0.000    58.921    core/core/RegFile/buffer_reg_i_596_n_0
    SLICE_X29Y101        MUXF7 (Prop_muxf7_I1_O)      0.206    59.127 r  core/core/RegFile/buffer_reg_i_441/O
                         net (fo=1, routed)           0.836    59.963    core/core/RegFile/buffer_reg_i_441_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.250    60.213 r  core/core/RegFile/buffer_reg_i_280/O
                         net (fo=1, routed)           0.875    61.088    core/core/RegFile/debug_data[24]
    SLICE_X43Y89         LUT6 (Prop_lut6_I0_O)        0.105    61.193 r  core/core/RegFile/buffer_reg_i_208/O
                         net (fo=3, routed)           1.004    62.197    DEBUG_CTRL/buffer_reg_i_119_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I0_O)        0.105    62.302 r  DEBUG_CTRL/buffer_reg_i_202/O
                         net (fo=1, routed)           0.471    62.773    DEBUG_CTRL/buffer_reg_i_202_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.105    62.878 r  DEBUG_CTRL/buffer_reg_i_129/O
                         net (fo=1, routed)           0.367    63.245    DEBUG_CTRL/buffer_reg_i_129_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I2_O)        0.105    63.350 r  DEBUG_CTRL/buffer_reg_i_40/O
                         net (fo=1, routed)           0.692    64.042    DEBUG_CTRL/buffer_reg_i_40_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I0_O)        0.105    64.147 r  DEBUG_CTRL/buffer_reg_i_9/O
                         net (fo=1, routed)           1.115    65.262    UART_BUFF/DIADI[0]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.298   104.353    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.512    
                         clock uncertainty           -0.106   104.406    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.214   104.192    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.192    
                         arrival time                         -65.262    
  -------------------------------------------------------------------
                         slack                                 38.930    

Slack (MET) :             39.029ns  (required time - arrival time)
  Source:                 core/core/RegFile/regs_reg[14][29]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        8.035ns  (logic 1.690ns (21.034%)  route 6.345ns (78.966%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 104.353 - 100.000 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 57.128 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.780    54.993    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.098 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.585    55.684    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.765 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.363    57.128    core/core/RegFile/debug_clk
    SLICE_X46Y103        FDCE                                         r  core/core/RegFile/regs_reg[14][29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.437    57.565 f  core/core/RegFile/regs_reg[14][29]/Q
                         net (fo=3, routed)           0.798    58.363    core/core/RegFile/dbg_regs[14]_13[29]
    SLICE_X48Y101        LUT6 (Prop_lut6_I1_O)        0.105    58.468 f  core/core/RegFile/buffer_reg_i_554/O
                         net (fo=1, routed)           0.000    58.468    core/core/RegFile/buffer_reg_i_554_n_0
    SLICE_X48Y101        MUXF7 (Prop_muxf7_I1_O)      0.182    58.650 f  core/core/RegFile/buffer_reg_i_342/O
                         net (fo=1, routed)           0.659    59.309    core/core/RegFile/buffer_reg_i_342_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.252    59.561 f  core/core/RegFile/buffer_reg_i_231/O
                         net (fo=1, routed)           0.815    60.376    DEBUG_CTRL/debug_data[5]
    SLICE_X45Y88         LUT6 (Prop_lut6_I2_O)        0.105    60.481 f  DEBUG_CTRL/buffer_reg_i_168/O
                         net (fo=6, routed)           1.164    61.645    DEBUG_CTRL/buffer_reg_i_168_n_0
    SLICE_X46Y77         LUT3 (Prop_lut3_I0_O)        0.116    61.761 r  DEBUG_CTRL/buffer_reg_i_153/O
                         net (fo=5, routed)           0.791    62.552    DEBUG_CTRL/p_3_out[109]
    SLICE_X50Y73         LUT6 (Prop_lut6_I1_O)        0.283    62.835 r  DEBUG_CTRL/buffer_reg_i_79/O
                         net (fo=1, routed)           0.357    63.192    DEBUG_CTRL/buffer_reg_i_79_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I5_O)        0.105    63.297 r  DEBUG_CTRL/buffer_reg_i_24/O
                         net (fo=1, routed)           0.920    64.217    DEBUG_CTRL/buffer_reg_i_24_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.105    64.322 r  DEBUG_CTRL/buffer_reg_i_5/O
                         net (fo=1, routed)           0.840    65.163    UART_BUFF/DIADI[4]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.298   104.353    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.512    
                         clock uncertainty           -0.106   104.406    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.214   104.192    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.192    
                         arrival time                         -65.163    
  -------------------------------------------------------------------
                         slack                                 39.029    

Slack (MET) :             39.030ns  (required time - arrival time)
  Source:                 core/core/RegFile/regs_reg[31][24]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        8.013ns  (logic 1.642ns (20.492%)  route 6.371ns (79.509%))
  Logic Levels:           8  (LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 104.353 - 100.000 ) 
    Source Clock Delay      (SCD):    7.149ns = ( 57.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.780    54.993    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.098 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.585    55.684    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.765 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.385    57.149    core/core/RegFile/debug_clk
    SLICE_X29Y97         FDCE                                         r  core/core/RegFile/regs_reg[31][24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDCE (Prop_fdce_C_Q)         0.384    57.533 r  core/core/RegFile/regs_reg[31][24]/Q
                         net (fo=3, routed)           1.283    58.816    core/core/RegFile/dbg_regs[31]_30[24]
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.105    58.921 r  core/core/RegFile/buffer_reg_i_596/O
                         net (fo=1, routed)           0.000    58.921    core/core/RegFile/buffer_reg_i_596_n_0
    SLICE_X29Y101        MUXF7 (Prop_muxf7_I1_O)      0.206    59.127 r  core/core/RegFile/buffer_reg_i_441/O
                         net (fo=1, routed)           0.836    59.963    core/core/RegFile/buffer_reg_i_441_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.250    60.213 r  core/core/RegFile/buffer_reg_i_280/O
                         net (fo=1, routed)           0.875    61.088    core/core/RegFile/debug_data[24]
    SLICE_X43Y89         LUT6 (Prop_lut6_I0_O)        0.105    61.193 r  core/core/RegFile/buffer_reg_i_208/O
                         net (fo=3, routed)           1.004    62.197    DEBUG_CTRL/buffer_reg_i_119_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I3_O)        0.115    62.312 r  DEBUG_CTRL/buffer_reg_i_177/O
                         net (fo=2, routed)           0.357    62.669    DEBUG_CTRL/buffer_reg_i_177_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I5_O)        0.267    62.936 r  DEBUG_CTRL/buffer_reg_i_97/O
                         net (fo=2, routed)           0.656    63.592    DEBUG_CTRL/buffer_reg_i_97_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.105    63.697 r  DEBUG_CTRL/buffer_reg_i_30/O
                         net (fo=1, routed)           0.413    64.110    DEBUG_CTRL/buffer_reg_i_30_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.105    64.215 r  DEBUG_CTRL/buffer_reg_i_7/O
                         net (fo=1, routed)           0.947    65.162    UART_BUFF/DIADI[2]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.298   104.353    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.512    
                         clock uncertainty           -0.106   104.406    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.214   104.192    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.192    
                         arrival time                         -65.162    
  -------------------------------------------------------------------
                         slack                                 39.030    

Slack (MET) :             39.306ns  (required time - arrival time)
  Source:                 core/core/RegFile/regs_reg[19][15]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.742ns  (logic 1.696ns (21.906%)  route 6.046ns (78.094%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 104.353 - 100.000 ) 
    Source Clock Delay      (SCD):    7.144ns = ( 57.144 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.780    54.993    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.098 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.585    55.684    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.765 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.380    57.144    core/core/RegFile/debug_clk
    SLICE_X34Y92         FDCE                                         r  core/core/RegFile/regs_reg[19][15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.437    57.581 r  core/core/RegFile/regs_reg[19][15]/Q
                         net (fo=3, routed)           1.045    58.627    core/core/RegFile/dbg_regs[19]_18[15]
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.105    58.732 r  core/core/RegFile/buffer_reg_i_569/O
                         net (fo=1, routed)           0.000    58.732    core/core/RegFile/buffer_reg_i_569_n_0
    SLICE_X40Y91         MUXF7 (Prop_muxf7_I0_O)      0.199    58.931 r  core/core/RegFile/buffer_reg_i_357/O
                         net (fo=1, routed)           0.674    59.604    core/core/RegFile/buffer_reg_i_357_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.250    59.854 r  core/core/RegFile/buffer_reg_i_237/O
                         net (fo=1, routed)           0.625    60.480    core/core/RegFile/debug_data[15]
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.105    60.585 r  core/core/RegFile/buffer_reg_i_173/O
                         net (fo=4, routed)           0.964    61.549    core/core/RegFile/FSM_onehot_state_reg[1]_19
    SLICE_X48Y76         LUT3 (Prop_lut3_I2_O)        0.115    61.664 f  core/core/RegFile/buffer_reg_i_152/O
                         net (fo=3, routed)           0.799    62.463    DEBUG_CTRL/buffer_reg_i_14_0[2]
    SLICE_X52Y75         LUT5 (Prop_lut5_I4_O)        0.275    62.738 r  DEBUG_CTRL/buffer_reg_i_52/O
                         net (fo=1, routed)           0.552    63.290    DEBUG_CTRL/buffer_reg_i_52_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I3_O)        0.105    63.395 r  DEBUG_CTRL/buffer_reg_i_14/O
                         net (fo=1, routed)           0.409    63.804    DEBUG_CTRL/buffer_reg_i_14_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I3_O)        0.105    63.909 r  DEBUG_CTRL/buffer_reg_i_3/O
                         net (fo=1, routed)           0.978    64.887    UART_BUFF/DIADI[6]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.298   104.353    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.512    
                         clock uncertainty           -0.106   104.406    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.214   104.192    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.192    
                         arrival time                         -64.887    
  -------------------------------------------------------------------
                         slack                                 39.306    

Slack (MET) :             39.441ns  (required time - arrival time)
  Source:                 core/core/RegFile/regs_reg[14][29]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.624ns  (logic 1.396ns (18.311%)  route 6.228ns (81.689%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 104.353 - 100.000 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 57.128 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.780    54.993    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.098 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.585    55.684    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.765 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.363    57.128    core/core/RegFile/debug_clk
    SLICE_X46Y103        FDCE                                         r  core/core/RegFile/regs_reg[14][29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.437    57.565 f  core/core/RegFile/regs_reg[14][29]/Q
                         net (fo=3, routed)           0.798    58.363    core/core/RegFile/dbg_regs[14]_13[29]
    SLICE_X48Y101        LUT6 (Prop_lut6_I1_O)        0.105    58.468 f  core/core/RegFile/buffer_reg_i_554/O
                         net (fo=1, routed)           0.000    58.468    core/core/RegFile/buffer_reg_i_554_n_0
    SLICE_X48Y101        MUXF7 (Prop_muxf7_I1_O)      0.182    58.650 f  core/core/RegFile/buffer_reg_i_342/O
                         net (fo=1, routed)           0.659    59.309    core/core/RegFile/buffer_reg_i_342_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.252    59.561 f  core/core/RegFile/buffer_reg_i_231/O
                         net (fo=1, routed)           0.815    60.376    DEBUG_CTRL/debug_data[5]
    SLICE_X45Y88         LUT6 (Prop_lut6_I2_O)        0.105    60.481 f  DEBUG_CTRL/buffer_reg_i_168/O
                         net (fo=6, routed)           1.164    61.645    DEBUG_CTRL/buffer_reg_i_168_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I1_O)        0.105    61.750 r  DEBUG_CTRL/buffer_reg_i_81/O
                         net (fo=2, routed)           0.937    62.687    DEBUG_CTRL/buffer_reg_i_81_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.105    62.792 r  DEBUG_CTRL/buffer_reg_i_25/O
                         net (fo=1, routed)           0.690    63.482    DEBUG_CTRL/buffer_reg_i_25_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I0_O)        0.105    63.587 r  DEBUG_CTRL/buffer_reg_i_6/O
                         net (fo=1, routed)           1.164    64.752    UART_BUFF/DIADI[3]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.298   104.353    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.512    
                         clock uncertainty           -0.106   104.406    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.214   104.192    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.192    
                         arrival time                         -64.752    
  -------------------------------------------------------------------
                         slack                                 39.441    

Slack (MET) :             39.449ns  (required time - arrival time)
  Source:                 core/core/RegFile/regs_reg[29][27]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.615ns  (logic 1.448ns (19.015%)  route 6.167ns (80.985%))
  Logic Levels:           8  (LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 104.353 - 100.000 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 57.128 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    51.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    53.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    53.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    54.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344    51.419 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714    53.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    53.214 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.780    54.993    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105    55.098 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.585    55.684    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    55.765 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.363    57.128    core/core/RegFile/debug_clk
    SLICE_X49Y100        FDCE                                         r  core/core/RegFile/regs_reg[29][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.384    57.512 f  core/core/RegFile/regs_reg[29][27]/Q
                         net (fo=3, routed)           1.148    58.660    core/core/RegFile/dbg_regs[29]_28[27]
    SLICE_X47Y98         LUT6 (Prop_lut6_I3_O)        0.105    58.765 f  core/core/RegFile/buffer_reg_i_532/O
                         net (fo=1, routed)           0.000    58.765    core/core/RegFile/buffer_reg_i_532_n_0
    SLICE_X47Y98         MUXF7 (Prop_muxf7_I1_O)      0.182    58.947 f  core/core/RegFile/buffer_reg_i_323/O
                         net (fo=1, routed)           0.536    59.483    core/core/RegFile/buffer_reg_i_323_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I0_O)        0.252    59.735 f  core/core/RegFile/buffer_reg_i_222/O
                         net (fo=1, routed)           0.799    60.534    DEBUG_CTRL/debug_data[3]
    SLICE_X45Y88         LUT6 (Prop_lut6_I2_O)        0.105    60.639 f  DEBUG_CTRL/buffer_reg_i_159/O
                         net (fo=5, routed)           0.805    61.444    DEBUG_CTRL/buffer_reg_i_159_n_0
    SLICE_X47Y77         LUT3 (Prop_lut3_I2_O)        0.105    61.549 r  DEBUG_CTRL/buffer_reg_i_60/O
                         net (fo=4, routed)           0.818    62.367    DEBUG_CTRL/p_3_out[101]
    SLICE_X52Y74         LUT3 (Prop_lut3_I1_O)        0.105    62.472 r  DEBUG_CTRL/buffer_reg_i_69/O
                         net (fo=2, routed)           0.472    62.944    DEBUG_CTRL/buffer_reg_i_69_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.105    63.049 r  DEBUG_CTRL/buffer_reg_i_18/O
                         net (fo=2, routed)           0.615    63.663    DEBUG_CTRL/buffer_reg_i_18_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I2_O)        0.105    63.768 r  DEBUG_CTRL/buffer_reg_i_4/O
                         net (fo=1, routed)           0.974    64.743    UART_BUFF/DIADI[5]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.298   104.353    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.160   104.512    
                         clock uncertainty           -0.106   104.406    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.214   104.192    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.192    
                         arrival time                         -64.743    
  -------------------------------------------------------------------
                         slack                                 39.449    

Slack (MET) :             40.522ns  (required time - arrival time)
  Source:                 core/core/EX_MEM_alu_res_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_31_31/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 0.818ns (9.853%)  route 7.484ns (90.147%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 56.498 - 50.000 ) 
    Source Clock Delay      (SCD):    7.130ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.780     4.993    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.098 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.585     5.684    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.366     7.130    core/core/debug_clk
    SLICE_X37Y78         FDCE                                         r  core/core/EX_MEM_alu_res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDCE (Prop_fdce_C_Q)         0.379     7.509 r  core/core/EX_MEM_alu_res_reg[3]/Q
                         net (fo=134, routed)         3.348    10.858    core/core/EX_MEM_alu_res_reg[9]_0[2]
    SLICE_X32Y87         LUT4 (Prop_lut4_I1_O)        0.105    10.963 r  core/core/wb_data[31]_i_8/O
                         net (fo=1, routed)           0.396    11.359    core/core/wb_data[31]_i_8_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I4_O)        0.105    11.464 f  core/core/wb_data[31]_i_4/O
                         net (fo=1, routed)           0.204    11.668    core/core/wb_data[31]_i_4_n_0
    SLICE_X33Y87         LUT4 (Prop_lut4_I1_O)        0.105    11.773 f  core/core/wb_data[31]_i_2/O
                         net (fo=66, routed)          1.809    13.582    core/core/EX_MEM_alu_res_reg[4]_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.124    13.706 r  core/core/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.726    15.432    core/mem/d_mem/data_reg_0_255_31_31/WE
    SLICE_X34Y89         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_31_31/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.592    54.646    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.730 r  CLK_GEN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    55.152    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.229 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.269    56.498    core/mem/d_mem/data_reg_0_255_31_31/WCLK
    SLICE_X34Y89         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_31_31/RAMS64E_A/CLK
                         clock pessimism              0.160    56.657    
                         clock uncertainty           -0.106    56.551    
    SLICE_X34Y89         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.597    55.954    core/mem/d_mem/data_reg_0_255_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         55.954    
                         arrival time                         -15.432    
  -------------------------------------------------------------------
                         slack                                 40.522    

Slack (MET) :             40.522ns  (required time - arrival time)
  Source:                 core/core/EX_MEM_alu_res_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_31_31/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 0.818ns (9.853%)  route 7.484ns (90.147%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 56.498 - 50.000 ) 
    Source Clock Delay      (SCD):    7.130ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.780     4.993    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.098 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.585     5.684    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.366     7.130    core/core/debug_clk
    SLICE_X37Y78         FDCE                                         r  core/core/EX_MEM_alu_res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDCE (Prop_fdce_C_Q)         0.379     7.509 r  core/core/EX_MEM_alu_res_reg[3]/Q
                         net (fo=134, routed)         3.348    10.858    core/core/EX_MEM_alu_res_reg[9]_0[2]
    SLICE_X32Y87         LUT4 (Prop_lut4_I1_O)        0.105    10.963 r  core/core/wb_data[31]_i_8/O
                         net (fo=1, routed)           0.396    11.359    core/core/wb_data[31]_i_8_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I4_O)        0.105    11.464 f  core/core/wb_data[31]_i_4/O
                         net (fo=1, routed)           0.204    11.668    core/core/wb_data[31]_i_4_n_0
    SLICE_X33Y87         LUT4 (Prop_lut4_I1_O)        0.105    11.773 f  core/core/wb_data[31]_i_2/O
                         net (fo=66, routed)          1.809    13.582    core/core/EX_MEM_alu_res_reg[4]_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.124    13.706 r  core/core/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.726    15.432    core/mem/d_mem/data_reg_0_255_31_31/WE
    SLICE_X34Y89         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_31_31/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.592    54.646    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.730 r  CLK_GEN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    55.152    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.229 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.269    56.498    core/mem/d_mem/data_reg_0_255_31_31/WCLK
    SLICE_X34Y89         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_31_31/RAMS64E_B/CLK
                         clock pessimism              0.160    56.657    
                         clock uncertainty           -0.106    56.551    
    SLICE_X34Y89         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.597    55.954    core/mem/d_mem/data_reg_0_255_31_31/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         55.954    
                         arrival time                         -15.432    
  -------------------------------------------------------------------
                         slack                                 40.522    

Slack (MET) :             40.522ns  (required time - arrival time)
  Source:                 core/core/EX_MEM_alu_res_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/d_mem/data_reg_0_255_31_31/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 0.818ns (9.853%)  route 7.484ns (90.147%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 56.498 - 50.000 ) 
    Source Clock Delay      (SCD):    7.130ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.780     4.993    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.098 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.585     5.684    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.765 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.366     7.130    core/core/debug_clk
    SLICE_X37Y78         FDCE                                         r  core/core/EX_MEM_alu_res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDCE (Prop_fdce_C_Q)         0.379     7.509 r  core/core/EX_MEM_alu_res_reg[3]/Q
                         net (fo=134, routed)         3.348    10.858    core/core/EX_MEM_alu_res_reg[9]_0[2]
    SLICE_X32Y87         LUT4 (Prop_lut4_I1_O)        0.105    10.963 r  core/core/wb_data[31]_i_8/O
                         net (fo=1, routed)           0.396    11.359    core/core/wb_data[31]_i_8_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I4_O)        0.105    11.464 f  core/core/wb_data[31]_i_4/O
                         net (fo=1, routed)           0.204    11.668    core/core/wb_data[31]_i_4_n_0
    SLICE_X33Y87         LUT4 (Prop_lut4_I1_O)        0.105    11.773 f  core/core/wb_data[31]_i_2/O
                         net (fo=66, routed)          1.809    13.582    core/core/EX_MEM_alu_res_reg[4]_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I1_O)        0.124    13.706 r  core/core/data_reg_0_255_0_0_i_1/O
                         net (fo=128, routed)         1.726    15.432    core/mem/d_mem/data_reg_0_255_31_31/WE
    SLICE_X34Y89         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_31_31/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.592    54.646    CLK_GEN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.084    54.730 r  CLK_GEN/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    55.152    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    55.229 r  clk_BUFG_inst/O
                         net (fo=128, routed)         1.269    56.498    core/mem/d_mem/data_reg_0_255_31_31/WCLK
    SLICE_X34Y89         RAMS64E                                      r  core/mem/d_mem/data_reg_0_255_31_31/RAMS64E_C/CLK
                         clock pessimism              0.160    56.657    
                         clock uncertainty           -0.106    56.551    
    SLICE_X34Y89         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.597    55.954    core/mem/d_mem/data_reg_0_255_31_31/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         55.954    
                         arrival time                         -15.432    
  -------------------------------------------------------------------
                         slack                                 40.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.696%)  route 0.168ns (54.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.564     1.485    UART_BUFF/clk_cpu
    SLICE_X63Y61         FDRE                                         r  UART_BUFF/tail_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  UART_BUFF/tail_reg[6]/Q
                         net (fo=5, routed)           0.168     1.794    UART_BUFF/tail_reg_n_0_[6]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.870     2.037    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.537    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.720    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.081%)  route 0.177ns (51.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X62Y62         FDRE                                         r  UART_BUFF/head_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  UART_BUFF/head_reg[6]/Q
                         net (fo=5, routed)           0.177     1.825    UART_BUFF/head[6]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.873     2.040    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.540    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.723    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core/core/ID_EX_MemtoReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/EX_MEM_MemtoReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.867ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.737     1.659    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.257     1.962    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.560     2.547    core/core/debug_clk
    SLICE_X47Y85         FDCE                                         r  core/core/ID_EX_MemtoReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.141     2.688 r  core/core/ID_EX_MemtoReg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.743    core/core/ID_EX_MemtoReg[0]
    SLICE_X47Y85         FDCE                                         r  core/core/EX_MEM_MemtoReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.830     3.415    core/core/debug_clk
    SLICE_X47Y85         FDCE                                         r  core/core/EX_MEM_MemtoReg_reg[0]/C
                         clock pessimism             -0.867     2.547    
    SLICE_X47Y85         FDCE (Hold_fdce_C_D)         0.075     2.622    core/core/EX_MEM_MemtoReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core/core/ID_EX_MemtoReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/EX_MEM_MemtoReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.737     1.659    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.257     1.962    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.560     2.547    core/core/debug_clk
    SLICE_X47Y84         FDCE                                         r  core/core/ID_EX_MemtoReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.141     2.688 r  core/core/ID_EX_MemtoReg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.743    core/core/ID_EX_MemtoReg[1]
    SLICE_X47Y84         FDCE                                         r  core/core/EX_MEM_MemtoReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.829     3.414    core/core/debug_clk
    SLICE_X47Y84         FDCE                                         r  core/core/EX_MEM_MemtoReg_reg[1]/C
                         clock pessimism             -0.866     2.547    
    SLICE_X47Y84         FDCE (Hold_fdce_C_D)         0.075     2.622    core/core/EX_MEM_MemtoReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.841%)  route 0.252ns (64.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X64Y62         FDRE                                         r  UART_BUFF/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/head_reg[2]/Q
                         net (fo=10, routed)          0.252     1.878    UART_BUFF/head[2]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.873     2.040    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.479     1.561    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.744    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.922%)  route 0.231ns (62.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X63Y62         FDRE                                         r  UART_BUFF/tail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/tail_reg[4]/Q
                         net (fo=8, routed)           0.231     1.856    UART_BUFF/tail_reg_n_0_[4]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.870     2.037    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.537    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.720    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.158%)  route 0.075ns (34.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.568     1.489    clk_cpu
    SLICE_X28Y105        FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.075     1.706    rst_count[0]
    SLICE_X28Y105        FDRE                                         r  rst_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.837     2.005    clk_cpu
    SLICE_X28Y105        FDRE                                         r  rst_count_reg[1]/C
                         clock pessimism             -0.515     1.489    
    SLICE_X28Y105        FDRE (Hold_fdre_C_D)         0.075     1.564    rst_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/core/EX_MEM_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/wb_rd_reg[2]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.589%)  route 0.077ns (35.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.867ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.737     1.659    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.257     1.962    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.565     2.552    core/core/debug_clk
    SLICE_X45Y90         FDCE                                         r  core/core/EX_MEM_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDCE (Prop_fdce_C_Q)         0.141     2.693 r  core/core/EX_MEM_rd_reg[2]/Q
                         net (fo=7, routed)           0.077     2.770    core/core/EX_MEM_rd[2]
    SLICE_X45Y90         FDCE                                         r  core/core/wb_rd_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.835     3.420    core/core/debug_clk
    SLICE_X45Y90         FDCE                                         r  core/core/wb_rd_reg[2]_rep__0/C
                         clock pessimism             -0.867     2.552    
    SLICE_X45Y90         FDCE (Hold_fdce_C_D)         0.071     2.623    core/core/wb_rd_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.210%)  route 0.248ns (63.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.564     1.485    UART_BUFF/clk_cpu
    SLICE_X63Y61         FDRE                                         r  UART_BUFF/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  UART_BUFF/tail_reg[1]/Q
                         net (fo=11, routed)          0.248     1.875    UART_BUFF/tail_reg_n_0_[1]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.870     2.037    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.500     1.537    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.720    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 core/core/pc_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/IF_ID_pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.558%)  route 0.127ns (47.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.737     1.659    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.257     1.962    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.564     2.551    core/core/debug_clk
    SLICE_X35Y86         FDCE                                         r  core/core/pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDCE (Prop_fdce_C_Q)         0.141     2.692 r  core/core/pc_reg[28]/Q
                         net (fo=2, routed)           0.127     2.819    core/core/pc_reg_n_0_[28]
    SLICE_X33Y85         FDCE                                         r  core/core/IF_ID_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.835     3.420    core/core/debug_clk
    SLICE_X33Y85         FDCE                                         r  core/core/IF_ID_pc_reg[28]/C
                         clock pessimism             -0.831     2.588    
    SLICE_X33Y85         FDCE (Hold_fdce_C_D)         0.075     2.663    core/core/IF_ID_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y24     UART_BUFF/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB18_X1Y24     UART_BUFF/buffer_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y1    clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0    regs_reg[1][31]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y2    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y103    rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y105    rst_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y104    rst_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y104    rst_count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y87     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y87     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y80     core/mem/d_mem/data_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y87     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         50.000      48.870     SLICE_X42Y87     core/mem/d_mem/data_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 2.125ns (76.195%)  route 0.664ns (23.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.411     4.625    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.750 r  UART_BUFF/buffer_reg/DOBDO[0]
                         net (fo=1, routed)           0.664     7.414    uart_tx_ctrl/D[0]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.159    14.473    
                         clock uncertainty           -0.205    14.269    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)       -0.033    14.236    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  6.822    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 2.125ns (76.703%)  route 0.645ns (23.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.411     4.625    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     6.750 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.645     7.396    uart_tx_ctrl/D[6]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.159    14.473    
                         clock uncertainty           -0.205    14.269    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)       -0.002    14.267    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 2.125ns (78.897%)  route 0.568ns (21.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.411     4.625    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     6.750 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.568     7.318    uart_tx_ctrl/D[4]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.159    14.473    
                         clock uncertainty           -0.205    14.269    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)       -0.004    14.265    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 2.125ns (80.258%)  route 0.523ns (19.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.411     4.625    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.750 r  UART_BUFF/buffer_reg/DOBDO[3]
                         net (fo=1, routed)           0.523     7.273    uart_tx_ctrl/D[3]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.159    14.473    
                         clock uncertainty           -0.205    14.269    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)       -0.031    14.238    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 2.125ns (80.501%)  route 0.515ns (19.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.411     4.625    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     6.750 r  UART_BUFF/buffer_reg/DOBDO[1]
                         net (fo=1, routed)           0.515     7.265    uart_tx_ctrl/D[1]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.159    14.473    
                         clock uncertainty           -0.205    14.269    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)       -0.029    14.240    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 2.125ns (83.657%)  route 0.415ns (16.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.411     4.625    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     6.750 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.415     7.165    uart_tx_ctrl/D[2]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.159    14.473    
                         clock uncertainty           -0.205    14.269    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)       -0.031    14.238    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.075ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 2.125ns (83.277%)  route 0.427ns (16.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.411     4.625    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     6.750 r  UART_BUFF/buffer_reg/DOBDO[5]
                         net (fo=1, routed)           0.427     7.177    uart_tx_ctrl/D[5]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.159    14.473    
                         clock uncertainty           -0.205    14.269    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)       -0.017    14.252    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  7.075    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 2.125ns (83.310%)  route 0.426ns (16.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.411     4.625    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.125     6.750 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.426     7.176    uart_tx_ctrl/D[7]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.159    14.473    
                         clock uncertainty           -0.205    14.269    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)       -0.002    14.267    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.538ns (28.508%)  route 1.349ns (71.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.369     4.582    UART_BUFF/clk_cpu
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.433     5.015 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.349     6.365    uart_tx_ctrl/E[0]
    SLICE_X58Y62         LUT6 (Prop_lut6_I3_O)        0.105     6.470 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     6.470    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X58Y62         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.260    14.312    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.205    14.266    
    SLICE_X58Y62         FDRE (Setup_fdre_C_D)        0.072    14.338    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                  7.868    

Slack (MET) :             7.969ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.433ns (27.375%)  route 1.149ns (72.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.369     4.582    UART_BUFF/clk_cpu
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.433     5.015 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.149     6.164    uart_tx_ctrl/E[0]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.263    14.315    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.159    14.473    
                         clock uncertainty           -0.205    14.269    
    SLICE_X62Y61         FDRE (Setup_fdre_C_CE)      -0.136    14.133    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.133    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                  7.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.164ns (23.606%)  route 0.531ns (76.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    UART_BUFF/clk_cpu
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.531     2.177    uart_tx_ctrl/E[0]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     2.002    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X62Y61         FDRE (Hold_fdre_C_CE)       -0.016     1.945    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.164ns (23.606%)  route 0.531ns (76.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    UART_BUFF/clk_cpu
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.531     2.177    uart_tx_ctrl/E[0]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     2.002    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X62Y61         FDRE (Hold_fdre_C_CE)       -0.016     1.945    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.164ns (23.606%)  route 0.531ns (76.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    UART_BUFF/clk_cpu
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.531     2.177    uart_tx_ctrl/E[0]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     2.002    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X62Y61         FDRE (Hold_fdre_C_CE)       -0.016     1.945    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.164ns (23.606%)  route 0.531ns (76.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    UART_BUFF/clk_cpu
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.531     2.177    uart_tx_ctrl/E[0]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     2.002    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X62Y61         FDRE (Hold_fdre_C_CE)       -0.016     1.945    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.164ns (23.606%)  route 0.531ns (76.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    UART_BUFF/clk_cpu
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.531     2.177    uart_tx_ctrl/E[0]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     2.002    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X62Y61         FDRE (Hold_fdre_C_CE)       -0.016     1.945    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.164ns (23.606%)  route 0.531ns (76.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    UART_BUFF/clk_cpu
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.531     2.177    uart_tx_ctrl/E[0]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     2.002    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X62Y61         FDRE (Hold_fdre_C_CE)       -0.016     1.945    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.164ns (23.606%)  route 0.531ns (76.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    UART_BUFF/clk_cpu
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.531     2.177    uart_tx_ctrl/E[0]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     2.002    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X62Y61         FDRE (Hold_fdre_C_CE)       -0.016     1.945    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.164ns (23.606%)  route 0.531ns (76.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.561     1.482    UART_BUFF/clk_cpu
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.531     2.177    uart_tx_ctrl/E[0]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     2.002    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X62Y61         FDRE (Hold_fdre_C_CE)       -0.016     1.945    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.585ns (76.556%)  route 0.179ns (23.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.602     1.524    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     2.109 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.179     2.288    uart_tx_ctrl/D[2]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     2.002    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.076     2.037    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.585ns (76.298%)  route 0.182ns (23.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.602     1.524    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.585     2.109 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.182     2.291    uart_tx_ctrl/D[7]
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.837     2.002    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.064     2.025    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.266    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.911ns  (logic 1.768ns (45.210%)  route 2.143ns (54.790%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 104.312 - 100.000 ) 
    Source Clock Delay      (SCD):    4.582ns = ( 94.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372    94.582    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.433    95.015 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.619    95.634    uart_tx_ctrl/txState[0]
    SLICE_X60Y61         LUT4 (Prop_lut4_I0_O)        0.125    95.759 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.506    96.266    UART_BUFF/update_head
    SLICE_X62Y62         LUT6 (Prop_lut6_I2_O)        0.264    96.530 f  UART_BUFF/full0_carry_i_8/O
                         net (fo=1, routed)           0.220    96.749    UART_BUFF/full0_carry_i_8_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.105    96.854 f  UART_BUFF/full0_carry_i_6/O
                         net (fo=1, routed)           0.363    97.217    UART_BUFF/full0_carry_i_6_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.105    97.322 r  UART_BUFF/full0_carry_i_2/O
                         net (fo=1, routed)           0.000    97.322    UART_BUFF/full0_carry_i_2_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    97.797 r  UART_BUFF/full0_carry/CO[2]
                         net (fo=1, routed)           0.435    98.232    uart_tx_ctrl/full_reg[0]
    SLICE_X60Y62         LUT6 (Prop_lut6_I2_O)        0.261    98.493 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000    98.493    UART_BUFF/full_reg_0
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.258   104.312    UART_BUFF/clk_cpu
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.159   104.470    
                         clock uncertainty           -0.205   104.266    
    SLICE_X60Y62         FDRE (Setup_fdre_C_D)        0.076   104.342    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        104.342    
                         arrival time                         -98.493    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.158ns  (logic 0.538ns (24.929%)  route 1.620ns (75.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 104.354 - 100.000 ) 
    Source Clock Delay      (SCD):    4.582ns = ( 94.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372    94.582    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.433    95.015 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.806    95.822    UART_BUFF/txState[1]
    SLICE_X60Y62         LUT5 (Prop_lut5_I2_O)        0.105    95.927 r  UART_BUFF/buffer_reg_i_2/O
                         net (fo=1, routed)           0.814    96.741    UART_BUFF/buffer_reg_i_2_n_0
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.299   104.354    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism              0.159   104.512    
                         clock uncertainty           -0.205   104.308    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387   103.921    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        103.921    
                         arrival time                         -96.741    
  -------------------------------------------------------------------
                         slack                                  7.180    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.720ns  (logic 0.558ns (32.437%)  route 1.162ns (67.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 104.315 - 100.000 ) 
    Source Clock Delay      (SCD):    4.582ns = ( 94.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372    94.582    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.433    95.015 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.619    95.634    uart_tx_ctrl/txState[0]
    SLICE_X60Y61         LUT4 (Prop_lut4_I0_O)        0.125    95.759 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.543    96.303    UART_BUFF/update_head
    SLICE_X64Y62         FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.261   104.315    UART_BUFF/clk_cpu
    SLICE_X64Y62         FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism              0.159   104.473    
                         clock uncertainty           -0.205   104.269    
    SLICE_X64Y62         FDRE (Setup_fdre_C_CE)      -0.327   103.942    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                        103.942    
                         arrival time                         -96.303    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.720ns  (logic 0.558ns (32.437%)  route 1.162ns (67.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 104.315 - 100.000 ) 
    Source Clock Delay      (SCD):    4.582ns = ( 94.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372    94.582    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.433    95.015 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.619    95.634    uart_tx_ctrl/txState[0]
    SLICE_X60Y61         LUT4 (Prop_lut4_I0_O)        0.125    95.759 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.543    96.303    UART_BUFF/update_head
    SLICE_X64Y62         FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.261   104.315    UART_BUFF/clk_cpu
    SLICE_X64Y62         FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism              0.159   104.473    
                         clock uncertainty           -0.205   104.269    
    SLICE_X64Y62         FDRE (Setup_fdre_C_CE)      -0.327   103.942    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                        103.942    
                         arrival time                         -96.303    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.720ns  (logic 0.558ns (32.437%)  route 1.162ns (67.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 104.315 - 100.000 ) 
    Source Clock Delay      (SCD):    4.582ns = ( 94.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372    94.582    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.433    95.015 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.619    95.634    uart_tx_ctrl/txState[0]
    SLICE_X60Y61         LUT4 (Prop_lut4_I0_O)        0.125    95.759 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.543    96.303    UART_BUFF/update_head
    SLICE_X64Y62         FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.261   104.315    UART_BUFF/clk_cpu
    SLICE_X64Y62         FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism              0.159   104.473    
                         clock uncertainty           -0.205   104.269    
    SLICE_X64Y62         FDRE (Setup_fdre_C_CE)      -0.327   103.942    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                        103.942    
                         arrival time                         -96.303    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.687ns  (logic 0.558ns (33.080%)  route 1.129ns (66.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 104.316 - 100.000 ) 
    Source Clock Delay      (SCD):    4.582ns = ( 94.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372    94.582    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.433    95.015 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.619    95.634    uart_tx_ctrl/txState[0]
    SLICE_X60Y61         LUT4 (Prop_lut4_I0_O)        0.125    95.759 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.510    96.269    UART_BUFF/update_head
    SLICE_X62Y60         FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.262   104.316    UART_BUFF/clk_cpu
    SLICE_X62Y60         FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism              0.159   104.474    
                         clock uncertainty           -0.205   104.270    
    SLICE_X62Y60         FDRE (Setup_fdre_C_CE)      -0.295   103.975    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                        103.975    
                         arrival time                         -96.269    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.687ns  (logic 0.558ns (33.080%)  route 1.129ns (66.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 104.316 - 100.000 ) 
    Source Clock Delay      (SCD):    4.582ns = ( 94.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372    94.582    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.433    95.015 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.619    95.634    uart_tx_ctrl/txState[0]
    SLICE_X60Y61         LUT4 (Prop_lut4_I0_O)        0.125    95.759 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.510    96.269    UART_BUFF/update_head
    SLICE_X62Y60         FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.262   104.316    UART_BUFF/clk_cpu
    SLICE_X62Y60         FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism              0.159   104.474    
                         clock uncertainty           -0.205   104.270    
    SLICE_X62Y60         FDRE (Setup_fdre_C_CE)      -0.295   103.975    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                        103.975    
                         arrival time                         -96.269    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.687ns  (logic 0.558ns (33.080%)  route 1.129ns (66.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 104.316 - 100.000 ) 
    Source Clock Delay      (SCD):    4.582ns = ( 94.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372    94.582    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.433    95.015 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.619    95.634    uart_tx_ctrl/txState[0]
    SLICE_X60Y61         LUT4 (Prop_lut4_I0_O)        0.125    95.759 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.510    96.269    UART_BUFF/update_head
    SLICE_X62Y60         FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.262   104.316    UART_BUFF/clk_cpu
    SLICE_X62Y60         FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism              0.159   104.474    
                         clock uncertainty           -0.205   104.270    
    SLICE_X62Y60         FDRE (Setup_fdre_C_CE)      -0.295   103.975    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                        103.975    
                         arrival time                         -96.269    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.678ns  (logic 0.558ns (33.255%)  route 1.120ns (66.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 104.315 - 100.000 ) 
    Source Clock Delay      (SCD):    4.582ns = ( 94.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372    94.582    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.433    95.015 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.619    95.634    uart_tx_ctrl/txState[0]
    SLICE_X60Y61         LUT4 (Prop_lut4_I0_O)        0.125    95.759 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.501    96.260    UART_BUFF/update_head
    SLICE_X62Y62         FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.261   104.315    UART_BUFF/clk_cpu
    SLICE_X62Y62         FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism              0.159   104.473    
                         clock uncertainty           -0.205   104.269    
    SLICE_X62Y62         FDRE (Setup_fdre_C_CE)      -0.295   103.974    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                        103.974    
                         arrival time                         -96.260    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.678ns  (logic 0.558ns (33.255%)  route 1.120ns (66.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 104.315 - 100.000 ) 
    Source Clock Delay      (SCD):    4.582ns = ( 94.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    91.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    93.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    93.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372    94.582    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.433    95.015 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.619    95.634    uart_tx_ctrl/txState[0]
    SLICE_X60Y61         LUT4 (Prop_lut4_I0_O)        0.125    95.759 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.501    96.260    UART_BUFF/update_head
    SLICE_X62Y62         FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.261   104.315    UART_BUFF/clk_cpu
    SLICE_X62Y62         FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism              0.159   104.473    
                         clock uncertainty           -0.205   104.269    
    SLICE_X62Y62         FDRE (Setup_fdre_C_CE)      -0.295   103.974    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                        103.974    
                         arrival time                         -96.260    
  -------------------------------------------------------------------
                         slack                                  7.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.209ns (27.455%)  route 0.552ns (72.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.563     1.482    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.164     1.646 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.552     2.199    UART_BUFF/txState[0]
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.045     2.244 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.244    UART_BUFF/send_i_1_n_0
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.831     1.998    UART_BUFF/clk_cpu
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.205     1.957    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.120     2.077    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.153%)  route 0.590ns (73.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.563     1.482    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.590     2.236    uart_tx_ctrl/txState[0]
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.045     2.281 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000     2.281    UART_BUFF/full_reg_0
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.831     1.998    UART_BUFF/clk_cpu
    SLICE_X60Y62         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.205     1.957    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.121     2.078    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.207ns (29.429%)  route 0.496ns (70.571%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.197     1.845    uart_tx_ctrl/txState[1]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.043     1.888 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.299     2.187    UART_BUFF/update_head
    SLICE_X62Y62         FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.833     2.000    UART_BUFF/clk_cpu
    SLICE_X62Y62         FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.754    
                         clock uncertainty            0.205     1.959    
    SLICE_X62Y62         FDRE (Hold_fdre_C_CE)       -0.082     1.877    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.207ns (29.429%)  route 0.496ns (70.571%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.197     1.845    uart_tx_ctrl/txState[1]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.043     1.888 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.299     2.187    UART_BUFF/update_head
    SLICE_X62Y62         FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.833     2.000    UART_BUFF/clk_cpu
    SLICE_X62Y62         FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism             -0.245     1.754    
                         clock uncertainty            0.205     1.959    
    SLICE_X62Y62         FDRE (Hold_fdre_C_CE)       -0.082     1.877    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.207ns (29.062%)  route 0.505ns (70.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.197     1.845    uart_tx_ctrl/txState[1]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.043     1.888 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.308     2.196    UART_BUFF/update_head
    SLICE_X62Y60         FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.835     2.002    UART_BUFF/clk_cpu
    SLICE_X62Y60         FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X62Y60         FDRE (Hold_fdre_C_CE)       -0.082     1.879    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.207ns (29.062%)  route 0.505ns (70.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.197     1.845    uart_tx_ctrl/txState[1]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.043     1.888 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.308     2.196    UART_BUFF/update_head
    SLICE_X62Y60         FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.835     2.002    UART_BUFF/clk_cpu
    SLICE_X62Y60         FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X62Y60         FDRE (Hold_fdre_C_CE)       -0.082     1.879    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.207ns (29.062%)  route 0.505ns (70.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.197     1.845    uart_tx_ctrl/txState[1]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.043     1.888 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.308     2.196    UART_BUFF/update_head
    SLICE_X62Y60         FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.835     2.002    UART_BUFF/clk_cpu
    SLICE_X62Y60         FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X62Y60         FDRE (Hold_fdre_C_CE)       -0.082     1.879    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.207ns (28.642%)  route 0.516ns (71.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.197     1.845    uart_tx_ctrl/txState[1]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.043     1.888 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.318     2.206    UART_BUFF/update_head
    SLICE_X64Y62         FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.834     2.001    UART_BUFF/clk_cpu
    SLICE_X64Y62         FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X64Y62         FDRE (Hold_fdre_C_CE)       -0.105     1.855    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.207ns (28.642%)  route 0.516ns (71.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.197     1.845    uart_tx_ctrl/txState[1]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.043     1.888 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.318     2.206    UART_BUFF/update_head
    SLICE_X64Y62         FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.834     2.001    UART_BUFF/clk_cpu
    SLICE_X64Y62         FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X64Y62         FDRE (Hold_fdre_C_CE)       -0.105     1.855    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.207ns (28.642%)  route 0.516ns (71.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.197     1.845    uart_tx_ctrl/txState[1]
    SLICE_X60Y61         LUT4 (Prop_lut4_I1_O)        0.043     1.888 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=14, routed)          0.318     2.206    UART_BUFF/update_head
    SLICE_X64Y62         FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.834     2.001    UART_BUFF/clk_cpu
    SLICE_X64Y62         FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X64Y62         FDRE (Hold_fdre_C_CE)       -0.105     1.855    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       16.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.800ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.720ns  (logic 0.484ns (17.796%)  route 2.236ns (82.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 104.297 - 100.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 84.658 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    81.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    83.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    83.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    84.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344    81.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    83.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    83.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445    84.658    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.379    85.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           2.236    87.273    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X53Y74         LUT6 (Prop_lut6_I2_O)        0.105    87.378 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    87.378    DEBUG_CTRL/start_i_1_n_0
    SLICE_X53Y74         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.243   104.297    DEBUG_CTRL/clk_cpu
    SLICE_X53Y74         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.075   104.372    
                         clock uncertainty           -0.226   104.146    
    SLICE_X53Y74         FDRE (Setup_fdre_C_D)        0.032   104.178    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.178    
                         arrival time                         -87.378    
  -------------------------------------------------------------------
                         slack                                 16.800    

Slack (MET) :             16.884ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.634ns  (logic 0.484ns (18.377%)  route 2.150ns (81.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 104.297 - 100.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 84.658 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413    81.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717    83.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    83.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552    84.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344    81.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    83.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    83.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445    84.658    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.379    85.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           2.150    87.187    BTN_SCAN/LED_OBUF[0]
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.105    87.292 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    87.292    DEBUG_CTRL/done_reg_0
    SLICE_X53Y74         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347   101.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628   102.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   103.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441   104.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149   101.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633   102.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.243   104.297    DEBUG_CTRL/clk_cpu
    SLICE_X53Y74         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.075   104.372    
                         clock uncertainty           -0.226   104.146    
    SLICE_X53Y74         FDRE (Setup_fdre_C_D)        0.030   104.176    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.176    
                         arrival time                         -87.292    
  -------------------------------------------------------------------
                         slack                                 16.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.186ns (14.512%)  route 1.096ns (85.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.096     2.751    BTN_SCAN/LED_OBUF[0]
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.045     2.796 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     2.796    DEBUG_CTRL/done_reg_0
    SLICE_X53Y74         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.816     1.983    DEBUG_CTRL/clk_cpu
    SLICE_X53Y74         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.793    
                         clock uncertainty            0.226     2.019    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.091     2.110    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.186ns (14.256%)  route 1.119ns (85.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.119     2.774    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X53Y74         LUT6 (Prop_lut6_I2_O)        0.045     2.819 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     2.819    DEBUG_CTRL/start_i_1_n_0
    SLICE_X53Y74         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.816     1.983    DEBUG_CTRL/clk_cpu
    SLICE_X53Y74         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.793    
                         clock uncertainty            0.226     2.019    
    SLICE_X53Y74         FDRE (Hold_fdre_C_D)         0.092     2.111    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.708    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.298ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[30][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 0.379ns (4.455%)  route 8.128ns (95.545%))
  Logic Levels:           0  
  Clock Path Skew:        2.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.591ns = ( 56.591 - 50.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 f  rst_all_reg/Q
                         net (fo=1595, routed)        8.128    13.092    core/core/RegFile/rst_all
    SLICE_X34Y79         FDCE                                         f  core/core/RegFile/regs_reg[30][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.596    54.650    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.734 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.519    55.253    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.330 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.261    56.591    core/core/RegFile/debug_clk
    SLICE_X34Y79         FDCE                                         r  core/core/RegFile/regs_reg[30][12]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.750    
                         clock uncertainty           -0.106    56.644    
    SLICE_X34Y79         FDCE (Recov_fdce_C_CLR)     -0.254    56.390    core/core/RegFile/regs_reg[30][12]
  -------------------------------------------------------------------
                         required time                         56.390    
                         arrival time                         -13.092    
  -------------------------------------------------------------------
                         slack                                 43.298    

Slack (MET) :             43.361ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[19][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.374ns  (logic 0.379ns (4.526%)  route 7.995ns (95.474%))
  Logic Levels:           0  
  Clock Path Skew:        2.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.593ns = ( 56.593 - 50.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 f  rst_all_reg/Q
                         net (fo=1595, routed)        7.995    12.958    core/core/RegFile/rst_all
    SLICE_X32Y80         FDCE                                         f  core/core/RegFile/regs_reg[19][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.596    54.650    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.734 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.519    55.253    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.330 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.263    56.593    core/core/RegFile/debug_clk
    SLICE_X32Y80         FDCE                                         r  core/core/RegFile/regs_reg[19][12]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.752    
                         clock uncertainty           -0.106    56.646    
    SLICE_X32Y80         FDCE (Recov_fdce_C_CLR)     -0.327    56.319    core/core/RegFile/regs_reg[19][12]
  -------------------------------------------------------------------
                         required time                         56.319    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                 43.361    

Slack (MET) :             43.463ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[14][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 0.379ns (4.584%)  route 7.890ns (95.416%))
  Logic Levels:           0  
  Clock Path Skew:        2.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.590ns = ( 56.590 - 50.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 f  rst_all_reg/Q
                         net (fo=1595, routed)        7.890    12.854    core/core/RegFile/rst_all
    SLICE_X32Y78         FDCE                                         f  core/core/RegFile/regs_reg[14][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.596    54.650    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.734 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.519    55.253    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.330 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.260    56.590    core/core/RegFile/debug_clk
    SLICE_X32Y78         FDCE                                         r  core/core/RegFile/regs_reg[14][12]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.749    
                         clock uncertainty           -0.106    56.643    
    SLICE_X32Y78         FDCE (Recov_fdce_C_CLR)     -0.327    56.316    core/core/RegFile/regs_reg[14][12]
  -------------------------------------------------------------------
                         required time                         56.316    
                         arrival time                         -12.854    
  -------------------------------------------------------------------
                         slack                                 43.463    

Slack (MET) :             43.639ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[25][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 0.379ns (4.642%)  route 7.786ns (95.358%))
  Logic Levels:           0  
  Clock Path Skew:        2.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.590ns = ( 56.590 - 50.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 f  rst_all_reg/Q
                         net (fo=1595, routed)        7.786    12.750    core/core/RegFile/rst_all
    SLICE_X30Y77         FDCE                                         f  core/core/RegFile/regs_reg[25][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.596    54.650    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.734 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.519    55.253    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.330 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.260    56.590    core/core/RegFile/debug_clk
    SLICE_X30Y77         FDCE                                         r  core/core/RegFile/regs_reg[25][12]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.749    
                         clock uncertainty           -0.106    56.643    
    SLICE_X30Y77         FDCE (Recov_fdce_C_CLR)     -0.254    56.389    core/core/RegFile/regs_reg[25][12]
  -------------------------------------------------------------------
                         required time                         56.389    
                         arrival time                         -12.750    
  -------------------------------------------------------------------
                         slack                                 43.639    

Slack (MET) :             43.687ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[6][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.122ns  (logic 0.379ns (4.666%)  route 7.743ns (95.334%))
  Logic Levels:           0  
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.595ns = ( 56.595 - 50.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 f  rst_all_reg/Q
                         net (fo=1595, routed)        7.743    12.707    core/core/RegFile/rst_all
    SLICE_X34Y83         FDCE                                         f  core/core/RegFile/regs_reg[6][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.596    54.650    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.734 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.519    55.253    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.330 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.265    56.595    core/core/RegFile/debug_clk
    SLICE_X34Y83         FDCE                                         r  core/core/RegFile/regs_reg[6][12]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.754    
                         clock uncertainty           -0.106    56.648    
    SLICE_X34Y83         FDCE (Recov_fdce_C_CLR)     -0.254    56.394    core/core/RegFile/regs_reg[6][12]
  -------------------------------------------------------------------
                         required time                         56.394    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                 43.687    

Slack (MET) :             43.696ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[26][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 0.379ns (4.717%)  route 7.656ns (95.283%))
  Logic Levels:           0  
  Clock Path Skew:        2.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.590ns = ( 56.590 - 50.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 f  rst_all_reg/Q
                         net (fo=1595, routed)        7.656    12.620    core/core/RegFile/rst_all
    SLICE_X31Y78         FDCE                                         f  core/core/RegFile/regs_reg[26][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.596    54.650    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.734 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.519    55.253    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.330 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.260    56.590    core/core/RegFile/debug_clk
    SLICE_X31Y78         FDCE                                         r  core/core/RegFile/regs_reg[26][12]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.749    
                         clock uncertainty           -0.106    56.643    
    SLICE_X31Y78         FDCE (Recov_fdce_C_CLR)     -0.327    56.316    core/core/RegFile/regs_reg[26][12]
  -------------------------------------------------------------------
                         required time                         56.316    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                 43.696    

Slack (MET) :             43.706ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[22][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 0.379ns (4.722%)  route 7.647ns (95.278%))
  Logic Levels:           0  
  Clock Path Skew:        2.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.591ns = ( 56.591 - 50.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 f  rst_all_reg/Q
                         net (fo=1595, routed)        7.647    12.611    core/core/RegFile/rst_all
    SLICE_X28Y78         FDCE                                         f  core/core/RegFile/regs_reg[22][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.596    54.650    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.734 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.519    55.253    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.330 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.261    56.591    core/core/RegFile/debug_clk
    SLICE_X28Y78         FDCE                                         r  core/core/RegFile/regs_reg[22][12]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.750    
                         clock uncertainty           -0.106    56.644    
    SLICE_X28Y78         FDCE (Recov_fdce_C_CLR)     -0.327    56.317    core/core/RegFile/regs_reg[22][12]
  -------------------------------------------------------------------
                         required time                         56.317    
                         arrival time                         -12.611    
  -------------------------------------------------------------------
                         slack                                 43.706    

Slack (MET) :             43.710ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[31][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 0.379ns (4.724%)  route 7.644ns (95.276%))
  Logic Levels:           0  
  Clock Path Skew:        2.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.591ns = ( 56.591 - 50.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 f  rst_all_reg/Q
                         net (fo=1595, routed)        7.644    12.607    core/core/RegFile/rst_all
    SLICE_X29Y78         FDCE                                         f  core/core/RegFile/regs_reg[31][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.596    54.650    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.734 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.519    55.253    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.330 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.261    56.591    core/core/RegFile/debug_clk
    SLICE_X29Y78         FDCE                                         r  core/core/RegFile/regs_reg[31][12]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.750    
                         clock uncertainty           -0.106    56.644    
    SLICE_X29Y78         FDCE (Recov_fdce_C_CLR)     -0.327    56.317    core/core/RegFile/regs_reg[31][12]
  -------------------------------------------------------------------
                         required time                         56.317    
                         arrival time                         -12.607    
  -------------------------------------------------------------------
                         slack                                 43.710    

Slack (MET) :             43.727ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[3][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.011ns  (logic 0.379ns (4.731%)  route 7.632ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 56.597 - 50.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 f  rst_all_reg/Q
                         net (fo=1595, routed)        7.632    12.596    core/core/RegFile/rst_all
    SLICE_X28Y83         FDCE                                         f  core/core/RegFile/regs_reg[3][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.596    54.650    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.734 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.519    55.253    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.330 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.267    56.597    core/core/RegFile/debug_clk
    SLICE_X28Y83         FDCE                                         r  core/core/RegFile/regs_reg[3][12]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.756    
                         clock uncertainty           -0.106    56.650    
    SLICE_X28Y83         FDCE (Recov_fdce_C_CLR)     -0.327    56.323    core/core/RegFile/regs_reg[3][12]
  -------------------------------------------------------------------
                         required time                         56.323    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                 43.727    

Slack (MET) :             43.731ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/RegFile/regs_reg[9][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 0.379ns (4.733%)  route 7.628ns (95.267%))
  Logic Levels:           0  
  Clock Path Skew:        2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.597ns = ( 56.597 - 50.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 f  rst_all_reg/Q
                         net (fo=1595, routed)        7.628    12.592    core/core/RegFile/rst_all
    SLICE_X29Y83         FDCE                                         f  core/core/RegFile/regs_reg[9][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    51.347 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    52.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.052 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441    54.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149    51.344 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633    52.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    53.054 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.596    54.650    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.084    54.734 f  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.519    55.253    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.330 f  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        1.267    56.597    core/core/RegFile/debug_clk
    SLICE_X29Y83         FDCE                                         r  core/core/RegFile/regs_reg[9][12]/C  (IS_INVERTED)
                         clock pessimism              0.160    56.756    
                         clock uncertainty           -0.106    56.650    
    SLICE_X29Y83         FDCE (Recov_fdce_C_CLR)     -0.327    56.323    core/core/RegFile/regs_reg[9][12]
  -------------------------------------------------------------------
                         required time                         56.323    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                 43.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/EX_MEM_alu_res_reg[30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.141ns (7.179%)  route 1.823ns (92.821%))
  Logic Levels:           0  
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.568     1.489    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.630 f  rst_all_reg/Q
                         net (fo=1595, routed)        1.823     3.453    core/core/rst_all
    SLICE_X33Y86         FDCE                                         f  core/core/EX_MEM_alu_res_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.835     3.420    core/core/debug_clk
    SLICE_X33Y86         FDCE                                         r  core/core/EX_MEM_alu_res_reg[30]/C
                         clock pessimism             -0.245     3.174    
    SLICE_X33Y86         FDCE (Remov_fdce_C_CLR)     -0.092     3.082    core/core/EX_MEM_alu_res_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/EX_MEM_alu_res_reg[31]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.141ns (7.179%)  route 1.823ns (92.821%))
  Logic Levels:           0  
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.568     1.489    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.630 f  rst_all_reg/Q
                         net (fo=1595, routed)        1.823     3.453    core/core/rst_all
    SLICE_X33Y86         FDCE                                         f  core/core/EX_MEM_alu_res_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.835     3.420    core/core/debug_clk
    SLICE_X33Y86         FDCE                                         r  core/core/EX_MEM_alu_res_reg[31]/C
                         clock pessimism             -0.245     3.174    
    SLICE_X33Y86         FDCE (Remov_fdce_C_CLR)     -0.092     3.082    core/core/EX_MEM_alu_res_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/wb_ALU_res_reg[19]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.141ns (7.179%)  route 1.823ns (92.821%))
  Logic Levels:           0  
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.568     1.489    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.630 f  rst_all_reg/Q
                         net (fo=1595, routed)        1.823     3.453    core/core/rst_all
    SLICE_X33Y86         FDCE                                         f  core/core/wb_ALU_res_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.835     3.420    core/core/debug_clk
    SLICE_X33Y86         FDCE                                         r  core/core/wb_ALU_res_reg[19]/C
                         clock pessimism             -0.245     3.174    
    SLICE_X33Y86         FDCE (Remov_fdce_C_CLR)     -0.092     3.082    core/core/wb_ALU_res_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/wb_data_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.141ns (7.179%)  route 1.823ns (92.821%))
  Logic Levels:           0  
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.568     1.489    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.630 f  rst_all_reg/Q
                         net (fo=1595, routed)        1.823     3.453    core/core/rst_all
    SLICE_X33Y86         FDCE                                         f  core/core/wb_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.835     3.420    core/core/debug_clk
    SLICE_X33Y86         FDCE                                         r  core/core/wb_data_reg[16]/C
                         clock pessimism             -0.245     3.174    
    SLICE_X33Y86         FDCE (Remov_fdce_C_CLR)     -0.092     3.082    core/core/wb_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/wb_data_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.141ns (7.179%)  route 1.823ns (92.821%))
  Logic Levels:           0  
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.568     1.489    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.630 f  rst_all_reg/Q
                         net (fo=1595, routed)        1.823     3.453    core/core/rst_all
    SLICE_X33Y86         FDCE                                         f  core/core/wb_data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.835     3.420    core/core/debug_clk
    SLICE_X33Y86         FDCE                                         r  core/core/wb_data_reg[17]/C
                         clock pessimism             -0.245     3.174    
    SLICE_X33Y86         FDCE (Remov_fdce_C_CLR)     -0.092     3.082    core/core/wb_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/EX_MEM_alu_res_reg[25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.141ns (7.166%)  route 1.827ns (92.834%))
  Logic Levels:           0  
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.568     1.489    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.630 f  rst_all_reg/Q
                         net (fo=1595, routed)        1.827     3.457    core/core/rst_all
    SLICE_X32Y86         FDCE                                         f  core/core/EX_MEM_alu_res_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.835     3.420    core/core/debug_clk
    SLICE_X32Y86         FDCE                                         r  core/core/EX_MEM_alu_res_reg[25]/C
                         clock pessimism             -0.245     3.174    
    SLICE_X32Y86         FDCE (Remov_fdce_C_CLR)     -0.092     3.082    core/core/EX_MEM_alu_res_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/wb_ALU_res_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.141ns (7.166%)  route 1.827ns (92.834%))
  Logic Levels:           0  
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.568     1.489    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.630 f  rst_all_reg/Q
                         net (fo=1595, routed)        1.827     3.457    core/core/rst_all
    SLICE_X32Y86         FDCE                                         f  core/core/wb_ALU_res_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.835     3.420    core/core/debug_clk
    SLICE_X32Y86         FDCE                                         r  core/core/wb_ALU_res_reg[17]/C
                         clock pessimism             -0.245     3.174    
    SLICE_X32Y86         FDCE (Remov_fdce_C_CLR)     -0.092     3.082    core/core/wb_ALU_res_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/wb_ALU_res_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.141ns (7.166%)  route 1.827ns (92.834%))
  Logic Levels:           0  
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.568     1.489    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.630 f  rst_all_reg/Q
                         net (fo=1595, routed)        1.827     3.457    core/core/rst_all
    SLICE_X32Y86         FDCE                                         f  core/core/wb_ALU_res_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.835     3.420    core/core/debug_clk
    SLICE_X32Y86         FDCE                                         r  core/core/wb_ALU_res_reg[18]/C
                         clock pessimism             -0.245     3.174    
    SLICE_X32Y86         FDCE (Remov_fdce_C_CLR)     -0.092     3.082    core/core/wb_ALU_res_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/wb_ALU_res_reg[20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.141ns (7.166%)  route 1.827ns (92.834%))
  Logic Levels:           0  
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.568     1.489    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.630 f  rst_all_reg/Q
                         net (fo=1595, routed)        1.827     3.457    core/core/rst_all
    SLICE_X32Y86         FDCE                                         f  core/core/wb_ALU_res_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.835     3.420    core/core/debug_clk
    SLICE_X32Y86         FDCE                                         r  core/core/wb_ALU_res_reg[20]/C
                         clock pessimism             -0.245     3.174    
    SLICE_X32Y86         FDCE (Remov_fdce_C_CLR)     -0.092     3.082    core/core/wb_ALU_res_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/wb_data_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.141ns (7.166%)  route 1.827ns (92.834%))
  Logic Levels:           0  
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.568     1.489    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.630 f  rst_all_reg/Q
                         net (fo=1595, routed)        1.827     3.457    core/core/rst_all
    SLICE_X32Y86         FDCE                                         f  core/core/wb_data_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.835     3.420    core/core/debug_clk
    SLICE_X32Y86         FDCE                                         r  core/core/wb_data_reg[18]/C
                         clock pessimism             -0.245     3.174    
    SLICE_X32Y86         FDCE (Remov_fdce_C_CLR)     -0.092     3.082    core/core/wb_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.375    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.605ns  (logic 4.695ns (48.880%)  route 4.910ns (51.120%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.910     6.308    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.297     9.605 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.605    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.576ns  (logic 4.403ns (45.982%)  route 5.173ns (54.018%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=17, routed)          1.355     1.734    core/dr/c0/clk_div_reg[0]
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.105     1.839 r  core/dr/c0/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000     1.839    core/dr/c0/CA_OBUF_inst_i_7_n_0
    SLICE_X37Y87         MUXF7 (Prop_muxf7_I1_O)      0.182     2.021 r  core/dr/c0/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.093     3.115    core/dr/c0/CA_OBUF_inst_i_2_n_0
    SLICE_X29Y86         LUT5 (Prop_lut5_I3_O)        0.268     3.383 r  core/dr/c0/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.724     6.107    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.469     9.576 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     9.576    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.527ns  (logic 4.391ns (46.090%)  route 5.136ns (53.910%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=17, routed)          1.355     1.734    core/dr/c0/clk_div_reg[0]
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.105     1.839 r  core/dr/c0/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000     1.839    core/dr/c0/CA_OBUF_inst_i_7_n_0
    SLICE_X37Y87         MUXF7 (Prop_muxf7_I1_O)      0.182     2.021 r  core/dr/c0/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.942     2.963    core/dr/c0/CA_OBUF_inst_i_2_n_0
    SLICE_X29Y86         LUT5 (Prop_lut5_I1_O)        0.262     3.225 r  core/dr/c0/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.839     6.064    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.463     9.527 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     9.527    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.459ns  (logic 4.241ns (44.833%)  route 5.218ns (55.167%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=17, routed)          1.355     1.734    core/dr/c0/clk_div_reg[0]
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.105     1.839 r  core/dr/c0/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000     1.839    core/dr/c0/CA_OBUF_inst_i_7_n_0
    SLICE_X37Y87         MUXF7 (Prop_muxf7_I1_O)      0.182     2.021 r  core/dr/c0/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.942     2.963    core/dr/c0/CA_OBUF_inst_i_2_n_0
    SLICE_X29Y86         LUT5 (Prop_lut5_I1_O)        0.252     3.215 r  core/dr/c0/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.921     6.136    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.323     9.459 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     9.459    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.322ns  (logic 4.394ns (47.136%)  route 4.928ns (52.864%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=17, routed)          1.355     1.734    core/dr/c0/clk_div_reg[0]
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.105     1.839 r  core/dr/c0/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000     1.839    core/dr/c0/CA_OBUF_inst_i_7_n_0
    SLICE_X37Y87         MUXF7 (Prop_muxf7_I1_O)      0.182     2.021 r  core/dr/c0/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.942     2.963    core/dr/c0/CA_OBUF_inst_i_2_n_0
    SLICE_X29Y86         LUT5 (Prop_lut5_I1_O)        0.262     3.225 r  core/dr/c0/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.630     5.856    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.466     9.322 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.322    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.878ns  (logic 4.197ns (47.274%)  route 4.681ns (52.726%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=17, routed)          1.355     1.734    core/dr/c0/clk_div_reg[0]
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.105     1.839 r  core/dr/c0/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000     1.839    core/dr/c0/CA_OBUF_inst_i_7_n_0
    SLICE_X37Y87         MUXF7 (Prop_muxf7_I1_O)      0.182     2.021 r  core/dr/c0/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.093     3.115    core/dr/c0/CA_OBUF_inst_i_2_n_0
    SLICE_X29Y86         LUT5 (Prop_lut5_I1_O)        0.252     3.367 r  core/dr/c0/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.232     5.599    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.279     8.878 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.878    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.806ns  (logic 4.207ns (47.775%)  route 4.599ns (52.225%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  SW_IBUF[8]_inst/O
                         net (fo=10, routed)          4.599     5.513    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.293     8.806 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.806    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.794ns  (logic 4.157ns (47.268%)  route 4.637ns (52.732%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=17, routed)          1.355     1.734    core/dr/c0/clk_div_reg[0]
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.105     1.839 r  core/dr/c0/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000     1.839    core/dr/c0/CA_OBUF_inst_i_7_n_0
    SLICE_X37Y87         MUXF7 (Prop_muxf7_I1_O)      0.182     2.021 r  core/dr/c0/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.942     2.963    core/dr/c0/CA_OBUF_inst_i_2_n_0
    SLICE_X29Y86         LUT5 (Prop_lut5_I1_O)        0.252     3.215 r  core/dr/c0/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.340     5.555    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.239     8.794 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     8.794    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.645ns  (logic 4.201ns (48.596%)  route 4.444ns (51.404%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=17, routed)          1.471     1.850    core/dr/c0/clk_div_reg[0]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.105     1.955 r  core/dr/c0/CA_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     1.955    core/dr/c0/CA_OBUF_inst_i_11_n_0
    SLICE_X37Y86         MUXF7 (Prop_muxf7_I1_O)      0.182     2.137 r  core/dr/c0/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.836     2.974    core/dr/c0/CA_OBUF_inst_i_4_n_0
    SLICE_X29Y86         LUT5 (Prop_lut5_I0_O)        0.252     3.226 r  core/dr/c0/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.136     5.362    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.283     8.645 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     8.645    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.199ns (48.895%)  route 4.389ns (51.105%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.899     0.899 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.389     5.288    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.300     8.587 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.587    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dr/c0/clk_div_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.252ns (67.968%)  route 0.119ns (32.032%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[2]/C
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core/dr/c0/clk_div_reg[2]/Q
                         net (fo=13, routed)          0.119     0.260    core/dr/c0/clk_div_reg[2]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.371 r  core/dr/c0/clk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.371    core/dr/c0/clk_div_reg[0]_i_1_n_5
    SLICE_X33Y83         FDCE                                         r  core/dr/c0/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dr/c0/clk_div_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.251ns (59.605%)  route 0.170ns (40.395%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[1]/C
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core/dr/c0/clk_div_reg[1]/Q
                         net (fo=17, routed)          0.170     0.311    core/dr/c0/clk_div_reg[1]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.421 r  core/dr/c0/clk_div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.421    core/dr/c0/clk_div_reg[0]_i_1_n_6
    SLICE_X33Y83         FDCE                                         r  core/dr/c0/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dr/c0/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dr/c0/clk_div_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.256ns (60.504%)  route 0.167ns (39.496%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE                         0.000     0.000 r  core/dr/c0/clk_div_reg[0]/C
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  core/dr/c0/clk_div_reg[0]/Q
                         net (fo=17, routed)          0.167     0.308    core/dr/c0/clk_div_reg[0]
    SLICE_X33Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  core/dr/c0/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     0.353    core/dr/c0/clk_div[0]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.423 r  core/dr/c0/clk_div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.423    core/dr/c0/clk_div_reg[0]_i_1_n_7
    SLICE_X33Y83         FDCE                                         r  core/dr/c0/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.517ns (80.826%)  route 0.360ns (19.174%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.360     0.622    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.877 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.877    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.467ns (73.955%)  route 0.517ns (26.045%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           0.517     0.762    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.983 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.983    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.546ns (77.669%)  route 0.444ns (22.331%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           0.444     0.735    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.990 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.990    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 1.484ns (74.308%)  route 0.513ns (25.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.513     0.760    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.996 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.996    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.513ns (75.699%)  route 0.486ns (24.301%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           0.486     0.746    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.998 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.998    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.496ns (74.338%)  route 0.517ns (25.662%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=2, routed)           0.517     0.762    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.013 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.013    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.503ns (73.815%)  route 0.533ns (26.185%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.533     0.783    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.036 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.036    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.344ns  (logic 0.081ns (2.422%)  route 3.263ns (97.578%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     8.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     8.211 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     9.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.344     6.419 f  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.714     8.133    CLK_GEN/clkfbout
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     8.214 f  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.549     9.763    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkfbout
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 3.694ns (63.817%)  route 2.094ns (36.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.446     4.659    BTN_SCAN/clk_disp
    SLICE_X1Y80          FDRE                                         r  BTN_SCAN/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.379     5.038 r  BTN_SCAN/result_reg[1]/Q
                         net (fo=1, routed)           2.094     7.133    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.315    10.447 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.447    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.625ns  (logic 3.695ns (65.690%)  route 1.930ns (34.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.445     4.658    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.930     6.967    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.316    10.283 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.283    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.412ns (69.218%)  route 0.628ns (30.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.628     2.283    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.554 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.554    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.410ns (67.146%)  route 0.690ns (32.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.594     1.515    BTN_SCAN/clk_disp
    SLICE_X1Y80          FDRE                                         r  BTN_SCAN/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  BTN_SCAN/result_reg[1]/Q
                         net (fo=1, routed)           0.690     2.346    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.616 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.616    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout3
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.424ns  (logic 3.961ns (31.882%)  route 8.463ns (68.118%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 r  rst_all_reg/Q
                         net (fo=1595, routed)        5.624    10.588    core/dr/c0/rst_all
    SLICE_X29Y86         LUT5 (Prop_lut5_I4_O)        0.119    10.707 r  core/dr/c0/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.839    13.546    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.463    17.009 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    17.009    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.352ns  (logic 3.807ns (30.819%)  route 8.545ns (69.181%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 r  rst_all_reg/Q
                         net (fo=1595, routed)        5.624    10.588    core/dr/c0/rst_all
    SLICE_X29Y86         LUT5 (Prop_lut5_I0_O)        0.105    10.693 r  core/dr/c0/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.921    13.614    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.323    16.937 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    16.937    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.219ns  (logic 3.964ns (32.441%)  route 8.255ns (67.559%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 r  rst_all_reg/Q
                         net (fo=1595, routed)        5.624    10.588    core/dr/c0/rst_all
    SLICE_X29Y86         LUT5 (Prop_lut5_I0_O)        0.119    10.707 r  core/dr/c0/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.630    13.338    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.466    16.804 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    16.804    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.197ns  (logic 3.804ns (31.188%)  route 8.393ns (68.812%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 r  rst_all_reg/Q
                         net (fo=1595, routed)        5.477    10.441    core/dr/c0/rst_all
    SLICE_X29Y85         LUT4 (Prop_lut4_I3_O)        0.105    10.546 r  core/dr/c0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.916    13.462    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.320    16.782 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.782    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.129ns  (logic 3.968ns (32.712%)  route 8.162ns (67.288%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 r  rst_all_reg/Q
                         net (fo=1595, routed)        5.477    10.441    core/dr/c0/rst_all
    SLICE_X29Y85         LUT4 (Prop_lut4_I3_O)        0.128    10.569 r  core/dr/c0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.684    13.253    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.461    16.714 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.714    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.120ns  (logic 3.976ns (32.808%)  route 8.144ns (67.192%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 r  rst_all_reg/Q
                         net (fo=1595, routed)        5.419    10.383    core/dr/c0/rst_all
    SLICE_X29Y86         LUT5 (Prop_lut5_I4_O)        0.128    10.511 r  core/dr/c0/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.724    13.235    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.469    16.705 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    16.705    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.721ns  (logic 3.956ns (33.752%)  route 7.765ns (66.248%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 r  rst_all_reg/Q
                         net (fo=1595, routed)        4.700     9.664    core/dr/c0/rst_all
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.108     9.772 r  core/dr/c0/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.065    12.837    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.469    16.306 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.306    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.688ns  (logic 3.937ns (33.685%)  route 7.751ns (66.315%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 r  rst_all_reg/Q
                         net (fo=1595, routed)        5.466    10.430    core/dr/c0/rst_all
    SLICE_X29Y87         LUT4 (Prop_lut4_I3_O)        0.115    10.545 r  core/dr/c0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.285    12.830    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.443    16.273 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.273    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.687ns  (logic 3.723ns (31.853%)  route 7.964ns (68.147%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 r  rst_all_reg/Q
                         net (fo=1595, routed)        5.624    10.588    core/dr/c0/rst_all
    SLICE_X29Y86         LUT5 (Prop_lut5_I4_O)        0.105    10.693 r  core/dr/c0/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.340    13.033    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.239    16.272 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    16.272    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.602ns  (logic 3.765ns (32.453%)  route 7.837ns (67.547%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     4.763    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.344     1.419 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.714     3.133    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.214 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.371     4.585    clk_cpu
    SLICE_X28Y103        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.379     4.964 r  rst_all_reg/Q
                         net (fo=1595, routed)        5.466    10.430    core/dr/c0/rst_all
    SLICE_X29Y87         LUT4 (Prop_lut4_I3_O)        0.105    10.535 r  core/dr/c0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.371    12.905    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.281    16.187 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.187    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/core/EX_MEM_rs2_val_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.737     1.659    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.257     1.962    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.558     2.545    core/core/debug_clk
    SLICE_X41Y80         FDCE                                         r  core/core/EX_MEM_rs2_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDCE (Prop_fdce_C_Q)         0.141     2.686 r  core/core/EX_MEM_rs2_val_reg[5]/Q
                         net (fo=5, routed)           0.109     2.795    core/dr/i_data[5]
    SLICE_X39Y79         FDRE                                         r  core/dr/Hexs_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/EX_MEM_rs2_val_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.310%)  route 0.109ns (43.690%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.737     1.659    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.257     1.962    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.558     2.545    core/core/debug_clk
    SLICE_X41Y80         FDCE                                         r  core/core/EX_MEM_rs2_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDCE (Prop_fdce_C_Q)         0.141     2.686 r  core/core/EX_MEM_rs2_val_reg[4]/Q
                         net (fo=5, routed)           0.109     2.796    core/dr/i_data[4]
    SLICE_X39Y79         FDRE                                         r  core/dr/Hexs_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/EX_MEM_rs2_val_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.565%)  route 0.113ns (44.435%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.737     1.659    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.257     1.962    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.562     2.549    core/core/debug_clk
    SLICE_X44Y86         FDCE                                         r  core/core/EX_MEM_rs2_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDCE (Prop_fdce_C_Q)         0.141     2.690 r  core/core/EX_MEM_rs2_val_reg[8]/Q
                         net (fo=5, routed)           0.113     2.803    core/dr/i_data[8]
    SLICE_X43Y87         FDRE                                         r  core/dr/Hexs_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/EX_MEM_rs2_val_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.708%)  route 0.112ns (44.292%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.737     1.659    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.257     1.962    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.566     2.553    core/core/debug_clk
    SLICE_X31Y87         FDCE                                         r  core/core/EX_MEM_rs2_val_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDCE (Prop_fdce_C_Q)         0.141     2.694 r  core/core/EX_MEM_rs2_val_reg[20]/Q
                         net (fo=5, routed)           0.112     2.806    core/dr/i_data[20]
    SLICE_X33Y87         FDRE                                         r  core/dr/Hexs_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/EX_MEM_rs2_val_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.214%)  route 0.129ns (47.786%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.737     1.659    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.257     1.962    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.561     2.548    core/core/debug_clk
    SLICE_X44Y83         FDCE                                         r  core/core/EX_MEM_rs2_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.141     2.689 r  core/core/EX_MEM_rs2_val_reg[3]/Q
                         net (fo=5, routed)           0.129     2.818    core/dr/i_data[3]
    SLICE_X45Y82         FDRE                                         r  core/dr/Hexs_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/EX_MEM_rs2_val_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.236%)  route 0.129ns (47.764%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.737     1.659    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.257     1.962    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.562     2.549    core/core/debug_clk
    SLICE_X40Y85         FDCE                                         r  core/core/EX_MEM_rs2_val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDCE (Prop_fdce_C_Q)         0.141     2.690 r  core/core/EX_MEM_rs2_val_reg[16]/Q
                         net (fo=5, routed)           0.129     2.819    core/dr/i_data[16]
    SLICE_X42Y84         FDRE                                         r  core/dr/Hexs_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/EX_MEM_rs2_val_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.197%)  route 0.152ns (51.803%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.737     1.659    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.257     1.962    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.563     2.550    core/core/debug_clk
    SLICE_X45Y87         FDCE                                         r  core/core/EX_MEM_rs2_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.141     2.691 r  core/core/EX_MEM_rs2_val_reg[10]/Q
                         net (fo=5, routed)           0.152     2.843    core/dr/i_data[10]
    SLICE_X43Y87         FDRE                                         r  core/dr/Hexs_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/EX_MEM_rs2_val_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.141%)  route 0.165ns (53.859%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.737     1.659    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.257     1.962    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.564     2.551    core/core/debug_clk
    SLICE_X37Y86         FDCE                                         r  core/core/EX_MEM_rs2_val_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141     2.692 r  core/core/EX_MEM_rs2_val_reg[23]/Q
                         net (fo=5, routed)           0.165     2.857    core/dr/i_data[23]
    SLICE_X36Y86         FDRE                                         r  core/dr/Hexs_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/EX_MEM_rs2_val_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.321%)  route 0.170ns (54.679%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.737     1.659    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.257     1.962    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.568     2.555    core/core/debug_clk
    SLICE_X29Y88         FDCE                                         r  core/core/EX_MEM_rs2_val_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.141     2.696 r  core/core/EX_MEM_rs2_val_reg[25]/Q
                         net (fo=5, routed)           0.170     2.866    core/dr/i_data[25]
    SLICE_X33Y87         FDRE                                         r  core/dr/Hexs_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/core/EX_MEM_rs2_val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/dr/Hexs_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.255%)  route 0.185ns (56.745%))
  Logic Levels:           0  
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.737     1.659    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.257     1.962    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.988 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.558     2.545    core/core/debug_clk
    SLICE_X45Y80         FDCE                                         r  core/core/EX_MEM_rs2_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.141     2.686 r  core/core/EX_MEM_rs2_val_reg[0]/Q
                         net (fo=6, routed)           0.185     2.871    core/dr/i_data[0]
    SLICE_X45Y82         FDRE                                         r  core/dr/Hexs_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_ctrl/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.459ns  (logic 3.680ns (49.336%)  route 3.779ns (50.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.372     4.582    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y61         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDSE (Prop_fdse_C_Q)         0.379     4.961 r  uart_tx_ctrl/txBit_reg/Q
                         net (fo=1, routed)           3.779     8.740    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.301    12.041 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    12.041    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_ctrl/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.064ns  (logic 1.397ns (45.593%)  route 1.667ns (54.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y61         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDSE (Prop_fdse_C_Q)         0.141     1.624 r  uart_tx_ctrl/txBit_reg/Q
                         net (fo=1, routed)           1.667     3.291    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.547 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     4.547    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_C
                            (input port)
  Destination:            BTN_SCAN/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.131ns  (logic 1.408ns (66.060%)  route 0.723ns (33.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_C (IN)
                         net (fo=0)                   0.000     0.000    BTN_C
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  BTN_C_IBUF_inst/O
                         net (fo=1, routed)           0.723     2.131    BTN_SCAN/BTN_C_IBUF
    SLICE_X1Y80          FDRE                                         r  BTN_SCAN/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.338     4.392    BTN_SCAN/clk_disp
    SLICE_X1Y80          FDRE                                         r  BTN_SCAN/result_reg[1]/C

Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.000ns  (logic 1.398ns (69.922%)  route 0.602ns (30.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.602     2.000    BTN_SCAN/BTN_R_IBUF
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.337     4.391    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.235ns (45.099%)  route 0.287ns (54.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.287     0.522    BTN_SCAN/BTN_R_IBUF
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C

Slack:                    inf
  Source:                 BTN_C
                            (input port)
  Destination:            BTN_SCAN/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.244ns (41.389%)  route 0.346ns (58.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_C (IN)
                         net (fo=0)                   0.000     0.000    BTN_C
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_C_IBUF_inst/O
                         net (fo=1, routed)           0.346     0.591    BTN_SCAN/BTN_C_IBUF
    SLICE_X1Y80          FDRE                                         r  BTN_SCAN/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.865     2.032    BTN_SCAN/clk_disp
    SLICE_X1Y80          FDRE                                         r  BTN_SCAN/result_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout3

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.277ns  (logic 2.799ns (17.197%)  route 13.478ns (82.804%))
  Logic Levels:           10  (IBUF=1 LUT3=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           2.292     3.708    DEBUG_CTRL/LED_OBUF[2]
    SLICE_X53Y78         LUT3 (Prop_lut3_I1_O)        0.105     3.813 r  DEBUG_CTRL/buffer_reg_i_565/O
                         net (fo=128, routed)         6.112     9.925    core/core/RegFile/debug_addr[1]
    SLICE_X55Y98         LUT6 (Prop_lut6_I2_O)        0.105    10.030 f  core/core/RegFile/buffer_reg_i_541/O
                         net (fo=1, routed)           0.000    10.030    core/core/RegFile/buffer_reg_i_541_n_0
    SLICE_X55Y98         MUXF7 (Prop_muxf7_I0_O)      0.199    10.229 f  core/core/RegFile/buffer_reg_i_336/O
                         net (fo=1, routed)           0.591    10.820    core/core/RegFile/buffer_reg_i_336_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I0_O)        0.250    11.070 f  core/core/RegFile/buffer_reg_i_230/O
                         net (fo=1, routed)           0.665    11.734    core/core/RegFile/debug_data[30]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.105    11.839 f  core/core/RegFile/buffer_reg_i_167/O
                         net (fo=5, routed)           0.911    12.750    DEBUG_CTRL/buffer_reg_i_25_0
    SLICE_X46Y77         LUT3 (Prop_lut3_I1_O)        0.126    12.876 r  DEBUG_CTRL/buffer_reg_i_153/O
                         net (fo=5, routed)           0.791    13.667    DEBUG_CTRL/p_3_out[109]
    SLICE_X50Y73         LUT6 (Prop_lut6_I1_O)        0.283    13.950 r  DEBUG_CTRL/buffer_reg_i_79/O
                         net (fo=1, routed)           0.357    14.307    DEBUG_CTRL/buffer_reg_i_79_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I5_O)        0.105    14.412 r  DEBUG_CTRL/buffer_reg_i_24/O
                         net (fo=1, routed)           0.920    15.332    DEBUG_CTRL/buffer_reg_i_24_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.105    15.437 r  DEBUG_CTRL/buffer_reg_i_5/O
                         net (fo=1, routed)           0.840    16.277    UART_BUFF/DIADI[4]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.298     4.353    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.213ns  (logic 2.779ns (17.142%)  route 13.434ns (82.858%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           2.292     3.708    DEBUG_CTRL/LED_OBUF[2]
    SLICE_X53Y78         LUT3 (Prop_lut3_I1_O)        0.105     3.813 r  DEBUG_CTRL/buffer_reg_i_565/O
                         net (fo=128, routed)         6.112     9.925    core/core/RegFile/debug_addr[1]
    SLICE_X55Y98         LUT6 (Prop_lut6_I2_O)        0.105    10.030 r  core/core/RegFile/buffer_reg_i_541/O
                         net (fo=1, routed)           0.000    10.030    core/core/RegFile/buffer_reg_i_541_n_0
    SLICE_X55Y98         MUXF7 (Prop_muxf7_I0_O)      0.199    10.229 r  core/core/RegFile/buffer_reg_i_336/O
                         net (fo=1, routed)           0.591    10.820    core/core/RegFile/buffer_reg_i_336_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I0_O)        0.250    11.070 r  core/core/RegFile/buffer_reg_i_230/O
                         net (fo=1, routed)           0.665    11.734    core/core/RegFile/debug_data[30]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.105    11.839 r  core/core/RegFile/buffer_reg_i_167/O
                         net (fo=5, routed)           0.910    12.749    DEBUG_CTRL/buffer_reg_i_25_0
    SLICE_X46Y77         LUT4 (Prop_lut4_I2_O)        0.125    12.874 r  DEBUG_CTRL/buffer_reg_i_201/O
                         net (fo=2, routed)           0.537    13.411    DEBUG_CTRL/buffer_reg_i_201_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.264    13.675 r  DEBUG_CTRL/buffer_reg_i_131/O
                         net (fo=1, routed)           0.568    14.243    DEBUG_CTRL/buffer_reg_i_131_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.105    14.348 r  DEBUG_CTRL/buffer_reg_i_41/O
                         net (fo=1, routed)           0.644    14.993    DEBUG_CTRL/buffer_reg_i_41_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I2_O)        0.105    15.098 r  DEBUG_CTRL/buffer_reg_i_9/O
                         net (fo=1, routed)           1.115    16.213    UART_BUFF/DIADI[0]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.298     4.353    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.185ns  (logic 2.600ns (16.065%)  route 13.585ns (83.935%))
  Logic Levels:           10  (IBUF=1 LUT3=2 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           2.292     3.708    DEBUG_CTRL/LED_OBUF[2]
    SLICE_X53Y78         LUT3 (Prop_lut3_I1_O)        0.105     3.813 r  DEBUG_CTRL/buffer_reg_i_565/O
                         net (fo=128, routed)         6.112     9.925    core/core/RegFile/debug_addr[1]
    SLICE_X55Y98         LUT6 (Prop_lut6_I2_O)        0.105    10.030 f  core/core/RegFile/buffer_reg_i_541/O
                         net (fo=1, routed)           0.000    10.030    core/core/RegFile/buffer_reg_i_541_n_0
    SLICE_X55Y98         MUXF7 (Prop_muxf7_I0_O)      0.199    10.229 f  core/core/RegFile/buffer_reg_i_336/O
                         net (fo=1, routed)           0.591    10.820    core/core/RegFile/buffer_reg_i_336_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I0_O)        0.250    11.070 f  core/core/RegFile/buffer_reg_i_230/O
                         net (fo=1, routed)           0.665    11.734    core/core/RegFile/debug_data[30]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.105    11.839 f  core/core/RegFile/buffer_reg_i_167/O
                         net (fo=5, routed)           0.910    12.749    DEBUG_CTRL/buffer_reg_i_25_0
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.105    12.854 r  DEBUG_CTRL/buffer_reg_i_196/O
                         net (fo=1, routed)           0.399    13.253    DEBUG_CTRL/buffer_reg_i_196_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.105    13.358 r  DEBUG_CTRL/buffer_reg_i_119/O
                         net (fo=2, routed)           0.876    14.234    DEBUG_CTRL/buffer_reg_i_119_n_0
    SLICE_X54Y75         LUT3 (Prop_lut3_I0_O)        0.105    14.339 r  DEBUG_CTRL/buffer_reg_i_38/O
                         net (fo=1, routed)           0.655    14.994    DEBUG_CTRL/buffer_reg_i_38_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.105    15.099 r  DEBUG_CTRL/buffer_reg_i_8/O
                         net (fo=1, routed)           1.086    16.185    UART_BUFF/DIADI[1]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.298     4.353    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.856ns  (logic 2.495ns (15.736%)  route 13.361ns (84.264%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           2.292     3.708    DEBUG_CTRL/LED_OBUF[2]
    SLICE_X53Y78         LUT3 (Prop_lut3_I1_O)        0.105     3.813 r  DEBUG_CTRL/buffer_reg_i_565/O
                         net (fo=128, routed)         6.112     9.925    core/core/RegFile/debug_addr[1]
    SLICE_X55Y98         LUT6 (Prop_lut6_I2_O)        0.105    10.030 f  core/core/RegFile/buffer_reg_i_541/O
                         net (fo=1, routed)           0.000    10.030    core/core/RegFile/buffer_reg_i_541_n_0
    SLICE_X55Y98         MUXF7 (Prop_muxf7_I0_O)      0.199    10.229 f  core/core/RegFile/buffer_reg_i_336/O
                         net (fo=1, routed)           0.591    10.820    core/core/RegFile/buffer_reg_i_336_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I0_O)        0.250    11.070 f  core/core/RegFile/buffer_reg_i_230/O
                         net (fo=1, routed)           0.665    11.734    core/core/RegFile/debug_data[30]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.105    11.839 f  core/core/RegFile/buffer_reg_i_167/O
                         net (fo=5, routed)           0.911    12.750    DEBUG_CTRL/buffer_reg_i_25_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I0_O)        0.105    12.855 r  DEBUG_CTRL/buffer_reg_i_81/O
                         net (fo=2, routed)           0.937    13.792    DEBUG_CTRL/buffer_reg_i_81_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I2_O)        0.105    13.897 r  DEBUG_CTRL/buffer_reg_i_25/O
                         net (fo=1, routed)           0.690    14.587    DEBUG_CTRL/buffer_reg_i_25_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I0_O)        0.105    14.692 r  DEBUG_CTRL/buffer_reg_i_6/O
                         net (fo=1, routed)           1.164    15.856    UART_BUFF/DIADI[3]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.298     4.353    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.833ns  (logic 2.799ns (17.680%)  route 13.033ns (82.320%))
  Logic Levels:           10  (IBUF=1 LUT3=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           2.292     3.708    DEBUG_CTRL/LED_OBUF[2]
    SLICE_X53Y78         LUT3 (Prop_lut3_I1_O)        0.105     3.813 r  DEBUG_CTRL/buffer_reg_i_565/O
                         net (fo=128, routed)         6.112     9.925    core/core/RegFile/debug_addr[1]
    SLICE_X55Y98         LUT6 (Prop_lut6_I2_O)        0.105    10.030 f  core/core/RegFile/buffer_reg_i_541/O
                         net (fo=1, routed)           0.000    10.030    core/core/RegFile/buffer_reg_i_541_n_0
    SLICE_X55Y98         MUXF7 (Prop_muxf7_I0_O)      0.199    10.229 f  core/core/RegFile/buffer_reg_i_336/O
                         net (fo=1, routed)           0.591    10.820    core/core/RegFile/buffer_reg_i_336_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I0_O)        0.250    11.070 f  core/core/RegFile/buffer_reg_i_230/O
                         net (fo=1, routed)           0.665    11.734    core/core/RegFile/debug_data[30]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.105    11.839 f  core/core/RegFile/buffer_reg_i_167/O
                         net (fo=5, routed)           0.911    12.750    DEBUG_CTRL/buffer_reg_i_25_0
    SLICE_X46Y77         LUT3 (Prop_lut3_I1_O)        0.126    12.876 r  DEBUG_CTRL/buffer_reg_i_153/O
                         net (fo=5, routed)           0.500    13.376    DEBUG_CTRL/p_3_out[109]
    SLICE_X52Y76         LUT6 (Prop_lut6_I2_O)        0.283    13.659 r  DEBUG_CTRL/buffer_reg_i_63/O
                         net (fo=1, routed)           0.330    13.989    DEBUG_CTRL/buffer_reg_i_63_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.105    14.094 r  DEBUG_CTRL/buffer_reg_i_17/O
                         net (fo=1, routed)           0.659    14.753    DEBUG_CTRL/buffer_reg_i_17_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.105    14.858 r  DEBUG_CTRL/buffer_reg_i_4/O
                         net (fo=1, routed)           0.974    15.833    UART_BUFF/DIADI[5]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.298     4.353    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.824ns  (logic 2.799ns (17.689%)  route 13.025ns (82.311%))
  Logic Levels:           10  (IBUF=1 LUT3=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           2.292     3.708    DEBUG_CTRL/LED_OBUF[2]
    SLICE_X53Y78         LUT3 (Prop_lut3_I1_O)        0.105     3.813 r  DEBUG_CTRL/buffer_reg_i_565/O
                         net (fo=128, routed)         6.112     9.925    core/core/RegFile/debug_addr[1]
    SLICE_X55Y98         LUT6 (Prop_lut6_I2_O)        0.105    10.030 r  core/core/RegFile/buffer_reg_i_541/O
                         net (fo=1, routed)           0.000    10.030    core/core/RegFile/buffer_reg_i_541_n_0
    SLICE_X55Y98         MUXF7 (Prop_muxf7_I0_O)      0.199    10.229 r  core/core/RegFile/buffer_reg_i_336/O
                         net (fo=1, routed)           0.591    10.820    core/core/RegFile/buffer_reg_i_336_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I0_O)        0.250    11.070 r  core/core/RegFile/buffer_reg_i_230/O
                         net (fo=1, routed)           0.665    11.734    core/core/RegFile/debug_data[30]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.105    11.839 r  core/core/RegFile/buffer_reg_i_167/O
                         net (fo=5, routed)           0.911    12.750    DEBUG_CTRL/buffer_reg_i_25_0
    SLICE_X46Y77         LUT3 (Prop_lut3_I1_O)        0.126    12.876 f  DEBUG_CTRL/buffer_reg_i_153/O
                         net (fo=5, routed)           0.503    13.379    DEBUG_CTRL/p_3_out[109]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.283    13.662 r  DEBUG_CTRL/buffer_reg_i_57/O
                         net (fo=1, routed)           0.603    14.264    DEBUG_CTRL/buffer_reg_i_57_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I3_O)        0.105    14.369 r  DEBUG_CTRL/buffer_reg_i_16/O
                         net (fo=1, routed)           0.372    14.741    DEBUG_CTRL/buffer_reg_i_16_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.105    14.846 r  DEBUG_CTRL/buffer_reg_i_3/O
                         net (fo=1, routed)           0.978    15.824    UART_BUFF/DIADI[6]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.298     4.353    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            UART_BUFF/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.337ns  (logic 2.600ns (16.953%)  route 12.737ns (83.047%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           2.292     3.708    DEBUG_CTRL/LED_OBUF[2]
    SLICE_X53Y78         LUT3 (Prop_lut3_I1_O)        0.105     3.813 r  DEBUG_CTRL/buffer_reg_i_565/O
                         net (fo=128, routed)         6.112     9.925    core/core/RegFile/debug_addr[1]
    SLICE_X55Y98         LUT6 (Prop_lut6_I2_O)        0.105    10.030 r  core/core/RegFile/buffer_reg_i_541/O
                         net (fo=1, routed)           0.000    10.030    core/core/RegFile/buffer_reg_i_541_n_0
    SLICE_X55Y98         MUXF7 (Prop_muxf7_I0_O)      0.199    10.229 r  core/core/RegFile/buffer_reg_i_336/O
                         net (fo=1, routed)           0.591    10.820    core/core/RegFile/buffer_reg_i_336_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I0_O)        0.250    11.070 r  core/core/RegFile/buffer_reg_i_230/O
                         net (fo=1, routed)           0.665    11.734    core/core/RegFile/debug_data[30]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.105    11.839 r  core/core/RegFile/buffer_reg_i_167/O
                         net (fo=5, routed)           0.714    12.554    DEBUG_CTRL/buffer_reg_i_25_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.105    12.659 r  DEBUG_CTRL/buffer_reg_i_176/O
                         net (fo=1, routed)           0.347    13.006    DEBUG_CTRL/buffer_reg_i_176_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.105    13.111 r  DEBUG_CTRL/buffer_reg_i_97/O
                         net (fo=2, routed)           0.656    13.767    DEBUG_CTRL/buffer_reg_i_97_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.105    13.872 r  DEBUG_CTRL/buffer_reg_i_30/O
                         net (fo=1, routed)           0.413    14.285    DEBUG_CTRL/buffer_reg_i_30_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.105    14.390 r  DEBUG_CTRL/buffer_reg_i_7/O
                         net (fo=1, routed)           0.947    15.337    UART_BUFF/DIADI[2]
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.298     4.353    UART_BUFF/clk_cpu
    RAMB18_X1Y24         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.664ns  (logic 1.514ns (32.453%)  route 3.150ns (67.547%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           3.150     4.559    DEBUG_CTRL/LED_OBUF[0]
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.105     4.664 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     4.664    DEBUG_CTRL/start_i_1_n_0
    SLICE_X53Y74         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.243     4.297    DEBUG_CTRL/clk_cpu
    SLICE_X53Y74         FDRE                                         r  DEBUG_CTRL/start_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.089ns  (logic 1.514ns (37.015%)  route 2.576ns (62.985%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           2.576     3.984    BTN_SCAN/done_reg[0]
    SLICE_X53Y74         LUT5 (Prop_lut5_I2_O)        0.105     4.089 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     4.089    DEBUG_CTRL/done_reg_0
    SLICE_X53Y74         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.243     4.297    DEBUG_CTRL/clk_cpu
    SLICE_X53Y74         FDRE                                         r  DEBUG_CTRL/done_reg/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            rst_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.990ns  (logic 1.543ns (38.676%)  route 2.447ns (61.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  RSTN_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.885    RSTN_IBUF
    SLICE_X28Y105        LUT1 (Prop_lut1_I0_O)        0.105     3.990 r  rst_count[0]_i_1/O
                         net (fo=1, routed)           0.000     3.990    p_1_out[0]
    SLICE_X28Y105        FDRE                                         r  rst_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.441     4.493    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.149     1.344 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.633     2.977    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     3.054 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.259     4.313    clk_cpu
    SLICE_X28Y105        FDRE                                         r  rst_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/dr/Hexs_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/wb_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.190ns (56.625%)  route 0.146ns (43.375%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[15]/C
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[15]/Q
                         net (fo=3, routed)           0.146     0.287    core/dr/Q[15]
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.049     0.336 r  core/dr/wb_data[15]_i_1/O
                         net (fo=1, routed)           0.000     0.336    core/core/D[15]
    SLICE_X39Y86         FDCE                                         r  core/core/wb_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.833     3.418    core/core/debug_clk
    SLICE_X39Y86         FDCE                                         r  core/core/wb_data_reg[15]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/wb_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.190ns (54.184%)  route 0.161ns (45.816%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[11]/C
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[11]/Q
                         net (fo=3, routed)           0.161     0.302    core/dr/Q[11]
    SLICE_X44Y87         LUT3 (Prop_lut3_I0_O)        0.049     0.351 r  core/dr/wb_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.351    core/core/D[11]
    SLICE_X44Y87         FDCE                                         r  core/core/wb_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.832     3.417    core/core/debug_clk
    SLICE_X44Y87         FDCE                                         r  core/core/wb_data_reg[11]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/wb_data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.646%)  route 0.167ns (47.354%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[22]/C
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[22]/Q
                         net (fo=3, routed)           0.167     0.308    core/dr/Q[22]
    SLICE_X40Y87         LUT3 (Prop_lut3_I0_O)        0.045     0.353 r  core/dr/wb_data[22]_i_1/O
                         net (fo=1, routed)           0.000     0.353    core/core/D[22]
    SLICE_X40Y87         FDCE                                         r  core/core/wb_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.834     3.419    core/core/debug_clk
    SLICE_X40Y87         FDCE                                         r  core/core/wb_data_reg[22]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/EX_MEM_rs2_val_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.231ns (59.770%)  route 0.155ns (40.230%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[23]/C
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[23]/Q
                         net (fo=3, routed)           0.075     0.216    core/core/EX_MEM_rs2_val_reg[31]_1[23]
    SLICE_X37Y86         LUT6 (Prop_lut6_I3_O)        0.045     0.261 r  core/core/EX_MEM_rs2_val[23]_i_2/O
                         net (fo=1, routed)           0.080     0.341    core/core/EX_MEM_rs2_val[23]_i_2_n_0
    SLICE_X37Y86         LUT5 (Prop_lut5_I4_O)        0.045     0.386 r  core/core/EX_MEM_rs2_val[23]_i_1/O
                         net (fo=1, routed)           0.000     0.386    core/core/ex_mem_val[23]
    SLICE_X37Y86         FDCE                                         r  core/core/EX_MEM_rs2_val_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.834     3.419    core/core/debug_clk
    SLICE_X37Y86         FDCE                                         r  core/core/EX_MEM_rs2_val_reg[23]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/wb_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.006%)  route 0.201ns (51.994%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[2]/C
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[2]/Q
                         net (fo=3, routed)           0.201     0.342    core/dr/Q[2]
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.045     0.387 r  core/dr/wb_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.387    core/core/D[2]
    SLICE_X44Y82         FDCE                                         r  core/core/wb_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.828     3.413    core/core/debug_clk
    SLICE_X44Y82         FDCE                                         r  core/core/wb_data_reg[2]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/wb_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.765%)  route 0.203ns (52.235%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[24]/C
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[24]/Q
                         net (fo=3, routed)           0.203     0.344    core/dr/Q[24]
    SLICE_X33Y88         LUT3 (Prop_lut3_I0_O)        0.045     0.389 r  core/dr/wb_data[24]_i_1/O
                         net (fo=1, routed)           0.000     0.389    core/core/D[24]
    SLICE_X33Y88         FDCE                                         r  core/core/wb_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.838     3.423    core/core/debug_clk
    SLICE_X33Y88         FDCE                                         r  core/core/wb_data_reg[24]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/wb_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.187ns (47.526%)  route 0.206ns (52.474%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[5]/C
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[5]/Q
                         net (fo=3, routed)           0.206     0.347    core/dr/Q[5]
    SLICE_X39Y80         LUT3 (Prop_lut3_I0_O)        0.046     0.393 r  core/dr/wb_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.393    core/core/D[5]
    SLICE_X39Y80         FDCE                                         r  core/core/wb_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.828     3.413    core/core/debug_clk
    SLICE_X39Y80         FDCE                                         r  core/core/wb_data_reg[5]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/wb_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.577%)  route 0.222ns (54.423%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[14]/C
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[14]/Q
                         net (fo=3, routed)           0.222     0.363    core/dr/Q[14]
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.045     0.408 r  core/dr/wb_data[14]_i_1/O
                         net (fo=1, routed)           0.000     0.408    core/core/D[14]
    SLICE_X39Y86         FDCE                                         r  core/core/wb_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.833     3.418    core/core/debug_clk
    SLICE_X39Y86         FDCE                                         r  core/core/wb_data_reg[14]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/EX_MEM_rs2_val_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.231ns (55.411%)  route 0.186ns (44.589%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[14]/C
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[14]/Q
                         net (fo=3, routed)           0.136     0.277    core/core/EX_MEM_rs2_val_reg[31]_1[14]
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.045     0.322 r  core/core/EX_MEM_rs2_val[14]_i_2/O
                         net (fo=1, routed)           0.050     0.372    core/core/EX_MEM_rs2_val[14]_i_2_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I4_O)        0.045     0.417 r  core/core/EX_MEM_rs2_val[14]_i_1/O
                         net (fo=1, routed)           0.000     0.417    core/core/ex_mem_val[14]
    SLICE_X39Y86         FDCE                                         r  core/core/EX_MEM_rs2_val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.833     3.418    core/core/debug_clk
    SLICE_X39Y86         FDCE                                         r  core/core/EX_MEM_rs2_val_reg[14]/C

Slack:                    inf
  Source:                 core/dr/Hexs_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/core/wb_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.550%)  route 0.232ns (55.450%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE                         0.000     0.000 r  core/dr/Hexs_reg[4]/C
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  core/dr/Hexs_reg[4]/Q
                         net (fo=3, routed)           0.232     0.373    core/dr/Q[4]
    SLICE_X39Y80         LUT3 (Prop_lut3_I0_O)        0.045     0.418 r  core/dr/wb_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.418    core/core/D[4]
    SLICE_X39Y80         FDCE                                         r  core/core/wb_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.042     2.210    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.266 r  BTN_SCAN/regs[1][31]_i_5/O
                         net (fo=1, routed)           0.290     2.556    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.585 r  regs_reg[1][31]_i_3/O
                         net (fo=1536, routed)        0.828     3.413    core/core/debug_clk
    SLICE_X39Y80         FDCE                                         r  core/core/wb_data_reg[4]/C





