
*** Running vivado
    with args -log ebaz4205_reset_lengthener_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_reset_lengthener_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ebaz4205_reset_lengthener_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axi_dynclk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_ps2_mouse'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_reset_lengthener_0_0
Command: synth_design -top ebaz4205_reset_lengthener_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 522421
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2044.137 ; gain = 371.801 ; free physical = 5797 ; free virtual = 16343
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.896; parent = 1200.284; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3024.582; parent = 2048.109; children = 976.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ebaz4205_reset_lengthener_0_0' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_reset_lengthener_0_0/synth/ebaz4205_reset_lengthener_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'reset_lengthener' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/CIC_FIR_2C_issue/CIC_FIR_2C_issue.srcs/sources_1/new/reset_lengthener.vhd:17]
WARNING: [Synth 8-614] signal 'resetn' is read in the process but is not in the sensitivity list [/home/guido/GitHub/EBAZ4205_SDR_spectrum/CIC_FIR_2C_issue/CIC_FIR_2C_issue.srcs/sources_1/new/reset_lengthener.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'reset_lengthener' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/CIC_FIR_2C_issue/CIC_FIR_2C_issue.srcs/sources_1/new/reset_lengthener.vhd:17]
INFO: [Synth 8-6155] done synthesizing module 'ebaz4205_reset_lengthener_0_0' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_reset_lengthener_0_0/synth/ebaz4205_reset_lengthener_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2116.074 ; gain = 443.738 ; free physical = 5890 ; free virtual = 16436
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.896; parent = 1200.284; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3092.551; parent = 2116.078; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.887 ; gain = 461.551 ; free physical = 5890 ; free virtual = 16436
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.896; parent = 1200.284; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.363; parent = 2133.891; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.887 ; gain = 461.551 ; free physical = 5890 ; free virtual = 16436
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.896; parent = 1200.284; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3110.363; parent = 2133.891; children = 976.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.887 ; gain = 0.000 ; free physical = 5885 ; free virtual = 16432
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.637 ; gain = 0.000 ; free physical = 5807 ; free virtual = 16354
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2247.637 ; gain = 0.000 ; free physical = 5807 ; free virtual = 16354
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5877 ; free virtual = 16426
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.896; parent = 1200.284; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3192.098; parent = 2215.625; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5875 ; free virtual = 16424
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.896; parent = 1200.284; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3192.098; parent = 2215.625; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5870 ; free virtual = 16421
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.896; parent = 1200.284; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3192.098; parent = 2215.625; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5861 ; free virtual = 16414
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.896; parent = 1200.284; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3192.098; parent = 2215.625; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5846 ; free virtual = 16402
Synthesis current peak Physical Memory [PSS] (MB): peak = 1370.896; parent = 1200.284; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3192.098; parent = 2215.625; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5741 ; free virtual = 16292
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.365; parent = 1289.131; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3192.098; parent = 2215.625; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5741 ; free virtual = 16292
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.506; parent = 1289.271; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3192.098; parent = 2215.625; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5735 ; free virtual = 16287
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.908; parent = 1289.674; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3192.098; parent = 2215.625; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5801 ; free virtual = 16345
Synthesis current peak Physical Memory [PSS] (MB): peak = 1460.064; parent = 1289.830; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3192.098; parent = 2215.625; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5801 ; free virtual = 16345
Synthesis current peak Physical Memory [PSS] (MB): peak = 1460.080; parent = 1289.846; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3192.098; parent = 2215.625; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5801 ; free virtual = 16345
Synthesis current peak Physical Memory [PSS] (MB): peak = 1460.096; parent = 1289.861; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3192.098; parent = 2215.625; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5801 ; free virtual = 16345
Synthesis current peak Physical Memory [PSS] (MB): peak = 1460.096; parent = 1289.861; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3192.098; parent = 2215.625; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5801 ; free virtual = 16345
Synthesis current peak Physical Memory [PSS] (MB): peak = 1460.096; parent = 1289.861; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3192.098; parent = 2215.625; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5801 ; free virtual = 16345
Synthesis current peak Physical Memory [PSS] (MB): peak = 1460.111; parent = 1289.877; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3192.098; parent = 2215.625; children = 976.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     3|
|4     |FDCE |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5801 ; free virtual = 16345
Synthesis current peak Physical Memory [PSS] (MB): peak = 1460.146; parent = 1289.912; children = 170.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3192.098; parent = 2215.625; children = 976.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2247.637 ; gain = 461.551 ; free physical = 5859 ; free virtual = 16403
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.637 ; gain = 575.301 ; free physical = 5859 ; free virtual = 16403
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.637 ; gain = 0.000 ; free physical = 5963 ; free virtual = 16507
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.637 ; gain = 0.000 ; free physical = 5906 ; free virtual = 16449
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: def6304d
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2247.637 ; gain = 845.730 ; free physical = 6115 ; free virtual = 16659
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_reset_lengthener_0_0_synth_1/ebaz4205_reset_lengthener_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ebaz4205_reset_lengthener_0_0, cache-ID = 6531cfb9cda2607f
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_reset_lengthener_0_0_synth_1/ebaz4205_reset_lengthener_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_reset_lengthener_0_0_utilization_synth.rpt -pb ebaz4205_reset_lengthener_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 21 20:26:26 2023...
