// Seed: 4123090083
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wor id_4,
    output supply0 id_5,
    output wand id_6,
    output supply1 id_7,
    output wor id_8,
    input wand id_9
);
  wire id_11;
  wire id_12;
endmodule
module module_0 (
    output logic id_0,
    output uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    output wire id_4,
    output tri1 id_5,
    input tri id_6,
    input tri id_7,
    input wand id_8,
    input tri0 id_9,
    output uwire id_10,
    input wor id_11,
    input tri0 id_12,
    input wire id_13,
    input wire id_14,
    output supply0 id_15
);
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_5,
      id_13,
      id_1,
      id_5,
      id_4,
      id_5,
      id_14
  );
  always_latch @(posedge module_1 or posedge 1'd0 == id_8) id_0 = #id_17 id_6;
  logic id_18 = id_14 & id_17;
endmodule
