#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x22b5700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x22b5890 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x22a82d0 .functor NOT 1, L_0x2303550, C4<0>, C4<0>, C4<0>;
L_0x2303330 .functor XOR 2, L_0x23031d0, L_0x2303290, C4<00>, C4<00>;
L_0x2303440 .functor XOR 2, L_0x2303330, L_0x23033a0, C4<00>, C4<00>;
v0x22fee30_0 .net *"_ivl_10", 1 0, L_0x23033a0;  1 drivers
v0x22fef30_0 .net *"_ivl_12", 1 0, L_0x2303440;  1 drivers
v0x22ff010_0 .net *"_ivl_2", 1 0, L_0x23021f0;  1 drivers
v0x22ff0d0_0 .net *"_ivl_4", 1 0, L_0x23031d0;  1 drivers
v0x22ff1b0_0 .net *"_ivl_6", 1 0, L_0x2303290;  1 drivers
v0x22ff2e0_0 .net *"_ivl_8", 1 0, L_0x2303330;  1 drivers
v0x22ff3c0_0 .net "a", 0 0, v0x22fbf60_0;  1 drivers
v0x22ff460_0 .net "b", 0 0, v0x22fc000_0;  1 drivers
v0x22ff500_0 .net "c", 0 0, v0x22fc0a0_0;  1 drivers
v0x22ff5a0_0 .var "clk", 0 0;
v0x22ff640_0 .net "d", 0 0, v0x22fc1e0_0;  1 drivers
v0x22ff6e0_0 .net "out_pos_dut", 0 0, L_0x2303050;  1 drivers
v0x22ff780_0 .net "out_pos_ref", 0 0, L_0x2300cb0;  1 drivers
v0x22ff820_0 .net "out_sop_dut", 0 0, L_0x2301c10;  1 drivers
v0x22ff8c0_0 .net "out_sop_ref", 0 0, L_0x22d6710;  1 drivers
v0x22ff960_0 .var/2u "stats1", 223 0;
v0x22ffa00_0 .var/2u "strobe", 0 0;
v0x22ffaa0_0 .net "tb_match", 0 0, L_0x2303550;  1 drivers
v0x22ffb70_0 .net "tb_mismatch", 0 0, L_0x22a82d0;  1 drivers
v0x22ffc10_0 .net "wavedrom_enable", 0 0, v0x22fc4b0_0;  1 drivers
v0x22ffce0_0 .net "wavedrom_title", 511 0, v0x22fc550_0;  1 drivers
L_0x23021f0 .concat [ 1 1 0 0], L_0x2300cb0, L_0x22d6710;
L_0x23031d0 .concat [ 1 1 0 0], L_0x2300cb0, L_0x22d6710;
L_0x2303290 .concat [ 1 1 0 0], L_0x2303050, L_0x2301c10;
L_0x23033a0 .concat [ 1 1 0 0], L_0x2300cb0, L_0x22d6710;
L_0x2303550 .cmp/eeq 2, L_0x23021f0, L_0x2303440;
S_0x22b5a20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x22b5890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x22a86b0 .functor AND 1, v0x22fc0a0_0, v0x22fc1e0_0, C4<1>, C4<1>;
L_0x22a8a90 .functor NOT 1, v0x22fbf60_0, C4<0>, C4<0>, C4<0>;
L_0x22a8e70 .functor NOT 1, v0x22fc000_0, C4<0>, C4<0>, C4<0>;
L_0x22a90f0 .functor AND 1, L_0x22a8a90, L_0x22a8e70, C4<1>, C4<1>;
L_0x22c0310 .functor AND 1, L_0x22a90f0, v0x22fc0a0_0, C4<1>, C4<1>;
L_0x22d6710 .functor OR 1, L_0x22a86b0, L_0x22c0310, C4<0>, C4<0>;
L_0x2300130 .functor NOT 1, v0x22fc000_0, C4<0>, C4<0>, C4<0>;
L_0x23001a0 .functor OR 1, L_0x2300130, v0x22fc1e0_0, C4<0>, C4<0>;
L_0x23002b0 .functor AND 1, v0x22fc0a0_0, L_0x23001a0, C4<1>, C4<1>;
L_0x2300370 .functor NOT 1, v0x22fbf60_0, C4<0>, C4<0>, C4<0>;
L_0x2300440 .functor OR 1, L_0x2300370, v0x22fc000_0, C4<0>, C4<0>;
L_0x23004b0 .functor AND 1, L_0x23002b0, L_0x2300440, C4<1>, C4<1>;
L_0x2300630 .functor NOT 1, v0x22fc000_0, C4<0>, C4<0>, C4<0>;
L_0x23006a0 .functor OR 1, L_0x2300630, v0x22fc1e0_0, C4<0>, C4<0>;
L_0x23005c0 .functor AND 1, v0x22fc0a0_0, L_0x23006a0, C4<1>, C4<1>;
L_0x2300830 .functor NOT 1, v0x22fbf60_0, C4<0>, C4<0>, C4<0>;
L_0x2300930 .functor OR 1, L_0x2300830, v0x22fc1e0_0, C4<0>, C4<0>;
L_0x23009f0 .functor AND 1, L_0x23005c0, L_0x2300930, C4<1>, C4<1>;
L_0x2300ba0 .functor XNOR 1, L_0x23004b0, L_0x23009f0, C4<0>, C4<0>;
v0x22a7c00_0 .net *"_ivl_0", 0 0, L_0x22a86b0;  1 drivers
v0x22a8000_0 .net *"_ivl_12", 0 0, L_0x2300130;  1 drivers
v0x22a83e0_0 .net *"_ivl_14", 0 0, L_0x23001a0;  1 drivers
v0x22a87c0_0 .net *"_ivl_16", 0 0, L_0x23002b0;  1 drivers
v0x22a8ba0_0 .net *"_ivl_18", 0 0, L_0x2300370;  1 drivers
v0x22a8f80_0 .net *"_ivl_2", 0 0, L_0x22a8a90;  1 drivers
v0x22a9200_0 .net *"_ivl_20", 0 0, L_0x2300440;  1 drivers
v0x22fa4d0_0 .net *"_ivl_24", 0 0, L_0x2300630;  1 drivers
v0x22fa5b0_0 .net *"_ivl_26", 0 0, L_0x23006a0;  1 drivers
v0x22fa690_0 .net *"_ivl_28", 0 0, L_0x23005c0;  1 drivers
v0x22fa770_0 .net *"_ivl_30", 0 0, L_0x2300830;  1 drivers
v0x22fa850_0 .net *"_ivl_32", 0 0, L_0x2300930;  1 drivers
v0x22fa930_0 .net *"_ivl_36", 0 0, L_0x2300ba0;  1 drivers
L_0x7fed7b761018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x22fa9f0_0 .net *"_ivl_38", 0 0, L_0x7fed7b761018;  1 drivers
v0x22faad0_0 .net *"_ivl_4", 0 0, L_0x22a8e70;  1 drivers
v0x22fabb0_0 .net *"_ivl_6", 0 0, L_0x22a90f0;  1 drivers
v0x22fac90_0 .net *"_ivl_8", 0 0, L_0x22c0310;  1 drivers
v0x22fad70_0 .net "a", 0 0, v0x22fbf60_0;  alias, 1 drivers
v0x22fae30_0 .net "b", 0 0, v0x22fc000_0;  alias, 1 drivers
v0x22faef0_0 .net "c", 0 0, v0x22fc0a0_0;  alias, 1 drivers
v0x22fafb0_0 .net "d", 0 0, v0x22fc1e0_0;  alias, 1 drivers
v0x22fb070_0 .net "out_pos", 0 0, L_0x2300cb0;  alias, 1 drivers
v0x22fb130_0 .net "out_sop", 0 0, L_0x22d6710;  alias, 1 drivers
v0x22fb1f0_0 .net "pos0", 0 0, L_0x23004b0;  1 drivers
v0x22fb2b0_0 .net "pos1", 0 0, L_0x23009f0;  1 drivers
L_0x2300cb0 .functor MUXZ 1, L_0x7fed7b761018, L_0x23004b0, L_0x2300ba0, C4<>;
S_0x22fb430 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x22b5890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x22fbf60_0 .var "a", 0 0;
v0x22fc000_0 .var "b", 0 0;
v0x22fc0a0_0 .var "c", 0 0;
v0x22fc140_0 .net "clk", 0 0, v0x22ff5a0_0;  1 drivers
v0x22fc1e0_0 .var "d", 0 0;
v0x22fc2d0_0 .var/2u "fail", 0 0;
v0x22fc370_0 .var/2u "fail1", 0 0;
v0x22fc410_0 .net "tb_match", 0 0, L_0x2303550;  alias, 1 drivers
v0x22fc4b0_0 .var "wavedrom_enable", 0 0;
v0x22fc550_0 .var "wavedrom_title", 511 0;
E_0x22b4070/0 .event negedge, v0x22fc140_0;
E_0x22b4070/1 .event posedge, v0x22fc140_0;
E_0x22b4070 .event/or E_0x22b4070/0, E_0x22b4070/1;
S_0x22fb760 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x22fb430;
 .timescale -12 -12;
v0x22fb9a0_0 .var/2s "i", 31 0;
E_0x22b3f10 .event posedge, v0x22fc140_0;
S_0x22fbaa0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x22fb430;
 .timescale -12 -12;
v0x22fbca0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x22fbd80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x22fb430;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x22fc730 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x22b5890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2300e60 .functor NOT 1, v0x22fbf60_0, C4<0>, C4<0>, C4<0>;
L_0x2300ef0 .functor NOT 1, v0x22fc000_0, C4<0>, C4<0>, C4<0>;
L_0x2301090 .functor AND 1, L_0x2300e60, L_0x2300ef0, C4<1>, C4<1>;
L_0x23011a0 .functor NOT 1, v0x22fc0a0_0, C4<0>, C4<0>, C4<0>;
L_0x2301350 .functor AND 1, L_0x2301090, L_0x23011a0, C4<1>, C4<1>;
L_0x2301460 .functor AND 1, L_0x2301350, v0x22fc1e0_0, C4<1>, C4<1>;
L_0x2301670 .functor AND 1, v0x22fbf60_0, v0x22fc000_0, C4<1>, C4<1>;
L_0x23017f0 .functor AND 1, L_0x2301670, v0x22fc0a0_0, C4<1>, C4<1>;
L_0x2301900 .functor NOT 1, v0x22fc1e0_0, C4<0>, C4<0>, C4<0>;
L_0x2301970 .functor AND 1, L_0x23017f0, L_0x2301900, C4<1>, C4<1>;
L_0x2301ae0 .functor OR 1, L_0x2301460, L_0x2301970, C4<0>, C4<0>;
L_0x2301ba0 .functor AND 1, v0x22fbf60_0, v0x22fc000_0, C4<1>, C4<1>;
L_0x2301c80 .functor AND 1, L_0x2301ba0, v0x22fc0a0_0, C4<1>, C4<1>;
L_0x2301d40 .functor AND 1, L_0x2301c80, v0x22fc1e0_0, C4<1>, C4<1>;
L_0x2301c10 .functor OR 1, L_0x2301ae0, L_0x2301d40, C4<0>, C4<0>;
L_0x2301f70 .functor NOT 1, v0x22fbf60_0, C4<0>, C4<0>, C4<0>;
L_0x2302070 .functor NOT 1, v0x22fc000_0, C4<0>, C4<0>, C4<0>;
L_0x23020e0 .functor OR 1, L_0x2301f70, L_0x2302070, C4<0>, C4<0>;
L_0x2302290 .functor NOT 1, v0x22fc0a0_0, C4<0>, C4<0>, C4<0>;
L_0x2302300 .functor OR 1, L_0x23020e0, L_0x2302290, C4<0>, C4<0>;
L_0x23024c0 .functor OR 1, L_0x2302300, v0x22fc1e0_0, C4<0>, C4<0>;
L_0x2302580 .functor OR 1, v0x22fbf60_0, v0x22fc000_0, C4<0>, C4<0>;
L_0x23026b0 .functor NOT 1, v0x22fc0a0_0, C4<0>, C4<0>, C4<0>;
L_0x2302720 .functor OR 1, L_0x2302580, L_0x23026b0, C4<0>, C4<0>;
L_0x2302900 .functor NOT 1, v0x22fc1e0_0, C4<0>, C4<0>, C4<0>;
L_0x2302970 .functor OR 1, L_0x2302720, L_0x2302900, C4<0>, C4<0>;
L_0x2302b60 .functor AND 1, L_0x23024c0, L_0x2302970, C4<1>, C4<1>;
L_0x2302c70 .functor OR 1, v0x22fbf60_0, v0x22fc000_0, C4<0>, C4<0>;
L_0x2302dd0 .functor OR 1, L_0x2302c70, v0x22fc0a0_0, C4<0>, C4<0>;
L_0x2302e90 .functor OR 1, L_0x2302dd0, v0x22fc1e0_0, C4<0>, C4<0>;
L_0x2303050 .functor AND 1, L_0x2302b60, L_0x2302e90, C4<1>, C4<1>;
v0x22fc8f0_0 .net *"_ivl_0", 0 0, L_0x2300e60;  1 drivers
v0x22fc9d0_0 .net *"_ivl_10", 0 0, L_0x2301460;  1 drivers
v0x22fcab0_0 .net *"_ivl_12", 0 0, L_0x2301670;  1 drivers
v0x22fcba0_0 .net *"_ivl_14", 0 0, L_0x23017f0;  1 drivers
v0x22fcc80_0 .net *"_ivl_16", 0 0, L_0x2301900;  1 drivers
v0x22fcdb0_0 .net *"_ivl_18", 0 0, L_0x2301970;  1 drivers
v0x22fce90_0 .net *"_ivl_2", 0 0, L_0x2300ef0;  1 drivers
v0x22fcf70_0 .net *"_ivl_20", 0 0, L_0x2301ae0;  1 drivers
v0x22fd050_0 .net *"_ivl_22", 0 0, L_0x2301ba0;  1 drivers
v0x22fd1c0_0 .net *"_ivl_24", 0 0, L_0x2301c80;  1 drivers
v0x22fd2a0_0 .net *"_ivl_26", 0 0, L_0x2301d40;  1 drivers
v0x22fd380_0 .net *"_ivl_30", 0 0, L_0x2301f70;  1 drivers
v0x22fd460_0 .net *"_ivl_32", 0 0, L_0x2302070;  1 drivers
v0x22fd540_0 .net *"_ivl_34", 0 0, L_0x23020e0;  1 drivers
v0x22fd620_0 .net *"_ivl_36", 0 0, L_0x2302290;  1 drivers
v0x22fd700_0 .net *"_ivl_38", 0 0, L_0x2302300;  1 drivers
v0x22fd7e0_0 .net *"_ivl_4", 0 0, L_0x2301090;  1 drivers
v0x22fd9d0_0 .net *"_ivl_40", 0 0, L_0x23024c0;  1 drivers
v0x22fdab0_0 .net *"_ivl_42", 0 0, L_0x2302580;  1 drivers
v0x22fdb90_0 .net *"_ivl_44", 0 0, L_0x23026b0;  1 drivers
v0x22fdc70_0 .net *"_ivl_46", 0 0, L_0x2302720;  1 drivers
v0x22fdd50_0 .net *"_ivl_48", 0 0, L_0x2302900;  1 drivers
v0x22fde30_0 .net *"_ivl_50", 0 0, L_0x2302970;  1 drivers
v0x22fdf10_0 .net *"_ivl_52", 0 0, L_0x2302b60;  1 drivers
v0x22fdff0_0 .net *"_ivl_54", 0 0, L_0x2302c70;  1 drivers
v0x22fe0d0_0 .net *"_ivl_56", 0 0, L_0x2302dd0;  1 drivers
v0x22fe1b0_0 .net *"_ivl_58", 0 0, L_0x2302e90;  1 drivers
v0x22fe290_0 .net *"_ivl_6", 0 0, L_0x23011a0;  1 drivers
v0x22fe370_0 .net *"_ivl_8", 0 0, L_0x2301350;  1 drivers
v0x22fe450_0 .net "a", 0 0, v0x22fbf60_0;  alias, 1 drivers
v0x22fe4f0_0 .net "b", 0 0, v0x22fc000_0;  alias, 1 drivers
v0x22fe5e0_0 .net "c", 0 0, v0x22fc0a0_0;  alias, 1 drivers
v0x22fe6d0_0 .net "d", 0 0, v0x22fc1e0_0;  alias, 1 drivers
v0x22fe9d0_0 .net "out_pos", 0 0, L_0x2303050;  alias, 1 drivers
v0x22fea90_0 .net "out_sop", 0 0, L_0x2301c10;  alias, 1 drivers
S_0x22fec10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x22b5890;
 .timescale -12 -12;
E_0x229d9f0 .event anyedge, v0x22ffa00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x22ffa00_0;
    %nor/r;
    %assign/vec4 v0x22ffa00_0, 0;
    %wait E_0x229d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x22fb430;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22fc2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22fc370_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x22fb430;
T_4 ;
    %wait E_0x22b4070;
    %load/vec4 v0x22fc410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22fc2d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x22fb430;
T_5 ;
    %wait E_0x22b3f10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22fc1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc000_0, 0;
    %assign/vec4 v0x22fbf60_0, 0;
    %wait E_0x22b3f10;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22fc1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc000_0, 0;
    %assign/vec4 v0x22fbf60_0, 0;
    %wait E_0x22b3f10;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22fc1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc000_0, 0;
    %assign/vec4 v0x22fbf60_0, 0;
    %wait E_0x22b3f10;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22fc1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc000_0, 0;
    %assign/vec4 v0x22fbf60_0, 0;
    %wait E_0x22b3f10;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22fc1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc000_0, 0;
    %assign/vec4 v0x22fbf60_0, 0;
    %wait E_0x22b3f10;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22fc1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc000_0, 0;
    %assign/vec4 v0x22fbf60_0, 0;
    %wait E_0x22b3f10;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22fc1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc000_0, 0;
    %assign/vec4 v0x22fbf60_0, 0;
    %wait E_0x22b3f10;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22fc1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc000_0, 0;
    %assign/vec4 v0x22fbf60_0, 0;
    %wait E_0x22b3f10;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22fc1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc000_0, 0;
    %assign/vec4 v0x22fbf60_0, 0;
    %wait E_0x22b3f10;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22fc1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc000_0, 0;
    %assign/vec4 v0x22fbf60_0, 0;
    %wait E_0x22b3f10;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22fc1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc000_0, 0;
    %assign/vec4 v0x22fbf60_0, 0;
    %wait E_0x22b3f10;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22fc1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc000_0, 0;
    %assign/vec4 v0x22fbf60_0, 0;
    %wait E_0x22b3f10;
    %load/vec4 v0x22fc2d0_0;
    %store/vec4 v0x22fc370_0, 0, 1;
    %fork t_1, S_0x22fb760;
    %jmp t_0;
    .scope S_0x22fb760;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x22fb9a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x22fb9a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x22b3f10;
    %load/vec4 v0x22fb9a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x22fc1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc000_0, 0;
    %assign/vec4 v0x22fbf60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22fb9a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x22fb9a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x22fb430;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22b4070;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x22fc1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22fc000_0, 0;
    %assign/vec4 v0x22fbf60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x22fc2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x22fc370_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x22b5890;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22ff5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22ffa00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x22b5890;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x22ff5a0_0;
    %inv;
    %store/vec4 v0x22ff5a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x22b5890;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x22fc140_0, v0x22ffb70_0, v0x22ff3c0_0, v0x22ff460_0, v0x22ff500_0, v0x22ff640_0, v0x22ff8c0_0, v0x22ff820_0, v0x22ff780_0, v0x22ff6e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x22b5890;
T_9 ;
    %load/vec4 v0x22ff960_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x22ff960_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22ff960_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x22ff960_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x22ff960_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x22ff960_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x22ff960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x22ff960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x22ff960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x22ff960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x22b5890;
T_10 ;
    %wait E_0x22b4070;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22ff960_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22ff960_0, 4, 32;
    %load/vec4 v0x22ffaa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x22ff960_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22ff960_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22ff960_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22ff960_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x22ff8c0_0;
    %load/vec4 v0x22ff8c0_0;
    %load/vec4 v0x22ff820_0;
    %xor;
    %load/vec4 v0x22ff8c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x22ff960_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22ff960_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x22ff960_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22ff960_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x22ff780_0;
    %load/vec4 v0x22ff780_0;
    %load/vec4 v0x22ff6e0_0;
    %xor;
    %load/vec4 v0x22ff780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x22ff960_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22ff960_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x22ff960_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22ff960_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/ece241_2013_q2/iter4/response1/top_module.sv";
