// Seed: 1676508595
module module_0 (
    input wire id_0,
    input tri id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6,
    input tri id_7,
    output tri0 id_8,
    output tri id_9,
    input uwire id_10,
    input tri1 id_11
    , id_22,
    output supply1 id_12,
    output tri0 id_13,
    output wor id_14,
    input wire id_15,
    output wand id_16,
    output tri0 id_17,
    input wire id_18,
    input uwire id_19,
    input wor id_20
);
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wand id_3
    , id_7,
    output wand id_4,
    input supply1 id_5
);
  id_8(
      1'b0, id_3 && id_0, 1
  ); module_0(
      id_1,
      id_5,
      id_4,
      id_0,
      id_3,
      id_1,
      id_5,
      id_5,
      id_4,
      id_2,
      id_0,
      id_5,
      id_2,
      id_2,
      id_2,
      id_5,
      id_2,
      id_2,
      id_3,
      id_3,
      id_0
  );
endmodule
