--
-- Generated by VASY
--
ENTITY and2 IS
PORT(
  i0	: IN BIT;
  i1	: IN BIT;
  q	: OUT BIT;
  vdd	: IN BIT;
  vss	: IN BIT
);
END and2;

ARCHITECTURE VBE OF and2 IS

BEGIN

  q <= (i0 AND i1);
END VBE;
