/dts-v1/;

#include <config.h>

/ {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "spinal,vexriscv";
  model = "spinal,vexriscv_saxon";

  aliases {
    serial0 = &serial0;
	spi0 = &spi0;
	spi1 = &spi1;
  };

  chosen {
    bootargs = "console=ttyS0,115200n8";
    stdout-path = "serial0:115200n8";
  };

  cpus {
    #address-cells = <1>;
    #size-cells = <0>;
    timebase-frequency = <50000000>;

    cpu@0 {
      device_type = "cpu";
      compatible = "riscv";
      riscv,isa = "rv32im";
      clock-frequency = <50000000>;
      mmu-type = "riscv,sv32";
      reg = <0>;
      i-cache-size = <0x1000>;
      i-cache-line-size = <32>;
      d-cache-size = <0x1000>;
      d-cache-line-size = <32>;
      intc0: interrupt-controller {
          #interrupt-cells = <1>;
          interrupt-controller;
          compatible = "riscv,cpu-intc";
      };
    };
  };

  memory {
    device_type = "memory";
    reg = <0x00001000 0x1FFFF000>;
  };

  serial0: serial@F8010000 {
    device_type = "serial";
    compatible = "riscv_sbi,uart";
  };

  spi0: spi@F8014000 {
    compatible = "vexriscv,spi";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0xF8014000 0x1000>;
    cmd_fifo_depth = <256>;
    rsp_fifo_depth = <256>;
    num-cs = <2>;
    clock-frequency = <50000000>;

	flash: flash@0 {
	  #address-cells = <1>;
      #size-cells = <0>;
	  compatible = "jedec,spi-nor";
	  reg = <0>;
	  spi-max-frequency = <6000000>;
	};
  };

  spi1: spi@F8015000 {
    compatible = "vexriscv,spi";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0xF8015000 0x1000>;
    cmd_fifo_depth = <256>;
    rsp_fifo_depth = <256>;
    num-cs = <1>;
    clock-frequency = <50000000>;
	mmc0: mmc@1 {
      compatible = "mmc-spi-slot";
      reg = <0>;
      spi-max-frequency = <2500000>;
    };
  };
};
