//Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
//Date        : Tue Mar 28 02:51:29 2023
//Host        : icecube running 64-bit Ubuntu 22.04.2 LTS
//Command     : generate_target design_1.bd
//Design      : design_1
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

/* Massive input buffer to deal with potential for the frames in and out to have their
blanking periods go out of sync. This might cause some pixels to be lost since the
input from the camera does not respect any back-pressure.

Needed to cover potentially 45 lines, so a depth of 3600 is needed.
640*2 (bytes per row) * 45 (blanking rows) / 2 (relative frequency of output to input) * 8 (byte witdh)
With better control over the output,
the buffer can be quite small */
(* CORE_GENERATION_INFO = "design_1,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=design_1,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=33,numReposBlks=30,numNonXlnxBlks=0,numHierBlks=3,maxHierDepth=1,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=12,numPkgbdBlks=0,bdsource=USER,\"\"\"\"\"da_axi4_cnt\"\"\"\"\"=4,\"\"\"\"\"da_board_cnt\"\"\"\"\"=6,\"\"\"\"\"da_clkrst_cnt\"\"\"\"\"=2,\"\"\"\"\"da_mb_cnt\"\"\"\"\"=1,synth_mode=OOC_per_IP}" *) (* HW_HANDOFF = "design_1.hwdef" *) 
module design_1
   (AN,
    BTNC,
    BTND,
    BTNL,
    BTNR,
    BTNU,
    CA,
    CB,
    CC,
    CD,
    CE,
    CF,
    CG,
    CLK_I,
    CPU_RESETN,
    DDR2_0_addr,
    DDR2_0_ba,
    DDR2_0_cas_n,
    DDR2_0_ck_n,
    DDR2_0_ck_p,
    DDR2_0_cke,
    DDR2_0_cs_n,
    DDR2_0_dm,
    DDR2_0_dq,
    DDR2_0_dqs_n,
    DDR2_0_dqs_p,
    DDR2_0_odt,
    DDR2_0_ras_n,
    DDR2_0_we_n,
    DP,
    LED1,
    LED2,
    LED3,
    PCLK,
    PWDN,
    SIOC_oe,
    SIOD_oe,
    SW,
    VGA_B,
    VGA_G,
    VGA_HS,
    VGA_R,
    VGA_VS,
    XCLK,
    href,
    p_data,
    reset,
    vsync);
  output [7:0]AN;
  input BTNC;
  input BTND;
  input BTNL;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.BTNR RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.BTNR, INSERT_VIP 0, POLARITY ACTIVE_LOW" *) input BTNR;
  input BTNU;
  output CA;
  output CB;
  output CC;
  output CD;
  output CE;
  output CF;
  output CG;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.CLK_I CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.CLK_I, ASSOCIATED_RESET CPU_RESETN, CLK_DOMAIN design_1_CLK_I, FREQ_HZ 100000000, INSERT_VIP 0, PHASE 0.000" *) input CLK_I;
  input CPU_RESETN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR2_0 ADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DDR2_0, AXI_ARBITRATION_SCHEME TDM, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 11, CAS_WRITE_LATENCY 11, CS_ENABLED true, DATA_MASK_ENABLED true, DATA_WIDTH 8, MEMORY_TYPE COMPONENTS, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 1250" *) output [12:0]DDR2_0_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR2_0 BA" *) output [2:0]DDR2_0_ba;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR2_0 CAS_N" *) output DDR2_0_cas_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR2_0 CK_N" *) output [0:0]DDR2_0_ck_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR2_0 CK_P" *) output [0:0]DDR2_0_ck_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR2_0 CKE" *) output [0:0]DDR2_0_cke;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR2_0 CS_N" *) output [0:0]DDR2_0_cs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR2_0 DM" *) output [1:0]DDR2_0_dm;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR2_0 DQ" *) inout [15:0]DDR2_0_dq;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR2_0 DQS_N" *) inout [1:0]DDR2_0_dqs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR2_0 DQS_P" *) inout [1:0]DDR2_0_dqs_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR2_0 ODT" *) output [0:0]DDR2_0_odt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR2_0 RAS_N" *) output DDR2_0_ras_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR2_0 WE_N" *) output DDR2_0_we_n;
  output DP;
  output LED1;
  output LED2;
  output LED3;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.PCLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.PCLK, ASSOCIATED_RESET BTNR, CLK_DOMAIN design_1_PCLK, FREQ_HZ 24000000, INSERT_VIP 0, PHASE 0.000, PortWidth 1" *) input PCLK;
  output [0:0]PWDN;
  output SIOC_oe;
  output SIOD_oe;
  input [15:0]SW;
  output [3:0]VGA_B;
  output [3:0]VGA_G;
  output VGA_HS;
  output [3:0]VGA_R;
  output VGA_VS;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.XCLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.XCLK, CLK_DOMAIN /clk_wiz_0_clk_out1, FREQ_HZ 24000000, INSERT_VIP 0, PHASE 0.0, PortWidth 1" *) output XCLK;
  input href;
  input [7:0]p_data;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.RESET RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.RESET, INSERT_VIP 0, POLARITY ACTIVE_LOW" *) input reset;
  input vsync;

  wire BTNR_1;
  wire CLK_I_1;
  wire [7:0]OV7670_config_0_SCCB_interface_addr;
  wire [7:0]OV7670_config_0_SCCB_interface_data;
  wire OV7670_config_0_SCCB_interface_start;
  wire [7:0]OV7670_config_0_rom_addr;
  wire [15:0]OV7670_config_rom_0_dout;
  wire PCLK_1;
  wire [0:0]PIPenable_1;
  wire SCCB_inverted_logic_0_ready;
  wire [15:0]SW_1;
  wire btnc_0_1;
  wire btnc_0_2;
  wire btndown_0_1;
  wire btnup_0_1;
  wire [3:0]camera_read_with_addr_0_detection;
  wire camera_read_with_addr_0_frame_done;
  wire [11:0]camera_read_with_addr_0_pixel_data;
  wire camera_read_with_addr_0_pixel_valid;
  wire [18:0]camera_read_with_addr_0_wr_addr;
  wire clk_wiz_0_clk_100;
  wire clk_wiz_0_clk_24;
  wire [9:0]compression_0_PIP_ADDR;
  wire [3:0]compression_0_PIP_DIN;
  wire compression_0_PIP_WE;
  wire [4:0]compression_0_recognized_int;
  wire [4:0]compression_0_recognized_int2;
  wire [4:0]compression_0_recognized_int3;
  wire [18:0]de_noise_0_addr;
  wire [11:0]de_noise_0_data_out;
  wire de_noise_0_output_valid;
  wire design_1_0_SIOC_oe;
  wire design_1_0_SIOD_oe;
  wire [18:0]edge_detection_0_addr;
  wire [11:0]edge_detection_0_data_out;
  wire edge_detection_0_output_valid;
  wire [12:0]hier_vga_dram_DDR2_0_ADDR;
  wire [2:0]hier_vga_dram_DDR2_0_BA;
  wire hier_vga_dram_DDR2_0_CAS_N;
  wire [0:0]hier_vga_dram_DDR2_0_CKE;
  wire [0:0]hier_vga_dram_DDR2_0_CK_N;
  wire [0:0]hier_vga_dram_DDR2_0_CK_P;
  wire [0:0]hier_vga_dram_DDR2_0_CS_N;
  wire [1:0]hier_vga_dram_DDR2_0_DM;
  wire [15:0]hier_vga_dram_DDR2_0_DQ;
  wire [1:0]hier_vga_dram_DDR2_0_DQS_N;
  wire [1:0]hier_vga_dram_DDR2_0_DQS_P;
  wire [0:0]hier_vga_dram_DDR2_0_ODT;
  wire hier_vga_dram_DDR2_0_RAS_N;
  wire hier_vga_dram_DDR2_0_WE_N;
  wire [3:0]hier_vga_dram_bOut;
  wire [3:0]hier_vga_dram_gOut;
  wire hier_vga_dram_hSync;
  wire [3:0]hier_vga_dram_rOut;
  wire hier_vga_dram_vSync;
  wire href_1;
  wire [7:0]p_data_1;
  wire reset_1;
  wire resetn_0_1;
  wire self_init_0_start;
  wire [7:0]sevenSegment_0_AN;
  wire sevenSegment_0_CA;
  wire sevenSegment_0_CB;
  wire sevenSegment_0_CC;
  wire sevenSegment_0_CD;
  wire sevenSegment_0_CE;
  wire sevenSegment_0_CF;
  wire sevenSegment_0_CG;
  wire sevenSegment_0_DP;
  wire [3:0]threshold_control_0_COMPRESSION;
  wire [3:0]threshold_control_0_DENOISE;
  wire [3:0]threshold_control_0_EDGE_DETECTION;
  wire threshold_control_0_led1;
  wire threshold_control_0_led2;
  wire threshold_control_0_led3;
  wire [18:0]vga_mux_0_OUTPXL_ADDR;
  wire [11:0]vga_mux_0_OUTPXL_DIN;
  wire vga_mux_0_OUTPXL_WE;
  wire vsync_1;
  wire [0:0]xlconstant_0_dout;
  wire [4:0]xlconstant_1_dout;
  wire [3:0]xlslice_0_Dout;
  wire [1:0]xlslice_1_Dout;

  assign AN[7:0] = sevenSegment_0_AN;
  assign BTNR_1 = BTNR;
  assign CA = sevenSegment_0_CA;
  assign CB = sevenSegment_0_CB;
  assign CC = sevenSegment_0_CC;
  assign CD = sevenSegment_0_CD;
  assign CE = sevenSegment_0_CE;
  assign CF = sevenSegment_0_CF;
  assign CG = sevenSegment_0_CG;
  assign CLK_I_1 = CLK_I;
  assign DDR2_0_addr[12:0] = hier_vga_dram_DDR2_0_ADDR;
  assign DDR2_0_ba[2:0] = hier_vga_dram_DDR2_0_BA;
  assign DDR2_0_cas_n = hier_vga_dram_DDR2_0_CAS_N;
  assign DDR2_0_ck_n[0] = hier_vga_dram_DDR2_0_CK_N;
  assign DDR2_0_ck_p[0] = hier_vga_dram_DDR2_0_CK_P;
  assign DDR2_0_cke[0] = hier_vga_dram_DDR2_0_CKE;
  assign DDR2_0_cs_n[0] = hier_vga_dram_DDR2_0_CS_N;
  assign DDR2_0_dm[1:0] = hier_vga_dram_DDR2_0_DM;
  assign DDR2_0_odt[0] = hier_vga_dram_DDR2_0_ODT;
  assign DDR2_0_ras_n = hier_vga_dram_DDR2_0_RAS_N;
  assign DDR2_0_we_n = hier_vga_dram_DDR2_0_WE_N;
  assign DP = sevenSegment_0_DP;
  assign LED1 = threshold_control_0_led1;
  assign LED2 = threshold_control_0_led2;
  assign LED3 = threshold_control_0_led3;
  assign PCLK_1 = PCLK;
  assign PWDN[0] = xlconstant_0_dout;
  assign SIOC_oe = design_1_0_SIOC_oe;
  assign SIOD_oe = design_1_0_SIOD_oe;
  assign SW_1 = SW[15:0];
  assign VGA_B[3:0] = hier_vga_dram_bOut;
  assign VGA_G[3:0] = hier_vga_dram_gOut;
  assign VGA_HS = hier_vga_dram_hSync;
  assign VGA_R[3:0] = hier_vga_dram_rOut;
  assign VGA_VS = hier_vga_dram_vSync;
  assign XCLK = clk_wiz_0_clk_24;
  assign btnc_0_1 = BTNL;
  assign btnc_0_2 = BTNC;
  assign btndown_0_1 = BTND;
  assign btnup_0_1 = BTNU;
  assign href_1 = href;
  assign p_data_1 = p_data[7:0];
  assign reset_1 = reset;
  assign resetn_0_1 = CPU_RESETN;
  assign vsync_1 = vsync;
  design_1_OV7670_config_0_1 OV7670_config_0
       (.SCCB_interface_addr(OV7670_config_0_SCCB_interface_addr),
        .SCCB_interface_data(OV7670_config_0_SCCB_interface_data),
        .SCCB_interface_ready(SCCB_inverted_logic_0_ready),
        .SCCB_interface_start(OV7670_config_0_SCCB_interface_start),
        .clk(clk_wiz_0_clk_24),
        .rom_addr(OV7670_config_0_rom_addr),
        .rom_data(OV7670_config_rom_0_dout),
        .start(self_init_0_start));
  design_1_OV7670_config_rom_0_1 OV7670_config_rom_0
       (.addr(OV7670_config_0_rom_addr),
        .clk(clk_wiz_0_clk_24),
        .dout(OV7670_config_rom_0_dout));
  design_1_SCCB_inverted_logic_0_0 SCCB_inverted_logic_0
       (.SIOC_oe(design_1_0_SIOC_oe),
        .SIOD_oe(design_1_0_SIOD_oe),
        .address(OV7670_config_0_SCCB_interface_addr),
        .clk(clk_wiz_0_clk_24),
        .data(OV7670_config_0_SCCB_interface_data),
        .ready(SCCB_inverted_logic_0_ready),
        .start(OV7670_config_0_SCCB_interface_start));
  design_1_camera_read_with_addr_0_0 camera_read_with_addr_0
       (.detection(camera_read_with_addr_0_detection),
        .frame_done(camera_read_with_addr_0_frame_done),
        .href(href_1),
        .p_clock(PCLK_1),
        .p_data(p_data_1),
        .pixel_data(camera_read_with_addr_0_pixel_data),
        .pixel_valid(camera_read_with_addr_0_pixel_valid),
        .vsync(vsync_1),
        .wr_addr(camera_read_with_addr_0_wr_addr));
  design_1_clk_wiz_0_0 clk_wiz_0
       (.clk_100(clk_wiz_0_clk_100),
        .clk_24(clk_wiz_0_clk_24),
        .clk_in1(CLK_I_1),
        .resetn(reset_1));
  design_1_compression_0_0 compression_0
       (.addr(compression_0_PIP_ADDR),
        .clk(PCLK_1),
        .data_out(compression_0_PIP_DIN),
        .in_valid(camera_read_with_addr_0_pixel_valid),
        .output_valid(compression_0_PIP_WE),
        .pixel_in(camera_read_with_addr_0_detection),
        .recognized_int(compression_0_recognized_int),
        .recognized_int2(compression_0_recognized_int2),
        .recognized_int3(compression_0_recognized_int3),
        .reset(BTNR_1),
        .threshold(threshold_control_0_COMPRESSION),
        .v_sync(camera_read_with_addr_0_frame_done));
  design_1_de_noise_0_0 de_noise_0
       (.addr(de_noise_0_addr),
        .clk(PCLK_1),
        .data_out(de_noise_0_data_out),
        .in_valid(edge_detection_0_output_valid),
        .output_valid(de_noise_0_output_valid),
        .pixel_in(xlslice_0_Dout),
        .reset(camera_read_with_addr_0_frame_done),
        .thresh(threshold_control_0_DENOISE));
  design_1_edge_detection_0_0 edge_detection_0
       (.addr(edge_detection_0_addr),
        .clk(PCLK_1),
        .data_out(edge_detection_0_data_out),
        .in_valid(camera_read_with_addr_0_pixel_valid),
        .output_valid(edge_detection_0_output_valid),
        .pixel_in(camera_read_with_addr_0_detection),
        .reset(camera_read_with_addr_0_frame_done),
        .thresh(threshold_control_0_EDGE_DETECTION));
  hier_vga_dram_imp_4K2N9E hier_vga_dram
       (.DDR2_0_addr(hier_vga_dram_DDR2_0_ADDR),
        .DDR2_0_ba(hier_vga_dram_DDR2_0_BA),
        .DDR2_0_cas_n(hier_vga_dram_DDR2_0_CAS_N),
        .DDR2_0_ck_n(hier_vga_dram_DDR2_0_CK_N),
        .DDR2_0_ck_p(hier_vga_dram_DDR2_0_CK_P),
        .DDR2_0_cke(hier_vga_dram_DDR2_0_CKE),
        .DDR2_0_cs_n(hier_vga_dram_DDR2_0_CS_N),
        .DDR2_0_dm(hier_vga_dram_DDR2_0_DM),
        .DDR2_0_dq(DDR2_0_dq[15:0]),
        .DDR2_0_dqs_n(DDR2_0_dqs_n[1:0]),
        .DDR2_0_dqs_p(DDR2_0_dqs_p[1:0]),
        .DDR2_0_odt(hier_vga_dram_DDR2_0_ODT),
        .DDR2_0_ras_n(hier_vga_dram_DDR2_0_RAS_N),
        .DDR2_0_we_n(hier_vga_dram_DDR2_0_WE_N),
        .PIP_addr(compression_0_PIP_ADDR),
        .PIP_din(compression_0_PIP_DIN),
        .PIP_we(compression_0_PIP_WE),
        .PIPenable(PIPenable_1),
        .PIXEL_addr(vga_mux_0_OUTPXL_ADDR),
        .PIXEL_din(vga_mux_0_OUTPXL_DIN),
        .PIXEL_we(vga_mux_0_OUTPXL_WE),
        .bOut(hier_vga_dram_bOut),
        .clk_in(clk_wiz_0_clk_100),
        .gOut(hier_vga_dram_gOut),
        .hSync(hier_vga_dram_hSync),
        .newFrameStart(camera_read_with_addr_0_frame_done),
        .pixelClk(PCLK_1),
        .rOut(hier_vga_dram_rOut),
        .resetn(resetn_0_1),
        .vSync(hier_vga_dram_vSync));
  design_1_self_init_0_0 self_init_0
       (.btnc(btnc_0_1),
        .clk(clk_wiz_0_clk_24),
        .start(self_init_0_start));
  design_1_sevenSegment_0_0 sevenSegment_0
       (.AN(sevenSegment_0_AN),
        .CA(sevenSegment_0_CA),
        .CB(sevenSegment_0_CB),
        .CC(sevenSegment_0_CC),
        .CD(sevenSegment_0_CD),
        .CE(sevenSegment_0_CE),
        .CF(sevenSegment_0_CF),
        .CG(sevenSegment_0_CG),
        .DP(sevenSegment_0_DP),
        .clk(CLK_I_1),
        .digit0(compression_0_recognized_int),
        .digit1(xlconstant_1_dout),
        .digit2(compression_0_recognized_int2),
        .digit3(compression_0_recognized_int3),
        .digit4(xlconstant_1_dout),
        .digit5(threshold_control_0_COMPRESSION),
        .digit6(threshold_control_0_DENOISE),
        .digit7(threshold_control_0_EDGE_DETECTION));
  design_1_threshold_control_0_0 threshold_control_0
       (.COMPRESSION(threshold_control_0_COMPRESSION),
        .DENOISE(threshold_control_0_DENOISE),
        .EDGE_DETECTION(threshold_control_0_EDGE_DETECTION),
        .btnc(btnc_0_2),
        .btndown(btndown_0_1),
        .btnup(btnup_0_1),
        .clk(clk_wiz_0_clk_100),
        .led1(threshold_control_0_led1),
        .led2(threshold_control_0_led2),
        .led3(threshold_control_0_led3));
  design_1_vga_mux_0_0 vga_mux_0
       (.SW(xlslice_1_Dout),
        .addr_in_1(camera_read_with_addr_0_wr_addr),
        .addr_in_2(edge_detection_0_addr),
        .addr_in_3(de_noise_0_addr),
        .addr_out(vga_mux_0_OUTPXL_ADDR),
        .clk(PCLK_1),
        .data_in_1(camera_read_with_addr_0_pixel_data),
        .data_in_2(edge_detection_0_data_out),
        .data_in_3(de_noise_0_data_out),
        .data_out(vga_mux_0_OUTPXL_DIN),
        .data_valid(vga_mux_0_OUTPXL_WE),
        .data_valid_1(camera_read_with_addr_0_pixel_valid),
        .data_valid_2(edge_detection_0_output_valid),
        .data_valid_3(de_noise_0_output_valid),
        .newFrame(camera_read_with_addr_0_frame_done));
  design_1_xlconstant_0_0 xlconstant_0
       (.dout(xlconstant_0_dout));
  design_1_xlconstant_1_0 xlconstant_1
       (.dout(xlconstant_1_dout));
  design_1_xlslice_0_0 xlslice_0
       (.Din(edge_detection_0_data_out),
        .Dout(xlslice_0_Dout));
  design_1_xlslice_1_0 xlslice_1
       (.Din(SW_1),
        .Dout(xlslice_1_Dout));
  design_1_xlslice_1_1 xlslice_2
       (.Din(SW_1),
        .Dout(PIPenable_1));
endmodule

module design_1_axi_interconnect_0_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arburst,
    M00_AXI_arcache,
    M00_AXI_arid,
    M00_AXI_arlen,
    M00_AXI_arlock,
    M00_AXI_arprot,
    M00_AXI_arqos,
    M00_AXI_arready,
    M00_AXI_arsize,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awburst,
    M00_AXI_awcache,
    M00_AXI_awid,
    M00_AXI_awlen,
    M00_AXI_awlock,
    M00_AXI_awprot,
    M00_AXI_awqos,
    M00_AXI_awready,
    M00_AXI_awsize,
    M00_AXI_awvalid,
    M00_AXI_bid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rid,
    M00_AXI_rlast,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wlast,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arprot,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_aruser,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awprot,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awuser,
    S00_AXI_awvalid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [31:0]M00_AXI_araddr;
  output [1:0]M00_AXI_arburst;
  output [3:0]M00_AXI_arcache;
  output [3:0]M00_AXI_arid;
  output [7:0]M00_AXI_arlen;
  output M00_AXI_arlock;
  output [2:0]M00_AXI_arprot;
  output [3:0]M00_AXI_arqos;
  input M00_AXI_arready;
  output [2:0]M00_AXI_arsize;
  output M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  output [1:0]M00_AXI_awburst;
  output [3:0]M00_AXI_awcache;
  output [3:0]M00_AXI_awid;
  output [7:0]M00_AXI_awlen;
  output M00_AXI_awlock;
  output [2:0]M00_AXI_awprot;
  output [3:0]M00_AXI_awqos;
  input M00_AXI_awready;
  output [2:0]M00_AXI_awsize;
  output M00_AXI_awvalid;
  input [3:0]M00_AXI_bid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [63:0]M00_AXI_rdata;
  input [3:0]M00_AXI_rid;
  input M00_AXI_rlast;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [63:0]M00_AXI_wdata;
  output M00_AXI_wlast;
  input M00_AXI_wready;
  output [7:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [3:0]S00_AXI_arid;
  input [7:0]S00_AXI_arlen;
  input [2:0]S00_AXI_arprot;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input [3:0]S00_AXI_aruser;
  input S00_AXI_arvalid;
  input [31:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [3:0]S00_AXI_awid;
  input [7:0]S00_AXI_awlen;
  input [2:0]S00_AXI_awprot;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input [3:0]S00_AXI_awuser;
  input S00_AXI_awvalid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [63:0]S00_AXI_rdata;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [63:0]S00_AXI_wdata;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [7:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire S00_ACLK_1;
  wire S00_ARESETN_1;
  wire axi_interconnect_0_ACLK_net;
  wire axi_interconnect_0_ARESETN_net;
  wire [31:0]axi_interconnect_0_to_s00_couplers_ARADDR;
  wire [1:0]axi_interconnect_0_to_s00_couplers_ARBURST;
  wire [3:0]axi_interconnect_0_to_s00_couplers_ARCACHE;
  wire [3:0]axi_interconnect_0_to_s00_couplers_ARID;
  wire [7:0]axi_interconnect_0_to_s00_couplers_ARLEN;
  wire [2:0]axi_interconnect_0_to_s00_couplers_ARPROT;
  wire axi_interconnect_0_to_s00_couplers_ARREADY;
  wire [2:0]axi_interconnect_0_to_s00_couplers_ARSIZE;
  wire [3:0]axi_interconnect_0_to_s00_couplers_ARUSER;
  wire axi_interconnect_0_to_s00_couplers_ARVALID;
  wire [31:0]axi_interconnect_0_to_s00_couplers_AWADDR;
  wire [1:0]axi_interconnect_0_to_s00_couplers_AWBURST;
  wire [3:0]axi_interconnect_0_to_s00_couplers_AWCACHE;
  wire [3:0]axi_interconnect_0_to_s00_couplers_AWID;
  wire [7:0]axi_interconnect_0_to_s00_couplers_AWLEN;
  wire [2:0]axi_interconnect_0_to_s00_couplers_AWPROT;
  wire axi_interconnect_0_to_s00_couplers_AWREADY;
  wire [2:0]axi_interconnect_0_to_s00_couplers_AWSIZE;
  wire [3:0]axi_interconnect_0_to_s00_couplers_AWUSER;
  wire axi_interconnect_0_to_s00_couplers_AWVALID;
  wire axi_interconnect_0_to_s00_couplers_BREADY;
  wire [1:0]axi_interconnect_0_to_s00_couplers_BRESP;
  wire axi_interconnect_0_to_s00_couplers_BVALID;
  wire [63:0]axi_interconnect_0_to_s00_couplers_RDATA;
  wire axi_interconnect_0_to_s00_couplers_RLAST;
  wire axi_interconnect_0_to_s00_couplers_RREADY;
  wire [1:0]axi_interconnect_0_to_s00_couplers_RRESP;
  wire axi_interconnect_0_to_s00_couplers_RVALID;
  wire [63:0]axi_interconnect_0_to_s00_couplers_WDATA;
  wire axi_interconnect_0_to_s00_couplers_WLAST;
  wire axi_interconnect_0_to_s00_couplers_WREADY;
  wire [7:0]axi_interconnect_0_to_s00_couplers_WSTRB;
  wire axi_interconnect_0_to_s00_couplers_WVALID;
  wire [31:0]s00_couplers_to_axi_interconnect_0_ARADDR;
  wire [1:0]s00_couplers_to_axi_interconnect_0_ARBURST;
  wire [3:0]s00_couplers_to_axi_interconnect_0_ARCACHE;
  wire [3:0]s00_couplers_to_axi_interconnect_0_ARID;
  wire [7:0]s00_couplers_to_axi_interconnect_0_ARLEN;
  wire s00_couplers_to_axi_interconnect_0_ARLOCK;
  wire [2:0]s00_couplers_to_axi_interconnect_0_ARPROT;
  wire [3:0]s00_couplers_to_axi_interconnect_0_ARQOS;
  wire s00_couplers_to_axi_interconnect_0_ARREADY;
  wire [2:0]s00_couplers_to_axi_interconnect_0_ARSIZE;
  wire s00_couplers_to_axi_interconnect_0_ARVALID;
  wire [31:0]s00_couplers_to_axi_interconnect_0_AWADDR;
  wire [1:0]s00_couplers_to_axi_interconnect_0_AWBURST;
  wire [3:0]s00_couplers_to_axi_interconnect_0_AWCACHE;
  wire [3:0]s00_couplers_to_axi_interconnect_0_AWID;
  wire [7:0]s00_couplers_to_axi_interconnect_0_AWLEN;
  wire s00_couplers_to_axi_interconnect_0_AWLOCK;
  wire [2:0]s00_couplers_to_axi_interconnect_0_AWPROT;
  wire [3:0]s00_couplers_to_axi_interconnect_0_AWQOS;
  wire s00_couplers_to_axi_interconnect_0_AWREADY;
  wire [2:0]s00_couplers_to_axi_interconnect_0_AWSIZE;
  wire s00_couplers_to_axi_interconnect_0_AWVALID;
  wire [3:0]s00_couplers_to_axi_interconnect_0_BID;
  wire s00_couplers_to_axi_interconnect_0_BREADY;
  wire [1:0]s00_couplers_to_axi_interconnect_0_BRESP;
  wire s00_couplers_to_axi_interconnect_0_BVALID;
  wire [63:0]s00_couplers_to_axi_interconnect_0_RDATA;
  wire [3:0]s00_couplers_to_axi_interconnect_0_RID;
  wire s00_couplers_to_axi_interconnect_0_RLAST;
  wire s00_couplers_to_axi_interconnect_0_RREADY;
  wire [1:0]s00_couplers_to_axi_interconnect_0_RRESP;
  wire s00_couplers_to_axi_interconnect_0_RVALID;
  wire [63:0]s00_couplers_to_axi_interconnect_0_WDATA;
  wire s00_couplers_to_axi_interconnect_0_WLAST;
  wire s00_couplers_to_axi_interconnect_0_WREADY;
  wire [7:0]s00_couplers_to_axi_interconnect_0_WSTRB;
  wire s00_couplers_to_axi_interconnect_0_WVALID;

  assign M00_AXI_araddr[31:0] = s00_couplers_to_axi_interconnect_0_ARADDR;
  assign M00_AXI_arburst[1:0] = s00_couplers_to_axi_interconnect_0_ARBURST;
  assign M00_AXI_arcache[3:0] = s00_couplers_to_axi_interconnect_0_ARCACHE;
  assign M00_AXI_arid[3:0] = s00_couplers_to_axi_interconnect_0_ARID;
  assign M00_AXI_arlen[7:0] = s00_couplers_to_axi_interconnect_0_ARLEN;
  assign M00_AXI_arlock = s00_couplers_to_axi_interconnect_0_ARLOCK;
  assign M00_AXI_arprot[2:0] = s00_couplers_to_axi_interconnect_0_ARPROT;
  assign M00_AXI_arqos[3:0] = s00_couplers_to_axi_interconnect_0_ARQOS;
  assign M00_AXI_arsize[2:0] = s00_couplers_to_axi_interconnect_0_ARSIZE;
  assign M00_AXI_arvalid = s00_couplers_to_axi_interconnect_0_ARVALID;
  assign M00_AXI_awaddr[31:0] = s00_couplers_to_axi_interconnect_0_AWADDR;
  assign M00_AXI_awburst[1:0] = s00_couplers_to_axi_interconnect_0_AWBURST;
  assign M00_AXI_awcache[3:0] = s00_couplers_to_axi_interconnect_0_AWCACHE;
  assign M00_AXI_awid[3:0] = s00_couplers_to_axi_interconnect_0_AWID;
  assign M00_AXI_awlen[7:0] = s00_couplers_to_axi_interconnect_0_AWLEN;
  assign M00_AXI_awlock = s00_couplers_to_axi_interconnect_0_AWLOCK;
  assign M00_AXI_awprot[2:0] = s00_couplers_to_axi_interconnect_0_AWPROT;
  assign M00_AXI_awqos[3:0] = s00_couplers_to_axi_interconnect_0_AWQOS;
  assign M00_AXI_awsize[2:0] = s00_couplers_to_axi_interconnect_0_AWSIZE;
  assign M00_AXI_awvalid = s00_couplers_to_axi_interconnect_0_AWVALID;
  assign M00_AXI_bready = s00_couplers_to_axi_interconnect_0_BREADY;
  assign M00_AXI_rready = s00_couplers_to_axi_interconnect_0_RREADY;
  assign M00_AXI_wdata[63:0] = s00_couplers_to_axi_interconnect_0_WDATA;
  assign M00_AXI_wlast = s00_couplers_to_axi_interconnect_0_WLAST;
  assign M00_AXI_wstrb[7:0] = s00_couplers_to_axi_interconnect_0_WSTRB;
  assign M00_AXI_wvalid = s00_couplers_to_axi_interconnect_0_WVALID;
  assign S00_ACLK_1 = S00_ACLK;
  assign S00_ARESETN_1 = S00_ARESETN;
  assign S00_AXI_arready = axi_interconnect_0_to_s00_couplers_ARREADY;
  assign S00_AXI_awready = axi_interconnect_0_to_s00_couplers_AWREADY;
  assign S00_AXI_bresp[1:0] = axi_interconnect_0_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid = axi_interconnect_0_to_s00_couplers_BVALID;
  assign S00_AXI_rdata[63:0] = axi_interconnect_0_to_s00_couplers_RDATA;
  assign S00_AXI_rlast = axi_interconnect_0_to_s00_couplers_RLAST;
  assign S00_AXI_rresp[1:0] = axi_interconnect_0_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid = axi_interconnect_0_to_s00_couplers_RVALID;
  assign S00_AXI_wready = axi_interconnect_0_to_s00_couplers_WREADY;
  assign axi_interconnect_0_ACLK_net = M00_ACLK;
  assign axi_interconnect_0_ARESETN_net = M00_ARESETN;
  assign axi_interconnect_0_to_s00_couplers_ARADDR = S00_AXI_araddr[31:0];
  assign axi_interconnect_0_to_s00_couplers_ARBURST = S00_AXI_arburst[1:0];
  assign axi_interconnect_0_to_s00_couplers_ARCACHE = S00_AXI_arcache[3:0];
  assign axi_interconnect_0_to_s00_couplers_ARID = S00_AXI_arid[3:0];
  assign axi_interconnect_0_to_s00_couplers_ARLEN = S00_AXI_arlen[7:0];
  assign axi_interconnect_0_to_s00_couplers_ARPROT = S00_AXI_arprot[2:0];
  assign axi_interconnect_0_to_s00_couplers_ARSIZE = S00_AXI_arsize[2:0];
  assign axi_interconnect_0_to_s00_couplers_ARUSER = S00_AXI_aruser[3:0];
  assign axi_interconnect_0_to_s00_couplers_ARVALID = S00_AXI_arvalid;
  assign axi_interconnect_0_to_s00_couplers_AWADDR = S00_AXI_awaddr[31:0];
  assign axi_interconnect_0_to_s00_couplers_AWBURST = S00_AXI_awburst[1:0];
  assign axi_interconnect_0_to_s00_couplers_AWCACHE = S00_AXI_awcache[3:0];
  assign axi_interconnect_0_to_s00_couplers_AWID = S00_AXI_awid[3:0];
  assign axi_interconnect_0_to_s00_couplers_AWLEN = S00_AXI_awlen[7:0];
  assign axi_interconnect_0_to_s00_couplers_AWPROT = S00_AXI_awprot[2:0];
  assign axi_interconnect_0_to_s00_couplers_AWSIZE = S00_AXI_awsize[2:0];
  assign axi_interconnect_0_to_s00_couplers_AWUSER = S00_AXI_awuser[3:0];
  assign axi_interconnect_0_to_s00_couplers_AWVALID = S00_AXI_awvalid;
  assign axi_interconnect_0_to_s00_couplers_BREADY = S00_AXI_bready;
  assign axi_interconnect_0_to_s00_couplers_RREADY = S00_AXI_rready;
  assign axi_interconnect_0_to_s00_couplers_WDATA = S00_AXI_wdata[63:0];
  assign axi_interconnect_0_to_s00_couplers_WLAST = S00_AXI_wlast;
  assign axi_interconnect_0_to_s00_couplers_WSTRB = S00_AXI_wstrb[7:0];
  assign axi_interconnect_0_to_s00_couplers_WVALID = S00_AXI_wvalid;
  assign s00_couplers_to_axi_interconnect_0_ARREADY = M00_AXI_arready;
  assign s00_couplers_to_axi_interconnect_0_AWREADY = M00_AXI_awready;
  assign s00_couplers_to_axi_interconnect_0_BID = M00_AXI_bid[3:0];
  assign s00_couplers_to_axi_interconnect_0_BRESP = M00_AXI_bresp[1:0];
  assign s00_couplers_to_axi_interconnect_0_BVALID = M00_AXI_bvalid;
  assign s00_couplers_to_axi_interconnect_0_RDATA = M00_AXI_rdata[63:0];
  assign s00_couplers_to_axi_interconnect_0_RID = M00_AXI_rid[3:0];
  assign s00_couplers_to_axi_interconnect_0_RLAST = M00_AXI_rlast;
  assign s00_couplers_to_axi_interconnect_0_RRESP = M00_AXI_rresp[1:0];
  assign s00_couplers_to_axi_interconnect_0_RVALID = M00_AXI_rvalid;
  assign s00_couplers_to_axi_interconnect_0_WREADY = M00_AXI_wready;
  s00_couplers_imp_1HJM3GP s00_couplers
       (.M_ACLK(axi_interconnect_0_ACLK_net),
        .M_ARESETN(axi_interconnect_0_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_axi_interconnect_0_ARADDR),
        .M_AXI_arburst(s00_couplers_to_axi_interconnect_0_ARBURST),
        .M_AXI_arcache(s00_couplers_to_axi_interconnect_0_ARCACHE),
        .M_AXI_arid(s00_couplers_to_axi_interconnect_0_ARID),
        .M_AXI_arlen(s00_couplers_to_axi_interconnect_0_ARLEN),
        .M_AXI_arlock(s00_couplers_to_axi_interconnect_0_ARLOCK),
        .M_AXI_arprot(s00_couplers_to_axi_interconnect_0_ARPROT),
        .M_AXI_arqos(s00_couplers_to_axi_interconnect_0_ARQOS),
        .M_AXI_arready(s00_couplers_to_axi_interconnect_0_ARREADY),
        .M_AXI_arsize(s00_couplers_to_axi_interconnect_0_ARSIZE),
        .M_AXI_arvalid(s00_couplers_to_axi_interconnect_0_ARVALID),
        .M_AXI_awaddr(s00_couplers_to_axi_interconnect_0_AWADDR),
        .M_AXI_awburst(s00_couplers_to_axi_interconnect_0_AWBURST),
        .M_AXI_awcache(s00_couplers_to_axi_interconnect_0_AWCACHE),
        .M_AXI_awid(s00_couplers_to_axi_interconnect_0_AWID),
        .M_AXI_awlen(s00_couplers_to_axi_interconnect_0_AWLEN),
        .M_AXI_awlock(s00_couplers_to_axi_interconnect_0_AWLOCK),
        .M_AXI_awprot(s00_couplers_to_axi_interconnect_0_AWPROT),
        .M_AXI_awqos(s00_couplers_to_axi_interconnect_0_AWQOS),
        .M_AXI_awready(s00_couplers_to_axi_interconnect_0_AWREADY),
        .M_AXI_awsize(s00_couplers_to_axi_interconnect_0_AWSIZE),
        .M_AXI_awvalid(s00_couplers_to_axi_interconnect_0_AWVALID),
        .M_AXI_bid(s00_couplers_to_axi_interconnect_0_BID),
        .M_AXI_bready(s00_couplers_to_axi_interconnect_0_BREADY),
        .M_AXI_bresp(s00_couplers_to_axi_interconnect_0_BRESP),
        .M_AXI_bvalid(s00_couplers_to_axi_interconnect_0_BVALID),
        .M_AXI_rdata(s00_couplers_to_axi_interconnect_0_RDATA),
        .M_AXI_rid(s00_couplers_to_axi_interconnect_0_RID),
        .M_AXI_rlast(s00_couplers_to_axi_interconnect_0_RLAST),
        .M_AXI_rready(s00_couplers_to_axi_interconnect_0_RREADY),
        .M_AXI_rresp(s00_couplers_to_axi_interconnect_0_RRESP),
        .M_AXI_rvalid(s00_couplers_to_axi_interconnect_0_RVALID),
        .M_AXI_wdata(s00_couplers_to_axi_interconnect_0_WDATA),
        .M_AXI_wlast(s00_couplers_to_axi_interconnect_0_WLAST),
        .M_AXI_wready(s00_couplers_to_axi_interconnect_0_WREADY),
        .M_AXI_wstrb(s00_couplers_to_axi_interconnect_0_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_axi_interconnect_0_WVALID),
        .S_ACLK(S00_ACLK_1),
        .S_ARESETN(S00_ARESETN_1),
        .S_AXI_araddr(axi_interconnect_0_to_s00_couplers_ARADDR),
        .S_AXI_arburst(axi_interconnect_0_to_s00_couplers_ARBURST),
        .S_AXI_arcache(axi_interconnect_0_to_s00_couplers_ARCACHE),
        .S_AXI_arid(axi_interconnect_0_to_s00_couplers_ARID),
        .S_AXI_arlen(axi_interconnect_0_to_s00_couplers_ARLEN),
        .S_AXI_arprot(axi_interconnect_0_to_s00_couplers_ARPROT),
        .S_AXI_arready(axi_interconnect_0_to_s00_couplers_ARREADY),
        .S_AXI_arsize(axi_interconnect_0_to_s00_couplers_ARSIZE),
        .S_AXI_aruser(axi_interconnect_0_to_s00_couplers_ARUSER),
        .S_AXI_arvalid(axi_interconnect_0_to_s00_couplers_ARVALID),
        .S_AXI_awaddr(axi_interconnect_0_to_s00_couplers_AWADDR),
        .S_AXI_awburst(axi_interconnect_0_to_s00_couplers_AWBURST),
        .S_AXI_awcache(axi_interconnect_0_to_s00_couplers_AWCACHE),
        .S_AXI_awid(axi_interconnect_0_to_s00_couplers_AWID),
        .S_AXI_awlen(axi_interconnect_0_to_s00_couplers_AWLEN),
        .S_AXI_awprot(axi_interconnect_0_to_s00_couplers_AWPROT),
        .S_AXI_awready(axi_interconnect_0_to_s00_couplers_AWREADY),
        .S_AXI_awsize(axi_interconnect_0_to_s00_couplers_AWSIZE),
        .S_AXI_awuser(axi_interconnect_0_to_s00_couplers_AWUSER),
        .S_AXI_awvalid(axi_interconnect_0_to_s00_couplers_AWVALID),
        .S_AXI_bready(axi_interconnect_0_to_s00_couplers_BREADY),
        .S_AXI_bresp(axi_interconnect_0_to_s00_couplers_BRESP),
        .S_AXI_bvalid(axi_interconnect_0_to_s00_couplers_BVALID),
        .S_AXI_rdata(axi_interconnect_0_to_s00_couplers_RDATA),
        .S_AXI_rlast(axi_interconnect_0_to_s00_couplers_RLAST),
        .S_AXI_rready(axi_interconnect_0_to_s00_couplers_RREADY),
        .S_AXI_rresp(axi_interconnect_0_to_s00_couplers_RRESP),
        .S_AXI_rvalid(axi_interconnect_0_to_s00_couplers_RVALID),
        .S_AXI_wdata(axi_interconnect_0_to_s00_couplers_WDATA),
        .S_AXI_wlast(axi_interconnect_0_to_s00_couplers_WLAST),
        .S_AXI_wready(axi_interconnect_0_to_s00_couplers_WREADY),
        .S_AXI_wstrb(axi_interconnect_0_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(axi_interconnect_0_to_s00_couplers_WVALID));
endmodule

/* Massive input buffer to deal with potential for the frames in and out to have their
blanking periods go out of sync. This might cause some pixels to be lost since the
input from the camera does not respect any back-pressure.

Needed to cover potentially 45 lines, so a depth of 3600 is needed.
640*2 (bytes per row) * 45 (blanking rows) / 2 (relative frequency of output to input) * 8 (byte witdh)
With better control over the output,
the buffer can be quite small */
module hier_vga_dram_imp_4K2N9E
   (DDR2_0_addr,
    DDR2_0_ba,
    DDR2_0_cas_n,
    DDR2_0_ck_n,
    DDR2_0_ck_p,
    DDR2_0_cke,
    DDR2_0_cs_n,
    DDR2_0_dm,
    DDR2_0_dq,
    DDR2_0_dqs_n,
    DDR2_0_dqs_p,
    DDR2_0_odt,
    DDR2_0_ras_n,
    DDR2_0_we_n,
    PIP_addr,
    PIP_din,
    PIP_we,
    PIPenable,
    PIXEL_addr,
    PIXEL_din,
    PIXEL_we,
    bOut,
    clk_in,
    gOut,
    hSync,
    newFrameStart,
    pixelClk,
    rOut,
    resetn,
    vSync);
  output [12:0]DDR2_0_addr;
  output [2:0]DDR2_0_ba;
  output DDR2_0_cas_n;
  output [0:0]DDR2_0_ck_n;
  output [0:0]DDR2_0_ck_p;
  output [0:0]DDR2_0_cke;
  output [0:0]DDR2_0_cs_n;
  output [1:0]DDR2_0_dm;
  inout [15:0]DDR2_0_dq;
  inout [1:0]DDR2_0_dqs_n;
  inout [1:0]DDR2_0_dqs_p;
  output [0:0]DDR2_0_odt;
  output DDR2_0_ras_n;
  output DDR2_0_we_n;
  input [9:0]PIP_addr;
  input [3:0]PIP_din;
  input PIP_we;
  input PIPenable;
  input [18:0]PIXEL_addr;
  input [11:0]PIXEL_din;
  input PIXEL_we;
  output [3:0]bOut;
  input clk_in;
  output [3:0]gOut;
  output hSync;
  input newFrameStart;
  input pixelClk;
  output [3:0]rOut;
  input resetn;
  output vSync;

  wire [12:0]Conn1_ADDR;
  wire [2:0]Conn1_BA;
  wire Conn1_CAS_N;
  wire [0:0]Conn1_CKE;
  wire [0:0]Conn1_CK_N;
  wire [0:0]Conn1_CK_P;
  wire [0:0]Conn1_CS_N;
  wire [1:0]Conn1_DM;
  wire [15:0]Conn1_DQ;
  wire [1:0]Conn1_DQS_N;
  wire [1:0]Conn1_DQS_P;
  wire [0:0]Conn1_ODT;
  wire Conn1_RAS_N;
  wire Conn1_WE_N;
  wire [9:0]Conn2_ADDR;
  wire [3:0]Conn2_DIN;
  wire Conn2_WE;
  wire [18:0]Conn3_ADDR;
  wire [11:0]Conn3_DIN;
  wire Conn3_WE;
  wire M00_ACLK_1;
  wire [0:0]Net1;
  wire PIPenable_0_1;
  wire [31:0]S00_AXI_1_ARADDR;
  wire [1:0]S00_AXI_1_ARBURST;
  wire [3:0]S00_AXI_1_ARCACHE;
  wire [3:0]S00_AXI_1_ARID;
  wire [7:0]S00_AXI_1_ARLEN;
  wire [2:0]S00_AXI_1_ARPROT;
  wire S00_AXI_1_ARREADY;
  wire [2:0]S00_AXI_1_ARSIZE;
  wire [3:0]S00_AXI_1_ARUSER;
  wire S00_AXI_1_ARVALID;
  wire [31:0]S00_AXI_1_AWADDR;
  wire [1:0]S00_AXI_1_AWBURST;
  wire [3:0]S00_AXI_1_AWCACHE;
  wire [3:0]S00_AXI_1_AWID;
  wire [7:0]S00_AXI_1_AWLEN;
  wire [2:0]S00_AXI_1_AWPROT;
  wire S00_AXI_1_AWREADY;
  wire [2:0]S00_AXI_1_AWSIZE;
  wire [3:0]S00_AXI_1_AWUSER;
  wire S00_AXI_1_AWVALID;
  wire S00_AXI_1_BREADY;
  wire [1:0]S00_AXI_1_BRESP;
  wire S00_AXI_1_BVALID;
  wire [63:0]S00_AXI_1_RDATA;
  wire S00_AXI_1_RLAST;
  wire S00_AXI_1_RREADY;
  wire [1:0]S00_AXI_1_RRESP;
  wire S00_AXI_1_RVALID;
  wire [63:0]S00_AXI_1_WDATA;
  wire S00_AXI_1_WLAST;
  wire S00_AXI_1_WREADY;
  wire [7:0]S00_AXI_1_WSTRB;
  wire S00_AXI_1_WVALID;
  wire [7:0]axi_datamover_0_M_AXIS_MM2S_STS_TDATA;
  wire axi_datamover_0_M_AXIS_MM2S_STS_TREADY;
  wire axi_datamover_0_M_AXIS_MM2S_STS_TVALID;
  wire [63:0]axi_datamover_0_M_AXIS_MM2S_TDATA;
  wire axi_datamover_0_M_AXIS_MM2S_TLAST;
  wire axi_datamover_0_M_AXIS_MM2S_TREADY;
  wire axi_datamover_0_M_AXIS_MM2S_TVALID;
  wire [7:0]axi_datamover_0_M_AXIS_S2MM_STS_TDATA;
  wire axi_datamover_0_M_AXIS_S2MM_STS_TREADY;
  wire axi_datamover_0_M_AXIS_S2MM_STS_TVALID;
  wire [31:0]axi_interconnect_0_M00_AXI_ARADDR;
  wire [1:0]axi_interconnect_0_M00_AXI_ARBURST;
  wire [3:0]axi_interconnect_0_M00_AXI_ARCACHE;
  wire [3:0]axi_interconnect_0_M00_AXI_ARID;
  wire [7:0]axi_interconnect_0_M00_AXI_ARLEN;
  wire axi_interconnect_0_M00_AXI_ARLOCK;
  wire [2:0]axi_interconnect_0_M00_AXI_ARPROT;
  wire [3:0]axi_interconnect_0_M00_AXI_ARQOS;
  wire axi_interconnect_0_M00_AXI_ARREADY;
  wire [2:0]axi_interconnect_0_M00_AXI_ARSIZE;
  wire axi_interconnect_0_M00_AXI_ARVALID;
  wire [31:0]axi_interconnect_0_M00_AXI_AWADDR;
  wire [1:0]axi_interconnect_0_M00_AXI_AWBURST;
  wire [3:0]axi_interconnect_0_M00_AXI_AWCACHE;
  wire [3:0]axi_interconnect_0_M00_AXI_AWID;
  wire [7:0]axi_interconnect_0_M00_AXI_AWLEN;
  wire axi_interconnect_0_M00_AXI_AWLOCK;
  wire [2:0]axi_interconnect_0_M00_AXI_AWPROT;
  wire [3:0]axi_interconnect_0_M00_AXI_AWQOS;
  wire axi_interconnect_0_M00_AXI_AWREADY;
  wire [2:0]axi_interconnect_0_M00_AXI_AWSIZE;
  wire axi_interconnect_0_M00_AXI_AWVALID;
  wire [3:0]axi_interconnect_0_M00_AXI_BID;
  wire axi_interconnect_0_M00_AXI_BREADY;
  wire [1:0]axi_interconnect_0_M00_AXI_BRESP;
  wire axi_interconnect_0_M00_AXI_BVALID;
  wire [63:0]axi_interconnect_0_M00_AXI_RDATA;
  wire [3:0]axi_interconnect_0_M00_AXI_RID;
  wire axi_interconnect_0_M00_AXI_RLAST;
  wire axi_interconnect_0_M00_AXI_RREADY;
  wire [1:0]axi_interconnect_0_M00_AXI_RRESP;
  wire axi_interconnect_0_M00_AXI_RVALID;
  wire [63:0]axi_interconnect_0_M00_AXI_WDATA;
  wire axi_interconnect_0_M00_AXI_WLAST;
  wire axi_interconnect_0_M00_AXI_WREADY;
  wire [7:0]axi_interconnect_0_M00_AXI_WSTRB;
  wire axi_interconnect_0_M00_AXI_WVALID;
  wire clk_in_1;
  wire clk_wiz_0_clk_100;
  wire clk_wiz_0_clk_200;
  wire clk_wiz_0_clk_vga;
  wire clk_wiz_0_locked;
  wire [63:0]fifo_to_dram_M_AXIS_TDATA;
  wire fifo_to_dram_M_AXIS_TREADY;
  wire fifo_to_dram_M_AXIS_TVALID;
  wire fifo_to_dram_axis_prog_empty;
  wire fifo_to_dram_m_axis_tlast;
  wire [63:0]fifo_to_vga_M_AXIS_TDATA;
  wire fifo_to_vga_M_AXIS_TLAST;
  wire fifo_to_vga_M_AXIS_TREADY;
  wire fifo_to_vga_M_AXIS_TVALID;
  wire fifo_to_vga_axis_prog_full;
  wire mig_7series_0_mmcm_locked;
  wire mig_7series_0_ui_clk_sync_rst;
  wire newFrameStart_0_1;
  wire [71:0]pingPongDRAMControll_0_MM2S_CMD_TDATA;
  wire pingPongDRAMControll_0_MM2S_CMD_TREADY;
  wire pingPongDRAMControll_0_MM2S_CMD_TVALID;
  wire [71:0]pingPongDRAMControll_0_S2MM_CMD_TDATA;
  wire pingPongDRAMControll_0_S2MM_CMD_TREADY;
  wire pingPongDRAMControll_0_S2MM_CMD_TVALID;
  wire pingPongDRAMControll_0_resetForFrameN;
  wire pixelClk_0_1;
  wire [63:0]pixelToStream_0_STREAM_TDATA;
  wire pixelToStream_0_STREAM_TLAST;
  wire pixelToStream_0_STREAM_TREADY;
  wire pixelToStream_0_STREAM_TVALID;
  wire [0:0]proc_sys_reset_1_peripheral_aresetn;
  wire resetn_1;
  wire [0:0]resetn_for_frame;
  wire [3:0]streamToVga_0_bOut;
  wire [3:0]streamToVga_0_gOut;
  wire streamToVga_0_hSync;
  wire [3:0]streamToVga_0_rOut;
  wire streamToVga_0_vSync;
  wire [0:0]util_vector_logic_0_Res;

  assign Conn2_ADDR = PIP_addr[9:0];
  assign Conn2_DIN = PIP_din[3:0];
  assign Conn2_WE = PIP_we;
  assign Conn3_ADDR = PIXEL_addr[18:0];
  assign Conn3_DIN = PIXEL_din[11:0];
  assign Conn3_WE = PIXEL_we;
  assign DDR2_0_addr[12:0] = Conn1_ADDR;
  assign DDR2_0_ba[2:0] = Conn1_BA;
  assign DDR2_0_cas_n = Conn1_CAS_N;
  assign DDR2_0_ck_n[0] = Conn1_CK_N;
  assign DDR2_0_ck_p[0] = Conn1_CK_P;
  assign DDR2_0_cke[0] = Conn1_CKE;
  assign DDR2_0_cs_n[0] = Conn1_CS_N;
  assign DDR2_0_dm[1:0] = Conn1_DM;
  assign DDR2_0_odt[0] = Conn1_ODT;
  assign DDR2_0_ras_n = Conn1_RAS_N;
  assign DDR2_0_we_n = Conn1_WE_N;
  assign PIPenable_0_1 = PIPenable;
  assign bOut[3:0] = streamToVga_0_bOut;
  assign clk_in_1 = clk_in;
  assign gOut[3:0] = streamToVga_0_gOut;
  assign hSync = streamToVga_0_hSync;
  assign newFrameStart_0_1 = newFrameStart;
  assign pixelClk_0_1 = pixelClk;
  assign rOut[3:0] = streamToVga_0_rOut;
  assign resetn_1 = resetn;
  assign vSync = streamToVga_0_vSync;
  design_1_axi_datamover_0_0 axi_datamover_0
       (.m_axi_mm2s_aclk(clk_wiz_0_clk_100),
        .m_axi_mm2s_araddr(S00_AXI_1_ARADDR),
        .m_axi_mm2s_arburst(S00_AXI_1_ARBURST),
        .m_axi_mm2s_arcache(S00_AXI_1_ARCACHE),
        .m_axi_mm2s_aresetn(Net1),
        .m_axi_mm2s_arid(S00_AXI_1_ARID),
        .m_axi_mm2s_arlen(S00_AXI_1_ARLEN),
        .m_axi_mm2s_arprot(S00_AXI_1_ARPROT),
        .m_axi_mm2s_arready(S00_AXI_1_ARREADY),
        .m_axi_mm2s_arsize(S00_AXI_1_ARSIZE),
        .m_axi_mm2s_aruser(S00_AXI_1_ARUSER),
        .m_axi_mm2s_arvalid(S00_AXI_1_ARVALID),
        .m_axi_mm2s_rdata(S00_AXI_1_RDATA),
        .m_axi_mm2s_rlast(S00_AXI_1_RLAST),
        .m_axi_mm2s_rready(S00_AXI_1_RREADY),
        .m_axi_mm2s_rresp(S00_AXI_1_RRESP),
        .m_axi_mm2s_rvalid(S00_AXI_1_RVALID),
        .m_axi_s2mm_aclk(clk_wiz_0_clk_100),
        .m_axi_s2mm_aresetn(Net1),
        .m_axi_s2mm_awaddr(S00_AXI_1_AWADDR),
        .m_axi_s2mm_awburst(S00_AXI_1_AWBURST),
        .m_axi_s2mm_awcache(S00_AXI_1_AWCACHE),
        .m_axi_s2mm_awid(S00_AXI_1_AWID),
        .m_axi_s2mm_awlen(S00_AXI_1_AWLEN),
        .m_axi_s2mm_awprot(S00_AXI_1_AWPROT),
        .m_axi_s2mm_awready(S00_AXI_1_AWREADY),
        .m_axi_s2mm_awsize(S00_AXI_1_AWSIZE),
        .m_axi_s2mm_awuser(S00_AXI_1_AWUSER),
        .m_axi_s2mm_awvalid(S00_AXI_1_AWVALID),
        .m_axi_s2mm_bready(S00_AXI_1_BREADY),
        .m_axi_s2mm_bresp(S00_AXI_1_BRESP),
        .m_axi_s2mm_bvalid(S00_AXI_1_BVALID),
        .m_axi_s2mm_wdata(S00_AXI_1_WDATA),
        .m_axi_s2mm_wlast(S00_AXI_1_WLAST),
        .m_axi_s2mm_wready(S00_AXI_1_WREADY),
        .m_axi_s2mm_wstrb(S00_AXI_1_WSTRB),
        .m_axi_s2mm_wvalid(S00_AXI_1_WVALID),
        .m_axis_mm2s_cmdsts_aclk(clk_wiz_0_clk_100),
        .m_axis_mm2s_cmdsts_aresetn(Net1),
        .m_axis_mm2s_sts_tdata(axi_datamover_0_M_AXIS_MM2S_STS_TDATA),
        .m_axis_mm2s_sts_tready(axi_datamover_0_M_AXIS_MM2S_STS_TREADY),
        .m_axis_mm2s_sts_tvalid(axi_datamover_0_M_AXIS_MM2S_STS_TVALID),
        .m_axis_mm2s_tdata(axi_datamover_0_M_AXIS_MM2S_TDATA),
        .m_axis_mm2s_tlast(axi_datamover_0_M_AXIS_MM2S_TLAST),
        .m_axis_mm2s_tready(axi_datamover_0_M_AXIS_MM2S_TREADY),
        .m_axis_mm2s_tvalid(axi_datamover_0_M_AXIS_MM2S_TVALID),
        .m_axis_s2mm_cmdsts_aresetn(Net1),
        .m_axis_s2mm_cmdsts_awclk(clk_wiz_0_clk_100),
        .m_axis_s2mm_sts_tdata(axi_datamover_0_M_AXIS_S2MM_STS_TDATA),
        .m_axis_s2mm_sts_tready(axi_datamover_0_M_AXIS_S2MM_STS_TREADY),
        .m_axis_s2mm_sts_tvalid(axi_datamover_0_M_AXIS_S2MM_STS_TVALID),
        .s_axis_mm2s_cmd_tdata(pingPongDRAMControll_0_MM2S_CMD_TDATA),
        .s_axis_mm2s_cmd_tready(pingPongDRAMControll_0_MM2S_CMD_TREADY),
        .s_axis_mm2s_cmd_tvalid(pingPongDRAMControll_0_MM2S_CMD_TVALID),
        .s_axis_s2mm_cmd_tdata(pingPongDRAMControll_0_S2MM_CMD_TDATA),
        .s_axis_s2mm_cmd_tready(pingPongDRAMControll_0_S2MM_CMD_TREADY),
        .s_axis_s2mm_cmd_tvalid(pingPongDRAMControll_0_S2MM_CMD_TVALID),
        .s_axis_s2mm_tdata(fifo_to_dram_M_AXIS_TDATA),
        .s_axis_s2mm_tkeep({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_tlast(1'b0),
        .s_axis_s2mm_tready(fifo_to_dram_M_AXIS_TREADY),
        .s_axis_s2mm_tvalid(fifo_to_dram_M_AXIS_TVALID));
  design_1_axi_interconnect_0_0 axi_interconnect_0
       (.ACLK(clk_wiz_0_clk_100),
        .ARESETN(Net1),
        .M00_ACLK(M00_ACLK_1),
        .M00_ARESETN(proc_sys_reset_1_peripheral_aresetn),
        .M00_AXI_araddr(axi_interconnect_0_M00_AXI_ARADDR),
        .M00_AXI_arburst(axi_interconnect_0_M00_AXI_ARBURST),
        .M00_AXI_arcache(axi_interconnect_0_M00_AXI_ARCACHE),
        .M00_AXI_arid(axi_interconnect_0_M00_AXI_ARID),
        .M00_AXI_arlen(axi_interconnect_0_M00_AXI_ARLEN),
        .M00_AXI_arlock(axi_interconnect_0_M00_AXI_ARLOCK),
        .M00_AXI_arprot(axi_interconnect_0_M00_AXI_ARPROT),
        .M00_AXI_arqos(axi_interconnect_0_M00_AXI_ARQOS),
        .M00_AXI_arready(axi_interconnect_0_M00_AXI_ARREADY),
        .M00_AXI_arsize(axi_interconnect_0_M00_AXI_ARSIZE),
        .M00_AXI_arvalid(axi_interconnect_0_M00_AXI_ARVALID),
        .M00_AXI_awaddr(axi_interconnect_0_M00_AXI_AWADDR),
        .M00_AXI_awburst(axi_interconnect_0_M00_AXI_AWBURST),
        .M00_AXI_awcache(axi_interconnect_0_M00_AXI_AWCACHE),
        .M00_AXI_awid(axi_interconnect_0_M00_AXI_AWID),
        .M00_AXI_awlen(axi_interconnect_0_M00_AXI_AWLEN),
        .M00_AXI_awlock(axi_interconnect_0_M00_AXI_AWLOCK),
        .M00_AXI_awprot(axi_interconnect_0_M00_AXI_AWPROT),
        .M00_AXI_awqos(axi_interconnect_0_M00_AXI_AWQOS),
        .M00_AXI_awready(axi_interconnect_0_M00_AXI_AWREADY),
        .M00_AXI_awsize(axi_interconnect_0_M00_AXI_AWSIZE),
        .M00_AXI_awvalid(axi_interconnect_0_M00_AXI_AWVALID),
        .M00_AXI_bid(axi_interconnect_0_M00_AXI_BID),
        .M00_AXI_bready(axi_interconnect_0_M00_AXI_BREADY),
        .M00_AXI_bresp(axi_interconnect_0_M00_AXI_BRESP),
        .M00_AXI_bvalid(axi_interconnect_0_M00_AXI_BVALID),
        .M00_AXI_rdata(axi_interconnect_0_M00_AXI_RDATA),
        .M00_AXI_rid(axi_interconnect_0_M00_AXI_RID),
        .M00_AXI_rlast(axi_interconnect_0_M00_AXI_RLAST),
        .M00_AXI_rready(axi_interconnect_0_M00_AXI_RREADY),
        .M00_AXI_rresp(axi_interconnect_0_M00_AXI_RRESP),
        .M00_AXI_rvalid(axi_interconnect_0_M00_AXI_RVALID),
        .M00_AXI_wdata(axi_interconnect_0_M00_AXI_WDATA),
        .M00_AXI_wlast(axi_interconnect_0_M00_AXI_WLAST),
        .M00_AXI_wready(axi_interconnect_0_M00_AXI_WREADY),
        .M00_AXI_wstrb(axi_interconnect_0_M00_AXI_WSTRB),
        .M00_AXI_wvalid(axi_interconnect_0_M00_AXI_WVALID),
        .S00_ACLK(clk_wiz_0_clk_100),
        .S00_ARESETN(Net1),
        .S00_AXI_araddr(S00_AXI_1_ARADDR),
        .S00_AXI_arburst(S00_AXI_1_ARBURST),
        .S00_AXI_arcache(S00_AXI_1_ARCACHE),
        .S00_AXI_arid(S00_AXI_1_ARID),
        .S00_AXI_arlen(S00_AXI_1_ARLEN),
        .S00_AXI_arprot(S00_AXI_1_ARPROT),
        .S00_AXI_arready(S00_AXI_1_ARREADY),
        .S00_AXI_arsize(S00_AXI_1_ARSIZE),
        .S00_AXI_aruser(S00_AXI_1_ARUSER),
        .S00_AXI_arvalid(S00_AXI_1_ARVALID),
        .S00_AXI_awaddr(S00_AXI_1_AWADDR),
        .S00_AXI_awburst(S00_AXI_1_AWBURST),
        .S00_AXI_awcache(S00_AXI_1_AWCACHE),
        .S00_AXI_awid(S00_AXI_1_AWID),
        .S00_AXI_awlen(S00_AXI_1_AWLEN),
        .S00_AXI_awprot(S00_AXI_1_AWPROT),
        .S00_AXI_awready(S00_AXI_1_AWREADY),
        .S00_AXI_awsize(S00_AXI_1_AWSIZE),
        .S00_AXI_awuser(S00_AXI_1_AWUSER),
        .S00_AXI_awvalid(S00_AXI_1_AWVALID),
        .S00_AXI_bready(S00_AXI_1_BREADY),
        .S00_AXI_bresp(S00_AXI_1_BRESP),
        .S00_AXI_bvalid(S00_AXI_1_BVALID),
        .S00_AXI_rdata(S00_AXI_1_RDATA),
        .S00_AXI_rlast(S00_AXI_1_RLAST),
        .S00_AXI_rready(S00_AXI_1_RREADY),
        .S00_AXI_rresp(S00_AXI_1_RRESP),
        .S00_AXI_rvalid(S00_AXI_1_RVALID),
        .S00_AXI_wdata(S00_AXI_1_WDATA),
        .S00_AXI_wlast(S00_AXI_1_WLAST),
        .S00_AXI_wready(S00_AXI_1_WREADY),
        .S00_AXI_wstrb(S00_AXI_1_WSTRB),
        .S00_AXI_wvalid(S00_AXI_1_WVALID));
  design_1_clk_wiz_0_1 clk_wiz_0
       (.clk_100(clk_wiz_0_clk_100),
        .clk_200(clk_wiz_0_clk_200),
        .clk_in1(clk_in_1),
        .clk_vga(clk_wiz_0_clk_vga),
        .locked(clk_wiz_0_locked));
  design_1_fifo_generator_0_0 fifo_to_dram
       (.axis_prog_empty(fifo_to_dram_axis_prog_empty),
        .m_axis_tdata(fifo_to_dram_M_AXIS_TDATA),
        .m_axis_tlast(fifo_to_dram_m_axis_tlast),
        .m_axis_tready(fifo_to_dram_M_AXIS_TREADY),
        .m_axis_tvalid(fifo_to_dram_M_AXIS_TVALID),
        .s_aclk(clk_wiz_0_clk_100),
        .s_aresetn(resetn_for_frame),
        .s_axis_tdata(pixelToStream_0_STREAM_TDATA),
        .s_axis_tlast(pixelToStream_0_STREAM_TLAST),
        .s_axis_tready(pixelToStream_0_STREAM_TREADY),
        .s_axis_tvalid(pixelToStream_0_STREAM_TVALID));
  design_1_fifo_to_dram_0 fifo_to_vga
       (.axis_prog_full(fifo_to_vga_axis_prog_full),
        .m_axis_tdata(fifo_to_vga_M_AXIS_TDATA),
        .m_axis_tlast(fifo_to_vga_M_AXIS_TLAST),
        .m_axis_tready(fifo_to_vga_M_AXIS_TREADY),
        .m_axis_tvalid(fifo_to_vga_M_AXIS_TVALID),
        .s_aclk(clk_wiz_0_clk_100),
        .s_aresetn(Net1),
        .s_axis_tdata(axi_datamover_0_M_AXIS_MM2S_TDATA),
        .s_axis_tlast(axi_datamover_0_M_AXIS_MM2S_TLAST),
        .s_axis_tready(axi_datamover_0_M_AXIS_MM2S_TREADY),
        .s_axis_tvalid(axi_datamover_0_M_AXIS_MM2S_TVALID));
  design_1_mig_7series_0_1 mig_7series_0
       (.aresetn(proc_sys_reset_1_peripheral_aresetn),
        .ddr2_addr(Conn1_ADDR),
        .ddr2_ba(Conn1_BA),
        .ddr2_cas_n(Conn1_CAS_N),
        .ddr2_ck_n(Conn1_CK_N),
        .ddr2_ck_p(Conn1_CK_P),
        .ddr2_cke(Conn1_CKE),
        .ddr2_cs_n(Conn1_CS_N),
        .ddr2_dm(Conn1_DM),
        .ddr2_dq(DDR2_0_dq[15:0]),
        .ddr2_dqs_n(DDR2_0_dqs_n[1:0]),
        .ddr2_dqs_p(DDR2_0_dqs_p[1:0]),
        .ddr2_odt(Conn1_ODT),
        .ddr2_ras_n(Conn1_RAS_N),
        .ddr2_we_n(Conn1_WE_N),
        .mmcm_locked(mig_7series_0_mmcm_locked),
        .s_axi_araddr(axi_interconnect_0_M00_AXI_ARADDR[26:0]),
        .s_axi_arburst(axi_interconnect_0_M00_AXI_ARBURST),
        .s_axi_arcache(axi_interconnect_0_M00_AXI_ARCACHE),
        .s_axi_arid(axi_interconnect_0_M00_AXI_ARID),
        .s_axi_arlen(axi_interconnect_0_M00_AXI_ARLEN),
        .s_axi_arlock(axi_interconnect_0_M00_AXI_ARLOCK),
        .s_axi_arprot(axi_interconnect_0_M00_AXI_ARPROT),
        .s_axi_arqos(axi_interconnect_0_M00_AXI_ARQOS),
        .s_axi_arready(axi_interconnect_0_M00_AXI_ARREADY),
        .s_axi_arsize(axi_interconnect_0_M00_AXI_ARSIZE),
        .s_axi_arvalid(axi_interconnect_0_M00_AXI_ARVALID),
        .s_axi_awaddr(axi_interconnect_0_M00_AXI_AWADDR[26:0]),
        .s_axi_awburst(axi_interconnect_0_M00_AXI_AWBURST),
        .s_axi_awcache(axi_interconnect_0_M00_AXI_AWCACHE),
        .s_axi_awid(axi_interconnect_0_M00_AXI_AWID),
        .s_axi_awlen(axi_interconnect_0_M00_AXI_AWLEN),
        .s_axi_awlock(axi_interconnect_0_M00_AXI_AWLOCK),
        .s_axi_awprot(axi_interconnect_0_M00_AXI_AWPROT),
        .s_axi_awqos(axi_interconnect_0_M00_AXI_AWQOS),
        .s_axi_awready(axi_interconnect_0_M00_AXI_AWREADY),
        .s_axi_awsize(axi_interconnect_0_M00_AXI_AWSIZE),
        .s_axi_awvalid(axi_interconnect_0_M00_AXI_AWVALID),
        .s_axi_bid(axi_interconnect_0_M00_AXI_BID),
        .s_axi_bready(axi_interconnect_0_M00_AXI_BREADY),
        .s_axi_bresp(axi_interconnect_0_M00_AXI_BRESP),
        .s_axi_bvalid(axi_interconnect_0_M00_AXI_BVALID),
        .s_axi_rdata(axi_interconnect_0_M00_AXI_RDATA),
        .s_axi_rid(axi_interconnect_0_M00_AXI_RID),
        .s_axi_rlast(axi_interconnect_0_M00_AXI_RLAST),
        .s_axi_rready(axi_interconnect_0_M00_AXI_RREADY),
        .s_axi_rresp(axi_interconnect_0_M00_AXI_RRESP),
        .s_axi_rvalid(axi_interconnect_0_M00_AXI_RVALID),
        .s_axi_wdata(axi_interconnect_0_M00_AXI_WDATA),
        .s_axi_wlast(axi_interconnect_0_M00_AXI_WLAST),
        .s_axi_wready(axi_interconnect_0_M00_AXI_WREADY),
        .s_axi_wstrb(axi_interconnect_0_M00_AXI_WSTRB),
        .s_axi_wvalid(axi_interconnect_0_M00_AXI_WVALID),
        .sys_clk_i(clk_wiz_0_clk_200),
        .sys_rst(resetn_1),
        .ui_clk(M00_ACLK_1),
        .ui_clk_sync_rst(mig_7series_0_ui_clk_sync_rst));
  design_1_pingPongDRAMControll_0_0 pingPongDRAMControll_0
       (.clk(clk_wiz_0_clk_100),
        .inputFIFOEmpty(fifo_to_dram_axis_prog_empty),
        .mm2sCommandData(pingPongDRAMControll_0_MM2S_CMD_TDATA),
        .mm2sCommandReady(pingPongDRAMControll_0_MM2S_CMD_TREADY),
        .mm2sCommandValid(pingPongDRAMControll_0_MM2S_CMD_TVALID),
        .mm2sStatusData(axi_datamover_0_M_AXIS_MM2S_STS_TDATA),
        .mm2sStatusReady(axi_datamover_0_M_AXIS_MM2S_STS_TREADY),
        .mm2sStatusValid(axi_datamover_0_M_AXIS_MM2S_STS_TVALID),
        .newFrameStart(newFrameStart_0_1),
        .outputFIFOFull(fifo_to_vga_axis_prog_full),
        .resetForFrameN(pingPongDRAMControll_0_resetForFrameN),
        .resetn(resetn_for_frame),
        .s2mmCommandData(pingPongDRAMControll_0_S2MM_CMD_TDATA),
        .s2mmCommandReady(pingPongDRAMControll_0_S2MM_CMD_TREADY),
        .s2mmCommandValid(pingPongDRAMControll_0_S2MM_CMD_TVALID),
        .s2mmLast(fifo_to_dram_m_axis_tlast),
        .s2mmStatusData(axi_datamover_0_M_AXIS_S2MM_STS_TDATA),
        .s2mmStatusReady(axi_datamover_0_M_AXIS_S2MM_STS_TREADY),
        .s2mmStatusValid(axi_datamover_0_M_AXIS_S2MM_STS_TVALID));
  design_1_pixelToStream_0_0 pixelToStream_0
       (.clk(clk_wiz_0_clk_100),
        .pixel(Conn3_DIN),
        .pixelAddress(Conn3_ADDR),
        .pixelClk(pixelClk_0_1),
        .pixelValid(Conn3_WE),
        .resetn(resetn_for_frame),
        .streamData(pixelToStream_0_STREAM_TDATA),
        .streamLast(pixelToStream_0_STREAM_TLAST),
        .streamReady(pixelToStream_0_STREAM_TREADY),
        .streamValid(pixelToStream_0_STREAM_TVALID));
  design_1_proc_sys_reset_0_1 proc_sys_reset_0
       (.aux_reset_in(1'b1),
        .dcm_locked(clk_wiz_0_locked),
        .ext_reset_in(resetn_1),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(Net1),
        .slowest_sync_clk(clk_wiz_0_clk_100));
  design_1_proc_sys_reset_1_0 proc_sys_reset_1
       (.aux_reset_in(1'b1),
        .dcm_locked(mig_7series_0_mmcm_locked),
        .ext_reset_in(mig_7series_0_ui_clk_sync_rst),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(proc_sys_reset_1_peripheral_aresetn),
        .slowest_sync_clk(M00_ACLK_1));
  design_1_proc_sys_reset_0_0 proc_sys_reset_input
       (.aux_reset_in(1'b1),
        .dcm_locked(clk_wiz_0_locked),
        .ext_reset_in(util_vector_logic_0_Res),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(resetn_for_frame),
        .slowest_sync_clk(clk_wiz_0_clk_100));
  design_1_streamToVga_0_0 streamToVga_0
       (.PIPaddress(Conn2_ADDR),
        .PIPdata(Conn2_DIN),
        .PIPenable(PIPenable_0_1),
        .PIPvalid(Conn2_WE),
        .bOut(streamToVga_0_bOut),
        .clk(clk_wiz_0_clk_100),
        .gOut(streamToVga_0_gOut),
        .hSync(streamToVga_0_hSync),
        .pixelClk(clk_wiz_0_clk_vga),
        .rOut(streamToVga_0_rOut),
        .resetn(Net1),
        .streamData(fifo_to_vga_M_AXIS_TDATA),
        .streamLast(fifo_to_vga_M_AXIS_TLAST),
        .streamReady(fifo_to_vga_M_AXIS_TREADY),
        .streamValid(fifo_to_vga_M_AXIS_TVALID),
        .vSync(streamToVga_0_vSync));
  design_1_util_vector_logic_0_0 util_vector_logic_0
       (.Op1(pingPongDRAMControll_0_resetForFrameN),
        .Op2(resetn_1),
        .Res(util_vector_logic_0_Res));
endmodule

module s00_couplers_imp_1HJM3GP
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arburst,
    M_AXI_arcache,
    M_AXI_arid,
    M_AXI_arlen,
    M_AXI_arlock,
    M_AXI_arprot,
    M_AXI_arqos,
    M_AXI_arready,
    M_AXI_arsize,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awid,
    M_AXI_awlen,
    M_AXI_awlock,
    M_AXI_awprot,
    M_AXI_awqos,
    M_AXI_awready,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rid,
    M_AXI_rlast,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_aruser,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awsize,
    S_AXI_awuser,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [1:0]M_AXI_arburst;
  output [3:0]M_AXI_arcache;
  output [3:0]M_AXI_arid;
  output [7:0]M_AXI_arlen;
  output M_AXI_arlock;
  output [2:0]M_AXI_arprot;
  output [3:0]M_AXI_arqos;
  input M_AXI_arready;
  output [2:0]M_AXI_arsize;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [3:0]M_AXI_awid;
  output [7:0]M_AXI_awlen;
  output M_AXI_awlock;
  output [2:0]M_AXI_awprot;
  output [3:0]M_AXI_awqos;
  input M_AXI_awready;
  output [2:0]M_AXI_awsize;
  output M_AXI_awvalid;
  input [3:0]M_AXI_bid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [63:0]M_AXI_rdata;
  input [3:0]M_AXI_rid;
  input M_AXI_rlast;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [63:0]M_AXI_wdata;
  output M_AXI_wlast;
  input M_AXI_wready;
  output [7:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [3:0]S_AXI_arid;
  input [7:0]S_AXI_arlen;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input [2:0]S_AXI_arsize;
  input [3:0]S_AXI_aruser;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [3:0]S_AXI_awid;
  input [7:0]S_AXI_awlen;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input [2:0]S_AXI_awsize;
  input [3:0]S_AXI_awuser;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [63:0]S_AXI_rdata;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [63:0]S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [7:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire M_ACLK_1;
  wire M_ARESETN_1;
  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [31:0]auto_cc_to_s00_couplers_ARADDR;
  wire [1:0]auto_cc_to_s00_couplers_ARBURST;
  wire [3:0]auto_cc_to_s00_couplers_ARCACHE;
  wire [3:0]auto_cc_to_s00_couplers_ARID;
  wire [7:0]auto_cc_to_s00_couplers_ARLEN;
  wire [0:0]auto_cc_to_s00_couplers_ARLOCK;
  wire [2:0]auto_cc_to_s00_couplers_ARPROT;
  wire [3:0]auto_cc_to_s00_couplers_ARQOS;
  wire auto_cc_to_s00_couplers_ARREADY;
  wire [2:0]auto_cc_to_s00_couplers_ARSIZE;
  wire auto_cc_to_s00_couplers_ARVALID;
  wire [31:0]auto_cc_to_s00_couplers_AWADDR;
  wire [1:0]auto_cc_to_s00_couplers_AWBURST;
  wire [3:0]auto_cc_to_s00_couplers_AWCACHE;
  wire [3:0]auto_cc_to_s00_couplers_AWID;
  wire [7:0]auto_cc_to_s00_couplers_AWLEN;
  wire [0:0]auto_cc_to_s00_couplers_AWLOCK;
  wire [2:0]auto_cc_to_s00_couplers_AWPROT;
  wire [3:0]auto_cc_to_s00_couplers_AWQOS;
  wire auto_cc_to_s00_couplers_AWREADY;
  wire [2:0]auto_cc_to_s00_couplers_AWSIZE;
  wire auto_cc_to_s00_couplers_AWVALID;
  wire [3:0]auto_cc_to_s00_couplers_BID;
  wire auto_cc_to_s00_couplers_BREADY;
  wire [1:0]auto_cc_to_s00_couplers_BRESP;
  wire auto_cc_to_s00_couplers_BVALID;
  wire [63:0]auto_cc_to_s00_couplers_RDATA;
  wire [3:0]auto_cc_to_s00_couplers_RID;
  wire auto_cc_to_s00_couplers_RLAST;
  wire auto_cc_to_s00_couplers_RREADY;
  wire [1:0]auto_cc_to_s00_couplers_RRESP;
  wire auto_cc_to_s00_couplers_RVALID;
  wire [63:0]auto_cc_to_s00_couplers_WDATA;
  wire auto_cc_to_s00_couplers_WLAST;
  wire auto_cc_to_s00_couplers_WREADY;
  wire [7:0]auto_cc_to_s00_couplers_WSTRB;
  wire auto_cc_to_s00_couplers_WVALID;
  wire [31:0]s00_couplers_to_auto_cc_ARADDR;
  wire [1:0]s00_couplers_to_auto_cc_ARBURST;
  wire [3:0]s00_couplers_to_auto_cc_ARCACHE;
  wire [3:0]s00_couplers_to_auto_cc_ARID;
  wire [7:0]s00_couplers_to_auto_cc_ARLEN;
  wire [2:0]s00_couplers_to_auto_cc_ARPROT;
  wire s00_couplers_to_auto_cc_ARREADY;
  wire [2:0]s00_couplers_to_auto_cc_ARSIZE;
  wire [3:0]s00_couplers_to_auto_cc_ARUSER;
  wire s00_couplers_to_auto_cc_ARVALID;
  wire [31:0]s00_couplers_to_auto_cc_AWADDR;
  wire [1:0]s00_couplers_to_auto_cc_AWBURST;
  wire [3:0]s00_couplers_to_auto_cc_AWCACHE;
  wire [3:0]s00_couplers_to_auto_cc_AWID;
  wire [7:0]s00_couplers_to_auto_cc_AWLEN;
  wire [2:0]s00_couplers_to_auto_cc_AWPROT;
  wire s00_couplers_to_auto_cc_AWREADY;
  wire [2:0]s00_couplers_to_auto_cc_AWSIZE;
  wire [3:0]s00_couplers_to_auto_cc_AWUSER;
  wire s00_couplers_to_auto_cc_AWVALID;
  wire s00_couplers_to_auto_cc_BREADY;
  wire [1:0]s00_couplers_to_auto_cc_BRESP;
  wire s00_couplers_to_auto_cc_BVALID;
  wire [63:0]s00_couplers_to_auto_cc_RDATA;
  wire s00_couplers_to_auto_cc_RLAST;
  wire s00_couplers_to_auto_cc_RREADY;
  wire [1:0]s00_couplers_to_auto_cc_RRESP;
  wire s00_couplers_to_auto_cc_RVALID;
  wire [63:0]s00_couplers_to_auto_cc_WDATA;
  wire s00_couplers_to_auto_cc_WLAST;
  wire s00_couplers_to_auto_cc_WREADY;
  wire [7:0]s00_couplers_to_auto_cc_WSTRB;
  wire s00_couplers_to_auto_cc_WVALID;

  assign M_ACLK_1 = M_ACLK;
  assign M_ARESETN_1 = M_ARESETN;
  assign M_AXI_araddr[31:0] = auto_cc_to_s00_couplers_ARADDR;
  assign M_AXI_arburst[1:0] = auto_cc_to_s00_couplers_ARBURST;
  assign M_AXI_arcache[3:0] = auto_cc_to_s00_couplers_ARCACHE;
  assign M_AXI_arid[3:0] = auto_cc_to_s00_couplers_ARID;
  assign M_AXI_arlen[7:0] = auto_cc_to_s00_couplers_ARLEN;
  assign M_AXI_arlock = auto_cc_to_s00_couplers_ARLOCK;
  assign M_AXI_arprot[2:0] = auto_cc_to_s00_couplers_ARPROT;
  assign M_AXI_arqos[3:0] = auto_cc_to_s00_couplers_ARQOS;
  assign M_AXI_arsize[2:0] = auto_cc_to_s00_couplers_ARSIZE;
  assign M_AXI_arvalid = auto_cc_to_s00_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = auto_cc_to_s00_couplers_AWADDR;
  assign M_AXI_awburst[1:0] = auto_cc_to_s00_couplers_AWBURST;
  assign M_AXI_awcache[3:0] = auto_cc_to_s00_couplers_AWCACHE;
  assign M_AXI_awid[3:0] = auto_cc_to_s00_couplers_AWID;
  assign M_AXI_awlen[7:0] = auto_cc_to_s00_couplers_AWLEN;
  assign M_AXI_awlock = auto_cc_to_s00_couplers_AWLOCK;
  assign M_AXI_awprot[2:0] = auto_cc_to_s00_couplers_AWPROT;
  assign M_AXI_awqos[3:0] = auto_cc_to_s00_couplers_AWQOS;
  assign M_AXI_awsize[2:0] = auto_cc_to_s00_couplers_AWSIZE;
  assign M_AXI_awvalid = auto_cc_to_s00_couplers_AWVALID;
  assign M_AXI_bready = auto_cc_to_s00_couplers_BREADY;
  assign M_AXI_rready = auto_cc_to_s00_couplers_RREADY;
  assign M_AXI_wdata[63:0] = auto_cc_to_s00_couplers_WDATA;
  assign M_AXI_wlast = auto_cc_to_s00_couplers_WLAST;
  assign M_AXI_wstrb[7:0] = auto_cc_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid = auto_cc_to_s00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = s00_couplers_to_auto_cc_ARREADY;
  assign S_AXI_awready = s00_couplers_to_auto_cc_AWREADY;
  assign S_AXI_bresp[1:0] = s00_couplers_to_auto_cc_BRESP;
  assign S_AXI_bvalid = s00_couplers_to_auto_cc_BVALID;
  assign S_AXI_rdata[63:0] = s00_couplers_to_auto_cc_RDATA;
  assign S_AXI_rlast = s00_couplers_to_auto_cc_RLAST;
  assign S_AXI_rresp[1:0] = s00_couplers_to_auto_cc_RRESP;
  assign S_AXI_rvalid = s00_couplers_to_auto_cc_RVALID;
  assign S_AXI_wready = s00_couplers_to_auto_cc_WREADY;
  assign auto_cc_to_s00_couplers_ARREADY = M_AXI_arready;
  assign auto_cc_to_s00_couplers_AWREADY = M_AXI_awready;
  assign auto_cc_to_s00_couplers_BID = M_AXI_bid[3:0];
  assign auto_cc_to_s00_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_cc_to_s00_couplers_BVALID = M_AXI_bvalid;
  assign auto_cc_to_s00_couplers_RDATA = M_AXI_rdata[63:0];
  assign auto_cc_to_s00_couplers_RID = M_AXI_rid[3:0];
  assign auto_cc_to_s00_couplers_RLAST = M_AXI_rlast;
  assign auto_cc_to_s00_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_cc_to_s00_couplers_RVALID = M_AXI_rvalid;
  assign auto_cc_to_s00_couplers_WREADY = M_AXI_wready;
  assign s00_couplers_to_auto_cc_ARADDR = S_AXI_araddr[31:0];
  assign s00_couplers_to_auto_cc_ARBURST = S_AXI_arburst[1:0];
  assign s00_couplers_to_auto_cc_ARCACHE = S_AXI_arcache[3:0];
  assign s00_couplers_to_auto_cc_ARID = S_AXI_arid[3:0];
  assign s00_couplers_to_auto_cc_ARLEN = S_AXI_arlen[7:0];
  assign s00_couplers_to_auto_cc_ARPROT = S_AXI_arprot[2:0];
  assign s00_couplers_to_auto_cc_ARSIZE = S_AXI_arsize[2:0];
  assign s00_couplers_to_auto_cc_ARUSER = S_AXI_aruser[3:0];
  assign s00_couplers_to_auto_cc_ARVALID = S_AXI_arvalid;
  assign s00_couplers_to_auto_cc_AWADDR = S_AXI_awaddr[31:0];
  assign s00_couplers_to_auto_cc_AWBURST = S_AXI_awburst[1:0];
  assign s00_couplers_to_auto_cc_AWCACHE = S_AXI_awcache[3:0];
  assign s00_couplers_to_auto_cc_AWID = S_AXI_awid[3:0];
  assign s00_couplers_to_auto_cc_AWLEN = S_AXI_awlen[7:0];
  assign s00_couplers_to_auto_cc_AWPROT = S_AXI_awprot[2:0];
  assign s00_couplers_to_auto_cc_AWSIZE = S_AXI_awsize[2:0];
  assign s00_couplers_to_auto_cc_AWUSER = S_AXI_awuser[3:0];
  assign s00_couplers_to_auto_cc_AWVALID = S_AXI_awvalid;
  assign s00_couplers_to_auto_cc_BREADY = S_AXI_bready;
  assign s00_couplers_to_auto_cc_RREADY = S_AXI_rready;
  assign s00_couplers_to_auto_cc_WDATA = S_AXI_wdata[63:0];
  assign s00_couplers_to_auto_cc_WLAST = S_AXI_wlast;
  assign s00_couplers_to_auto_cc_WSTRB = S_AXI_wstrb[7:0];
  assign s00_couplers_to_auto_cc_WVALID = S_AXI_wvalid;
  design_1_auto_cc_0 auto_cc
       (.m_axi_aclk(M_ACLK_1),
        .m_axi_araddr(auto_cc_to_s00_couplers_ARADDR),
        .m_axi_arburst(auto_cc_to_s00_couplers_ARBURST),
        .m_axi_arcache(auto_cc_to_s00_couplers_ARCACHE),
        .m_axi_aresetn(M_ARESETN_1),
        .m_axi_arid(auto_cc_to_s00_couplers_ARID),
        .m_axi_arlen(auto_cc_to_s00_couplers_ARLEN),
        .m_axi_arlock(auto_cc_to_s00_couplers_ARLOCK),
        .m_axi_arprot(auto_cc_to_s00_couplers_ARPROT),
        .m_axi_arqos(auto_cc_to_s00_couplers_ARQOS),
        .m_axi_arready(auto_cc_to_s00_couplers_ARREADY),
        .m_axi_arsize(auto_cc_to_s00_couplers_ARSIZE),
        .m_axi_arvalid(auto_cc_to_s00_couplers_ARVALID),
        .m_axi_awaddr(auto_cc_to_s00_couplers_AWADDR),
        .m_axi_awburst(auto_cc_to_s00_couplers_AWBURST),
        .m_axi_awcache(auto_cc_to_s00_couplers_AWCACHE),
        .m_axi_awid(auto_cc_to_s00_couplers_AWID),
        .m_axi_awlen(auto_cc_to_s00_couplers_AWLEN),
        .m_axi_awlock(auto_cc_to_s00_couplers_AWLOCK),
        .m_axi_awprot(auto_cc_to_s00_couplers_AWPROT),
        .m_axi_awqos(auto_cc_to_s00_couplers_AWQOS),
        .m_axi_awready(auto_cc_to_s00_couplers_AWREADY),
        .m_axi_awsize(auto_cc_to_s00_couplers_AWSIZE),
        .m_axi_awvalid(auto_cc_to_s00_couplers_AWVALID),
        .m_axi_bid(auto_cc_to_s00_couplers_BID),
        .m_axi_bready(auto_cc_to_s00_couplers_BREADY),
        .m_axi_bresp(auto_cc_to_s00_couplers_BRESP),
        .m_axi_bvalid(auto_cc_to_s00_couplers_BVALID),
        .m_axi_rdata(auto_cc_to_s00_couplers_RDATA),
        .m_axi_rid(auto_cc_to_s00_couplers_RID),
        .m_axi_rlast(auto_cc_to_s00_couplers_RLAST),
        .m_axi_rready(auto_cc_to_s00_couplers_RREADY),
        .m_axi_rresp(auto_cc_to_s00_couplers_RRESP),
        .m_axi_rvalid(auto_cc_to_s00_couplers_RVALID),
        .m_axi_wdata(auto_cc_to_s00_couplers_WDATA),
        .m_axi_wlast(auto_cc_to_s00_couplers_WLAST),
        .m_axi_wready(auto_cc_to_s00_couplers_WREADY),
        .m_axi_wstrb(auto_cc_to_s00_couplers_WSTRB),
        .m_axi_wvalid(auto_cc_to_s00_couplers_WVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(s00_couplers_to_auto_cc_ARADDR),
        .s_axi_arburst(s00_couplers_to_auto_cc_ARBURST),
        .s_axi_arcache(s00_couplers_to_auto_cc_ARCACHE),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arid(s00_couplers_to_auto_cc_ARID),
        .s_axi_arlen(s00_couplers_to_auto_cc_ARLEN),
        .s_axi_arlock(1'b0),
        .s_axi_arprot(s00_couplers_to_auto_cc_ARPROT),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(s00_couplers_to_auto_cc_ARREADY),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize(s00_couplers_to_auto_cc_ARSIZE),
        .s_axi_aruser(s00_couplers_to_auto_cc_ARUSER),
        .s_axi_arvalid(s00_couplers_to_auto_cc_ARVALID),
        .s_axi_awaddr(s00_couplers_to_auto_cc_AWADDR),
        .s_axi_awburst(s00_couplers_to_auto_cc_AWBURST),
        .s_axi_awcache(s00_couplers_to_auto_cc_AWCACHE),
        .s_axi_awid(s00_couplers_to_auto_cc_AWID),
        .s_axi_awlen(s00_couplers_to_auto_cc_AWLEN),
        .s_axi_awlock(1'b0),
        .s_axi_awprot(s00_couplers_to_auto_cc_AWPROT),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(s00_couplers_to_auto_cc_AWREADY),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize(s00_couplers_to_auto_cc_AWSIZE),
        .s_axi_awuser(s00_couplers_to_auto_cc_AWUSER),
        .s_axi_awvalid(s00_couplers_to_auto_cc_AWVALID),
        .s_axi_bready(s00_couplers_to_auto_cc_BREADY),
        .s_axi_bresp(s00_couplers_to_auto_cc_BRESP),
        .s_axi_bvalid(s00_couplers_to_auto_cc_BVALID),
        .s_axi_rdata(s00_couplers_to_auto_cc_RDATA),
        .s_axi_rlast(s00_couplers_to_auto_cc_RLAST),
        .s_axi_rready(s00_couplers_to_auto_cc_RREADY),
        .s_axi_rresp(s00_couplers_to_auto_cc_RRESP),
        .s_axi_rvalid(s00_couplers_to_auto_cc_RVALID),
        .s_axi_wdata(s00_couplers_to_auto_cc_WDATA),
        .s_axi_wlast(s00_couplers_to_auto_cc_WLAST),
        .s_axi_wready(s00_couplers_to_auto_cc_WREADY),
        .s_axi_wstrb(s00_couplers_to_auto_cc_WSTRB),
        .s_axi_wvalid(s00_couplers_to_auto_cc_WVALID));
endmodule
