Info (10281): Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at fsm.sv(22): object "Tlxw" differs only in case from object "tlxw" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/fsm.sv Line: 22
Info (10281): Verilog HDL Declaration information at fsm.sv(22): object "Brxw" differs only in case from object "brxw" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/fsm.sv Line: 22
Info (10281): Verilog HDL Declaration information at fsm.sv(22): object "Tlyw" differs only in case from object "tlyw" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/fsm.sv Line: 22
Info (10281): Verilog HDL Declaration information at fsm.sv(22): object "Bryw" differs only in case from object "bryw" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/fsm.sv Line: 22
Info (10281): Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at hpi_io_intf.sv(51): extended using "x" or "z" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/usb_nios_ball/hpi_io_intf.sv Line: 51
Warning (10273): Verilog HDL warning at DE2_CCD.v(276): extended using "x" or "z" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 276
Warning (10273): Verilog HDL warning at DE2_CCD.v(277): extended using "x" or "z" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 277
Warning (10273): Verilog HDL warning at DE2_CCD.v(278): extended using "x" or "z" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 278
Warning (10273): Verilog HDL warning at DE2_CCD.v(279): extended using "x" or "z" File: C:/Users/neelo/Desktop/Sophomore/Spring/ECE385/FinalProject/FINALGIT/Project-LD/DE2_CCD.v Line: 279
