Total verification running time: 00:00:22
Result: Proved

[P4 + P4LTL->Boogie]:
P4LTL parsing result: ([]((AP(((protect_c_last_primary[0] == time) && (standard_metadata.ingress_port == meta.primary))) ==> (([](AP((protect_c_last_primary[0] == time)))) || (AP((protect_c_last_primary[0] == time)) U AP((standard_metadata.ingress_port == meta.secondary)))))))

P4LTL parsing result: ([](AP((hdr.ethernet.etherType == 56577))))

//#LTLProperty:
 ([]((AP(((_p4ltl_1 == true) && (_p4ltl_2 == true))) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
//#LTLFairness:
 ([](AP((_p4ltl_3 == true))))
backend cpu time 0.001937 s
program cpu time 0.273901 s

[Boogie Line Num]
427 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-01-16 04:14:59,432 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-01-16 04:14:59,433 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-01-16 04:14:59,461 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-01-16 04:14:59,461 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-01-16 04:14:59,462 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-01-16 04:14:59,463 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-01-16 04:14:59,473 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-01-16 04:14:59,476 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-01-16 04:14:59,477 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-01-16 04:14:59,479 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-01-16 04:14:59,480 INFO  L184        SettingsManager]: Büchi Program Product provides no preferences, ignoring...
[2023-01-16 04:14:59,480 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-01-16 04:14:59,481 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-01-16 04:14:59,483 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-01-16 04:14:59,484 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-01-16 04:14:59,485 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-01-16 04:14:59,486 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-01-16 04:14:59,487 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-01-16 04:14:59,488 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-01-16 04:14:59,489 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-01-16 04:14:59,491 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-01-16 04:14:59,492 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-01-16 04:14:59,493 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-01-16 04:14:59,495 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-01-16 04:14:59,495 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-01-16 04:14:59,495 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-01-16 04:14:59,496 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-01-16 04:14:59,496 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-01-16 04:14:59,497 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-01-16 04:14:59,497 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-01-16 04:14:59,498 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-01-16 04:14:59,498 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-01-16 04:14:59,499 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-01-16 04:14:59,500 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-01-16 04:14:59,500 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-01-16 04:14:59,501 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-01-16 04:14:59,501 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-01-16 04:14:59,502 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-01-16 04:14:59,502 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-01-16 04:14:59,502 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-01-16 04:14:59,503 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-01-16 04:14:59,504 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-01-16 04:14:59,504 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-01-16 04:14:59,513 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-01-16 04:14:59,513 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-01-16 04:14:59,514 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-01-16 04:14:59,514 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-01-16 04:14:59,514 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-01-16 04:14:59,514 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-01-16 04:14:59,514 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-01-16 04:14:59,515 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-01-16 04:14:59,515 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-01-16 04:14:59,515 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-01-16 04:14:59,515 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-01-16 04:14:59,515 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-01-16 04:14:59,515 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-01-16 04:14:59,515 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-01-16 04:14:59,515 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-01-16 04:14:59,515 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-01-16 04:14:59,515 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-01-16 04:14:59,515 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-01-16 04:14:59,515 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-01-16 04:14:59,516 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-01-16 04:14:59,516 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-01-16 04:14:59,516 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-01-16 04:14:59,516 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-01-16 04:14:59,516 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-01-16 04:14:59,516 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-01-16 04:14:59,516 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-01-16 04:14:59,516 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-01-16 04:14:59,517 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-01-16 04:14:59,517 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-01-16 04:14:59,731 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-01-16 04:14:59,747 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-01-16 04:14:59,748 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-01-16 04:14:59,749 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-01-16 04:14:59,750 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-01-16 04:14:59,751 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-01-16 04:14:59,751 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-01-16 04:14:59,780 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-01-16 04:14:59,781 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-01-16 04:14:59,781 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-01-16 04:14:59,781 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-01-16 04:14:59,782 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-01-16 04:14:59,793 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:59" (1/1) ...
[2023-01-16 04:14:59,794 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:59" (1/1) ...
[2023-01-16 04:14:59,802 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:59" (1/1) ...
[2023-01-16 04:14:59,802 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:59" (1/1) ...
[2023-01-16 04:14:59,808 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:59" (1/1) ...
[2023-01-16 04:14:59,811 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:59" (1/1) ...
[2023-01-16 04:14:59,813 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:59" (1/1) ...
[2023-01-16 04:14:59,814 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-01-16 04:14:59,815 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-01-16 04:14:59,815 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-01-16 04:14:59,817 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-01-16 04:14:59,822 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:59" (1/1) ...
[2023-01-16 04:14:59,825 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: ([]((AP(((_p4ltl_1 == true) && (_p4ltl_2 == true))) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
[2023-01-16 04:14:59,825 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([]((AP(((_p4ltl_1 == true) && (_p4ltl_2 == true))) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
[2023-01-16 04:14:59,825 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([]((AP(((_p4ltl_1 == true) && (_p4ltl_2 == true))) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
Token: (
Token: []
Token: (
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: ==>
Token: (
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: ||
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: U
Token: AP
Token: (
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 04:14:59,832 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([]((AP(((_p4ltl_1 == true) && (_p4ltl_2 == true))) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
[2023-01-16 04:14:59,833 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](( AP(( _p4ltl_1==true && _p4ltl_2==true )) ==> ( ( [](AP(_p4ltl_1==true)) ) || ( AP(_p4ltl_1==true) U AP(_p4ltl_0==true) ) ) )) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.BinaryTemporalOperator
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 04:14:59,836 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP((_p4ltl_3 == true))))
[2023-01-16 04:14:59,836 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP((_p4ltl_3 == true))))
[2023-01-16 04:14:59,837 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP((_p4ltl_3 == true))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 04:14:59,837 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP((_p4ltl_3 == true))))
[2023-01-16 04:14:59,837 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(_p4ltl_3==true)) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 04:14:59,839 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 04:14:59,839 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 04:14:59,840 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:14:59 PropertyContainer
[2023-01-16 04:14:59,840 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-01-16 04:14:59,840 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-01-16 04:14:59,840 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-01-16 04:14:59,841 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-01-16 04:14:59,842 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:59" (1/2) ...
[2023-01-16 04:14:59,846 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:14:59,925 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-01-16 04:14:59,925 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-01-16 04:14:59,925 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-01-16 04:14:59,926 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_3 given in one single declaration
[2023-01-16 04:14:59,926 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_3
[2023-01-16 04:14:59,926 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_3
[2023-01-16 04:14:59,926 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-01-16 04:14:59,926 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-01-16 04:14:59,926 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-01-16 04:14:59,926 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_packetParser given in one single declaration
[2023-01-16 04:14:59,926 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_packetParser
[2023-01-16 04:14:59,926 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_packetParser
[2023-01-16 04:14:59,926 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-01-16 04:14:59,926 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-01-16 04:14:59,927 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-01-16 04:14:59,927 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure createChecksum given in one single declaration
[2023-01-16 04:14:59,927 INFO  L130     BoogieDeclarations]: Found specification of procedure createChecksum
[2023-01-16 04:14:59,927 INFO  L138     BoogieDeclarations]: Found implementation of procedure createChecksum
[2023-01-16 04:14:59,927 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-01-16 04:14:59,927 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-01-16 04:14:59,927 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-01-16 04:14:59,927 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-01-16 04:14:59,927 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-01-16 04:14:59,927 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-01-16 04:14:59,927 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-01-16 04:14:59,928 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-01-16 04:14:59,928 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-01-16 04:14:59,928 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_broadcast_0 given in one single declaration
[2023-01-16 04:14:59,928 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_broadcast_0
[2023-01-16 04:14:59,928 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_broadcast_0
[2023-01-16 04:14:59,928 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_forward_0 given in one single declaration
[2023-01-16 04:14:59,928 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_forward_0
[2023-01-16 04:14:59,928 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_forward_0
[2023-01-16 04:14:59,928 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_forwarding.apply given in one single declaration
[2023-01-16 04:14:59,928 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_forwarding.apply
[2023-01-16 04:14:59,928 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_forwarding.apply
[2023-01-16 04:14:59,928 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-01-16 04:14:59,929 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-01-16 04:14:59,929 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-01-16 04:14:59,929 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-01-16 04:14:59,929 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-01-16 04:14:59,929 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-01-16 04:14:59,929 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-01-16 04:14:59,929 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_topology_discover given in one single declaration
[2023-01-16 04:14:59,929 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_topology_discover
[2023-01-16 04:14:59,929 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_topology_discover
[2023-01-16 04:14:59,930 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_last_primary.write given in one single declaration
[2023-01-16 04:14:59,930 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_last_primary.write
[2023-01-16 04:14:59,930 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_last_primary.write
[2023-01-16 04:14:59,930 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_period.apply given in one single declaration
[2023-01-16 04:14:59,930 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_period.apply
[2023-01-16 04:14:59,930 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_period.apply
[2023-01-16 04:14:59,931 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_port_config.apply given in one single declaration
[2023-01-16 04:14:59,931 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_port_config.apply
[2023-01-16 04:14:59,931 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_port_config.apply
[2023-01-16 04:14:59,931 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_set_period_0 given in one single declaration
[2023-01-16 04:14:59,932 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_set_period_0
[2023-01-16 04:14:59,932 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_set_period_0
[2023-01-16 04:14:59,932 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_set_ports_0 given in one single declaration
[2023-01-16 04:14:59,932 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_set_ports_0
[2023-01-16 04:14:59,932 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_set_ports_0
[2023-01-16 04:14:59,933 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-01-16 04:14:59,933 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-01-16 04:14:59,933 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-01-16 04:14:59,933 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-01-16 04:14:59,933 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-01-16 04:14:59,933 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-01-16 04:14:59,933 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-01-16 04:14:59,933 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-01-16 04:14:59,933 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-01-16 04:14:59,969 INFO  L234             CfgBuilder]: Building ICFG
[2023-01-16 04:14:59,972 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-01-16 04:15:00,125 INFO  L275             CfgBuilder]: Performing block encoding
[2023-01-16 04:15:00,133 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-01-16 04:15:00,133 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-01-16 04:15:00,135 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:15:00 BoogieIcfgContainer
[2023-01-16 04:15:00,135 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:14:59" (2/2) ...
[2023-01-16 04:15:00,135 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-01-16 04:15:00,136 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@4eaf6ff0 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:15:00, skipping insertion in model container
[2023-01-16 04:15:00,136 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-01-16 04:15:00,136 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-01-16 04:15:00,136 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-01-16 04:15:00,137 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-01-16 04:15:00,138 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:14:59" (2/3) ...
[2023-01-16 04:15:00,138 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(_p4ltl_3==true)) )) || ( ( [](( AP(( _p4ltl_1==true && _p4ltl_2==true )) ==> ( ( [](AP(_p4ltl_1==true)) ) || ( AP(_p4ltl_1==true) U AP(_p4ltl_0==true) ) ) )) ))
[2023-01-16 04:15:00,144 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-01-16 04:15:00,161 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( ( [] ( c ) ) || ( c U d ) ) ) ) ) ) )  (exit command is null, workingDir is null)
[2023-01-16 04:15:00,166 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( ( [] ( c ) ) || ( c U d ) ) ) ) ) ) )  (1)] Ended with exit code 0
[2023-01-16 04:15:00,202 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( []((_p4ltl_3 == true)) )) || ( ( [](( (_p4ltl_1 == true && _p4ltl_2 == true) ==> ( ( []((_p4ltl_1 == true)) ) || ( (_p4ltl_1 == true) U (_p4ltl_0 == true) ) ) )) ))
[2023-01-16 04:15:00,203 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 04:15:00 NWAContainer
[2023-01-16 04:15:00,203 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-01-16 04:15:00,203 INFO  L113        PluginConnector]: ------------------------Büchi Program Product----------------------------
[2023-01-16 04:15:00,203 INFO  L271        PluginConnector]: Initializing Büchi Program Product...
[2023-01-16 04:15:00,204 INFO  L275        PluginConnector]: Büchi Program Product initialized
[2023-01-16 04:15:00,205 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:15:00" (3/4) ...
[2023-01-16 04:15:00,206 INFO  L205        PluginConnector]: Invalid model from Büchi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@2d5674dd and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:15:00, skipping insertion in model container
[2023-01-16 04:15:00,206 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 04:15:00" (4/4) ...
[2023-01-16 04:15:00,209 INFO  L104   BuchiProductObserver]: Initial property automaton 3 locations, 6 edges
[2023-01-16 04:15:00,211 INFO  L110   BuchiProductObserver]: Initial RCFG 157 locations, 193 edges
[2023-01-16 04:15:00,211 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-01-16 04:15:00,214 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-01-16 04:15:00,214 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_set_period_0
[2023-01-16 04:15:00,214 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_3
[2023-01-16 04:15:00,214 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-01-16 04:15:00,214 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_last_primary.write
[2023-01-16 04:15:00,215 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_set_ports_0
[2023-01-16 04:15:00,215 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-01-16 04:15:00,215 INFO  L189       ProductGenerator]: +++++ Call method name: createChecksum
[2023-01-16 04:15:00,215 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-01-16 04:15:00,215 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L347-1
[2023-01-16 04:15:00,215 INFO  L189       ProductGenerator]: +++++ Call method name: parse_topology_discover
[2023-01-16 04:15:00,215 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-01-16 04:15:00,215 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_broadcast_0
[2023-01-16 04:15:00,215 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_port_config.apply
[2023-01-16 04:15:00,215 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_forwarding.apply
[2023-01-16 04:15:00,215 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-01-16 04:15:00,215 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_forward_0
[2023-01-16 04:15:00,215 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-01-16 04:15:00,216 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-01-16 04:15:00,216 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_period.apply
[2023-01-16 04:15:00,216 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_packetParser
[2023-01-16 04:15:00,216 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-01-16 04:15:00,216 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-01-16 04:15:00,219 INFO  L244       ProductGenerator]: Creating Product States...
[2023-01-16 04:15:00,219 INFO  L277       ProductGenerator]: ==== location: ULTIMATE.startEXIT
[2023-01-16 04:15:00,219 INFO  L277       ProductGenerator]: ==== location: L279-1
[2023-01-16 04:15:00,219 INFO  L277       ProductGenerator]: ==== location: L322
[2023-01-16 04:15:00,219 INFO  L277       ProductGenerator]: ==== location: L250
[2023-01-16 04:15:00,219 INFO  L277       ProductGenerator]: ==== location: protect_c_set_period_0ENTRY
[2023-01-16 04:15:00,219 INFO  L277       ProductGenerator]: ==== location: L283-1
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0EXIT
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L215
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L404
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L248
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0FINAL
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L251
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L320
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L234
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L231
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L375
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L222
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L233
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L238
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L212
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L230
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L225
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L272
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L266
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-01-16 04:15:00,220 INFO  L277       ProductGenerator]: ==== location: L209
[2023-01-16 04:15:00,221 INFO  L277       ProductGenerator]: ==== location: mainENTRY
[2023-01-16 04:15:00,221 INFO  L277       ProductGenerator]: ==== location: protect_c_port_config.applyEXIT
[2023-01-16 04:15:00,221 INFO  L277       ProductGenerator]: ==== location: L273-1
[2023-01-16 04:15:00,221 INFO  L277       ProductGenerator]: ==== location: L260
[2023-01-16 04:15:00,221 INFO  L277       ProductGenerator]: ==== location: mainProcedureFINAL
[2023-01-16 04:15:00,221 INFO  L277       ProductGenerator]: ==== location: _parser_packetParserEXIT
[2023-01-16 04:15:00,221 INFO  L277       ProductGenerator]: ==== location: L347
[2023-01-16 04:15:00,221 INFO  L277       ProductGenerator]: ==== location: verifyChecksumEXIT
[2023-01-16 04:15:00,221 INFO  L277       ProductGenerator]: ==== location: L322-1
[2023-01-16 04:15:00,221 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-01-16 04:15:00,221 INFO  L277       ProductGenerator]: ==== location: L216
[2023-01-16 04:15:00,221 INFO  L277       ProductGenerator]: ==== location: L235
[2023-01-16 04:15:00,221 INFO  L277       ProductGenerator]: ==== location: L323
[2023-01-16 04:15:00,221 INFO  L277       ProductGenerator]: ==== location: L283
[2023-01-16 04:15:00,221 INFO  L277       ProductGenerator]: ==== location: L373
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: L388
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: L330
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: L229
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: L228
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: NoAction_3EXIT
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: L221
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: L312
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: L376
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: L340
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_broadcast_0ENTRY
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: L359
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: L218
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: L239
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: createChecksumFINAL
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: L311
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0ENTRY
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: startEXIT
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_broadcast_0FINAL
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: L208
[2023-01-16 04:15:00,222 INFO  L277       ProductGenerator]: ==== location: verifyChecksumFINAL
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: L419-1
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: createChecksumEXIT
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: acceptEXIT
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: L219
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: L245
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: L347-1
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: L261
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: L285
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: L279
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: L236
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: ULTIMATE.startFINAL
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: L271
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: L240
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: ingressENTRY
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: L276
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: L205
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: parse_topology_discoverENTRY
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: L223
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: NoAction_3FINAL
[2023-01-16 04:15:00,223 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0ENTRY
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: NoAction_0EXIT
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: L213
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: _parser_packetParserFINAL
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: protect_c_set_period_0EXIT
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: L294
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: L214
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: L232
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: L249
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: L252
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: L243
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0FINAL
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: L265
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0EXIT
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: L331
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: L341
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: L375-1
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: protect_c_port_config.applyENTRY
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: egressEXIT
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: L287
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: protect_c_period.applyENTRY
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forwarding.applyENTRY
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: L333
[2023-01-16 04:15:00,224 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-01-16 04:15:00,225 INFO  L310       ProductGenerator]: ####final State Node: L347-1
[2023-01-16 04:15:00,225 INFO  L310       ProductGenerator]: ####final State Node: L347
[2023-01-16 04:15:00,225 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L347_accept_S3
[2023-01-16 04:15:00,226 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L347-1_accept_S3
[2023-01-16 04:15:00,227 INFO  L479       ProductGenerator]: L279-1_accept_S3 --> L279-1_accept_S3
[2023-01-16 04:15:00,227 INFO  L479       ProductGenerator]: L279-1_T0_S2 --> L279-1_T0_S2
[2023-01-16 04:15:00,227 INFO  L479       ProductGenerator]: L279-1_T1_init --> L279-1_T1_init
[2023-01-16 04:15:00,227 INFO  L479       ProductGenerator]: L322_accept_S3 --> L322_accept_S3
[2023-01-16 04:15:00,227 INFO  L479       ProductGenerator]: L322_T0_S2 --> L322_T0_S2
[2023-01-16 04:15:00,227 INFO  L479       ProductGenerator]: L322_T1_init --> L322_T1_init
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: L322_accept_S3 --> L322_accept_S3
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: L322_T0_S2 --> L322_T0_S2
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: L322_T1_init --> L322_T1_init
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: L250_accept_S3 --> L250_accept_S3
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: L250_T0_S2 --> L250_T0_S2
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: L250_T1_init --> L250_T1_init
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_accept_S3 --> protect_c_set_period_0ENTRY_accept_S3
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_T0_S2 --> protect_c_set_period_0ENTRY_T0_S2
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_T1_init --> protect_c_set_period_0ENTRY_T1_init
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: L283-1_accept_S3 --> L283-1_accept_S3
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: L283-1_T0_S2 --> L283-1_T0_S2
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: L283-1_T1_init --> L283-1_T1_init
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: L215_accept_S3 --> L215_accept_S3
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: L215_T0_S2 --> L215_T0_S2
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: L215_T1_init --> L215_T1_init
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: L404_accept_S3 --> L404_accept_S3
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: L404_T0_S2 --> L404_T0_S2
[2023-01-16 04:15:00,228 INFO  L479       ProductGenerator]: L404_T1_init --> L404_T1_init
[2023-01-16 04:15:00,229 INFO  L479       ProductGenerator]: L248_accept_S3 --> L248_accept_S3
[2023-01-16 04:15:00,229 INFO  L479       ProductGenerator]: L248_T0_S2 --> L248_T0_S2
[2023-01-16 04:15:00,229 INFO  L479       ProductGenerator]: L248_T1_init --> L248_T1_init
[2023-01-16 04:15:00,229 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_accept_S3 --> protect_c_set_ports_0FINAL_accept_S3
[2023-01-16 04:15:00,229 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_T0_S2 --> protect_c_set_ports_0FINAL_T0_S2
[2023-01-16 04:15:00,229 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_T1_init --> protect_c_set_ports_0FINAL_T1_init
[2023-01-16 04:15:00,229 INFO  L479       ProductGenerator]: L251_accept_S3 --> L251_accept_S3
[2023-01-16 04:15:00,229 INFO  L479       ProductGenerator]: L251_T0_S2 --> L251_T0_S2
[2023-01-16 04:15:00,229 INFO  L479       ProductGenerator]: L251_T1_init --> L251_T1_init
[2023-01-16 04:15:00,229 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-01-16 04:15:00,229 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-01-16 04:15:00,230 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L234_accept_S3 --> L234_accept_S3
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L234_T0_S2 --> L234_T0_S2
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L234_T1_init --> L234_T1_init
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L231_accept_S3 --> L231_accept_S3
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L231_T0_S2 --> L231_T0_S2
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L231_T1_init --> L231_T1_init
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L375_accept_S3 --> L375_accept_S3
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L375_T0_S2 --> L375_T0_S2
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L375_T1_init --> L375_T1_init
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L375_accept_S3 --> L375_accept_S3
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L375_T0_S2 --> L375_T0_S2
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L375_T1_init --> L375_T1_init
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L222_accept_S3 --> L222_accept_S3
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L222_T0_S2 --> L222_T0_S2
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L222_T1_init --> L222_T1_init
[2023-01-16 04:15:00,230 INFO  L479       ProductGenerator]: L233_accept_S3 --> L233_accept_S3
[2023-01-16 04:15:00,231 INFO  L479       ProductGenerator]: L233_T0_S2 --> L233_T0_S2
[2023-01-16 04:15:00,231 INFO  L479       ProductGenerator]: L233_T1_init --> L233_T1_init
[2023-01-16 04:15:00,231 INFO  L479       ProductGenerator]: L238_accept_S3 --> L238_accept_S3
[2023-01-16 04:15:00,231 INFO  L479       ProductGenerator]: L238_T0_S2 --> L238_T0_S2
[2023-01-16 04:15:00,231 INFO  L479       ProductGenerator]: L238_T1_init --> L238_T1_init
[2023-01-16 04:15:00,231 INFO  L479       ProductGenerator]: L212_accept_S3 --> L212_accept_S3
[2023-01-16 04:15:00,231 INFO  L479       ProductGenerator]: L212_T0_S2 --> L212_T0_S2
[2023-01-16 04:15:00,231 INFO  L479       ProductGenerator]: L212_T1_init --> L212_T1_init
[2023-01-16 04:15:00,231 INFO  L479       ProductGenerator]: L230_accept_S3 --> L230_accept_S3
[2023-01-16 04:15:00,231 INFO  L479       ProductGenerator]: L230_T0_S2 --> L230_T0_S2
[2023-01-16 04:15:00,231 INFO  L479       ProductGenerator]: L230_T1_init --> L230_T1_init
[2023-01-16 04:15:00,231 INFO  L479       ProductGenerator]: L225_accept_S3 --> L225_accept_S3
[2023-01-16 04:15:00,231 INFO  L479       ProductGenerator]: L225_T0_S2 --> L225_T0_S2
[2023-01-16 04:15:00,231 INFO  L479       ProductGenerator]: L225_T1_init --> L225_T1_init
[2023-01-16 04:15:00,231 INFO  L479       ProductGenerator]: L272_accept_S3 --> L272_accept_S3
[2023-01-16 04:15:00,232 INFO  L479       ProductGenerator]: L272_T0_S2 --> L272_T0_S2
[2023-01-16 04:15:00,232 INFO  L479       ProductGenerator]: L272_T1_init --> L272_T1_init
[2023-01-16 04:15:00,232 INFO  L479       ProductGenerator]: L272_accept_S3 --> L272_accept_S3
[2023-01-16 04:15:00,232 INFO  L479       ProductGenerator]: L272_T0_S2 --> L272_T0_S2
[2023-01-16 04:15:00,232 INFO  L479       ProductGenerator]: L272_T1_init --> L272_T1_init
[2023-01-16 04:15:00,232 INFO  L479       ProductGenerator]: L266_accept_S3 --> L266_accept_S3
[2023-01-16 04:15:00,232 INFO  L479       ProductGenerator]: L266_T0_S2 --> L266_T0_S2
[2023-01-16 04:15:00,232 INFO  L479       ProductGenerator]: L266_T1_init --> L266_T1_init
[2023-01-16 04:15:00,232 INFO  L479       ProductGenerator]: egressFINAL_accept_S3 --> egressFINAL_accept_S3
[2023-01-16 04:15:00,232 INFO  L479       ProductGenerator]: egressFINAL_T0_S2 --> egressFINAL_T0_S2
[2023-01-16 04:15:00,232 INFO  L479       ProductGenerator]: egressFINAL_T1_init --> egressFINAL_T1_init
[2023-01-16 04:15:00,232 INFO  L479       ProductGenerator]: L209_accept_S3 --> L209_accept_S3
[2023-01-16 04:15:00,232 INFO  L479       ProductGenerator]: L209_T0_S2 --> L209_T0_S2
[2023-01-16 04:15:00,232 INFO  L479       ProductGenerator]: L209_T1_init --> L209_T1_init
[2023-01-16 04:15:00,232 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 04:15:00,233 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 04:15:00,233 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 04:15:00,233 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-01-16 04:15:00,233 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-01-16 04:15:00,233 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-01-16 04:15:00,233 INFO  L479       ProductGenerator]: L260_accept_S3 --> L260_accept_S3
[2023-01-16 04:15:00,233 INFO  L479       ProductGenerator]: L260_T0_S2 --> L260_T0_S2
[2023-01-16 04:15:00,233 INFO  L479       ProductGenerator]: L260_T1_init --> L260_T1_init
[2023-01-16 04:15:00,233 INFO  L479       ProductGenerator]: L260_accept_S3 --> L260_accept_S3
[2023-01-16 04:15:00,233 INFO  L479       ProductGenerator]: L260_T0_S2 --> L260_T0_S2
[2023-01-16 04:15:00,233 INFO  L479       ProductGenerator]: L260_T1_init --> L260_T1_init
[2023-01-16 04:15:00,233 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S3 --> mainProcedureFINAL_accept_S3
[2023-01-16 04:15:00,233 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_S2 --> mainProcedureFINAL_T0_S2
[2023-01-16 04:15:00,233 INFO  L479       ProductGenerator]: mainProcedureFINAL_T1_init --> mainProcedureFINAL_T1_init
[2023-01-16 04:15:00,233 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 04:15:00,234 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 04:15:00,234 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 04:15:00,234 INFO  L479       ProductGenerator]: L322-1_accept_S3 --> L322-1_accept_S3
[2023-01-16 04:15:00,234 INFO  L479       ProductGenerator]: L322-1_T0_S2 --> L322-1_T0_S2
[2023-01-16 04:15:00,234 INFO  L479       ProductGenerator]: L322-1_T1_init --> L322-1_T1_init
[2023-01-16 04:15:00,234 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S3 --> mainProcedureEXIT_accept_S3
[2023-01-16 04:15:00,234 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_S2 --> mainProcedureEXIT_T0_S2
[2023-01-16 04:15:00,234 INFO  L479       ProductGenerator]: mainProcedureEXIT_T1_init --> mainProcedureEXIT_T1_init
[2023-01-16 04:15:00,234 INFO  L479       ProductGenerator]: L216_accept_S3 --> L216_accept_S3
[2023-01-16 04:15:00,234 INFO  L479       ProductGenerator]: L216_T0_S2 --> L216_T0_S2
[2023-01-16 04:15:00,234 INFO  L479       ProductGenerator]: L216_T1_init --> L216_T1_init
[2023-01-16 04:15:00,234 INFO  L479       ProductGenerator]: L235_accept_S3 --> L235_accept_S3
[2023-01-16 04:15:00,234 INFO  L479       ProductGenerator]: L235_T0_S2 --> L235_T0_S2
[2023-01-16 04:15:00,234 INFO  L479       ProductGenerator]: L235_T1_init --> L235_T1_init
[2023-01-16 04:15:00,234 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-01-16 04:15:00,234 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-01-16 04:15:00,235 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-01-16 04:15:00,235 INFO  L479       ProductGenerator]: L283_accept_S3 --> L283_accept_S3
[2023-01-16 04:15:00,235 INFO  L479       ProductGenerator]: L283_T0_S2 --> L283_T0_S2
[2023-01-16 04:15:00,235 INFO  L479       ProductGenerator]: L283_T1_init --> L283_T1_init
[2023-01-16 04:15:00,235 INFO  L479       ProductGenerator]: L283_accept_S3 --> L283_accept_S3
[2023-01-16 04:15:00,235 INFO  L479       ProductGenerator]: L283_T0_S2 --> L283_T0_S2
[2023-01-16 04:15:00,235 INFO  L479       ProductGenerator]: L283_T1_init --> L283_T1_init
[2023-01-16 04:15:00,235 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-01-16 04:15:00,235 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-01-16 04:15:00,235 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-01-16 04:15:00,235 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-01-16 04:15:00,235 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-01-16 04:15:00,235 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-01-16 04:15:00,236 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 04:15:00,236 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 04:15:00,236 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 04:15:00,236 INFO  L479       ProductGenerator]: L229_accept_S3 --> L229_accept_S3
[2023-01-16 04:15:00,236 INFO  L479       ProductGenerator]: L229_T0_S2 --> L229_T0_S2
[2023-01-16 04:15:00,236 INFO  L479       ProductGenerator]: L229_T1_init --> L229_T1_init
[2023-01-16 04:15:00,236 INFO  L479       ProductGenerator]: L228_accept_S3 --> L228_accept_S3
[2023-01-16 04:15:00,236 INFO  L479       ProductGenerator]: L228_T0_S2 --> L228_T0_S2
[2023-01-16 04:15:00,236 INFO  L479       ProductGenerator]: L228_T1_init --> L228_T1_init
[2023-01-16 04:15:00,236 INFO  L479       ProductGenerator]: L221_accept_S3 --> L221_accept_S3
[2023-01-16 04:15:00,236 INFO  L479       ProductGenerator]: L221_T0_S2 --> L221_T0_S2
[2023-01-16 04:15:00,236 INFO  L479       ProductGenerator]: L221_T1_init --> L221_T1_init
[2023-01-16 04:15:00,236 INFO  L479       ProductGenerator]: L312_accept_S3 --> L312_accept_S3
[2023-01-16 04:15:00,236 INFO  L479       ProductGenerator]: L312_T0_S2 --> L312_T0_S2
[2023-01-16 04:15:00,236 INFO  L479       ProductGenerator]: L312_T1_init --> L312_T1_init
[2023-01-16 04:15:00,236 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 04:15:00,236 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 04:15:00,237 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 04:15:00,237 INFO  L479       ProductGenerator]: L340_accept_S3 --> L340_accept_S3
[2023-01-16 04:15:00,237 INFO  L479       ProductGenerator]: L340_T0_S2 --> L340_T0_S2
[2023-01-16 04:15:00,237 INFO  L479       ProductGenerator]: L340_T1_init --> L340_T1_init
[2023-01-16 04:15:00,237 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_accept_S3 --> l2_c_l2_broadcast_0ENTRY_accept_S3
[2023-01-16 04:15:00,237 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_T0_S2 --> l2_c_l2_broadcast_0ENTRY_T0_S2
[2023-01-16 04:15:00,237 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_T1_init --> l2_c_l2_broadcast_0ENTRY_T1_init
[2023-01-16 04:15:00,237 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:15:00,237 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:15:00,237 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:15:00,237 INFO  L479       ProductGenerator]: L218_accept_S3 --> L218_accept_S3
[2023-01-16 04:15:00,237 INFO  L479       ProductGenerator]: L218_T0_S2 --> L218_T0_S2
[2023-01-16 04:15:00,237 INFO  L479       ProductGenerator]: L218_T1_init --> L218_T1_init
[2023-01-16 04:15:00,237 INFO  L479       ProductGenerator]: L239_accept_S3 --> L239_accept_S3
[2023-01-16 04:15:00,237 INFO  L479       ProductGenerator]: L239_T0_S2 --> L239_T0_S2
[2023-01-16 04:15:00,237 INFO  L479       ProductGenerator]: L239_T1_init --> L239_T1_init
[2023-01-16 04:15:00,237 INFO  L479       ProductGenerator]: createChecksumFINAL_accept_S3 --> createChecksumFINAL_accept_S3
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: createChecksumFINAL_T0_S2 --> createChecksumFINAL_T0_S2
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: createChecksumFINAL_T1_init --> createChecksumFINAL_T1_init
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: L311_accept_S3 --> L311_accept_S3
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: L311_T0_S2 --> L311_T0_S2
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: L311_T1_init --> L311_T1_init
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_accept_S3 --> l2_c_l2_forward_0ENTRY_accept_S3
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_T0_S2 --> l2_c_l2_forward_0ENTRY_T0_S2
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_T1_init --> l2_c_l2_forward_0ENTRY_T1_init
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_accept_S3 --> l2_c_l2_broadcast_0FINAL_accept_S3
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_T0_S2 --> l2_c_l2_broadcast_0FINAL_T0_S2
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_T1_init --> l2_c_l2_broadcast_0FINAL_T1_init
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: L208_accept_S3 --> L208_accept_S3
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: L208_T0_S2 --> L208_T0_S2
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: L208_T1_init --> L208_T1_init
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S3 --> verifyChecksumFINAL_accept_S3
[2023-01-16 04:15:00,238 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_S2 --> verifyChecksumFINAL_T0_S2
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T1_init --> verifyChecksumFINAL_T1_init
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L419-1_accept_S3 --> L419-1_accept_S3
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L419-1_T0_S2 --> L419-1_T0_S2
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L419-1_T1_init --> L419-1_T1_init
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S3 --> NoAction_0FINAL_accept_S3
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_S2 --> NoAction_0FINAL_T0_S2
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: NoAction_0FINAL_T1_init --> NoAction_0FINAL_T1_init
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L219_accept_S3 --> L219_accept_S3
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L219_T0_S2 --> L219_T0_S2
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L219_T1_init --> L219_T1_init
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L245_accept_S3 --> L245_accept_S3
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L245_T0_S2 --> L245_T0_S2
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L245_T1_init --> L245_T1_init
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L347-1_accept_S3 --> L347-1_accept_S3
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L347-1_T0_S2 --> L347-1_T0_S2
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L347-1_T1_init --> L347-1_T1_init
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L347-1_accept_S3 --> L347-1_accept_S3
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L347-1_T0_S2 --> L347-1_T0_S2
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L347-1_T1_init --> L347-1_T1_init
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L261_accept_S3 --> L261_accept_S3
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L261_T0_S2 --> L261_T0_S2
[2023-01-16 04:15:00,239 INFO  L479       ProductGenerator]: L261_T1_init --> L261_T1_init
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: L285_accept_S3 --> L285_accept_S3
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: L285_T0_S2 --> L285_T0_S2
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: L285_T1_init --> L285_T1_init
[2023-01-16 04:15:00,240 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-01-16 04:15:00,240 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-01-16 04:15:00,240 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: L236_accept_S3 --> L236_accept_S3
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: L236_T0_S2 --> L236_T0_S2
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: L236_T1_init --> L236_T1_init
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: L271_accept_S3 --> L271_accept_S3
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: L271_T0_S2 --> L271_T0_S2
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: L271_T1_init --> L271_T1_init
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: L240_accept_S3 --> L240_accept_S3
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: L240_T0_S2 --> L240_T0_S2
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: L240_T1_init --> L240_T1_init
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: ingressENTRY_accept_S3 --> ingressENTRY_accept_S3
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: ingressENTRY_accept_S3 --> ingressENTRY_accept_S3
[2023-01-16 04:15:00,240 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: L276_accept_S3 --> L276_accept_S3
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: L276_T0_S2 --> L276_T0_S2
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: L276_T1_init --> L276_T1_init
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: L205_accept_S3 --> L205_accept_S3
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: L205_T0_S2 --> L205_T0_S2
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: L205_T1_init --> L205_T1_init
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_accept_S3 --> parse_topology_discoverENTRY_accept_S3
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_T0_S2 --> parse_topology_discoverENTRY_T0_S2
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_T1_init --> parse_topology_discoverENTRY_T1_init
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: L223_accept_S3 --> L223_accept_S3
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: L223_T0_S2 --> L223_T0_S2
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: L223_T1_init --> L223_T1_init
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: NoAction_3FINAL_accept_S3 --> NoAction_3FINAL_accept_S3
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: NoAction_3FINAL_T0_S2 --> NoAction_3FINAL_T0_S2
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: NoAction_3FINAL_T1_init --> NoAction_3FINAL_T1_init
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_accept_S3 --> protect_c_set_ports_0ENTRY_accept_S3
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_T0_S2 --> protect_c_set_ports_0ENTRY_T0_S2
[2023-01-16 04:15:00,241 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_T1_init --> protect_c_set_ports_0ENTRY_T1_init
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: L213_accept_S3 --> L213_accept_S3
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: L213_T0_S2 --> L213_T0_S2
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: L213_T1_init --> L213_T1_init
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_accept_S3 --> _parser_packetParserFINAL_accept_S3
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_T0_S2 --> _parser_packetParserFINAL_T0_S2
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_T1_init --> _parser_packetParserFINAL_T1_init
[2023-01-16 04:15:00,242 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-01-16 04:15:00,242 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-01-16 04:15:00,242 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: L214_accept_S3 --> L214_accept_S3
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: L214_T0_S2 --> L214_T0_S2
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: L214_T1_init --> L214_T1_init
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: L232_accept_S3 --> L232_accept_S3
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: L232_T0_S2 --> L232_T0_S2
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: L232_T1_init --> L232_T1_init
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: L249_accept_S3 --> L249_accept_S3
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: L249_T0_S2 --> L249_T0_S2
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: L249_T1_init --> L249_T1_init
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S3 --> havocProcedureFINAL_accept_S3
[2023-01-16 04:15:00,242 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_S2 --> havocProcedureFINAL_T0_S2
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: havocProcedureFINAL_T1_init --> havocProcedureFINAL_T1_init
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: L252_accept_S3 --> L252_accept_S3
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: L252_T0_S2 --> L252_T0_S2
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: L252_T1_init --> L252_T1_init
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: L243_accept_S3 --> L243_accept_S3
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: L243_T0_S2 --> L243_T0_S2
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: L243_T1_init --> L243_T1_init
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_accept_S3 --> l2_c_l2_forward_0FINAL_accept_S3
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_T0_S2 --> l2_c_l2_forward_0FINAL_T0_S2
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_T1_init --> l2_c_l2_forward_0FINAL_T1_init
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: L265_accept_S3 --> L265_accept_S3
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: L265_T0_S2 --> L265_T0_S2
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: L265_T1_init --> L265_T1_init
[2023-01-16 04:15:00,243 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 04:15:00,243 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 04:15:00,243 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: L341_accept_S3 --> L341_accept_S3
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: L341_T0_S2 --> L341_T0_S2
[2023-01-16 04:15:00,243 INFO  L479       ProductGenerator]: L341_T1_init --> L341_T1_init
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: L375-1_accept_S3 --> L375-1_accept_S3
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: L375-1_T0_S2 --> L375-1_T0_S2
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: L375-1_T1_init --> L375-1_T1_init
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S3 --> protect_c_port_config.applyENTRY_accept_S3
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T0_S2 --> protect_c_port_config.applyENTRY_T0_S2
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T1_init --> protect_c_port_config.applyENTRY_T1_init
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S3 --> protect_c_port_config.applyENTRY_accept_S3
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T0_S2 --> protect_c_port_config.applyENTRY_T0_S2
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T1_init --> protect_c_port_config.applyENTRY_T1_init
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: startENTRY_accept_S3 --> startENTRY_accept_S3
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: startENTRY_T0_S2 --> startENTRY_T0_S2
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: startENTRY_T1_init --> startENTRY_T1_init
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: L287_accept_S3 --> L287_accept_S3
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: L287_T0_S2 --> L287_T0_S2
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: L287_T1_init --> L287_T1_init
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S3 --> protect_c_period.applyENTRY_accept_S3
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T0_S2 --> protect_c_period.applyENTRY_T0_S2
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T1_init --> protect_c_period.applyENTRY_T1_init
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S3 --> protect_c_period.applyENTRY_accept_S3
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T0_S2 --> protect_c_period.applyENTRY_T0_S2
[2023-01-16 04:15:00,244 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T1_init --> protect_c_period.applyENTRY_T1_init
[2023-01-16 04:15:00,245 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S3 --> l2_c_l2_forwarding.applyENTRY_accept_S3
[2023-01-16 04:15:00,245 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T0_S2 --> l2_c_l2_forwarding.applyENTRY_T0_S2
[2023-01-16 04:15:00,245 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T1_init --> l2_c_l2_forwarding.applyENTRY_T1_init
[2023-01-16 04:15:00,245 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S3 --> l2_c_l2_forwarding.applyENTRY_accept_S3
[2023-01-16 04:15:00,245 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T0_S2 --> l2_c_l2_forwarding.applyENTRY_T0_S2
[2023-01-16 04:15:00,245 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T1_init --> l2_c_l2_forwarding.applyENTRY_T1_init
[2023-01-16 04:15:00,245 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-01-16 04:15:00,245 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-01-16 04:15:00,245 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-01-16 04:15:00,245 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-01-16 04:15:00,245 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-01-16 04:15:00,245 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-01-16 04:15:00,245 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-01-16 04:15:00,246 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-01-16 04:15:00,246 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-01-16 04:15:00,246 INFO  L479       ProductGenerator]: L272-2_accept_S3 --> L272-2_accept_S3
[2023-01-16 04:15:00,246 INFO  L479       ProductGenerator]: L272-2_T0_S2 --> L272-2_T0_S2
[2023-01-16 04:15:00,246 INFO  L479       ProductGenerator]: L272-2_T1_init --> L272-2_T1_init
[2023-01-16 04:15:00,246 INFO  L479       ProductGenerator]: L272-2_accept_S3 --> L272-2_accept_S3
[2023-01-16 04:15:00,246 INFO  L479       ProductGenerator]: L272-2_T0_S2 --> L272-2_T0_S2
[2023-01-16 04:15:00,246 INFO  L479       ProductGenerator]: L272-2_T1_init --> L272-2_T1_init
[2023-01-16 04:15:00,246 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 04:15:00,246 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 04:15:00,246 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 04:15:00,246 INFO  L479       ProductGenerator]: L227_accept_S3 --> L227_accept_S3
[2023-01-16 04:15:00,246 INFO  L479       ProductGenerator]: L227_T0_S2 --> L227_T0_S2
[2023-01-16 04:15:00,246 INFO  L479       ProductGenerator]: L227_T1_init --> L227_T1_init
[2023-01-16 04:15:00,246 INFO  L479       ProductGenerator]: L336_accept_S3 --> L336_accept_S3
[2023-01-16 04:15:00,246 INFO  L479       ProductGenerator]: L336_T0_S2 --> L336_T0_S2
[2023-01-16 04:15:00,246 INFO  L479       ProductGenerator]: L336_T1_init --> L336_T1_init
[2023-01-16 04:15:00,247 INFO  L479       ProductGenerator]: L210_accept_S3 --> L210_accept_S3
[2023-01-16 04:15:00,247 INFO  L479       ProductGenerator]: L210_T0_S2 --> L210_T0_S2
[2023-01-16 04:15:00,247 INFO  L479       ProductGenerator]: L210_T1_init --> L210_T1_init
[2023-01-16 04:15:00,247 INFO  L479       ProductGenerator]: L267_accept_S3 --> L267_accept_S3
[2023-01-16 04:15:00,247 INFO  L479       ProductGenerator]: L267_T0_S2 --> L267_T0_S2
[2023-01-16 04:15:00,247 INFO  L479       ProductGenerator]: L267_T1_init --> L267_T1_init
[2023-01-16 04:15:00,247 INFO  L479       ProductGenerator]: L247_accept_S3 --> L247_accept_S3
[2023-01-16 04:15:00,247 INFO  L479       ProductGenerator]: L247_T0_S2 --> L247_T0_S2
[2023-01-16 04:15:00,247 INFO  L479       ProductGenerator]: L247_T1_init --> L247_T1_init
[2023-01-16 04:15:00,247 INFO  L479       ProductGenerator]: acceptFINAL_accept_S3 --> acceptFINAL_accept_S3
[2023-01-16 04:15:00,247 INFO  L479       ProductGenerator]: acceptFINAL_T0_S2 --> acceptFINAL_T0_S2
[2023-01-16 04:15:00,247 INFO  L479       ProductGenerator]: acceptFINAL_T1_init --> acceptFINAL_T1_init
[2023-01-16 04:15:00,247 INFO  L479       ProductGenerator]: L242_accept_S3 --> L242_accept_S3
[2023-01-16 04:15:00,247 INFO  L479       ProductGenerator]: L242_T0_S2 --> L242_T0_S2
[2023-01-16 04:15:00,248 INFO  L479       ProductGenerator]: L242_T1_init --> L242_T1_init
[2023-01-16 04:15:00,248 INFO  L479       ProductGenerator]: L224_accept_S3 --> L224_accept_S3
[2023-01-16 04:15:00,248 INFO  L479       ProductGenerator]: L224_T0_S2 --> L224_T0_S2
[2023-01-16 04:15:00,248 INFO  L479       ProductGenerator]: L224_T1_init --> L224_T1_init
[2023-01-16 04:15:00,248 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_accept_S3 --> protect_c_last_primary.writeENTRY_accept_S3
[2023-01-16 04:15:00,248 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_T0_S2 --> protect_c_last_primary.writeENTRY_T0_S2
[2023-01-16 04:15:00,248 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_T1_init --> protect_c_last_primary.writeENTRY_T1_init
[2023-01-16 04:15:00,248 INFO  L479       ProductGenerator]: L274_accept_S3 --> L274_accept_S3
[2023-01-16 04:15:00,249 INFO  L479       ProductGenerator]: L274_T0_S2 --> L274_T0_S2
[2023-01-16 04:15:00,249 INFO  L479       ProductGenerator]: L274_T1_init --> L274_T1_init
[2023-01-16 04:15:00,249 INFO  L479       ProductGenerator]: L334_accept_S3 --> L334_accept_S3
[2023-01-16 04:15:00,249 INFO  L479       ProductGenerator]: L334_T0_S2 --> L334_T0_S2
[2023-01-16 04:15:00,249 INFO  L479       ProductGenerator]: L334_T1_init --> L334_T1_init
[2023-01-16 04:15:00,249 INFO  L479       ProductGenerator]: L334_accept_S3 --> L334_accept_S3
[2023-01-16 04:15:00,249 INFO  L479       ProductGenerator]: L334_T0_S2 --> L334_T0_S2
[2023-01-16 04:15:00,249 INFO  L479       ProductGenerator]: L334_T1_init --> L334_T1_init
[2023-01-16 04:15:00,249 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_accept_S3 --> protect_c_last_primary.writeFINAL_accept_S3
[2023-01-16 04:15:00,249 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_T0_S2 --> protect_c_last_primary.writeFINAL_T0_S2
[2023-01-16 04:15:00,249 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_T1_init --> protect_c_last_primary.writeFINAL_T1_init
[2023-01-16 04:15:00,249 INFO  L479       ProductGenerator]: L246_accept_S3 --> L246_accept_S3
[2023-01-16 04:15:00,249 INFO  L479       ProductGenerator]: L246_T0_S2 --> L246_T0_S2
[2023-01-16 04:15:00,249 INFO  L479       ProductGenerator]: L246_T1_init --> L246_T1_init
[2023-01-16 04:15:00,249 INFO  L479       ProductGenerator]: L339_accept_S3 --> L339_accept_S3
[2023-01-16 04:15:00,250 INFO  L479       ProductGenerator]: L339_T0_S2 --> L339_T0_S2
[2023-01-16 04:15:00,250 INFO  L479       ProductGenerator]: L339_T1_init --> L339_T1_init
[2023-01-16 04:15:00,250 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_accept_S3 --> parse_topology_discoverFINAL_accept_S3
[2023-01-16 04:15:00,250 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_T0_S2 --> parse_topology_discoverFINAL_T0_S2
[2023-01-16 04:15:00,250 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_T1_init --> parse_topology_discoverFINAL_T1_init
[2023-01-16 04:15:00,250 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S3 --> havocProcedureENTRY_accept_S3
[2023-01-16 04:15:00,250 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_S2 --> havocProcedureENTRY_T0_S2
[2023-01-16 04:15:00,250 INFO  L479       ProductGenerator]: havocProcedureENTRY_T1_init --> havocProcedureENTRY_T1_init
[2023-01-16 04:15:00,250 INFO  L479       ProductGenerator]: L387_accept_S3 --> L387_accept_S3
[2023-01-16 04:15:00,250 INFO  L479       ProductGenerator]: L387_T0_S2 --> L387_T0_S2
[2023-01-16 04:15:00,250 INFO  L479       ProductGenerator]: L387_T1_init --> L387_T1_init
[2023-01-16 04:15:00,250 INFO  L479       ProductGenerator]: L387_accept_S3 --> L387_accept_S3
[2023-01-16 04:15:00,250 INFO  L479       ProductGenerator]: L387_T0_S2 --> L387_T0_S2
[2023-01-16 04:15:00,251 INFO  L479       ProductGenerator]: L387_T1_init --> L387_T1_init
[2023-01-16 04:15:00,251 INFO  L479       ProductGenerator]: L286_accept_S3 --> L286_accept_S3
[2023-01-16 04:15:00,251 INFO  L479       ProductGenerator]: L286_T0_S2 --> L286_T0_S2
[2023-01-16 04:15:00,251 INFO  L479       ProductGenerator]: L286_T1_init --> L286_T1_init
[2023-01-16 04:15:00,251 INFO  L479       ProductGenerator]: L286_accept_S3 --> L286_accept_S3
[2023-01-16 04:15:00,251 INFO  L479       ProductGenerator]: L286_T0_S2 --> L286_T0_S2
[2023-01-16 04:15:00,251 INFO  L479       ProductGenerator]: L286_T1_init --> L286_T1_init
[2023-01-16 04:15:00,251 INFO  L479       ProductGenerator]: L217_accept_S3 --> L217_accept_S3
[2023-01-16 04:15:00,251 INFO  L479       ProductGenerator]: L217_T0_S2 --> L217_T0_S2
[2023-01-16 04:15:00,251 INFO  L479       ProductGenerator]: L217_T1_init --> L217_T1_init
[2023-01-16 04:15:00,251 INFO  L479       ProductGenerator]: L237_accept_S3 --> L237_accept_S3
[2023-01-16 04:15:00,251 INFO  L479       ProductGenerator]: L237_T0_S2 --> L237_T0_S2
[2023-01-16 04:15:00,252 INFO  L479       ProductGenerator]: L237_T1_init --> L237_T1_init
[2023-01-16 04:15:00,252 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-01-16 04:15:00,252 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-01-16 04:15:00,252 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-01-16 04:15:00,252 INFO  L479       ProductGenerator]: L244_accept_S3 --> L244_accept_S3
[2023-01-16 04:15:00,252 INFO  L479       ProductGenerator]: L244_T0_S2 --> L244_T0_S2
[2023-01-16 04:15:00,252 INFO  L479       ProductGenerator]: L244_T1_init --> L244_T1_init
[2023-01-16 04:15:00,252 INFO  L479       ProductGenerator]: L206_accept_S3 --> L206_accept_S3
[2023-01-16 04:15:00,252 INFO  L479       ProductGenerator]: L206_T0_S2 --> L206_T0_S2
[2023-01-16 04:15:00,252 INFO  L479       ProductGenerator]: L206_T1_init --> L206_T1_init
[2023-01-16 04:15:00,252 INFO  L479       ProductGenerator]: L241_accept_S3 --> L241_accept_S3
[2023-01-16 04:15:00,252 INFO  L479       ProductGenerator]: L241_T0_S2 --> L241_T0_S2
[2023-01-16 04:15:00,252 INFO  L479       ProductGenerator]: L241_T1_init --> L241_T1_init
[2023-01-16 04:15:00,253 INFO  L479       ProductGenerator]: L277_accept_S3 --> L277_accept_S3
[2023-01-16 04:15:00,253 INFO  L479       ProductGenerator]: L277_T0_S2 --> L277_T0_S2
[2023-01-16 04:15:00,253 INFO  L479       ProductGenerator]: L277_T1_init --> L277_T1_init
[2023-01-16 04:15:00,253 INFO  L479       ProductGenerator]: L277_accept_S3 --> L277_accept_S3
[2023-01-16 04:15:00,253 INFO  L479       ProductGenerator]: L277_T0_S2 --> L277_T0_S2
[2023-01-16 04:15:00,253 INFO  L479       ProductGenerator]: L277_T1_init --> L277_T1_init
[2023-01-16 04:15:00,253 INFO  L479       ProductGenerator]: L226_accept_S3 --> L226_accept_S3
[2023-01-16 04:15:00,253 INFO  L479       ProductGenerator]: L226_T0_S2 --> L226_T0_S2
[2023-01-16 04:15:00,253 INFO  L479       ProductGenerator]: L226_T1_init --> L226_T1_init
[2023-01-16 04:15:00,253 INFO  L479       ProductGenerator]: L293_accept_S3 --> L293_accept_S3
[2023-01-16 04:15:00,253 INFO  L479       ProductGenerator]: L293_T0_S2 --> L293_T0_S2
[2023-01-16 04:15:00,253 INFO  L479       ProductGenerator]: L293_T1_init --> L293_T1_init
[2023-01-16 04:15:00,260 INFO  L479       ProductGenerator]: L387-1_accept_S3 --> L387-1_accept_S3
[2023-01-16 04:15:00,260 INFO  L479       ProductGenerator]: L387-1_T0_S2 --> L387-1_T0_S2
[2023-01-16 04:15:00,260 INFO  L479       ProductGenerator]: L387-1_T1_init --> L387-1_T1_init
[2023-01-16 04:15:00,260 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-01-16 04:15:00,261 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-01-16 04:15:00,261 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: L264_accept_S3 --> L264_accept_S3
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: L264_T0_S2 --> L264_T0_S2
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: L264_T1_init --> L264_T1_init
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: mainFINAL_accept_S3 --> mainFINAL_accept_S3
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: mainFINAL_T0_S2 --> mainFINAL_T0_S2
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: mainFINAL_T1_init --> mainFINAL_T1_init
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: L211_accept_S3 --> L211_accept_S3
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: L211_T0_S2 --> L211_T0_S2
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: L211_T1_init --> L211_T1_init
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: L207_accept_S3 --> L207_accept_S3
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: L207_T0_S2 --> L207_T0_S2
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: L207_T1_init --> L207_T1_init
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: L220_accept_S3 --> L220_accept_S3
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: L220_T0_S2 --> L220_T0_S2
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: L220_T1_init --> L220_T1_init
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: L335-1_accept_S3 --> L335-1_accept_S3
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: L335-1_T0_S2 --> L335-1_T0_S2
[2023-01-16 04:15:00,261 INFO  L479       ProductGenerator]: L335-1_T1_init --> L335-1_T1_init
[2023-01-16 04:15:00,262 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 04:15:00,262 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 04:15:00,262 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 04:15:00,262 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_accept_S3 --> protect_c_set_period_0FINAL_accept_S3
[2023-01-16 04:15:00,262 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_T0_S2 --> protect_c_set_period_0FINAL_T0_S2
[2023-01-16 04:15:00,262 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_T1_init --> protect_c_set_period_0FINAL_T1_init
[2023-01-16 04:15:00,262 INFO  L479       ProductGenerator]: L419_accept_S3 --> L419_accept_S3
[2023-01-16 04:15:00,262 INFO  L479       ProductGenerator]: L419_T0_S2 --> L419_T0_S2
[2023-01-16 04:15:00,262 INFO  L479       ProductGenerator]: L419_T1_init --> L419_T1_init
[2023-01-16 04:15:00,262 INFO  L479       ProductGenerator]: L419_accept_S3 --> L419_accept_S3
[2023-01-16 04:15:00,262 INFO  L479       ProductGenerator]: L419_T0_S2 --> L419_T0_S2
[2023-01-16 04:15:00,262 INFO  L479       ProductGenerator]: L419_T1_init --> L419_T1_init
[2023-01-16 04:15:00,262 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_set_ports_0EXIT to L387-1
[2023-01-16 04:15:00,262 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L329
[2023-01-16 04:15:00,262 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_port_config.applyEXIT to L274
[2023-01-16 04:15:00,263 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_packetParserEXIT to L330
[2023-01-16 04:15:00,263 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L331
[2023-01-16 04:15:00,263 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-01-16 04:15:00,263 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_3EXIT to L387-1
[2023-01-16 04:15:00,263 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_packetParserFINAL
[2023-01-16 04:15:00,263 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from createChecksumEXIT to L334
[2023-01-16 04:15:00,263 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_topology_discoverFINAL
[2023-01-16 04:15:00,263 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L375-1
[2023-01-16 04:15:00,263 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_set_period_0EXIT to L375-1
[2023-01-16 04:15:00,263 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_forward_0EXIT to L322-1
[2023-01-16 04:15:00,263 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L333
[2023-01-16 04:15:00,263 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L347-1
[2023-01-16 04:15:00,264 INFO  L749       ProductGenerator]: ==== Handling return program step: #210#return;
[2023-01-16 04:15:00,264 INFO  L749       ProductGenerator]: ==== Handling return program step: #210#return;
[2023-01-16 04:15:00,264 INFO  L749       ProductGenerator]: ==== Handling return program step: #210#return;
[2023-01-16 04:15:00,264 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_last_primary.writeEXIT to L279-1
[2023-01-16 04:15:00,264 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_forwarding.applyEXIT to L293
[2023-01-16 04:15:00,264 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_broadcast_0EXIT to L322-1
[2023-01-16 04:15:00,264 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_period.applyEXIT to L273-1
[2023-01-16 04:15:00,264 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_topology_discoverEXIT to L419-1
[2023-01-16 04:15:00,265 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L332
[2023-01-16 04:15:00,409 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-01-16 04:15:00,409 INFO  L110   BuchiProductObserver]: BuchiProgram size 588 locations, 761 edges
[2023-01-16 04:15:00,410 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:15:00 BoogieIcfgContainer
[2023-01-16 04:15:00,410 INFO  L132        PluginConnector]: ------------------------ END Büchi Program Product----------------------------
[2023-01-16 04:15:00,410 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-01-16 04:15:00,410 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-01-16 04:15:00,412 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-01-16 04:15:00,413 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:15:00" (1/1) ...
[2023-01-16 04:15:00,440 INFO  L313           BlockEncoder]: Initial Icfg 588 locations, 761 edges
[2023-01-16 04:15:00,440 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-01-16 04:15:00,441 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-01-16 04:15:00,441 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-01-16 04:15:00,441 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-01-16 04:15:00,442 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-01-16 04:15:00,446 INFO  L70    emoveInfeasibleEdges]: Removed 7 edges and 3 locations because of local infeasibility
[2023-01-16 04:15:00,487 INFO  L71     MaximizeFinalStates]: 190 new accepting states
[2023-01-16 04:15:00,491 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 04:15:00,493 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-01-16 04:15:00,494 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-01-16 04:15:00,495 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 04:15:00,495 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-01-16 04:15:00,496 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-01-16 04:15:00,497 INFO  L313           BlockEncoder]: Encoded RCFG 577 locations, 744 edges
[2023-01-16 04:15:00,497 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 04:15:00 BasicIcfg
[2023-01-16 04:15:00,497 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-01-16 04:15:00,498 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-01-16 04:15:00,498 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-01-16 04:15:00,500 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-01-16 04:15:00,500 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:15:00,500 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:14:59" (1/6) ...
[2023-01-16 04:15:00,502 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@74185a9b and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 04:15:00, skipping insertion in model container
[2023-01-16 04:15:00,502 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:15:00,502 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:14:59" (2/6) ...
[2023-01-16 04:15:00,502 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@74185a9b and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 04:15:00, skipping insertion in model container
[2023-01-16 04:15:00,502 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:15:00,503 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:15:00" (3/6) ...
[2023-01-16 04:15:00,503 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@74185a9b and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 04:15:00, skipping insertion in model container
[2023-01-16 04:15:00,503 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:15:00,503 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 04:15:00" (4/6) ...
[2023-01-16 04:15:00,503 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@74185a9b and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 04:15:00, skipping insertion in model container
[2023-01-16 04:15:00,503 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:15:00,503 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:15:00" (5/6) ...
[2023-01-16 04:15:00,503 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@74185a9b and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 16.01 04:15:00, skipping insertion in model container
[2023-01-16 04:15:00,504 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:15:00,504 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 04:15:00" (6/6) ...
[2023-01-16 04:15:00,504 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-01-16 04:15:00,548 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-01-16 04:15:00,548 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-01-16 04:15:00,548 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-01-16 04:15:00,548 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-01-16 04:15:00,548 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-01-16 04:15:00,549 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-01-16 04:15:00,549 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-01-16 04:15:00,549 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-01-16 04:15:00,553 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 577 states, 456 states have (on average 1.1030701754385965) internal successors, (503), 456 states have internal predecessors, (503), 61 states have call successors, (61), 61 states have call predecessors, (61), 60 states have return successors, (180), 60 states have call predecessors, (180), 60 states have call successors, (180)
[2023-01-16 04:15:00,589 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:00,590 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:00,590 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:00,599 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:00,599 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:00,599 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-01-16 04:15:00,601 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 577 states, 456 states have (on average 1.1030701754385965) internal successors, (503), 456 states have internal predecessors, (503), 61 states have call successors, (61), 61 states have call predecessors, (61), 60 states have return successors, (180), 60 states have call predecessors, (180), 60 states have call successors, (180)
[2023-01-16 04:15:00,608 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:00,609 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:00,609 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:00,612 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:00,612 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:00,622 INFO  L752   eck$LassoCheckResult]: Stem: 93#ULTIMATE.startENTRY_NONWAtrue [1114] ULTIMATE.startENTRY_NONWA-->L347-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 127#L347-1_T1_inittrue [1147] L347-1_T1_init-->L347_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 510#L347_T1_inittrue [1534] L347_T1_init-->L347_T1_init-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 128#L347_T1_init-D12true [1149] L347_T1_init-D12-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 430#mainENTRY_T1_inittrue [1458] mainENTRY_T1_init-->mainENTRY_T1_init-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 461#mainENTRY_T1_init-D6true [1487] mainENTRY_T1_init-D6-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 304#havocProcedureENTRY_T1_inittrue [1335] havocProcedureENTRY_T1_init-->L205_T1_init: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 316#L205_T1_inittrue [1345] L205_T1_init-->L206_T1_init: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 229#L206_T1_inittrue [1252] L206_T1_init-->L207_T1_init: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 420#L207_T1_inittrue [1449] L207_T1_init-->L208_T1_init: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 470#L208_T1_inittrue [1497] L208_T1_init-->L209_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 517#L209_T1_inittrue [1541] L209_T1_init-->L210_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 317#L210_T1_inittrue [1346] L210_T1_init-->L211_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 218#L211_T1_inittrue [1244] L211_T1_init-->L212_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 208#L212_T1_inittrue [1234] L212_T1_init-->L213_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 558#L213_T1_inittrue [1583] L213_T1_init-->L214_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 303#L214_T1_inittrue [1333] L214_T1_init-->L215_T1_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 277#L215_T1_inittrue [1305] L215_T1_init-->L216_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 25#L216_T1_inittrue [1048] L216_T1_init-->L217_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 569#L217_T1_inittrue [1592] L217_T1_init-->L218_T1_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 270#L218_T1_inittrue [1298] L218_T1_init-->L219_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 154#L219_T1_inittrue [1177] L219_T1_init-->L220_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 327#L220_T1_inittrue [1356] L220_T1_init-->L221_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 113#L221_T1_inittrue [1134] L221_T1_init-->L222_T1_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 204#L222_T1_inittrue [1231] L222_T1_init-->L223_T1_init: Formula: (= (store v_emit_14 v_hdr.ethernet_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 513#L223_T1_inittrue [1537] L223_T1_init-->L224_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 294#L224_T1_inittrue [1324] L224_T1_init-->L225_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 278#L225_T1_inittrue [1307] L225_T1_init-->L226_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 431#L226_T1_inittrue [1459] L226_T1_init-->L227_T1_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 295#L227_T1_inittrue [1325] L227_T1_init-->L228_T1_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 368#L228_T1_inittrue [1398] L228_T1_init-->L229_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 455#L229_T1_inittrue [1481] L229_T1_init-->L230_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 280#L230_T1_inittrue [1309] L230_T1_init-->L231_T1_init: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 165#L231_T1_inittrue [1188] L231_T1_init-->L232_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 236#L232_T1_inittrue [1260] L232_T1_init-->L233_T1_init: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 76#L233_T1_inittrue [1095] L233_T1_init-->L234_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 495#L234_T1_inittrue [1520] L234_T1_init-->L235_T1_init: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 279#L235_T1_inittrue [1308] L235_T1_init-->L236_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 26#L236_T1_inittrue [1049] L236_T1_init-->L237_T1_init: Formula: (and (<= 0 v_hdr.topology.mac_13) (<= v_hdr.topology.mac_13 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 48#L237_T1_inittrue [1071] L237_T1_init-->L238_T1_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 491#L238_T1_inittrue [1517] L238_T1_init-->L239_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 57#L239_T1_inittrue [1078] L239_T1_init-->L240_T1_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 453#L240_T1_inittrue [1479] L240_T1_init-->L241_T1_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 555#L241_T1_inittrue [1580] L241_T1_init-->L242_T1_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 408#L242_T1_inittrue [1436] L242_T1_init-->L243_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 464#L243_T1_inittrue [1490] L243_T1_init-->L244_T1_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 541#L244_T1_inittrue [1565] L244_T1_init-->L245_T1_init: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 248#L245_T1_inittrue [1272] L245_T1_init-->L246_T1_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 242#L246_T1_inittrue [1267] L246_T1_init-->L247_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 403#L247_T1_inittrue [1433] L247_T1_init-->L248_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 302#L248_T1_inittrue [1332] L248_T1_init-->L249_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 201#L249_T1_inittrue [1226] L249_T1_init-->L250_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 188#L250_T1_inittrue [1214] L250_T1_init-->L251_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 284#L251_T1_inittrue [1313] L251_T1_init-->L252_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 257#L252_T1_inittrue [1283] L252_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 563#havocProcedureFINAL_T1_inittrue [1587] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52#havocProcedureEXIT_T1_inittrue >[1686] havocProcedureEXIT_T1_init-->L329-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 232#L329-D66true [1257] L329-D66-->L329_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 66#L329_T1_inittrue [1087] L329_T1_init-->L329_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27#L329_T1_init-D54true [1050] L329_T1_init-D54-->_parser_packetParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 544#_parser_packetParserENTRY_T1_inittrue [1569] _parser_packetParserENTRY_T1_init-->_parser_packetParserENTRY_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 92#_parser_packetParserENTRY_T1_init-D60true [1113] _parser_packetParserENTRY_T1_init-D60-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51#startENTRY_T1_inittrue [1073] startENTRY_T1_init-->L419_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 412#L419_T1_inittrue [1441] L419_T1_init-->L419-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 352#L419-1_T1_inittrue [1384] L419-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 364#startEXIT_T1_inittrue >[1674] startEXIT_T1_init-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 437#_parser_packetParserFINAL-D84true [1464] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 260#_parser_packetParserFINAL_T1_inittrue [1288] _parser_packetParserFINAL_T1_init-->_parser_packetParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 169#_parser_packetParserEXIT_T1_inittrue >[1734] _parser_packetParserEXIT_T1_init-->L330-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64#L330-D72true [1085] L330-D72-->L330_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 100#L330_T1_inittrue [1121] L330_T1_init-->L330_T1_init-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 271#L330_T1_init-D24true [1299] L330_T1_init-D24-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 256#verifyChecksumFINAL_T1_inittrue [1282] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 407#verifyChecksumEXIT_T1_inittrue >[1678] verifyChecksumEXIT_T1_init-->L331-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 514#L331-D75true [1538] L331-D75-->L331_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5#L331_T1_inittrue [1028] L331_T1_init-->L331_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 439#L331_T1_init-D39true [1465] L331_T1_init-D39-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 123#ingressENTRY_T1_inittrue [1143] ingressENTRY_T1_init-->L260_T1_init: Formula: (= v_hdr.ethernet.etherType_16 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 530#L260_T1_inittrue [1554] L260_T1_init-->L261_T1_init: Formula: (= 16 v_standard_metadata.ingress_port_27)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_27}  AuxVars[]  AssignedVars[] 477#L261_T1_inittrue [1504] L261_T1_init-->L293_T1_init: Formula: (= v_standard_metadata.mcast_grp_17 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_17}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 187#L293_T1_inittrue [1213] L293_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17#ingressEXIT_T1_inittrue >[1645] ingressEXIT_T1_init-->L332-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 554#L332-D123true [1579] L332-D123-->L332_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 103#L332_T1_inittrue [1125] L332_T1_init-->L332_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49#L332_T1_init-D51true [1072] L332_T1_init-D51-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 474#egressFINAL_T1_inittrue [1501] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 400#egressEXIT_T1_inittrue >[1752] egressEXIT_T1_init-->L333-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 83#L333-D102true [1101] L333-D102-->L333_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 358#L333_T1_inittrue [1389] L333_T1_init-->L333_T1_init-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 339#L333_T1_init-D42true [1367] L333_T1_init-D42-->createChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 104#createChecksumFINAL_T1_inittrue [1126] createChecksumFINAL_T1_init-->createChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 164#createChecksumEXIT_T1_inittrue >[1684] createChecksumEXIT_T1_init-->L334-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 409#L334-D87true [1437] L334-D87-->L334_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 252#L334_T1_inittrue [1276] L334_T1_init-->L335-1_T1_init: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 369#L335-1_T1_inittrue [1399] L335-1_T1_init-->L339_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and .cse0 v__p4ltl_0_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_0] 292#L339_T1_inittrue [1322] L339_T1_init-->L340_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_time_3 (select v_protect_c_last_primary_17 0)))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, _p4ltl_free_time=v__p4ltl_free_time_3}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_3, _p4ltl_1=v__p4ltl_1_7, protect_c_last_primary=v_protect_c_last_primary_17}  AuxVars[]  AssignedVars[_p4ltl_1] 567#L340_T1_inittrue [1590] L340_T1_init-->L341_T1_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_2] 209#L341_T1_inittrue [1235] L341_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_3_8) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_3=v__p4ltl_3_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_3] 318#mainFINAL_T1_inittrue [1347] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 329#mainEXIT_T1_inittrue >[1618] mainEXIT_T1_init-->L347-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 255#L347-1-D105true [1280] L347-1-D105-->L347-1_T0_S2: Formula: (and v__p4ltl_1_9 v__p4ltl_2_9 v__p4ltl_3_11 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 465#L347-1_T0_S2true [1491] L347-1_T0_S2-->L347_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 171#L347_T0_S2true [1194] L347_T0_S2-->L347_T0_S2-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 306#L347_T0_S2-D11true [1336] L347_T0_S2-D11-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 95#mainENTRY_T0_S2true [1115] mainENTRY_T0_S2-->mainENTRY_T0_S2-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 299#mainENTRY_T0_S2-D5true [1329] mainENTRY_T0_S2-D5-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 494#havocProcedureENTRY_T0_S2true [1519] havocProcedureENTRY_T0_S2-->L205_T0_S2: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 175#L205_T0_S2true [1197] L205_T0_S2-->L206_T0_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 163#L206_T0_S2true [1187] L206_T0_S2-->L207_T0_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 114#L207_T0_S2true [1135] L207_T0_S2-->L208_T0_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 246#L208_T0_S2true [1270] L208_T0_S2-->L209_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 492#L209_T0_S2true [1518] L209_T0_S2-->L210_T0_S2: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 496#L210_T0_S2true [1521] L210_T0_S2-->L211_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6#L211_T0_S2true [1029] L211_T0_S2-->L212_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 34#L212_T0_S2true [1057] L212_T0_S2-->L213_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 43#L213_T0_S2true [1067] L213_T0_S2-->L214_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 529#L214_T0_S2true [1552] L214_T0_S2-->L215_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 125#L215_T0_S2true [1146] L215_T0_S2-->L216_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 287#L216_T0_S2true [1317] L216_T0_S2-->L217_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 374#L217_T0_S2true [1405] L217_T0_S2-->L218_T0_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 55#L218_T0_S2true [1076] L218_T0_S2-->L219_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 98#L219_T0_S2true [1118] L219_T0_S2-->L220_T0_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 153#L220_T0_S2true [1176] L220_T0_S2-->L221_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 425#L221_T0_S2true [1455] L221_T0_S2-->L222_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 220#L222_T0_S2true [1246] L222_T0_S2-->L223_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_4 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 263#L223_T0_S2true [1290] L223_T0_S2-->L224_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 129#L224_T0_S2true [1150] L224_T0_S2-->L225_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 340#L225_T0_S2true [1368] L225_T0_S2-->L226_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2#L226_T0_S2true [1025] L226_T0_S2-->L227_T0_S2: Formula: (and (<= v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 8#L227_T0_S2true [1031] L227_T0_S2-->L228_T0_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 371#L228_T0_S2true [1402] L228_T0_S2-->L229_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 150#L229_T0_S2true [1174] L229_T0_S2-->L230_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 543#L230_T0_S2true [1566] L230_T0_S2-->L231_T0_S2: Formula: (and (<= 0 v_hdr.topology.identifier_13) (<= v_hdr.topology.identifier_13 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 466#L231_T0_S2true [1494] L231_T0_S2-->L232_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 310#L232_T0_S2true [1339] L232_T0_S2-->L233_T0_S2: Formula: (and (<= 0 v_hdr.topology.port_19) (<= v_hdr.topology.port_19 65536))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 71#L233_T0_S2true [1092] L233_T0_S2-->L234_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 138#L234_T0_S2true [1158] L234_T0_S2-->L235_T0_S2: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 118#L235_T0_S2true [1139] L235_T0_S2-->L236_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 341#L236_T0_S2true [1370] L236_T0_S2-->L237_T0_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 170#L237_T0_S2true [1192] L237_T0_S2-->L238_T0_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 534#L238_T0_S2true [1557] L238_T0_S2-->L239_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 472#L239_T0_S2true [1499] L239_T0_S2-->L240_T0_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 332#L240_T0_S2true [1361] L240_T0_S2-->L241_T0_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 337#L241_T0_S2true [1365] L241_T0_S2-->L242_T0_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 307#L242_T0_S2true [1337] L242_T0_S2-->L243_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 147#L243_T0_S2true [1169] L243_T0_S2-->L244_T0_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 282#L244_T0_S2true [1311] L244_T0_S2-->L245_T0_S2: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 227#L245_T0_S2true [1250] L245_T0_S2-->L246_T0_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 471#L246_T0_S2true [1498] L246_T0_S2-->L247_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 354#L247_T0_S2true [1385] L247_T0_S2-->L248_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_25}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 78#L248_T0_S2true [1097] L248_T0_S2-->L249_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 77#L249_T0_S2true [1096] L249_T0_S2-->L250_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 527#L250_T0_S2true [1551] L250_T0_S2-->L251_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 130#L251_T0_S2true [1151] L251_T0_S2-->L252_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 308#L252_T0_S2true [1338] L252_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 540#havocProcedureFINAL_T0_S2true [1563] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 322#havocProcedureEXIT_T0_S2true >[1641] havocProcedureEXIT_T0_S2-->L329-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 355#L329-D65true [1386] L329-D65-->L329_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 547#L329_T0_S2true [1570] L329_T0_S2-->L329_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 321#L329_T0_S2-D53true [1349] L329_T0_S2-D53-->_parser_packetParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 176#_parser_packetParserENTRY_T0_S2true [1198] _parser_packetParserENTRY_T0_S2-->_parser_packetParserENTRY_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 488#_parser_packetParserENTRY_T0_S2-D59true [1514] _parser_packetParserENTRY_T0_S2-D59-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35#startENTRY_T0_S2true [1058] startENTRY_T0_S2-->L419_T0_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 381#L419_T0_S2true [1410] L419_T0_S2-->L419-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 283#L419-1_T0_S2true [1312] L419-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 482#startEXIT_T0_S2true >[1751] startEXIT_T0_S2-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 196#_parser_packetParserFINAL-D83true [1223] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 315#_parser_packetParserFINAL_T0_S2true [1344] _parser_packetParserFINAL_T0_S2-->_parser_packetParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 564#_parser_packetParserEXIT_T0_S2true >[1605] _parser_packetParserEXIT_T0_S2-->L330-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 388#L330-D71true [1418] L330-D71-->L330_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53#L330_T0_S2true [1074] L330_T0_S2-->L330_T0_S2-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29#L330_T0_S2-D23true [1051] L330_T0_S2-D23-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 214#verifyChecksumFINAL_T0_S2true [1240] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 438#verifyChecksumEXIT_T0_S2true >[1711] verifyChecksumEXIT_T0_S2-->L331-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 320#L331-D74true [1348] L331-D74-->L331_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 417#L331_T0_S2true [1446] L331_T0_S2-->L331_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 212#L331_T0_S2-D38true [1239] L331_T0_S2-D38-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 240#ingressENTRY_T0_S2true [1264] ingressENTRY_T0_S2-->L260_T0_S2: Formula: (= v_hdr.ethernet.etherType_26 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 549#L260_T0_S2true [1572] L260_T0_S2-->L261_T0_S2: Formula: (= 16 v_standard_metadata.ingress_port_20)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[] 142#L261_T0_S2true [1162] L261_T0_S2-->L293_T0_S2: Formula: (= v_standard_metadata.mcast_grp_18 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 259#L293_T0_S2true [1286] L293_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 535#ingressEXIT_T0_S2true >[1720] ingressEXIT_T0_S2-->L332-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 405#L332-D122true [1434] L332-D122-->L332_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 298#L332_T0_S2true [1328] L332_T0_S2-->L332_T0_S2-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 386#L332_T0_S2-D50true [1415] L332_T0_S2-D50-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23#egressFINAL_T0_S2true [1045] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 221#egressEXIT_T0_S2true >[1636] egressEXIT_T0_S2-->L333-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 247#L333-D101true [1271] L333-D101-->L333_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47#L333_T0_S2true [1070] L333_T0_S2-->L333_T0_S2-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65#L333_T0_S2-D41true [1086] L333_T0_S2-D41-->createChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 249#createChecksumFINAL_T0_S2true [1273] createChecksumFINAL_T0_S2-->createChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 225#createChecksumEXIT_T0_S2true >[1682] createChecksumEXIT_T0_S2-->L334-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 158#L334-D86true [1180] L334-D86-->L334_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 351#L334_T0_S2true [1382] L334_T0_S2-->L335-1_T0_S2: Formula: v_forward_27  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 418#L335-1_T0_S2true [1447] L335-1_T0_S2-->L339_T0_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_24))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_0] 132#L339_T0_S2true [1153] L339_T0_S2-->L340_T0_S2: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_18 0) v__p4ltl_free_time_4))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, _p4ltl_free_time=v__p4ltl_free_time_4}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_4, _p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_18}  AuxVars[]  AssignedVars[_p4ltl_1] 421#L340_T0_S2true [1450] L340_T0_S2-->L341_T0_S2: Formula: (let ((.cse0 (= v_meta.primary_24 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  AuxVars[]  AssignedVars[_p4ltl_2] 223#L341_T0_S2true [1247] L341_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_3=v__p4ltl_3_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_3] 217#mainFINAL_T0_S2true [1243] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 557#mainEXIT_T0_S2true >[1703] mainEXIT_T0_S2-->L347-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 210#L347-1-D104true [1237] L347-1-D104-->L347-1_accept_S3: Formula: (and v__p4ltl_3_14 (not v__p4ltl_0_12) (not v__p4ltl_1_11))  InVars {_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  OutVars{_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  AuxVars[]  AssignedVars[] 166#L347-1_accept_S3true 
[2023-01-16 04:15:00,625 INFO  L754   eck$LassoCheckResult]: Loop: 166#L347-1_accept_S3true [1189] L347-1_accept_S3-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16#L347_accept_S3true [1039] L347_accept_S3-->L347_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 515#L347_accept_S3-D10true [1539] L347_accept_S3-D10-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 419#mainENTRY_accept_S3true [1448] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 289#mainENTRY_accept_S3-D4true [1319] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 524#havocProcedureENTRY_accept_S3true [1547] havocProcedureENTRY_accept_S3-->L205_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 269#L205_accept_S3true [1295] L205_accept_S3-->L206_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 499#L206_accept_S3true [1523] L206_accept_S3-->L207_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 363#L207_accept_S3true [1394] L207_accept_S3-->L208_accept_S3: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 253#L208_accept_S3true [1277] L208_accept_S3-->L209_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 454#L209_accept_S3true [1480] L209_accept_S3-->L210_accept_S3: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 522#L210_accept_S3true [1545] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 575#L211_accept_S3true [1599] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 194#L212_accept_S3true [1220] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 395#L213_accept_S3true [1426] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 415#L214_accept_S3true [1444] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 117#L215_accept_S3true [1138] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 404#L216_accept_S3true [1432] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 336#L217_accept_S3true [1364] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 550#L218_accept_S3true [1574] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 85#L219_accept_S3true [1103] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 468#L220_accept_S3true [1493] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 334#L221_accept_S3true [1363] L221_accept_S3-->L222_accept_S3: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 238#L222_accept_S3true [1262] L222_accept_S3-->L223_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 262#L223_accept_S3true [1287] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 344#L224_accept_S3true [1372] L224_accept_S3-->L225_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 545#L225_accept_S3true [1568] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 10#L226_accept_S3true [1032] L226_accept_S3-->L227_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 416#L227_accept_S3true [1445] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 275#L228_accept_S3true [1303] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.topology_2 false))  InVars {emit=v_emit_18, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_17, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 314#L229_accept_S3true [1343] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 414#L230_accept_S3true [1443] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.topology.identifier_14 4294967296) (<= 0 v_hdr.topology.identifier_14))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_14}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[] 200#L231_accept_S3true [1225] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 428#L232_accept_S3true [1456] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 72#L233_accept_S3true [1091] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 326#L234_accept_S3true [1353] L234_accept_S3-->L235_accept_S3: Formula: (and (<= v_hdr.topology.prefix_13 4294967296) (<= 0 v_hdr.topology.prefix_13))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_13}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[] 348#L235_accept_S3true [1377] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 511#L236_accept_S3true [1535] L236_accept_S3-->L237_accept_S3: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 174#L237_accept_S3true [1196] L237_accept_S3-->L238_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 14#L238_accept_S3true [1038] L238_accept_S3-->L239_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 432#L239_accept_S3true [1460] L239_accept_S3-->L240_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 63#L240_accept_S3true [1083] L240_accept_S3-->L241_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 504#L241_accept_S3true [1526] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 424#L242_accept_S3true [1454] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 293#L243_accept_S3true [1323] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 313#L244_accept_S3true [1342] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.accepted_26 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 551#L245_accept_S3true [1575] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 190#L246_accept_S3true [1217] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 528#L247_accept_S3true [1550] L247_accept_S3-->L248_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 134#L248_accept_S3true [1155] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 108#L249_accept_S3true [1129] L249_accept_S3-->L250_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 357#L250_accept_S3true [1388] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 189#L251_accept_S3true [1215] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 375#L252_accept_S3true [1406] L252_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 121#havocProcedureFINAL_accept_S3true [1141] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46#havocProcedureEXIT_accept_S3true >[1785] havocProcedureEXIT_accept_S3-->L329-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 333#L329-D64true [1360] L329-D64-->L329_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 148#L329_accept_S3true [1170] L329_accept_S3-->L329_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37#L329_accept_S3-D52true [1061] L329_accept_S3-D52-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 224#_parser_packetParserENTRY_accept_S3true [1248] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38#_parser_packetParserENTRY_accept_S3-D58true [1060] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 458#startENTRY_accept_S3true [1482] startENTRY_accept_S3-->L419_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 266#L419_accept_S3true [1294] L419_accept_S3-->L419-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 81#L419-1_accept_S3true [1099] L419-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 478#startEXIT_accept_S3true >[1656] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 111#_parser_packetParserFINAL-D82true [1132] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 484#_parser_packetParserFINAL_accept_S3true [1509] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 319#_parser_packetParserEXIT_accept_S3true >[1608] _parser_packetParserEXIT_accept_S3-->L330-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 297#L330-D70true [1327] L330-D70-->L330_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 518#L330_accept_S3true [1540] L330_accept_S3-->L330_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 198#L330_accept_S3-D22true [1224] L330_accept_S3-D22-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 473#verifyChecksumFINAL_accept_S3true [1500] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 566#verifyChecksumEXIT_accept_S3true >[1702] verifyChecksumEXIT_accept_S3-->L331-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 498#L331-D73true [1522] L331-D73-->L331_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 422#L331_accept_S3true [1451] L331_accept_S3-->L331_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 359#L331_accept_S3-D37true [1390] L331_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 345#ingressENTRY_accept_S3true [1373] ingressENTRY_accept_S3-->L260_accept_S3: Formula: (= v_hdr.ethernet.etherType_18 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 102#L260_accept_S3true [1123] L260_accept_S3-->L261_accept_S3: Formula: (= 16 v_standard_metadata.ingress_port_36)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_36}  AuxVars[]  AssignedVars[] 206#L261_accept_S3true [1229] L261_accept_S3-->L293_accept_S3: Formula: (= v_standard_metadata.mcast_grp_16 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_16}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 396#L293_accept_S3true [1425] L293_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 379#ingressEXIT_accept_S3true >[1757] ingressEXIT_accept_S3-->L332-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 301#L332-D121true [1330] L332-D121-->L332_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 203#L332_accept_S3true [1228] L332_accept_S3-->L332_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 506#L332_accept_S3-D49true [1531] L332_accept_S3-D49-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 436#egressFINAL_accept_S3true [1463] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 483#egressEXIT_accept_S3true >[1745] egressEXIT_accept_S3-->L333-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 312#L333-D100true [1340] L333-D100-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 323#L333_accept_S3true [1350] L333_accept_S3-->L333_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 353#L333_accept_S3-D40true [1383] L333_accept_S3-D40-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30#createChecksumFINAL_accept_S3true [1052] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 213#createChecksumEXIT_accept_S3true >[1638] createChecksumEXIT_accept_S3-->L334-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 561#L334-D85true [1584] L334-D85-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 392#L334_accept_S3true [1421] L334_accept_S3-->L335-1_accept_S3: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 133#L335-1_accept_S3true [1154] L335-1_accept_S3-->L339_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_25))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_0] 500#L339_accept_S3true [1524] L339_accept_S3-->L340_accept_S3: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_16 0) v__p4ltl_free_time_2))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, _p4ltl_free_time=v__p4ltl_free_time_2}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_2, _p4ltl_1=v__p4ltl_1_6, protect_c_last_primary=v_protect_c_last_primary_16}  AuxVars[]  AssignedVars[_p4ltl_1] 342#L340_accept_S3true [1369] L340_accept_S3-->L341_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and (not v__p4ltl_2_8) (not .cse0)) (and v__p4ltl_2_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{_p4ltl_2=v__p4ltl_2_8, standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_2] 452#L341_accept_S3true [1477] L341_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_3_7)) (and v__p4ltl_3_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_3=v__p4ltl_3_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_3] 116#mainFINAL_accept_S3true [1136] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 548#mainEXIT_accept_S3true >[1761] mainEXIT_accept_S3-->L347-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 448#L347-1-D103true [1474] L347-1-D103-->L347-1_accept_S3: Formula: v__p4ltl_3_9  InVars {_p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 166#L347-1_accept_S3true 
[2023-01-16 04:15:00,631 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:00,631 INFO  L85        PathProgramCache]: Analyzing trace with hash -972525220, now seen corresponding path program 1 times
[2023-01-16 04:15:00,641 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:00,641 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1110340878]
[2023-01-16 04:15:00,641 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:00,642 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:00,694 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:00,801 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:00,851 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:00,911 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:00,916 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:00,932 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:00,934 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:00,943 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:00,945 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:00,947 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:00,949 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:00,961 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:00,963 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:00,971 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 80
[2023-01-16 04:15:00,973 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:00,974 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 85
[2023-01-16 04:15:00,975 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:00,978 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 102
[2023-01-16 04:15:00,989 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:01,007 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:01,010 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:01,015 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:01,017 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:01,018 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:01,019 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:01,020 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:01,021 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:01,022 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:01,023 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:01,026 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 80
[2023-01-16 04:15:01,027 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:01,028 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 85
[2023-01-16 04:15:01,029 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:01,031 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:01,032 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:01,032 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1110340878]
[2023-01-16 04:15:01,033 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1110340878] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:01,033 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:01,033 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-01-16 04:15:01,034 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [610964983]
[2023-01-16 04:15:01,035 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:01,040 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:01,041 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:01,071 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-01-16 04:15:01,071 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=22, Invalid=50, Unknown=0, NotChecked=0, Total=72
[2023-01-16 04:15:01,074 INFO  L87              Difference]: Start difference. First operand  has 577 states, 456 states have (on average 1.1030701754385965) internal successors, (503), 456 states have internal predecessors, (503), 61 states have call successors, (61), 61 states have call predecessors, (61), 60 states have return successors, (180), 60 states have call predecessors, (180), 60 states have call successors, (180) Second operand  has 9 states, 9 states have (on average 18.666666666666668) internal successors, (168), 4 states have internal predecessors, (168), 3 states have call successors, (17), 6 states have call predecessors, (17), 4 states have return successors, (16), 3 states have call predecessors, (16), 3 states have call successors, (16)
[2023-01-16 04:15:02,458 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:02,458 INFO  L93              Difference]: Finished difference Result 811 states and 872 transitions.
[2023-01-16 04:15:02,460 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 19 states. 
[2023-01-16 04:15:02,465 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 811 states and 872 transitions.
[2023-01-16 04:15:02,472 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 04:15:02,481 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 811 states to 811 states and 872 transitions.
[2023-01-16 04:15:02,482 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 261
[2023-01-16 04:15:02,482 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 261
[2023-01-16 04:15:02,483 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 811 states and 872 transitions.
[2023-01-16 04:15:02,486 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:02,486 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 811 states and 872 transitions.
[2023-01-16 04:15:02,501 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 811 states and 872 transitions.
[2023-01-16 04:15:02,523 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 811 to 625.
[2023-01-16 04:15:02,525 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 625 states, 486 states have (on average 1.0905349794238683) internal successors, (530), 489 states have internal predecessors, (530), 67 states have call successors, (67), 67 states have call predecessors, (67), 72 states have return successors, (72), 69 states have call predecessors, (72), 66 states have call successors, (72)
[2023-01-16 04:15:02,527 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 625 states to 625 states and 669 transitions.
[2023-01-16 04:15:02,528 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 625 states and 669 transitions.
[2023-01-16 04:15:02,528 INFO  L399   stractBuchiCegarLoop]: Abstraction has 625 states and 669 transitions.
[2023-01-16 04:15:02,528 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-01-16 04:15:02,528 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 625 states and 669 transitions.
[2023-01-16 04:15:02,530 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:02,530 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:02,530 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:02,532 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:02,532 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:02,535 INFO  L752   eck$LassoCheckResult]: Stem: 1832#ULTIMATE.startENTRY_NONWA [1114] ULTIMATE.startENTRY_NONWA-->L347-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1998#L347-1_T1_init [1147] L347-1_T1_init-->L347_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1803#L347_T1_init [1534] L347_T1_init-->L347_T1_init-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2053#L347_T1_init-D12 [1149] L347_T1_init-D12-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1857#mainENTRY_T1_init [1458] mainENTRY_T1_init-->mainENTRY_T1_init-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2346#mainENTRY_T1_init-D6 [1487] mainENTRY_T1_init-D6-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2267#havocProcedureENTRY_T1_init [1335] havocProcedureENTRY_T1_init-->L205_T1_init: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 2268#L205_T1_init [1345] L205_T1_init-->L206_T1_init: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 2183#L206_T1_init [1252] L206_T1_init-->L207_T1_init: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2184#L207_T1_init [1449] L207_T1_init-->L208_T1_init: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2341#L208_T1_init [1497] L208_T1_init-->L209_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2366#L209_T1_init [1541] L209_T1_init-->L210_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2277#L210_T1_init [1346] L210_T1_init-->L211_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2173#L211_T1_init [1244] L211_T1_init-->L212_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2159#L212_T1_init [1234] L212_T1_init-->L213_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2160#L213_T1_init [1583] L213_T1_init-->L214_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2266#L214_T1_init [1333] L214_T1_init-->L215_T1_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2234#L215_T1_init [1305] L215_T1_init-->L216_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 1856#L216_T1_init [1048] L216_T1_init-->L217_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 1858#L217_T1_init [1592] L217_T1_init-->L218_T1_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2226#L218_T1_init [1298] L218_T1_init-->L219_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2087#L219_T1_init [1177] L219_T1_init-->L220_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2088#L220_T1_init [1356] L220_T1_init-->L221_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 2027#L221_T1_init [1134] L221_T1_init-->L222_T1_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2028#L222_T1_init [1231] L222_T1_init-->L223_T1_init: Formula: (= (store v_emit_14 v_hdr.ethernet_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 2156#L223_T1_init [1537] L223_T1_init-->L224_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2255#L224_T1_init [1324] L224_T1_init-->L225_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2235#L225_T1_init [1307] L225_T1_init-->L226_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2236#L226_T1_init [1459] L226_T1_init-->L227_T1_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 2256#L227_T1_init [1325] L227_T1_init-->L228_T1_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 2257#L228_T1_init [1398] L228_T1_init-->L229_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 2316#L229_T1_init [1481] L229_T1_init-->L230_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 2238#L230_T1_init [1309] L230_T1_init-->L231_T1_init: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 2102#L231_T1_init [1188] L231_T1_init-->L232_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 2103#L232_T1_init [1260] L232_T1_init-->L233_T1_init: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 1967#L233_T1_init [1095] L233_T1_init-->L234_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 1968#L234_T1_init [1520] L234_T1_init-->L235_T1_init: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 2237#L235_T1_init [1308] L235_T1_init-->L236_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 1859#L236_T1_init [1049] L236_T1_init-->L237_T1_init: Formula: (and (<= 0 v_hdr.topology.mac_13) (<= v_hdr.topology.mac_13 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 1860#L237_T1_init [1071] L237_T1_init-->L238_T1_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 1910#L238_T1_init [1517] L238_T1_init-->L239_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 1928#L239_T1_init [1078] L239_T1_init-->L240_T1_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 1929#L240_T1_init [1479] L240_T1_init-->L241_T1_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2358#L241_T1_init [1580] L241_T1_init-->L242_T1_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2338#L242_T1_init [1436] L242_T1_init-->L243_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2339#L243_T1_init [1490] L243_T1_init-->L244_T1_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2363#L244_T1_init [1565] L244_T1_init-->L245_T1_init: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 2204#L245_T1_init [1272] L245_T1_init-->L246_T1_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 2196#L246_T1_init [1267] L246_T1_init-->L247_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2197#L247_T1_init [1433] L247_T1_init-->L248_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2265#L248_T1_init [1332] L248_T1_init-->L249_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2152#L249_T1_init [1226] L249_T1_init-->L250_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2129#L250_T1_init [1214] L250_T1_init-->L251_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2130#L251_T1_init [1313] L251_T1_init-->L252_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2213#L252_T1_init [1283] L252_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2214#havocProcedureFINAL_T1_init [1587] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1919#havocProcedureEXIT_T1_init >[1686] havocProcedureEXIT_T1_init-->L329-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1920#L329-D66 [1257] L329-D66-->L329_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1862#L329_T1_init [1087] L329_T1_init-->L329_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1861#L329_T1_init-D54 [1050] L329_T1_init-D54-->_parser_packetParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1863#_parser_packetParserENTRY_T1_init [1569] _parser_packetParserENTRY_T1_init-->_parser_packetParserENTRY_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1997#_parser_packetParserENTRY_T1_init-D60 [1113] _parser_packetParserENTRY_T1_init-D60-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1917#startENTRY_T1_init [1073] startENTRY_T1_init-->L419_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1918#L419_T1_init [1441] L419_T1_init-->L419-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 2340#L419-1_T1_init [1384] L419-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2312#startEXIT_T1_init >[1674] startEXIT_T1_init-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2313#_parser_packetParserFINAL-D84 [1464] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2218#_parser_packetParserFINAL_T1_init [1288] _parser_packetParserFINAL_T1_init-->_parser_packetParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2107#_parser_packetParserEXIT_T1_init >[1734] _parser_packetParserEXIT_T1_init-->L330-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1944#L330-D72 [1085] L330-D72-->L330_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1945#L330_T1_init [1121] L330_T1_init-->L330_T1_init-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2006#L330_T1_init-D24 [1299] L330_T1_init-D24-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2211#verifyChecksumFINAL_T1_init [1282] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2212#verifyChecksumEXIT_T1_init >[1678] verifyChecksumEXIT_T1_init-->L331-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2337#L331-D75 [1538] L331-D75-->L331_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1802#L331_T1_init [1028] L331_T1_init-->L331_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1804#L331_T1_init-D39 [1465] L331_T1_init-D39-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2045#ingressENTRY_T1_init [1144] ingressENTRY_T1_init-->L271_T1_init: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 2046#L271_T1_init [1326] L271_T1_init-->L272_T1_init: Formula: (= v_meta.accepted_17 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[meta.accepted] 2258#L272_T1_init [1513] L272_T1_init-->L272-2_T1_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 1820#L272-2_T1_init [1036] L272-2_T1_init-->L293_T1_init: Formula: (not (= v_meta.accepted_19 1))  InVars {meta.accepted=v_meta.accepted_19}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[] 1822#L293_T1_init [1213] L293_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2128#ingressEXIT_T1_init >[1645] ingressEXIT_T1_init-->L332-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1836#L332-D123 [1579] L332-D123-->L332_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1912#L332_T1_init [1125] L332_T1_init-->L332_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1911#L332_T1_init-D51 [1072] L332_T1_init-D51-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1913#egressFINAL_T1_init [1501] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2335#egressEXIT_T1_init >[1752] egressEXIT_T1_init-->L333-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1980#L333-D102 [1101] L333-D102-->L333_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1981#L333_T1_init [1389] L333_T1_init-->L333_T1_init-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2297#L333_T1_init-D42 [1367] L333_T1_init-D42-->createChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2012#createChecksumFINAL_T1_init [1126] createChecksumFINAL_T1_init-->createChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2013#createChecksumEXIT_T1_init >[1684] createChecksumEXIT_T1_init-->L334-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2101#L334-D87 [1437] L334-D87-->L334_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2205#L334_T1_init [1276] L334_T1_init-->L335-1_T1_init: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 2207#L335-1_T1_init [1399] L335-1_T1_init-->L339_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and .cse0 v__p4ltl_0_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_0] 2251#L339_T1_init [1322] L339_T1_init-->L340_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_time_3 (select v_protect_c_last_primary_17 0)))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, _p4ltl_free_time=v__p4ltl_free_time_3}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_3, _p4ltl_1=v__p4ltl_1_7, protect_c_last_primary=v_protect_c_last_primary_17}  AuxVars[]  AssignedVars[_p4ltl_1] 2252#L340_T1_init [1590] L340_T1_init-->L341_T1_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_2] 2161#L341_T1_init [1235] L341_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_3_8) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_3=v__p4ltl_3_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_3] 2162#mainFINAL_T1_init [1347] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2278#mainEXIT_T1_init >[1618] mainEXIT_T1_init-->L347-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2210#L347-1-D105 [1280] L347-1-D105-->L347-1_T0_S2: Formula: (and v__p4ltl_1_9 v__p4ltl_2_9 v__p4ltl_3_11 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 2164#L347-1_T0_S2 [1491] L347-1_T0_S2-->L347_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1908#L347_T0_S2 [1194] L347_T0_S2-->L347_T0_S2-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2110#L347_T0_S2-D11 [1336] L347_T0_S2-D11-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1794#mainENTRY_T0_S2 [1115] mainENTRY_T0_S2-->mainENTRY_T0_S2-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2000#mainENTRY_T0_S2-D5 [1329] mainENTRY_T0_S2-D5-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2261#havocProcedureENTRY_T0_S2 [1519] havocProcedureENTRY_T0_S2-->L205_T0_S2: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 2116#L205_T0_S2 [1197] L205_T0_S2-->L206_T0_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 2100#L206_T0_S2 [1187] L206_T0_S2-->L207_T0_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2029#L207_T0_S2 [1135] L207_T0_S2-->L208_T0_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2030#L208_T0_S2 [1270] L208_T0_S2-->L209_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2203#L209_T0_S2 [1518] L209_T0_S2-->L210_T0_S2: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2373#L210_T0_S2 [1521] L210_T0_S2-->L211_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 1805#L211_T0_S2 [1029] L211_T0_S2-->L212_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 1806#L212_T0_S2 [1057] L212_T0_S2-->L213_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 1880#L213_T0_S2 [1067] L213_T0_S2-->L214_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 1899#L214_T0_S2 [1552] L214_T0_S2-->L215_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2049#L215_T0_S2 [1146] L215_T0_S2-->L216_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2050#L216_T0_S2 [1317] L216_T0_S2-->L217_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2244#L217_T0_S2 [1405] L217_T0_S2-->L218_T0_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 1923#L218_T0_S2 [1076] L218_T0_S2-->L219_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 1924#L219_T0_S2 [1118] L219_T0_S2-->L220_T0_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2004#L220_T0_S2 [1176] L220_T0_S2-->L221_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 2086#L221_T0_S2 [1455] L221_T0_S2-->L222_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2175#L222_T0_S2 [1246] L222_T0_S2-->L223_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_4 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 2176#L223_T0_S2 [1290] L223_T0_S2-->L224_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2054#L224_T0_S2 [1150] L224_T0_S2-->L225_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2055#L225_T0_S2 [1368] L225_T0_S2-->L226_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 1793#L226_T0_S2 [1025] L226_T0_S2-->L227_T0_S2: Formula: (and (<= v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 1795#L227_T0_S2 [1031] L227_T0_S2-->L228_T0_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 1810#L228_T0_S2 [1402] L228_T0_S2-->L229_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 2083#L229_T0_S2 [1174] L229_T0_S2-->L230_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 2084#L230_T0_S2 [1566] L230_T0_S2-->L231_T0_S2: Formula: (and (<= 0 v_hdr.topology.identifier_13) (<= v_hdr.topology.identifier_13 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 2364#L231_T0_S2 [1494] L231_T0_S2-->L232_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 2272#L232_T0_S2 [1339] L232_T0_S2-->L233_T0_S2: Formula: (and (<= 0 v_hdr.topology.port_19) (<= v_hdr.topology.port_19 65536))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 1956#L233_T0_S2 [1092] L233_T0_S2-->L234_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 1957#L234_T0_S2 [1158] L234_T0_S2-->L235_T0_S2: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 2038#L235_T0_S2 [1139] L235_T0_S2-->L236_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 2039#L236_T0_S2 [1370] L236_T0_S2-->L237_T0_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 2108#L237_T0_S2 [1192] L237_T0_S2-->L238_T0_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2109#L238_T0_S2 [1557] L238_T0_S2-->L239_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2367#L239_T0_S2 [1499] L239_T0_S2-->L240_T0_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2290#L240_T0_S2 [1361] L240_T0_S2-->L241_T0_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2291#L241_T0_S2 [1365] L241_T0_S2-->L242_T0_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2269#L242_T0_S2 [1337] L242_T0_S2-->L243_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2079#L243_T0_S2 [1169] L243_T0_S2-->L244_T0_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2080#L244_T0_S2 [1311] L244_T0_S2-->L245_T0_S2: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 2181#L245_T0_S2 [1250] L245_T0_S2-->L246_T0_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 2182#L246_T0_S2 [1498] L246_T0_S2-->L247_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2308#L247_T0_S2 [1385] L247_T0_S2-->L248_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_25}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 1971#L248_T0_S2 [1097] L248_T0_S2-->L249_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 1969#L249_T0_S2 [1096] L249_T0_S2-->L250_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 1970#L250_T0_S2 [1551] L250_T0_S2-->L251_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2056#L251_T0_S2 [1151] L251_T0_S2-->L252_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2057#L252_T0_S2 [1338] L252_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2270#havocProcedureFINAL_T0_S2 [1563] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2282#havocProcedureEXIT_T0_S2 >[1641] havocProcedureEXIT_T0_S2-->L329-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2283#L329-D65 [1386] L329-D65-->L329_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2117#L329_T0_S2 [1570] L329_T0_S2-->L329_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2281#L329_T0_S2-D53 [1349] L329_T0_S2-D53-->_parser_packetParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1882#_parser_packetParserENTRY_T0_S2 [1198] _parser_packetParserENTRY_T0_S2-->_parser_packetParserENTRY_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2118#_parser_packetParserENTRY_T0_S2-D59 [1514] _parser_packetParserENTRY_T0_S2-D59-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1881#startENTRY_T0_S2 [1058] startENTRY_T0_S2-->L419_T0_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1883#L419_T0_S2 [1410] L419_T0_S2-->L419-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 2240#L419-1_T0_S2 [1312] L419-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2241#startEXIT_T0_S2 >[1751] startEXIT_T0_S2-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2143#_parser_packetParserFINAL-D83 [1223] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2144#_parser_packetParserFINAL_T0_S2 [1344] _parser_packetParserFINAL_T0_S2-->_parser_packetParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2276#_parser_packetParserEXIT_T0_S2 >[1605] _parser_packetParserEXIT_T0_S2-->L330-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2325#L330-D71 [1418] L330-D71-->L330_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1868#L330_T0_S2 [1074] L330_T0_S2-->L330_T0_S2-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1867#L330_T0_S2-D23 [1051] L330_T0_S2-D23-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1869#verifyChecksumFINAL_T0_S2 [1240] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2169#verifyChecksumEXIT_T0_S2 >[1711] verifyChecksumEXIT_T0_S2-->L331-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2280#L331-D74 [1348] L331-D74-->L331_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1940#L331_T0_S2 [1446] L331_T0_S2-->L331_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2166#L331_T0_S2-D38 [1239] L331_T0_S2-D38-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2167#ingressENTRY_T0_S2 [1265] ingressENTRY_T0_S2-->L271_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_27 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 2194#L271_T0_S2 [1318] L271_T0_S2-->L272_T0_S2: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 2215#L272_T0_S2 [1285] L272_T0_S2-->L272-2_T0_S2: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 2216#L272-2_T0_S2 [1392] L272-2_T0_S2-->L293_T0_S2: Formula: (not (= v_meta.accepted_15 1))  InVars {meta.accepted=v_meta.accepted_15}  OutVars{meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[] 2048#L293_T0_S2 [1286] L293_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2384#ingressEXIT_T0_S2 >[1720] ingressEXIT_T0_S2-->L332-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2336#L332-D122 [1434] L332-D122-->L332_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1850#L332_T0_S2 [1328] L332_T0_S2-->L332_T0_S2-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2260#L332_T0_S2-D50 [1415] L332_T0_S2-D50-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1849#egressFINAL_T0_S2 [1045] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1851#egressEXIT_T0_S2 >[1636] egressEXIT_T0_S2-->L333-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2177#L333-D101 [1271] L333-D101-->L333_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1907#L333_T0_S2 [1070] L333_T0_S2-->L333_T0_S2-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1909#L333_T0_S2-D41 [1086] L333_T0_S2-D41-->createChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1946#createChecksumFINAL_T0_S2 [1273] createChecksumFINAL_T0_S2-->createChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2180#createChecksumEXIT_T0_S2 >[1682] createChecksumEXIT_T0_S2-->L334-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2092#L334-D86 [1180] L334-D86-->L334_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2093#L334_T0_S2 [1382] L334_T0_S2-->L335-1_T0_S2: Formula: v_forward_27  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 2125#L335-1_T0_S2 [1447] L335-1_T0_S2-->L339_T0_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_24))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_0] 2059#L339_T0_S2 [1153] L339_T0_S2-->L340_T0_S2: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_18 0) v__p4ltl_free_time_4))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, _p4ltl_free_time=v__p4ltl_free_time_4}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_4, _p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_18}  AuxVars[]  AssignedVars[_p4ltl_1] 2060#L340_T0_S2 [1450] L340_T0_S2-->L341_T0_S2: Formula: (let ((.cse0 (= v_meta.primary_24 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  AuxVars[]  AssignedVars[_p4ltl_2] 2179#L341_T0_S2 [1247] L341_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_3=v__p4ltl_3_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_3] 2171#mainFINAL_T0_S2 [1243] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2172#mainEXIT_T0_S2 >[1703] mainEXIT_T0_S2-->L347-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2163#L347-1-D104 [1237] L347-1-D104-->L347-1_accept_S3: Formula: (and v__p4ltl_3_14 (not v__p4ltl_0_12) (not v__p4ltl_1_11))  InVars {_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  OutVars{_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  AuxVars[]  AssignedVars[] 2104#L347-1_accept_S3 
[2023-01-16 04:15:02,536 INFO  L754   eck$LassoCheckResult]: Loop: 2104#L347-1_accept_S3 [1189] L347-1_accept_S3-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1831#L347_accept_S3 [1039] L347_accept_S3-->L347_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1833#L347_accept_S3-D10 [1539] L347_accept_S3-D10-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1815#mainENTRY_accept_S3 [1448] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2245#mainENTRY_accept_S3-D4 [1319] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2246#havocProcedureENTRY_accept_S3 [1547] havocProcedureENTRY_accept_S3-->L205_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 2224#L205_accept_S3 [1295] L205_accept_S3-->L206_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 2225#L206_accept_S3 [1523] L206_accept_S3-->L207_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2311#L207_accept_S3 [1394] L207_accept_S3-->L208_accept_S3: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2208#L208_accept_S3 [1277] L208_accept_S3-->L209_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2209#L209_accept_S3 [1480] L209_accept_S3-->L210_accept_S3: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2359#L210_accept_S3 [1545] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2381#L211_accept_S3 [1599] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2140#L212_accept_S3 [1220] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2141#L213_accept_S3 [1426] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2331#L214_accept_S3 [1444] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2036#L215_accept_S3 [1138] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2037#L216_accept_S3 [1432] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2294#L217_accept_S3 [1364] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2295#L218_accept_S3 [1574] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 1984#L219_accept_S3 [1103] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 1985#L220_accept_S3 [1493] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 2292#L221_accept_S3 [1363] L221_accept_S3-->L222_accept_S3: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2190#L222_accept_S3 [1262] L222_accept_S3-->L223_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 2191#L223_accept_S3 [1287] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2220#L224_accept_S3 [1372] L224_accept_S3-->L225_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2301#L225_accept_S3 [1568] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 1814#L226_accept_S3 [1032] L226_accept_S3-->L227_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 1816#L227_accept_S3 [1445] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 2231#L228_accept_S3 [1303] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.topology_2 false))  InVars {emit=v_emit_18, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_17, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 2232#L229_accept_S3 [1343] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 2275#L230_accept_S3 [1443] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.topology.identifier_14 4294967296) (<= 0 v_hdr.topology.identifier_14))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_14}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[] 2150#L231_accept_S3 [1225] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 2151#L232_accept_S3 [1456] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 1958#L233_accept_S3 [1091] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 1959#L234_accept_S3 [1353] L234_accept_S3-->L235_accept_S3: Formula: (and (<= v_hdr.topology.prefix_13 4294967296) (<= 0 v_hdr.topology.prefix_13))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_13}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[] 2286#L235_accept_S3 [1377] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 2305#L236_accept_S3 [1535] L236_accept_S3-->L237_accept_S3: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 2115#L237_accept_S3 [1196] L237_accept_S3-->L238_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 1826#L238_accept_S3 [1038] L238_accept_S3-->L239_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 1827#L239_accept_S3 [1460] L239_accept_S3-->L240_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 1942#L240_accept_S3 [1083] L240_accept_S3-->L241_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 1943#L241_accept_S3 [1526] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2342#L242_accept_S3 [1454] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2253#L243_accept_S3 [1323] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2254#L244_accept_S3 [1342] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.accepted_26 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 2274#L245_accept_S3 [1575] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 2133#L246_accept_S3 [1217] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2134#L247_accept_S3 [1550] L247_accept_S3-->L248_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2063#L248_accept_S3 [1155] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2018#L249_accept_S3 [1129] L249_accept_S3-->L250_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2019#L250_accept_S3 [1388] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2131#L251_accept_S3 [1215] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2132#L252_accept_S3 [1406] L252_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2043#havocProcedureFINAL_accept_S3 [1141] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1905#havocProcedureEXIT_accept_S3 >[1785] havocProcedureEXIT_accept_S3-->L329-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1906#L329-D64 [1360] L329-D64-->L329_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1886#L329_accept_S3 [1170] L329_accept_S3-->L329_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1885#L329_accept_S3-D52 [1061] L329_accept_S3-D52-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1887#_parser_packetParserENTRY_accept_S3 [1248] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1888#_parser_packetParserENTRY_accept_S3-D58 [1060] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1889#startENTRY_accept_S3 [1482] startENTRY_accept_S3-->L419_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2221#L419_accept_S3 [1294] L419_accept_S3-->L419-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 2222#L419-1_accept_S3 [1099] L419-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2416#startEXIT_accept_S3 >[1656] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2415#_parser_packetParserFINAL-D82 [1132] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2414#_parser_packetParserFINAL_accept_S3 [1509] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2413#_parser_packetParserEXIT_accept_S3 >[1608] _parser_packetParserEXIT_accept_S3-->L330-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2412#L330-D70 [1327] L330-D70-->L330_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2409#L330_accept_S3 [1540] L330_accept_S3-->L330_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2410#L330_accept_S3-D22 [1224] L330_accept_S3-D22-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2411#verifyChecksumFINAL_accept_S3 [1500] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2408#verifyChecksumEXIT_accept_S3 >[1702] verifyChecksumEXIT_accept_S3-->L331-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2407#L331-D73 [1522] L331-D73-->L331_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1853#L331_accept_S3 [1451] L331_accept_S3-->L331_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2406#L331_accept_S3-D37 [1390] L331_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2405#ingressENTRY_accept_S3 [1374] ingressENTRY_accept_S3-->L271_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 1993#L271_accept_S3 [1111] L271_accept_S3-->L272_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 1994#L272_accept_S3 [1173] L272_accept_S3-->L272-2_accept_S3: Formula: (not (= 56577 v_hdr.ethernet.etherType_25))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 1852#L272-2_accept_S3 [1047] L272-2_accept_S3-->L293_accept_S3: Formula: (not (= v_meta.accepted_23 1))  InVars {meta.accepted=v_meta.accepted_23}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[] 1855#L293_accept_S3 [1425] L293_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2321#ingressEXIT_accept_S3 >[1757] ingressEXIT_accept_S3-->L332-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2264#L332-D121 [1330] L332-D121-->L332_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2154#L332_accept_S3 [1228] L332_accept_S3-->L332_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2155#L332_accept_S3-D49 [1531] L332_accept_S3-D49-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2348#egressFINAL_accept_S3 [1463] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2349#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L333-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2273#L333-D100 [1340] L333-D100-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1871#L333_accept_S3 [1350] L333_accept_S3-->L333_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2284#L333_accept_S3-D40 [1383] L333_accept_S3-D40-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1870#createChecksumFINAL_accept_S3 [1052] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1872#createChecksumEXIT_accept_S3 >[1638] createChecksumEXIT_accept_S3-->L334-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2168#L334-D85 [1584] L334-D85-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2329#L334_accept_S3 [1421] L334_accept_S3-->L335-1_accept_S3: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 2061#L335-1_accept_S3 [1154] L335-1_accept_S3-->L339_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_25))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_0] 2062#L339_accept_S3 [1524] L339_accept_S3-->L340_accept_S3: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_16 0) v__p4ltl_free_time_2))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, _p4ltl_free_time=v__p4ltl_free_time_2}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_2, _p4ltl_1=v__p4ltl_1_6, protect_c_last_primary=v_protect_c_last_primary_16}  AuxVars[]  AssignedVars[_p4ltl_1] 2298#L340_accept_S3 [1369] L340_accept_S3-->L341_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and (not v__p4ltl_2_8) (not .cse0)) (and v__p4ltl_2_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{_p4ltl_2=v__p4ltl_2_8, standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_2] 2299#L341_accept_S3 [1477] L341_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_3_7)) (and v__p4ltl_3_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_3=v__p4ltl_3_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_3] 2034#mainFINAL_accept_S3 [1136] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2035#mainEXIT_accept_S3 >[1761] mainEXIT_accept_S3-->L347-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2357#L347-1-D103 [1474] L347-1-D103-->L347-1_accept_S3: Formula: v__p4ltl_3_9  InVars {_p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 2104#L347-1_accept_S3 
[2023-01-16 04:15:02,537 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:02,537 INFO  L85        PathProgramCache]: Analyzing trace with hash 2139157048, now seen corresponding path program 1 times
[2023-01-16 04:15:02,537 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:02,537 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2039028102]
[2023-01-16 04:15:02,537 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:02,537 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:02,552 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,610 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:02,617 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,643 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:02,646 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,654 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:02,656 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,659 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:02,660 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,661 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:02,662 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,669 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:02,670 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,675 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 81
[2023-01-16 04:15:02,677 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,678 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 86
[2023-01-16 04:15:02,681 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,685 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 103
[2023-01-16 04:15:02,702 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,717 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:02,724 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,734 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:02,737 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,741 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:02,743 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,745 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:02,746 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,747 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:02,748 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,749 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 81
[2023-01-16 04:15:02,750 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,753 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 86
[2023-01-16 04:15:02,753 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:02,755 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:02,755 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:02,755 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [2039028102]
[2023-01-16 04:15:02,755 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [2039028102] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:02,755 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:02,756 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [8] imperfect sequences [] total 8
[2023-01-16 04:15:02,756 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [188908158]
[2023-01-16 04:15:02,756 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:02,758 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:02,758 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:02,758 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 8 interpolants.
[2023-01-16 04:15:02,758 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=20, Invalid=36, Unknown=0, NotChecked=0, Total=56
[2023-01-16 04:15:02,759 INFO  L87              Difference]: Start difference. First operand 625 states and 669 transitions. cyclomatic complexity: 47 Second operand  has 8 states, 8 states have (on average 21.25) internal successors, (170), 3 states have internal predecessors, (170), 2 states have call successors, (17), 6 states have call predecessors, (17), 2 states have return successors, (16), 2 states have call predecessors, (16), 2 states have call successors, (16)
[2023-01-16 04:15:03,776 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:03,776 INFO  L93              Difference]: Finished difference Result 852 states and 912 transitions.
[2023-01-16 04:15:03,776 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. 
[2023-01-16 04:15:03,777 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 852 states and 912 transitions.
[2023-01-16 04:15:03,782 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 04:15:03,786 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 852 states to 852 states and 912 transitions.
[2023-01-16 04:15:03,786 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 283
[2023-01-16 04:15:03,786 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 283
[2023-01-16 04:15:03,787 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 852 states and 912 transitions.
[2023-01-16 04:15:03,788 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:03,788 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 852 states and 912 transitions.
[2023-01-16 04:15:03,788 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 852 states and 912 transitions.
[2023-01-16 04:15:03,797 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 852 to 628.
[2023-01-16 04:15:03,798 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 628 states, 489 states have (on average 1.0899795501022496) internal successors, (533), 492 states have internal predecessors, (533), 67 states have call successors, (67), 67 states have call predecessors, (67), 72 states have return successors, (72), 69 states have call predecessors, (72), 66 states have call successors, (72)
[2023-01-16 04:15:03,799 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 628 states to 628 states and 672 transitions.
[2023-01-16 04:15:03,800 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 628 states and 672 transitions.
[2023-01-16 04:15:03,800 INFO  L399   stractBuchiCegarLoop]: Abstraction has 628 states and 672 transitions.
[2023-01-16 04:15:03,800 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-01-16 04:15:03,800 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 628 states and 672 transitions.
[2023-01-16 04:15:03,802 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:03,802 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:03,802 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:03,803 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:03,804 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:03,806 INFO  L752   eck$LassoCheckResult]: Stem: 3696#ULTIMATE.startENTRY_NONWA [1114] ULTIMATE.startENTRY_NONWA-->L347-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3863#L347-1_T1_init [1147] L347-1_T1_init-->L347_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3668#L347_T1_init [1534] L347_T1_init-->L347_T1_init-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3918#L347_T1_init-D12 [1149] L347_T1_init-D12-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3721#mainENTRY_T1_init [1458] mainENTRY_T1_init-->mainENTRY_T1_init-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4207#mainENTRY_T1_init-D6 [1487] mainENTRY_T1_init-D6-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4128#havocProcedureENTRY_T1_init [1335] havocProcedureENTRY_T1_init-->L205_T1_init: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 4129#L205_T1_init [1345] L205_T1_init-->L206_T1_init: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 4048#L206_T1_init [1252] L206_T1_init-->L207_T1_init: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4049#L207_T1_init [1449] L207_T1_init-->L208_T1_init: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4202#L208_T1_init [1497] L208_T1_init-->L209_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4225#L209_T1_init [1541] L209_T1_init-->L210_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4138#L210_T1_init [1346] L210_T1_init-->L211_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4038#L211_T1_init [1244] L211_T1_init-->L212_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4024#L212_T1_init [1234] L212_T1_init-->L213_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4025#L213_T1_init [1583] L213_T1_init-->L214_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4127#L214_T1_init [1333] L214_T1_init-->L215_T1_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4096#L215_T1_init [1305] L215_T1_init-->L216_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 3720#L216_T1_init [1048] L216_T1_init-->L217_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 3722#L217_T1_init [1592] L217_T1_init-->L218_T1_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4091#L218_T1_init [1298] L218_T1_init-->L219_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 3952#L219_T1_init [1177] L219_T1_init-->L220_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3953#L220_T1_init [1356] L220_T1_init-->L221_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 3892#L221_T1_init [1134] L221_T1_init-->L222_T1_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3893#L222_T1_init [1231] L222_T1_init-->L223_T1_init: Formula: (= (store v_emit_14 v_hdr.ethernet_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 4021#L223_T1_init [1537] L223_T1_init-->L224_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4116#L224_T1_init [1324] L224_T1_init-->L225_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4097#L225_T1_init [1307] L225_T1_init-->L226_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4098#L226_T1_init [1459] L226_T1_init-->L227_T1_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 4117#L227_T1_init [1325] L227_T1_init-->L228_T1_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 4118#L228_T1_init [1398] L228_T1_init-->L229_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 4177#L229_T1_init [1481] L229_T1_init-->L230_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 4100#L230_T1_init [1309] L230_T1_init-->L231_T1_init: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 3967#L231_T1_init [1188] L231_T1_init-->L232_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 3968#L232_T1_init [1260] L232_T1_init-->L233_T1_init: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 3832#L233_T1_init [1095] L233_T1_init-->L234_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 3833#L234_T1_init [1520] L234_T1_init-->L235_T1_init: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 4099#L235_T1_init [1308] L235_T1_init-->L236_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 3723#L236_T1_init [1049] L236_T1_init-->L237_T1_init: Formula: (and (<= 0 v_hdr.topology.mac_13) (<= v_hdr.topology.mac_13 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 3724#L237_T1_init [1071] L237_T1_init-->L238_T1_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 3775#L238_T1_init [1517] L238_T1_init-->L239_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 3793#L239_T1_init [1078] L239_T1_init-->L240_T1_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 3794#L240_T1_init [1479] L240_T1_init-->L241_T1_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4217#L241_T1_init [1580] L241_T1_init-->L242_T1_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4200#L242_T1_init [1436] L242_T1_init-->L243_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 4201#L243_T1_init [1490] L243_T1_init-->L244_T1_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 4222#L244_T1_init [1565] L244_T1_init-->L245_T1_init: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 4069#L245_T1_init [1272] L245_T1_init-->L246_T1_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 4061#L246_T1_init [1267] L246_T1_init-->L247_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4062#L247_T1_init [1433] L247_T1_init-->L248_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4126#L248_T1_init [1332] L248_T1_init-->L249_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 4017#L249_T1_init [1226] L249_T1_init-->L250_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 3994#L250_T1_init [1214] L250_T1_init-->L251_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 3995#L251_T1_init [1313] L251_T1_init-->L252_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 4078#L252_T1_init [1283] L252_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 4079#havocProcedureFINAL_T1_init [1587] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3784#havocProcedureEXIT_T1_init >[1686] havocProcedureEXIT_T1_init-->L329-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3785#L329-D66 [1257] L329-D66-->L329_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3726#L329_T1_init [1087] L329_T1_init-->L329_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3725#L329_T1_init-D54 [1050] L329_T1_init-D54-->_parser_packetParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3727#_parser_packetParserENTRY_T1_init [1569] _parser_packetParserENTRY_T1_init-->_parser_packetParserENTRY_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3862#_parser_packetParserENTRY_T1_init-D60 [1113] _parser_packetParserENTRY_T1_init-D60-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3782#startENTRY_T1_init [1073] startENTRY_T1_init-->L419_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3783#L419_T1_init [1441] L419_T1_init-->L419-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 4168#L419-1_T1_init [1384] L419-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4169#startEXIT_T1_init >[1674] startEXIT_T1_init-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4174#_parser_packetParserFINAL-D84 [1464] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4083#_parser_packetParserFINAL_T1_init [1288] _parser_packetParserFINAL_T1_init-->_parser_packetParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3972#_parser_packetParserEXIT_T1_init >[1734] _parser_packetParserEXIT_T1_init-->L330-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3809#L330-D72 [1085] L330-D72-->L330_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3810#L330_T1_init [1121] L330_T1_init-->L330_T1_init-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3871#L330_T1_init-D24 [1299] L330_T1_init-D24-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4076#verifyChecksumFINAL_T1_init [1282] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4077#verifyChecksumEXIT_T1_init >[1678] verifyChecksumEXIT_T1_init-->L331-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4199#L331-D75 [1538] L331-D75-->L331_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3667#L331_T1_init [1028] L331_T1_init-->L331_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3669#L331_T1_init-D39 [1465] L331_T1_init-D39-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3910#ingressENTRY_T1_init [1144] ingressENTRY_T1_init-->L271_T1_init: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 3911#L271_T1_init [1326] L271_T1_init-->L272_T1_init: Formula: (= v_meta.accepted_17 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[meta.accepted] 4119#L272_T1_init [1513] L272_T1_init-->L272-2_T1_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 3685#L272-2_T1_init [1035] L272-2_T1_init-->L294_T1_init: Formula: (= v_meta.accepted_18 1)  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 3686#L294_T1_init [1393] L294_T1_init-->L294_T1_init-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4095#L294_T1_init-D36 [1304] L294_T1_init-D36-->l2_c_l2_forwarding.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3795#l2_c_l2_forwarding.applyENTRY_T1_init [1080] l2_c_l2_forwarding.applyENTRY_T1_init-->L322_T1_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_15))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  AuxVars[]  AssignedVars[] 3796#L322_T1_init [1120] L322_T1_init-->L322-1_T1_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_23 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_23}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_23}  AuxVars[]  AssignedVars[] 3870#L322-1_T1_init [1475] L322-1_T1_init-->l2_c_l2_forwarding.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4196#l2_c_l2_forwarding.applyEXIT_T1_init >[1772] l2_c_l2_forwarding.applyEXIT_T1_init-->L293-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3698#L293-D111 [1041] L293-D111-->L293_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3699#L293_T1_init [1213] L293_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4283#ingressEXIT_T1_init >[1645] ingressEXIT_T1_init-->L332-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3702#L332-D123 [1579] L332-D123-->L332_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3777#L332_T1_init [1125] L332_T1_init-->L332_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3776#L332_T1_init-D51 [1072] L332_T1_init-D51-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3778#egressFINAL_T1_init [1501] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4197#egressEXIT_T1_init >[1752] egressEXIT_T1_init-->L333-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3845#L333-D102 [1101] L333-D102-->L333_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3846#L333_T1_init [1389] L333_T1_init-->L333_T1_init-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4158#L333_T1_init-D42 [1367] L333_T1_init-D42-->createChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3877#createChecksumFINAL_T1_init [1126] createChecksumFINAL_T1_init-->createChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3878#createChecksumEXIT_T1_init >[1684] createChecksumEXIT_T1_init-->L334-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3966#L334-D87 [1437] L334-D87-->L334_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4070#L334_T1_init [1276] L334_T1_init-->L335-1_T1_init: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 4072#L335-1_T1_init [1399] L335-1_T1_init-->L339_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and .cse0 v__p4ltl_0_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_0] 4112#L339_T1_init [1322] L339_T1_init-->L340_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_time_3 (select v_protect_c_last_primary_17 0)))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, _p4ltl_free_time=v__p4ltl_free_time_3}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_3, _p4ltl_1=v__p4ltl_1_7, protect_c_last_primary=v_protect_c_last_primary_17}  AuxVars[]  AssignedVars[_p4ltl_1] 4113#L340_T1_init [1590] L340_T1_init-->L341_T1_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_2] 4026#L341_T1_init [1235] L341_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_3_8) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_3=v__p4ltl_3_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_3] 4027#mainFINAL_T1_init [1347] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4139#mainEXIT_T1_init >[1618] mainEXIT_T1_init-->L347-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4075#L347-1-D105 [1280] L347-1-D105-->L347-1_T0_S2: Formula: (and v__p4ltl_1_9 v__p4ltl_2_9 v__p4ltl_3_11 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 4029#L347-1_T0_S2 [1491] L347-1_T0_S2-->L347_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3773#L347_T0_S2 [1194] L347_T0_S2-->L347_T0_S2-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3975#L347_T0_S2-D11 [1336] L347_T0_S2-D11-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3659#mainENTRY_T0_S2 [1115] mainENTRY_T0_S2-->mainENTRY_T0_S2-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3865#mainENTRY_T0_S2-D5 [1329] mainENTRY_T0_S2-D5-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4122#havocProcedureENTRY_T0_S2 [1519] havocProcedureENTRY_T0_S2-->L205_T0_S2: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 3981#L205_T0_S2 [1197] L205_T0_S2-->L206_T0_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 3965#L206_T0_S2 [1187] L206_T0_S2-->L207_T0_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 3894#L207_T0_S2 [1135] L207_T0_S2-->L208_T0_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 3895#L208_T0_S2 [1270] L208_T0_S2-->L209_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4068#L209_T0_S2 [1518] L209_T0_S2-->L210_T0_S2: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4233#L210_T0_S2 [1521] L210_T0_S2-->L211_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 3670#L211_T0_S2 [1029] L211_T0_S2-->L212_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 3671#L212_T0_S2 [1057] L212_T0_S2-->L213_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 3744#L213_T0_S2 [1067] L213_T0_S2-->L214_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 3764#L214_T0_S2 [1552] L214_T0_S2-->L215_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 3914#L215_T0_S2 [1146] L215_T0_S2-->L216_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 3915#L216_T0_S2 [1317] L216_T0_S2-->L217_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4105#L217_T0_S2 [1405] L217_T0_S2-->L218_T0_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 3788#L218_T0_S2 [1076] L218_T0_S2-->L219_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 3789#L219_T0_S2 [1118] L219_T0_S2-->L220_T0_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3869#L220_T0_S2 [1176] L220_T0_S2-->L221_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 3951#L221_T0_S2 [1455] L221_T0_S2-->L222_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4040#L222_T0_S2 [1246] L222_T0_S2-->L223_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_4 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 4041#L223_T0_S2 [1290] L223_T0_S2-->L224_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 3919#L224_T0_S2 [1150] L224_T0_S2-->L225_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 3920#L225_T0_S2 [1368] L225_T0_S2-->L226_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 3658#L226_T0_S2 [1025] L226_T0_S2-->L227_T0_S2: Formula: (and (<= v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 3660#L227_T0_S2 [1031] L227_T0_S2-->L228_T0_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 3675#L228_T0_S2 [1402] L228_T0_S2-->L229_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 3948#L229_T0_S2 [1174] L229_T0_S2-->L230_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 3949#L230_T0_S2 [1566] L230_T0_S2-->L231_T0_S2: Formula: (and (<= 0 v_hdr.topology.identifier_13) (<= v_hdr.topology.identifier_13 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 4223#L231_T0_S2 [1494] L231_T0_S2-->L232_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 4133#L232_T0_S2 [1339] L232_T0_S2-->L233_T0_S2: Formula: (and (<= 0 v_hdr.topology.port_19) (<= v_hdr.topology.port_19 65536))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 3821#L233_T0_S2 [1092] L233_T0_S2-->L234_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 3822#L234_T0_S2 [1158] L234_T0_S2-->L235_T0_S2: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 3903#L235_T0_S2 [1139] L235_T0_S2-->L236_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 3904#L236_T0_S2 [1370] L236_T0_S2-->L237_T0_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 3973#L237_T0_S2 [1192] L237_T0_S2-->L238_T0_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 3974#L238_T0_S2 [1557] L238_T0_S2-->L239_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 4226#L239_T0_S2 [1499] L239_T0_S2-->L240_T0_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4151#L240_T0_S2 [1361] L240_T0_S2-->L241_T0_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4152#L241_T0_S2 [1365] L241_T0_S2-->L242_T0_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4130#L242_T0_S2 [1337] L242_T0_S2-->L243_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 3944#L243_T0_S2 [1169] L243_T0_S2-->L244_T0_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 3945#L244_T0_S2 [1311] L244_T0_S2-->L245_T0_S2: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 4046#L245_T0_S2 [1250] L245_T0_S2-->L246_T0_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 4047#L246_T0_S2 [1498] L246_T0_S2-->L247_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4170#L247_T0_S2 [1385] L247_T0_S2-->L248_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_25}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 3836#L248_T0_S2 [1097] L248_T0_S2-->L249_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 3834#L249_T0_S2 [1096] L249_T0_S2-->L250_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 3835#L250_T0_S2 [1551] L250_T0_S2-->L251_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 3921#L251_T0_S2 [1151] L251_T0_S2-->L252_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 3922#L252_T0_S2 [1338] L252_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 4131#havocProcedureFINAL_T0_S2 [1563] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4143#havocProcedureEXIT_T0_S2 >[1641] havocProcedureEXIT_T0_S2-->L329-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4144#L329-D65 [1386] L329-D65-->L329_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3982#L329_T0_S2 [1570] L329_T0_S2-->L329_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4142#L329_T0_S2-D53 [1349] L329_T0_S2-D53-->_parser_packetParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3746#_parser_packetParserENTRY_T0_S2 [1198] _parser_packetParserENTRY_T0_S2-->_parser_packetParserENTRY_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3983#_parser_packetParserENTRY_T0_S2-D59 [1514] _parser_packetParserENTRY_T0_S2-D59-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3745#startENTRY_T0_S2 [1058] startENTRY_T0_S2-->L419_T0_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3747#L419_T0_S2 [1410] L419_T0_S2-->L419-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 4184#L419-1_T0_S2 [1312] L419-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4282#startEXIT_T0_S2 >[1751] startEXIT_T0_S2-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4281#_parser_packetParserFINAL-D83 [1223] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4280#_parser_packetParserFINAL_T0_S2 [1344] _parser_packetParserFINAL_T0_S2-->_parser_packetParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4279#_parser_packetParserEXIT_T0_S2 >[1605] _parser_packetParserEXIT_T0_S2-->L330-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4278#L330-D71 [1418] L330-D71-->L330_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4275#L330_T0_S2 [1074] L330_T0_S2-->L330_T0_S2-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4276#L330_T0_S2-D23 [1051] L330_T0_S2-D23-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4277#verifyChecksumFINAL_T0_S2 [1240] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4274#verifyChecksumEXIT_T0_S2 >[1711] verifyChecksumEXIT_T0_S2-->L331-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4261#L331-D74 [1348] L331-D74-->L331_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3805#L331_T0_S2 [1446] L331_T0_S2-->L331_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4031#L331_T0_S2-D38 [1239] L331_T0_S2-D38-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4032#ingressENTRY_T0_S2 [1265] ingressENTRY_T0_S2-->L271_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_27 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 4059#L271_T0_S2 [1318] L271_T0_S2-->L272_T0_S2: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 4080#L272_T0_S2 [1285] L272_T0_S2-->L272-2_T0_S2: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 4081#L272-2_T0_S2 [1391] L272-2_T0_S2-->L294_T0_S2: Formula: (= v_meta.accepted_14 1)  InVars {meta.accepted=v_meta.accepted_14}  OutVars{meta.accepted=v_meta.accepted_14}  AuxVars[]  AssignedVars[] 3897#L294_T0_S2 [1478] L294_T0_S2-->L294_T0_S2-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3896#L294_T0_S2-D35 [1137] L294_T0_S2-D35-->l2_c_l2_forwarding.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3898#l2_c_l2_forwarding.applyENTRY_T0_S2 [1204] l2_c_l2_forwarding.applyENTRY_T0_S2-->L322_T0_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_21))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_21}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_21}  AuxVars[]  AssignedVars[] 3988#L322_T0_S2 [1528] L322_T0_S2-->L322-1_T0_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_17 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  AuxVars[]  AssignedVars[] 4190#L322-1_T0_S2 [1422] L322-1_T0_S2-->l2_c_l2_forwarding.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3932#l2_c_l2_forwarding.applyEXIT_T0_S2 >[1671] l2_c_l2_forwarding.applyEXIT_T0_S2-->L293-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3912#L293-D110 [1145] L293-D110-->L293_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3913#L293_T0_S2 [1286] L293_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4082#ingressEXIT_T0_S2 >[1720] ingressEXIT_T0_S2-->L332-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4198#L332-D122 [1434] L332-D122-->L332_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3715#L332_T0_S2 [1328] L332_T0_S2-->L332_T0_S2-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4121#L332_T0_S2-D50 [1415] L332_T0_S2-D50-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3714#egressFINAL_T0_S2 [1045] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3716#egressEXIT_T0_S2 >[1636] egressEXIT_T0_S2-->L333-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4042#L333-D101 [1271] L333-D101-->L333_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3772#L333_T0_S2 [1070] L333_T0_S2-->L333_T0_S2-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3774#L333_T0_S2-D41 [1086] L333_T0_S2-D41-->createChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3811#createChecksumFINAL_T0_S2 [1273] createChecksumFINAL_T0_S2-->createChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4045#createChecksumEXIT_T0_S2 >[1682] createChecksumEXIT_T0_S2-->L334-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3957#L334-D86 [1180] L334-D86-->L334_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3958#L334_T0_S2 [1382] L334_T0_S2-->L335-1_T0_S2: Formula: v_forward_27  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 3990#L335-1_T0_S2 [1447] L335-1_T0_S2-->L339_T0_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_24))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_0] 3924#L339_T0_S2 [1153] L339_T0_S2-->L340_T0_S2: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_18 0) v__p4ltl_free_time_4))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, _p4ltl_free_time=v__p4ltl_free_time_4}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_4, _p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_18}  AuxVars[]  AssignedVars[_p4ltl_1] 3925#L340_T0_S2 [1450] L340_T0_S2-->L341_T0_S2: Formula: (let ((.cse0 (= v_meta.primary_24 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  AuxVars[]  AssignedVars[_p4ltl_2] 4044#L341_T0_S2 [1247] L341_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_3=v__p4ltl_3_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_3] 4036#mainFINAL_T0_S2 [1243] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4037#mainEXIT_T0_S2 >[1703] mainEXIT_T0_S2-->L347-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4028#L347-1-D104 [1237] L347-1-D104-->L347-1_accept_S3: Formula: (and v__p4ltl_3_14 (not v__p4ltl_0_12) (not v__p4ltl_1_11))  InVars {_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  OutVars{_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  AuxVars[]  AssignedVars[] 3969#L347-1_accept_S3 
[2023-01-16 04:15:03,807 INFO  L754   eck$LassoCheckResult]: Loop: 3969#L347-1_accept_S3 [1189] L347-1_accept_S3-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3695#L347_accept_S3 [1039] L347_accept_S3-->L347_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3697#L347_accept_S3-D10 [1539] L347_accept_S3-D10-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3680#mainENTRY_accept_S3 [1448] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4106#mainENTRY_accept_S3-D4 [1319] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4107#havocProcedureENTRY_accept_S3 [1547] havocProcedureENTRY_accept_S3-->L205_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 4089#L205_accept_S3 [1295] L205_accept_S3-->L206_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 4090#L206_accept_S3 [1523] L206_accept_S3-->L207_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4173#L207_accept_S3 [1394] L207_accept_S3-->L208_accept_S3: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4073#L208_accept_S3 [1277] L208_accept_S3-->L209_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4074#L209_accept_S3 [1480] L209_accept_S3-->L210_accept_S3: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4218#L210_accept_S3 [1545] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4241#L211_accept_S3 [1599] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4005#L212_accept_S3 [1220] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4006#L213_accept_S3 [1426] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4193#L214_accept_S3 [1444] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 3901#L215_accept_S3 [1138] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 3902#L216_accept_S3 [1432] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4155#L217_accept_S3 [1364] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4156#L218_accept_S3 [1574] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 3849#L219_accept_S3 [1103] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3850#L220_accept_S3 [1493] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 4153#L221_accept_S3 [1363] L221_accept_S3-->L222_accept_S3: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4055#L222_accept_S3 [1262] L222_accept_S3-->L223_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 4056#L223_accept_S3 [1287] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4085#L224_accept_S3 [1372] L224_accept_S3-->L225_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4162#L225_accept_S3 [1568] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 3679#L226_accept_S3 [1032] L226_accept_S3-->L227_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 3681#L227_accept_S3 [1445] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 4093#L228_accept_S3 [1303] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.topology_2 false))  InVars {emit=v_emit_18, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_17, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 4094#L229_accept_S3 [1343] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 4136#L230_accept_S3 [1443] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.topology.identifier_14 4294967296) (<= 0 v_hdr.topology.identifier_14))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_14}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[] 4015#L231_accept_S3 [1225] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 4016#L232_accept_S3 [1456] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 3823#L233_accept_S3 [1091] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 3824#L234_accept_S3 [1353] L234_accept_S3-->L235_accept_S3: Formula: (and (<= v_hdr.topology.prefix_13 4294967296) (<= 0 v_hdr.topology.prefix_13))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_13}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[] 4147#L235_accept_S3 [1377] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 4166#L236_accept_S3 [1535] L236_accept_S3-->L237_accept_S3: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 3980#L237_accept_S3 [1196] L237_accept_S3-->L238_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 3690#L238_accept_S3 [1038] L238_accept_S3-->L239_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 3691#L239_accept_S3 [1460] L239_accept_S3-->L240_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 3807#L240_accept_S3 [1083] L240_accept_S3-->L241_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 3808#L241_accept_S3 [1526] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4203#L242_accept_S3 [1454] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 4114#L243_accept_S3 [1323] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 4115#L244_accept_S3 [1342] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.accepted_26 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 4135#L245_accept_S3 [1575] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 3998#L246_accept_S3 [1217] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 3999#L247_accept_S3 [1550] L247_accept_S3-->L248_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 3928#L248_accept_S3 [1155] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 3883#L249_accept_S3 [1129] L249_accept_S3-->L250_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 3884#L250_accept_S3 [1388] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 3996#L251_accept_S3 [1215] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 3997#L252_accept_S3 [1406] L252_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 3908#havocProcedureFINAL_accept_S3 [1141] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3770#havocProcedureEXIT_accept_S3 >[1785] havocProcedureEXIT_accept_S3-->L329-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3771#L329-D64 [1360] L329-D64-->L329_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3751#L329_accept_S3 [1170] L329_accept_S3-->L329_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3750#L329_accept_S3-D52 [1061] L329_accept_S3-D52-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3752#_parser_packetParserENTRY_accept_S3 [1248] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3753#_parser_packetParserENTRY_accept_S3-D58 [1060] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3754#startENTRY_accept_S3 [1482] startENTRY_accept_S3-->L419_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4086#L419_accept_S3 [1294] L419_accept_S3-->L419-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 4087#L419-1_accept_S3 [1099] L419-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4273#startEXIT_accept_S3 >[1656] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4272#_parser_packetParserFINAL-D82 [1132] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4271#_parser_packetParserFINAL_accept_S3 [1509] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4269#_parser_packetParserEXIT_accept_S3 >[1608] _parser_packetParserEXIT_accept_S3-->L330-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4268#L330-D70 [1327] L330-D70-->L330_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4266#L330_accept_S3 [1540] L330_accept_S3-->L330_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4267#L330_accept_S3-D22 [1224] L330_accept_S3-D22-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4270#verifyChecksumFINAL_accept_S3 [1500] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4265#verifyChecksumEXIT_accept_S3 >[1702] verifyChecksumEXIT_accept_S3-->L331-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4264#L331-D73 [1522] L331-D73-->L331_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3718#L331_accept_S3 [1451] L331_accept_S3-->L331_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4263#L331_accept_S3-D37 [1390] L331_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4262#ingressENTRY_accept_S3 [1374] ingressENTRY_accept_S3-->L271_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 3858#L271_accept_S3 [1111] L271_accept_S3-->L272_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 3859#L272_accept_S3 [1173] L272_accept_S3-->L272-2_accept_S3: Formula: (not (= 56577 v_hdr.ethernet.etherType_25))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 3717#L272-2_accept_S3 [1046] L272-2_accept_S3-->L294_accept_S3: Formula: (= v_meta.accepted_22 1)  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 3719#L294_accept_S3 [1131] L294_accept_S3-->L294_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3887#L294_accept_S3-D34 [1413] L294_accept_S3-D34-->l2_c_l2_forwarding.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4186#l2_c_l2_forwarding.applyENTRY_accept_S3 [1530] l2_c_l2_forwarding.applyENTRY_accept_S3-->L322_accept_S3: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_13))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[] 4150#L322_accept_S3 [1359] L322_accept_S3-->L322-1_accept_S3: Formula: (not (= v_l2_c_l2_forwarding.action_run_19 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_19}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_19}  AuxVars[]  AssignedVars[] 3738#L322-1_accept_S3 [1351] L322-1_accept_S3-->l2_c_l2_forwarding.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3906#l2_c_l2_forwarding.applyEXIT_accept_S3 >[1782] l2_c_l2_forwarding.applyEXIT_accept_S3-->L293-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3907#L293-D109 [1470] L293-D109-->L293_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4194#L293_accept_S3 [1425] L293_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4182#ingressEXIT_accept_S3 >[1757] ingressEXIT_accept_S3-->L332-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4125#L332-D121 [1330] L332-D121-->L332_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4019#L332_accept_S3 [1228] L332_accept_S3-->L332_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4020#L332_accept_S3-D49 [1531] L332_accept_S3-D49-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4209#egressFINAL_accept_S3 [1463] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4210#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L333-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4134#L333-D100 [1340] L333-D100-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3735#L333_accept_S3 [1350] L333_accept_S3-->L333_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4145#L333_accept_S3-D40 [1383] L333_accept_S3-D40-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3734#createChecksumFINAL_accept_S3 [1052] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3736#createChecksumEXIT_accept_S3 >[1638] createChecksumEXIT_accept_S3-->L334-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4033#L334-D85 [1584] L334-D85-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4191#L334_accept_S3 [1421] L334_accept_S3-->L335-1_accept_S3: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 3926#L335-1_accept_S3 [1154] L335-1_accept_S3-->L339_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_25))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_0] 3927#L339_accept_S3 [1524] L339_accept_S3-->L340_accept_S3: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_16 0) v__p4ltl_free_time_2))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, _p4ltl_free_time=v__p4ltl_free_time_2}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_2, _p4ltl_1=v__p4ltl_1_6, protect_c_last_primary=v_protect_c_last_primary_16}  AuxVars[]  AssignedVars[_p4ltl_1] 4159#L340_accept_S3 [1369] L340_accept_S3-->L341_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and (not v__p4ltl_2_8) (not .cse0)) (and v__p4ltl_2_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{_p4ltl_2=v__p4ltl_2_8, standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_2] 4160#L341_accept_S3 [1477] L341_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_3_7)) (and v__p4ltl_3_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_3=v__p4ltl_3_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_3] 3899#mainFINAL_accept_S3 [1136] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3900#mainEXIT_accept_S3 >[1761] mainEXIT_accept_S3-->L347-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4216#L347-1-D103 [1474] L347-1-D103-->L347-1_accept_S3: Formula: v__p4ltl_3_9  InVars {_p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 3969#L347-1_accept_S3 
[2023-01-16 04:15:03,807 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:03,807 INFO  L85        PathProgramCache]: Analyzing trace with hash -462947004, now seen corresponding path program 1 times
[2023-01-16 04:15:03,808 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:03,808 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1729488588]
[2023-01-16 04:15:03,808 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:03,808 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:03,824 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:03,848 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:03,898 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:03,925 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:03,929 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:03,937 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:03,939 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:03,943 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:03,944 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:03,945 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:03,946 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:03,953 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:03,955 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:03,972 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 04:15:03,973 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:03,976 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 04:15:03,977 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:03,978 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 93
[2023-01-16 04:15:03,979 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:03,981 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 110
[2023-01-16 04:15:03,990 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:03,997 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:04,001 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,005 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:04,007 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,008 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:04,008 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,009 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:04,010 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,011 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:04,012 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,013 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 04:15:04,014 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,015 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 04:15:04,016 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,017 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 93
[2023-01-16 04:15:04,018 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,020 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:04,020 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:04,020 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1729488588]
[2023-01-16 04:15:04,020 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1729488588] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:04,020 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:04,020 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-01-16 04:15:04,020 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1837024375]
[2023-01-16 04:15:04,021 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:04,021 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:04,021 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:04,022 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-01-16 04:15:04,022 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=32, Invalid=58, Unknown=0, NotChecked=0, Total=90
[2023-01-16 04:15:04,022 INFO  L87              Difference]: Start difference. First operand 628 states and 672 transitions. cyclomatic complexity: 47 Second operand  has 10 states, 10 states have (on average 18.0) internal successors, (180), 4 states have internal predecessors, (180), 4 states have call successors, (19), 7 states have call predecessors, (19), 4 states have return successors, (18), 4 states have call predecessors, (18), 4 states have call successors, (18)
[2023-01-16 04:15:04,696 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:04,696 INFO  L93              Difference]: Finished difference Result 762 states and 819 transitions.
[2023-01-16 04:15:04,696 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. 
[2023-01-16 04:15:04,697 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 762 states and 819 transitions.
[2023-01-16 04:15:04,701 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 04:15:04,704 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 762 states to 762 states and 819 transitions.
[2023-01-16 04:15:04,704 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 253
[2023-01-16 04:15:04,705 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 253
[2023-01-16 04:15:04,705 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 762 states and 819 transitions.
[2023-01-16 04:15:04,706 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:04,706 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 762 states and 819 transitions.
[2023-01-16 04:15:04,707 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 762 states and 819 transitions.
[2023-01-16 04:15:04,715 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 762 to 685.
[2023-01-16 04:15:04,716 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 685 states, 525 states have (on average 1.0838095238095238) internal successors, (569), 531 states have internal predecessors, (569), 73 states have call successors, (73), 73 states have call predecessors, (73), 87 states have return successors, (87), 81 states have call predecessors, (87), 72 states have call successors, (87)
[2023-01-16 04:15:04,717 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 685 states to 685 states and 729 transitions.
[2023-01-16 04:15:04,718 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 685 states and 729 transitions.
[2023-01-16 04:15:04,718 INFO  L399   stractBuchiCegarLoop]: Abstraction has 685 states and 729 transitions.
[2023-01-16 04:15:04,718 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-01-16 04:15:04,718 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 685 states and 729 transitions.
[2023-01-16 04:15:04,720 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:04,720 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:04,720 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:04,721 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:04,721 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:04,723 INFO  L752   eck$LassoCheckResult]: Stem: 5517#ULTIMATE.startENTRY_NONWA [1114] ULTIMATE.startENTRY_NONWA-->L347-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5689#L347-1_T1_init [1147] L347-1_T1_init-->L347_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5492#L347_T1_init [1534] L347_T1_init-->L347_T1_init-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5744#L347_T1_init-D12 [1149] L347_T1_init-D12-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5545#mainENTRY_T1_init [1458] mainENTRY_T1_init-->mainENTRY_T1_init-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6044#mainENTRY_T1_init-D6 [1487] mainENTRY_T1_init-D6-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5960#havocProcedureENTRY_T1_init [1335] havocProcedureENTRY_T1_init-->L205_T1_init: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 5961#L205_T1_init [1345] L205_T1_init-->L206_T1_init: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 5877#L206_T1_init [1252] L206_T1_init-->L207_T1_init: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5878#L207_T1_init [1449] L207_T1_init-->L208_T1_init: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6039#L208_T1_init [1497] L208_T1_init-->L209_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6064#L209_T1_init [1541] L209_T1_init-->L210_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 5972#L210_T1_init [1346] L210_T1_init-->L211_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5866#L211_T1_init [1244] L211_T1_init-->L212_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5852#L212_T1_init [1234] L212_T1_init-->L213_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5853#L213_T1_init [1583] L213_T1_init-->L214_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 5959#L214_T1_init [1333] L214_T1_init-->L215_T1_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5926#L215_T1_init [1305] L215_T1_init-->L216_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5544#L216_T1_init [1048] L216_T1_init-->L217_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5546#L217_T1_init [1592] L217_T1_init-->L218_T1_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5921#L218_T1_init [1298] L218_T1_init-->L219_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5781#L219_T1_init [1177] L219_T1_init-->L220_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5782#L220_T1_init [1356] L220_T1_init-->L221_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 5718#L221_T1_init [1134] L221_T1_init-->L222_T1_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5719#L222_T1_init [1231] L222_T1_init-->L223_T1_init: Formula: (= (store v_emit_14 v_hdr.ethernet_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 5850#L223_T1_init [1537] L223_T1_init-->L224_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 5948#L224_T1_init [1324] L224_T1_init-->L225_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 5927#L225_T1_init [1307] L225_T1_init-->L226_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 5928#L226_T1_init [1459] L226_T1_init-->L227_T1_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 5949#L227_T1_init [1325] L227_T1_init-->L228_T1_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 5950#L228_T1_init [1398] L228_T1_init-->L229_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 6011#L229_T1_init [1481] L229_T1_init-->L230_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 5931#L230_T1_init [1309] L230_T1_init-->L231_T1_init: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 5794#L231_T1_init [1188] L231_T1_init-->L232_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 5795#L232_T1_init [1260] L232_T1_init-->L233_T1_init: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 5658#L233_T1_init [1095] L233_T1_init-->L234_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 5659#L234_T1_init [1520] L234_T1_init-->L235_T1_init: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 5929#L235_T1_init [1308] L235_T1_init-->L236_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 5547#L236_T1_init [1049] L236_T1_init-->L237_T1_init: Formula: (and (<= 0 v_hdr.topology.mac_13) (<= v_hdr.topology.mac_13 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 5548#L237_T1_init [1071] L237_T1_init-->L238_T1_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 5599#L238_T1_init [1517] L238_T1_init-->L239_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 5617#L239_T1_init [1078] L239_T1_init-->L240_T1_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 5618#L240_T1_init [1479] L240_T1_init-->L241_T1_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 6055#L241_T1_init [1580] L241_T1_init-->L242_T1_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 6037#L242_T1_init [1436] L242_T1_init-->L243_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 6038#L243_T1_init [1490] L243_T1_init-->L244_T1_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 6060#L244_T1_init [1565] L244_T1_init-->L245_T1_init: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 5899#L245_T1_init [1272] L245_T1_init-->L246_T1_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 5890#L246_T1_init [1267] L246_T1_init-->L247_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 5891#L247_T1_init [1433] L247_T1_init-->L248_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 5958#L248_T1_init [1332] L248_T1_init-->L249_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 5845#L249_T1_init [1226] L249_T1_init-->L250_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 5822#L250_T1_init [1214] L250_T1_init-->L251_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 5823#L251_T1_init [1313] L251_T1_init-->L252_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 5909#L252_T1_init [1283] L252_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 5910#havocProcedureFINAL_T1_init [1587] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5608#havocProcedureEXIT_T1_init >[1686] havocProcedureEXIT_T1_init-->L329-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5609#L329-D66 [1257] L329-D66-->L329_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5550#L329_T1_init [1087] L329_T1_init-->L329_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5549#L329_T1_init-D54 [1050] L329_T1_init-D54-->_parser_packetParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5551#_parser_packetParserENTRY_T1_init [1569] _parser_packetParserENTRY_T1_init-->_parser_packetParserENTRY_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5688#_parser_packetParserENTRY_T1_init-D60 [1113] _parser_packetParserENTRY_T1_init-D60-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5606#startENTRY_T1_init [1073] startENTRY_T1_init-->L419_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5607#L419_T1_init [1441] L419_T1_init-->L419-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 6002#L419-1_T1_init [1384] L419-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6003#startEXIT_T1_init >[1674] startEXIT_T1_init-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6009#_parser_packetParserFINAL-D84 [1464] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5915#_parser_packetParserFINAL_T1_init [1288] _parser_packetParserFINAL_T1_init-->_parser_packetParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5799#_parser_packetParserEXIT_T1_init >[1734] _parser_packetParserEXIT_T1_init-->L330-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5633#L330-D72 [1085] L330-D72-->L330_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5634#L330_T1_init [1121] L330_T1_init-->L330_T1_init-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5697#L330_T1_init-D24 [1299] L330_T1_init-D24-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5906#verifyChecksumFINAL_T1_init [1282] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5907#verifyChecksumEXIT_T1_init >[1678] verifyChecksumEXIT_T1_init-->L331-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6036#L331-D75 [1538] L331-D75-->L331_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5491#L331_T1_init [1028] L331_T1_init-->L331_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5493#L331_T1_init-D39 [1465] L331_T1_init-D39-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5736#ingressENTRY_T1_init [1144] ingressENTRY_T1_init-->L271_T1_init: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 5737#L271_T1_init [1326] L271_T1_init-->L272_T1_init: Formula: (= v_meta.accepted_17 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[meta.accepted] 5951#L272_T1_init [1513] L272_T1_init-->L272-2_T1_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 5509#L272-2_T1_init [1035] L272-2_T1_init-->L294_T1_init: Formula: (= v_meta.accepted_18 1)  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 5510#L294_T1_init [1393] L294_T1_init-->L294_T1_init-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5925#L294_T1_init-D36 [1304] L294_T1_init-D36-->l2_c_l2_forwarding.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5619#l2_c_l2_forwarding.applyENTRY_T1_init [1080] l2_c_l2_forwarding.applyENTRY_T1_init-->L322_T1_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_15))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  AuxVars[]  AssignedVars[] 5620#L322_T1_init [1120] L322_T1_init-->L322-1_T1_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_23 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_23}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_23}  AuxVars[]  AssignedVars[] 5696#L322-1_T1_init [1475] L322-1_T1_init-->l2_c_l2_forwarding.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6033#l2_c_l2_forwarding.applyEXIT_T1_init >[1772] l2_c_l2_forwarding.applyEXIT_T1_init-->L293-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5522#L293-D111 [1041] L293-D111-->L293_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5523#L293_T1_init [1213] L293_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6166#ingressEXIT_T1_init >[1645] ingressEXIT_T1_init-->L332-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5526#L332-D123 [1579] L332-D123-->L332_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5601#L332_T1_init [1125] L332_T1_init-->L332_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5600#L332_T1_init-D51 [1072] L332_T1_init-D51-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5602#egressFINAL_T1_init [1501] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6034#egressEXIT_T1_init >[1752] egressEXIT_T1_init-->L333-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5671#L333-D102 [1101] L333-D102-->L333_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5672#L333_T1_init [1389] L333_T1_init-->L333_T1_init-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5991#L333_T1_init-D42 [1367] L333_T1_init-D42-->createChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5703#createChecksumFINAL_T1_init [1126] createChecksumFINAL_T1_init-->createChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5704#createChecksumEXIT_T1_init >[1684] createChecksumEXIT_T1_init-->L334-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5793#L334-D87 [1437] L334-D87-->L334_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5901#L334_T1_init [1275] L334_T1_init-->L336_T1_init: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 5902#L336_T1_init [1471] L336_T1_init-->L335-1_T1_init: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 6012#L335-1_T1_init [1399] L335-1_T1_init-->L339_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and .cse0 v__p4ltl_0_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_0] 5944#L339_T1_init [1322] L339_T1_init-->L340_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_time_3 (select v_protect_c_last_primary_17 0)))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, _p4ltl_free_time=v__p4ltl_free_time_3}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_3, _p4ltl_1=v__p4ltl_1_7, protect_c_last_primary=v_protect_c_last_primary_17}  AuxVars[]  AssignedVars[_p4ltl_1] 5945#L340_T1_init [1590] L340_T1_init-->L341_T1_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_2] 5856#L341_T1_init [1235] L341_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_3_8) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_3=v__p4ltl_3_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_3] 5857#mainFINAL_T1_init [1347] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5973#mainEXIT_T1_init >[1618] mainEXIT_T1_init-->L347-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5905#L347-1-D105 [1280] L347-1-D105-->L347-1_T0_S2: Formula: (and v__p4ltl_1_9 v__p4ltl_2_9 v__p4ltl_3_11 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 5855#L347-1_T0_S2 [1491] L347-1_T0_S2-->L347_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5597#L347_T0_S2 [1194] L347_T0_S2-->L347_T0_S2-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5804#L347_T0_S2-D11 [1336] L347_T0_S2-D11-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5486#mainENTRY_T0_S2 [1115] mainENTRY_T0_S2-->mainENTRY_T0_S2-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5691#mainENTRY_T0_S2-D5 [1329] mainENTRY_T0_S2-D5-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5954#havocProcedureENTRY_T0_S2 [1519] havocProcedureENTRY_T0_S2-->L205_T0_S2: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 5808#L205_T0_S2 [1197] L205_T0_S2-->L206_T0_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 5792#L206_T0_S2 [1187] L206_T0_S2-->L207_T0_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5720#L207_T0_S2 [1135] L207_T0_S2-->L208_T0_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 5721#L208_T0_S2 [1270] L208_T0_S2-->L209_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 5897#L209_T0_S2 [1518] L209_T0_S2-->L210_T0_S2: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6073#L210_T0_S2 [1521] L210_T0_S2-->L211_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5494#L211_T0_S2 [1029] L211_T0_S2-->L212_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5495#L212_T0_S2 [1057] L212_T0_S2-->L213_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5568#L213_T0_S2 [1067] L213_T0_S2-->L214_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 5588#L214_T0_S2 [1552] L214_T0_S2-->L215_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5740#L215_T0_S2 [1146] L215_T0_S2-->L216_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5741#L216_T0_S2 [1317] L216_T0_S2-->L217_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5937#L217_T0_S2 [1405] L217_T0_S2-->L218_T0_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5612#L218_T0_S2 [1076] L218_T0_S2-->L219_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5613#L219_T0_S2 [1118] L219_T0_S2-->L220_T0_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5695#L220_T0_S2 [1176] L220_T0_S2-->L221_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 5778#L221_T0_S2 [1455] L221_T0_S2-->L222_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5868#L222_T0_S2 [1246] L222_T0_S2-->L223_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_4 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 5869#L223_T0_S2 [1290] L223_T0_S2-->L224_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 5745#L224_T0_S2 [1150] L224_T0_S2-->L225_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 5746#L225_T0_S2 [1368] L225_T0_S2-->L226_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 5485#L226_T0_S2 [1025] L226_T0_S2-->L227_T0_S2: Formula: (and (<= v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 5487#L227_T0_S2 [1031] L227_T0_S2-->L228_T0_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 5499#L228_T0_S2 [1402] L228_T0_S2-->L229_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 5775#L229_T0_S2 [1174] L229_T0_S2-->L230_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 5776#L230_T0_S2 [1566] L230_T0_S2-->L231_T0_S2: Formula: (and (<= 0 v_hdr.topology.identifier_13) (<= v_hdr.topology.identifier_13 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 6062#L231_T0_S2 [1494] L231_T0_S2-->L232_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 5965#L232_T0_S2 [1339] L232_T0_S2-->L233_T0_S2: Formula: (and (<= 0 v_hdr.topology.port_19) (<= v_hdr.topology.port_19 65536))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 5652#L233_T0_S2 [1092] L233_T0_S2-->L234_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 5653#L234_T0_S2 [1158] L234_T0_S2-->L235_T0_S2: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 5729#L235_T0_S2 [1139] L235_T0_S2-->L236_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 5730#L236_T0_S2 [1370] L236_T0_S2-->L237_T0_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 5800#L237_T0_S2 [1192] L237_T0_S2-->L238_T0_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 5801#L238_T0_S2 [1557] L238_T0_S2-->L239_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 6065#L239_T0_S2 [1499] L239_T0_S2-->L240_T0_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 5984#L240_T0_S2 [1361] L240_T0_S2-->L241_T0_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 5985#L241_T0_S2 [1365] L241_T0_S2-->L242_T0_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 5962#L242_T0_S2 [1337] L242_T0_S2-->L243_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 5771#L243_T0_S2 [1169] L243_T0_S2-->L244_T0_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 5772#L244_T0_S2 [1311] L244_T0_S2-->L245_T0_S2: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 5875#L245_T0_S2 [1250] L245_T0_S2-->L246_T0_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 5876#L246_T0_S2 [1498] L246_T0_S2-->L247_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 6004#L247_T0_S2 [1385] L247_T0_S2-->L248_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_25}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 5662#L248_T0_S2 [1097] L248_T0_S2-->L249_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 5660#L249_T0_S2 [1096] L249_T0_S2-->L250_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 5661#L250_T0_S2 [1551] L250_T0_S2-->L251_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 5747#L251_T0_S2 [1151] L251_T0_S2-->L252_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 5748#L252_T0_S2 [1338] L252_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 5963#havocProcedureFINAL_T0_S2 [1563] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5977#havocProcedureEXIT_T0_S2 >[1641] havocProcedureEXIT_T0_S2-->L329-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5978#L329-D65 [1386] L329-D65-->L329_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5809#L329_T0_S2 [1570] L329_T0_S2-->L329_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5975#L329_T0_S2-D53 [1349] L329_T0_S2-D53-->_parser_packetParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5570#_parser_packetParserENTRY_T0_S2 [1198] _parser_packetParserENTRY_T0_S2-->_parser_packetParserENTRY_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5810#_parser_packetParserENTRY_T0_S2-D59 [1514] _parser_packetParserENTRY_T0_S2-D59-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5569#startENTRY_T0_S2 [1058] startENTRY_T0_S2-->L419_T0_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5571#L419_T0_S2 [1410] L419_T0_S2-->L419-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 5932#L419-1_T0_S2 [1312] L419-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5933#startEXIT_T0_S2 >[1751] startEXIT_T0_S2-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5837#_parser_packetParserFINAL-D83 [1223] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5838#_parser_packetParserFINAL_T0_S2 [1344] _parser_packetParserFINAL_T0_S2-->_parser_packetParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5970#_parser_packetParserEXIT_T0_S2 >[1605] _parser_packetParserEXIT_T0_S2-->L330-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6023#L330-D71 [1418] L330-D71-->L330_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5556#L330_T0_S2 [1074] L330_T0_S2-->L330_T0_S2-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5555#L330_T0_S2-D23 [1051] L330_T0_S2-D23-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5557#verifyChecksumFINAL_T0_S2 [1240] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5862#verifyChecksumEXIT_T0_S2 >[1711] verifyChecksumEXIT_T0_S2-->L331-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5974#L331-D74 [1348] L331-D74-->L331_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5629#L331_T0_S2 [1446] L331_T0_S2-->L331_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5859#L331_T0_S2-D38 [1239] L331_T0_S2-D38-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5860#ingressENTRY_T0_S2 [1265] ingressENTRY_T0_S2-->L271_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_27 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 5888#L271_T0_S2 [1318] L271_T0_S2-->L272_T0_S2: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 5911#L272_T0_S2 [1285] L272_T0_S2-->L272-2_T0_S2: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 5912#L272-2_T0_S2 [1391] L272-2_T0_S2-->L294_T0_S2: Formula: (= v_meta.accepted_14 1)  InVars {meta.accepted=v_meta.accepted_14}  OutVars{meta.accepted=v_meta.accepted_14}  AuxVars[]  AssignedVars[] 5725#L294_T0_S2 [1478] L294_T0_S2-->L294_T0_S2-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5724#L294_T0_S2-D35 [1137] L294_T0_S2-D35-->l2_c_l2_forwarding.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5726#l2_c_l2_forwarding.applyENTRY_T0_S2 [1204] l2_c_l2_forwarding.applyENTRY_T0_S2-->L322_T0_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_21))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_21}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_21}  AuxVars[]  AssignedVars[] 5817#L322_T0_S2 [1528] L322_T0_S2-->L322-1_T0_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_17 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  AuxVars[]  AssignedVars[] 6025#L322-1_T0_S2 [1422] L322-1_T0_S2-->l2_c_l2_forwarding.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5758#l2_c_l2_forwarding.applyEXIT_T0_S2 >[1671] l2_c_l2_forwarding.applyEXIT_T0_S2-->L293-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5738#L293-D110 [1145] L293-D110-->L293_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5739#L293_T0_S2 [1286] L293_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5908#ingressEXIT_T0_S2 >[1720] ingressEXIT_T0_S2-->L332-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6158#L332-D122 [1434] L332-D122-->L332_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6156#L332_T0_S2 [1328] L332_T0_S2-->L332_T0_S2-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6157#L332_T0_S2-D50 [1415] L332_T0_S2-D50-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6161#egressFINAL_T0_S2 [1045] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6155#egressEXIT_T0_S2 >[1636] egressEXIT_T0_S2-->L333-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5898#L333-D101 [1271] L333-D101-->L333_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5596#L333_T0_S2 [1070] L333_T0_S2-->L333_T0_S2-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5598#L333_T0_S2-D41 [1086] L333_T0_S2-D41-->createChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6160#createChecksumFINAL_T0_S2 [1273] createChecksumFINAL_T0_S2-->createChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5873#createChecksumEXIT_T0_S2 >[1682] createChecksumEXIT_T0_S2-->L334-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5874#L334-D86 [1180] L334-D86-->L334_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6001#L334_T0_S2 [1381] L334_T0_S2-->L336_T0_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 5815#L336_T0_S2 [1205] L336_T0_S2-->L335-1_T0_S2: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 5816#L335-1_T0_S2 [1447] L335-1_T0_S2-->L339_T0_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_24))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_0] 5750#L339_T0_S2 [1153] L339_T0_S2-->L340_T0_S2: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_18 0) v__p4ltl_free_time_4))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, _p4ltl_free_time=v__p4ltl_free_time_4}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_4, _p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_18}  AuxVars[]  AssignedVars[_p4ltl_1] 5751#L340_T0_S2 [1450] L340_T0_S2-->L341_T0_S2: Formula: (let ((.cse0 (= v_meta.primary_24 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  AuxVars[]  AssignedVars[_p4ltl_2] 5872#L341_T0_S2 [1247] L341_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_3=v__p4ltl_3_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_3] 5864#mainFINAL_T0_S2 [1243] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5865#mainEXIT_T0_S2 >[1703] mainEXIT_T0_S2-->L347-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5854#L347-1-D104 [1237] L347-1-D104-->L347-1_accept_S3: Formula: (and v__p4ltl_3_14 (not v__p4ltl_0_12) (not v__p4ltl_1_11))  InVars {_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  OutVars{_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  AuxVars[]  AssignedVars[] 5796#L347-1_accept_S3 
[2023-01-16 04:15:04,724 INFO  L754   eck$LassoCheckResult]: Loop: 5796#L347-1_accept_S3 [1189] L347-1_accept_S3-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5516#L347_accept_S3 [1039] L347_accept_S3-->L347_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5518#L347_accept_S3-D10 [1539] L347_accept_S3-D10-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5501#mainENTRY_accept_S3 [1448] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5938#mainENTRY_accept_S3-D4 [1319] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5939#havocProcedureENTRY_accept_S3 [1547] havocProcedureENTRY_accept_S3-->L205_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 5918#L205_accept_S3 [1295] L205_accept_S3-->L206_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 5919#L206_accept_S3 [1523] L206_accept_S3-->L207_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6006#L207_accept_S3 [1394] L207_accept_S3-->L208_accept_S3: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 5903#L208_accept_S3 [1277] L208_accept_S3-->L209_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 5904#L209_accept_S3 [1480] L209_accept_S3-->L210_accept_S3: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6056#L210_accept_S3 [1545] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6082#L211_accept_S3 [1599] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5833#L212_accept_S3 [1220] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5834#L213_accept_S3 [1426] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6028#L214_accept_S3 [1444] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5727#L215_accept_S3 [1138] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5728#L216_accept_S3 [1432] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5988#L217_accept_S3 [1364] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5989#L218_accept_S3 [1574] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5675#L219_accept_S3 [1103] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5676#L220_accept_S3 [1493] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 5986#L221_accept_S3 [1363] L221_accept_S3-->L222_accept_S3: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5884#L222_accept_S3 [1262] L222_accept_S3-->L223_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 5885#L223_accept_S3 [1287] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 5914#L224_accept_S3 [1372] L224_accept_S3-->L225_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 5995#L225_accept_S3 [1568] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 5500#L226_accept_S3 [1032] L226_accept_S3-->L227_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 5502#L227_accept_S3 [1445] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 5923#L228_accept_S3 [1303] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.topology_2 false))  InVars {emit=v_emit_18, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_17, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 5924#L229_accept_S3 [1343] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 5969#L230_accept_S3 [1443] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.topology.identifier_14 4294967296) (<= 0 v_hdr.topology.identifier_14))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_14}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[] 5843#L231_accept_S3 [1225] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 5844#L232_accept_S3 [1456] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 5647#L233_accept_S3 [1091] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 5648#L234_accept_S3 [1353] L234_accept_S3-->L235_accept_S3: Formula: (and (<= v_hdr.topology.prefix_13 4294967296) (<= 0 v_hdr.topology.prefix_13))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_13}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[] 5980#L235_accept_S3 [1377] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 5999#L236_accept_S3 [1535] L236_accept_S3-->L237_accept_S3: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 5807#L237_accept_S3 [1196] L237_accept_S3-->L238_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 5514#L238_accept_S3 [1038] L238_accept_S3-->L239_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 5515#L239_accept_S3 [1460] L239_accept_S3-->L240_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 5631#L240_accept_S3 [1083] L240_accept_S3-->L241_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 5632#L241_accept_S3 [1526] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 6040#L242_accept_S3 [1454] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 5946#L243_accept_S3 [1323] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 5947#L244_accept_S3 [1342] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.accepted_26 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 5968#L245_accept_S3 [1575] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 5826#L246_accept_S3 [1217] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 5827#L247_accept_S3 [1550] L247_accept_S3-->L248_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 5754#L248_accept_S3 [1155] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 5709#L249_accept_S3 [1129] L249_accept_S3-->L250_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 5710#L250_accept_S3 [1388] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 5824#L251_accept_S3 [1215] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 5825#L252_accept_S3 [1406] L252_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 5734#havocProcedureFINAL_accept_S3 [1141] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5594#havocProcedureEXIT_accept_S3 >[1785] havocProcedureEXIT_accept_S3-->L329-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5595#L329-D64 [1360] L329-D64-->L329_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5575#L329_accept_S3 [1170] L329_accept_S3-->L329_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5574#L329_accept_S3-D52 [1061] L329_accept_S3-D52-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5576#_parser_packetParserENTRY_accept_S3 [1248] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5577#_parser_packetParserENTRY_accept_S3-D58 [1060] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5578#startENTRY_accept_S3 [1482] startENTRY_accept_S3-->L419_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5916#L419_accept_S3 [1294] L419_accept_S3-->L419-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 5917#L419-1_accept_S3 [1099] L419-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6126#startEXIT_accept_S3 >[1656] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6125#_parser_packetParserFINAL-D82 [1132] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6124#_parser_packetParserFINAL_accept_S3 [1509] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6122#_parser_packetParserEXIT_accept_S3 >[1608] _parser_packetParserEXIT_accept_S3-->L330-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6121#L330-D70 [1327] L330-D70-->L330_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6119#L330_accept_S3 [1540] L330_accept_S3-->L330_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6120#L330_accept_S3-D22 [1224] L330_accept_S3-D22-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6123#verifyChecksumFINAL_accept_S3 [1500] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6118#verifyChecksumEXIT_accept_S3 >[1702] verifyChecksumEXIT_accept_S3-->L331-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6117#L331-D73 [1522] L331-D73-->L331_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5542#L331_accept_S3 [1451] L331_accept_S3-->L331_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6116#L331_accept_S3-D37 [1390] L331_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6115#ingressENTRY_accept_S3 [1374] ingressENTRY_accept_S3-->L271_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 5684#L271_accept_S3 [1111] L271_accept_S3-->L272_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 5685#L272_accept_S3 [1173] L272_accept_S3-->L272-2_accept_S3: Formula: (not (= 56577 v_hdr.ethernet.etherType_25))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 5541#L272-2_accept_S3 [1046] L272-2_accept_S3-->L294_accept_S3: Formula: (= v_meta.accepted_22 1)  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 5543#L294_accept_S3 [1131] L294_accept_S3-->L294_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5713#L294_accept_S3-D34 [1413] L294_accept_S3-D34-->l2_c_l2_forwarding.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6021#l2_c_l2_forwarding.applyENTRY_accept_S3 [1530] l2_c_l2_forwarding.applyENTRY_accept_S3-->L322_accept_S3: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_13))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[] 5983#L322_accept_S3 [1359] L322_accept_S3-->L322-1_accept_S3: Formula: (not (= v_l2_c_l2_forwarding.action_run_19 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_19}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_19}  AuxVars[]  AssignedVars[] 5562#L322-1_accept_S3 [1351] L322-1_accept_S3-->l2_c_l2_forwarding.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5732#l2_c_l2_forwarding.applyEXIT_accept_S3 >[1782] l2_c_l2_forwarding.applyEXIT_accept_S3-->L293-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5733#L293-D109 [1470] L293-D109-->L293_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6029#L293_accept_S3 [1425] L293_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6030#ingressEXIT_accept_S3 >[1757] ingressEXIT_accept_S3-->L332-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5955#L332-D121 [1330] L332-D121-->L332_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5847#L332_accept_S3 [1228] L332_accept_S3-->L332_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5848#L332_accept_S3-D49 [1531] L332_accept_S3-D49-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6134#egressFINAL_accept_S3 [1463] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6071#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L333-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5966#L333-D100 [1340] L333-D100-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5967#L333_accept_S3 [1350] L333_accept_S3-->L333_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6131#L333_accept_S3-D40 [1383] L333_accept_S3-D40-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6132#createChecksumFINAL_accept_S3 [1052] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6130#createChecksumEXIT_accept_S3 >[1638] createChecksumEXIT_accept_S3-->L334-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6087#L334-D85 [1584] L334-D85-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6026#L334_accept_S3 [1420] L334_accept_S3-->L336_accept_S3: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 5987#L336_accept_S3 [1362] L336_accept_S3-->L335-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 5752#L335-1_accept_S3 [1154] L335-1_accept_S3-->L339_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_25))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_0] 5753#L339_accept_S3 [1524] L339_accept_S3-->L340_accept_S3: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_16 0) v__p4ltl_free_time_2))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, _p4ltl_free_time=v__p4ltl_free_time_2}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_2, _p4ltl_1=v__p4ltl_1_6, protect_c_last_primary=v_protect_c_last_primary_16}  AuxVars[]  AssignedVars[_p4ltl_1] 5992#L340_accept_S3 [1369] L340_accept_S3-->L341_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and (not v__p4ltl_2_8) (not .cse0)) (and v__p4ltl_2_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{_p4ltl_2=v__p4ltl_2_8, standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_2] 5993#L341_accept_S3 [1477] L341_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_3_7)) (and v__p4ltl_3_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_3=v__p4ltl_3_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_3] 5722#mainFINAL_accept_S3 [1136] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5723#mainEXIT_accept_S3 >[1761] mainEXIT_accept_S3-->L347-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6054#L347-1-D103 [1474] L347-1-D103-->L347-1_accept_S3: Formula: v__p4ltl_3_9  InVars {_p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 5796#L347-1_accept_S3 
[2023-01-16 04:15:04,724 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:04,724 INFO  L85        PathProgramCache]: Analyzing trace with hash -1368598708, now seen corresponding path program 1 times
[2023-01-16 04:15:04,725 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:04,725 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [875335562]
[2023-01-16 04:15:04,725 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:04,725 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:04,739 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,779 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:04,788 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,874 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:04,878 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,885 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:04,887 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,893 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:04,894 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,895 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:04,896 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,902 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:04,905 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,911 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 04:15:04,912 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,914 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 04:15:04,915 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,915 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 93
[2023-01-16 04:15:04,916 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,918 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 111
[2023-01-16 04:15:04,924 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,931 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:04,933 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,936 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:04,937 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,938 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:04,939 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,940 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:04,940 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,941 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:04,942 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,943 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 04:15:04,944 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,944 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 04:15:04,945 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,946 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 93
[2023-01-16 04:15:04,946 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:04,947 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:04,947 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:04,947 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [875335562]
[2023-01-16 04:15:04,948 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [875335562] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:04,948 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:04,948 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-01-16 04:15:04,948 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1609615703]
[2023-01-16 04:15:04,948 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:04,948 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:04,949 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:04,949 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-01-16 04:15:04,949 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=27, Invalid=63, Unknown=0, NotChecked=0, Total=90
[2023-01-16 04:15:04,950 INFO  L87              Difference]: Start difference. First operand 685 states and 729 transitions. cyclomatic complexity: 47 Second operand  has 10 states, 10 states have (on average 18.2) internal successors, (182), 4 states have internal predecessors, (182), 3 states have call successors, (19), 7 states have call predecessors, (19), 3 states have return successors, (18), 4 states have call predecessors, (18), 3 states have call successors, (18)
[2023-01-16 04:15:06,140 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:06,140 INFO  L93              Difference]: Finished difference Result 909 states and 961 transitions.
[2023-01-16 04:15:06,140 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. 
[2023-01-16 04:15:06,141 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 909 states and 961 transitions.
[2023-01-16 04:15:06,144 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:06,147 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 909 states to 606 states and 642 transitions.
[2023-01-16 04:15:06,147 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 201
[2023-01-16 04:15:06,147 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 201
[2023-01-16 04:15:06,147 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 606 states and 642 transitions.
[2023-01-16 04:15:06,148 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:06,148 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 606 states and 642 transitions.
[2023-01-16 04:15:06,148 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 606 states and 642 transitions.
[2023-01-16 04:15:06,153 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 606 to 577.
[2023-01-16 04:15:06,153 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 577 states, 450 states have (on average 1.0777777777777777) internal successors, (485), 450 states have internal predecessors, (485), 61 states have call successors, (61), 61 states have call predecessors, (61), 66 states have return successors, (66), 66 states have call predecessors, (66), 60 states have call successors, (66)
[2023-01-16 04:15:06,154 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 577 states to 577 states and 612 transitions.
[2023-01-16 04:15:06,155 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 577 states and 612 transitions.
[2023-01-16 04:15:06,155 INFO  L399   stractBuchiCegarLoop]: Abstraction has 577 states and 612 transitions.
[2023-01-16 04:15:06,155 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-01-16 04:15:06,155 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 577 states and 612 transitions.
[2023-01-16 04:15:06,157 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:06,157 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:06,157 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:06,158 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:06,158 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:06,159 INFO  L752   eck$LassoCheckResult]: Stem: 7546#ULTIMATE.startENTRY_NONWA [1114] ULTIMATE.startENTRY_NONWA-->L347-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7695#L347-1_T1_init [1147] L347-1_T1_init-->L347_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7520#L347_T1_init [1534] L347_T1_init-->L347_T1_init-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7744#L347_T1_init-D12 [1149] L347_T1_init-D12-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7567#mainENTRY_T1_init [1458] mainENTRY_T1_init-->mainENTRY_T1_init-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8008#mainENTRY_T1_init-D6 [1487] mainENTRY_T1_init-D6-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7935#havocProcedureENTRY_T1_init [1335] havocProcedureENTRY_T1_init-->L205_T1_init: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 7936#L205_T1_init [1345] L205_T1_init-->L206_T1_init: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 7859#L206_T1_init [1252] L206_T1_init-->L207_T1_init: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 7860#L207_T1_init [1449] L207_T1_init-->L208_T1_init: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8003#L208_T1_init [1497] L208_T1_init-->L209_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8024#L209_T1_init [1541] L209_T1_init-->L210_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 7945#L210_T1_init [1346] L210_T1_init-->L211_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 7850#L211_T1_init [1244] L211_T1_init-->L212_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 7837#L212_T1_init [1234] L212_T1_init-->L213_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 7838#L213_T1_init [1583] L213_T1_init-->L214_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 7934#L214_T1_init [1333] L214_T1_init-->L215_T1_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 7901#L215_T1_init [1305] L215_T1_init-->L216_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 7566#L216_T1_init [1048] L216_T1_init-->L217_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 7568#L217_T1_init [1592] L217_T1_init-->L218_T1_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 7896#L218_T1_init [1298] L218_T1_init-->L219_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 7773#L219_T1_init [1177] L219_T1_init-->L220_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 7774#L220_T1_init [1356] L220_T1_init-->L221_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 7719#L221_T1_init [1134] L221_T1_init-->L222_T1_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7720#L222_T1_init [1231] L222_T1_init-->L223_T1_init: Formula: (= (store v_emit_14 v_hdr.ethernet_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 7835#L223_T1_init [1537] L223_T1_init-->L224_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 7923#L224_T1_init [1324] L224_T1_init-->L225_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 7902#L225_T1_init [1307] L225_T1_init-->L226_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 7903#L226_T1_init [1459] L226_T1_init-->L227_T1_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 7924#L227_T1_init [1325] L227_T1_init-->L228_T1_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 7925#L228_T1_init [1398] L228_T1_init-->L229_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 7980#L229_T1_init [1481] L229_T1_init-->L230_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 7905#L230_T1_init [1309] L230_T1_init-->L231_T1_init: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 7785#L231_T1_init [1188] L231_T1_init-->L232_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 7786#L232_T1_init [1260] L232_T1_init-->L233_T1_init: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 7666#L233_T1_init [1095] L233_T1_init-->L234_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 7667#L234_T1_init [1520] L234_T1_init-->L235_T1_init: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 7904#L235_T1_init [1308] L235_T1_init-->L236_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 7569#L236_T1_init [1049] L236_T1_init-->L237_T1_init: Formula: (and (<= 0 v_hdr.topology.mac_13) (<= v_hdr.topology.mac_13 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 7570#L237_T1_init [1071] L237_T1_init-->L238_T1_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 7614#L238_T1_init [1517] L238_T1_init-->L239_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 7630#L239_T1_init [1078] L239_T1_init-->L240_T1_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 7631#L240_T1_init [1479] L240_T1_init-->L241_T1_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 8016#L241_T1_init [1580] L241_T1_init-->L242_T1_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 8001#L242_T1_init [1436] L242_T1_init-->L243_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 8002#L243_T1_init [1490] L243_T1_init-->L244_T1_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 8021#L244_T1_init [1565] L244_T1_init-->L245_T1_init: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 7877#L245_T1_init [1272] L245_T1_init-->L246_T1_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 7871#L246_T1_init [1267] L246_T1_init-->L247_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 7872#L247_T1_init [1433] L247_T1_init-->L248_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 7933#L248_T1_init [1332] L248_T1_init-->L249_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 7831#L249_T1_init [1226] L249_T1_init-->L250_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 7810#L250_T1_init [1214] L250_T1_init-->L251_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 7811#L251_T1_init [1313] L251_T1_init-->L252_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 7886#L252_T1_init [1283] L252_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 7887#havocProcedureFINAL_T1_init [1587] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7623#havocProcedureEXIT_T1_init >[1686] havocProcedureEXIT_T1_init-->L329-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7624#L329-D66 [1257] L329-D66-->L329_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7572#L329_T1_init [1087] L329_T1_init-->L329_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7571#L329_T1_init-D54 [1050] L329_T1_init-D54-->_parser_packetParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7573#_parser_packetParserENTRY_T1_init [1569] _parser_packetParserENTRY_T1_init-->_parser_packetParserENTRY_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7694#_parser_packetParserENTRY_T1_init-D60 [1113] _parser_packetParserENTRY_T1_init-D60-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7621#startENTRY_T1_init [1073] startENTRY_T1_init-->L419_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7622#L419_T1_init [1441] L419_T1_init-->L419-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 7970#L419-1_T1_init [1384] L419-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7971#startEXIT_T1_init >[1674] startEXIT_T1_init-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7977#_parser_packetParserFINAL-D84 [1464] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7890#_parser_packetParserFINAL_T1_init [1288] _parser_packetParserFINAL_T1_init-->_parser_packetParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7790#_parser_packetParserEXIT_T1_init >[1734] _parser_packetParserEXIT_T1_init-->L330-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7646#L330-D72 [1085] L330-D72-->L330_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7647#L330_T1_init [1121] L330_T1_init-->L330_T1_init-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7703#L330_T1_init-D24 [1299] L330_T1_init-D24-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7883#verifyChecksumFINAL_T1_init [1282] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7884#verifyChecksumEXIT_T1_init >[1678] verifyChecksumEXIT_T1_init-->L331-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8000#L331-D75 [1538] L331-D75-->L331_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7519#L331_T1_init [1028] L331_T1_init-->L331_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7521#L331_T1_init-D39 [1465] L331_T1_init-D39-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7736#ingressENTRY_T1_init [1144] ingressENTRY_T1_init-->L271_T1_init: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 7737#L271_T1_init [1326] L271_T1_init-->L272_T1_init: Formula: (= v_meta.accepted_17 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[meta.accepted] 7926#L272_T1_init [1512] L272_T1_init-->L273_T1_init: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 7532#L273_T1_init [1175] L273_T1_init-->L273_T1_init-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7769#L273_T1_init-D48 [1200] L273_T1_init-D48-->protect_c_period.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7804#protect_c_period.applyENTRY_T1_init [1401] protect_c_period.applyENTRY_T1_init-->L375_T1_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 7836#L375_T1_init [1233] L375_T1_init-->L375-1_T1_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 7533#L375-1_T1_init [1128] L375-1_T1_init-->protect_c_period.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7709#protect_c_period.applyEXIT_T1_init >[1657] protect_c_period.applyEXIT_T1_init-->L273-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7873#L273-1-D117 [1585] L273-1-D117-->L273-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7639#L273-1_T1_init [1301] L273-1_T1_init-->L273-1_T1_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7802#L273-1_T1_init-D9 [1199] L273-1_T1_init-D9-->protect_c_port_config.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7803#protect_c_port_config.applyENTRY_T1_init [1202] protect_c_port_config.applyENTRY_T1_init-->L387_T1_init: Formula: (not (= v_protect_c_port_config.action_run_18 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 7805#L387_T1_init [1598] L387_T1_init-->L387-1_T1_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 7640#L387-1_T1_init [1473] L387-1_T1_init-->protect_c_port_config.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8014#protect_c_port_config.applyEXIT_T1_init >[1659] protect_c_port_config.applyEXIT_T1_init-->L274-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7862#L274-D69 [1258] L274-D69-->L274_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7863#L274_T1_init [1431] L274_T1_init-->L276_T1_init: Formula: (= v_protect_c_accepted_21 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_21}  AuxVars[]  AssignedVars[protect_c_accepted] 7874#L276_T1_init [1269] L276_T1_init-->L277_T1_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_9)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[protect_c_time] 7875#L277_T1_init [1577] L277_T1_init-->L283_T1_init: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_30))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 7909#L283_T1_init [1315] L283_T1_init-->L283-1_T1_init: Formula: (not (= v_standard_metadata.ingress_port_23 v_meta.secondary_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.secondary=v_meta.secondary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.secondary=v_meta.secondary_18}  AuxVars[]  AssignedVars[] 7594#L283-1_T1_init [1059] L283-1_T1_init-->L272-2_T1_init: Formula: (= v_protect_c_accepted_14 v_meta.accepted_20)  InVars {protect_c_accepted=v_protect_c_accepted_14}  OutVars{protect_c_accepted=v_protect_c_accepted_14, meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 7537#L272-2_T1_init [1036] L272-2_T1_init-->L293_T1_init: Formula: (not (= v_meta.accepted_19 1))  InVars {meta.accepted=v_meta.accepted_19}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[] 7539#L293_T1_init [1213] L293_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7551#ingressEXIT_T1_init >[1645] ingressEXIT_T1_init-->L332-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7552#L332-D123 [1579] L332-D123-->L332_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7616#L332_T1_init [1125] L332_T1_init-->L332_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7615#L332_T1_init-D51 [1072] L332_T1_init-D51-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7617#egressFINAL_T1_init [1501] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7998#egressEXIT_T1_init >[1752] egressEXIT_T1_init-->L333-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7679#L333-D102 [1101] L333-D102-->L333_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7680#L333_T1_init [1389] L333_T1_init-->L333_T1_init-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7962#L333_T1_init-D42 [1367] L333_T1_init-D42-->createChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7704#createChecksumFINAL_T1_init [1126] createChecksumFINAL_T1_init-->createChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7705#createChecksumEXIT_T1_init >[1684] createChecksumEXIT_T1_init-->L334-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7784#L334-D87 [1437] L334-D87-->L334_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7878#L334_T1_init [1275] L334_T1_init-->L336_T1_init: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 7879#L336_T1_init [1471] L336_T1_init-->L335-1_T1_init: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 7981#L335-1_T1_init [1399] L335-1_T1_init-->L339_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and .cse0 v__p4ltl_0_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_0] 7919#L339_T1_init [1322] L339_T1_init-->L340_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_time_3 (select v_protect_c_last_primary_17 0)))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, _p4ltl_free_time=v__p4ltl_free_time_3}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_3, _p4ltl_1=v__p4ltl_1_7, protect_c_last_primary=v_protect_c_last_primary_17}  AuxVars[]  AssignedVars[_p4ltl_1] 7920#L340_T1_init [1590] L340_T1_init-->L341_T1_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_2] 7841#L341_T1_init [1235] L341_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_3_8) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_3=v__p4ltl_3_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_3] 7842#mainFINAL_T1_init [1347] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7946#mainEXIT_T1_init >[1618] mainEXIT_T1_init-->L347-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7882#L347-1-D105 [1280] L347-1-D105-->L347-1_T0_S2: Formula: (and v__p4ltl_1_9 v__p4ltl_2_9 v__p4ltl_3_11 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 7840#L347-1_T0_S2 [1491] L347-1_T0_S2-->L347_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7612#L347_T0_S2 [1194] L347_T0_S2-->L347_T0_S2-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7795#L347_T0_S2-D11 [1336] L347_T0_S2-D11-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7511#mainENTRY_T0_S2 [1115] mainENTRY_T0_S2-->mainENTRY_T0_S2-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7697#mainENTRY_T0_S2-D5 [1329] mainENTRY_T0_S2-D5-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7929#havocProcedureENTRY_T0_S2 [1519] havocProcedureENTRY_T0_S2-->L205_T0_S2: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 7799#L205_T0_S2 [1197] L205_T0_S2-->L206_T0_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 7783#L206_T0_S2 [1187] L206_T0_S2-->L207_T0_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 7721#L207_T0_S2 [1135] L207_T0_S2-->L208_T0_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 7722#L208_T0_S2 [1270] L208_T0_S2-->L209_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 7876#L209_T0_S2 [1518] L209_T0_S2-->L210_T0_S2: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8029#L210_T0_S2 [1521] L210_T0_S2-->L211_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 7522#L211_T0_S2 [1029] L211_T0_S2-->L212_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 7523#L212_T0_S2 [1057] L212_T0_S2-->L213_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 7590#L213_T0_S2 [1067] L213_T0_S2-->L214_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 7606#L214_T0_S2 [1552] L214_T0_S2-->L215_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 7740#L215_T0_S2 [1146] L215_T0_S2-->L216_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 7741#L216_T0_S2 [1317] L216_T0_S2-->L217_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 7912#L217_T0_S2 [1405] L217_T0_S2-->L218_T0_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 7625#L218_T0_S2 [1076] L218_T0_S2-->L219_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 7626#L219_T0_S2 [1118] L219_T0_S2-->L220_T0_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 7701#L220_T0_S2 [1176] L220_T0_S2-->L221_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 7770#L221_T0_S2 [1455] L221_T0_S2-->L222_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7852#L222_T0_S2 [1246] L222_T0_S2-->L223_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_4 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 7853#L223_T0_S2 [1290] L223_T0_S2-->L224_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 7745#L224_T0_S2 [1150] L224_T0_S2-->L225_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 7746#L225_T0_S2 [1368] L225_T0_S2-->L226_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 7510#L226_T0_S2 [1025] L226_T0_S2-->L227_T0_S2: Formula: (and (<= v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 7512#L227_T0_S2 [1031] L227_T0_S2-->L228_T0_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 7527#L228_T0_S2 [1402] L228_T0_S2-->L229_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 7767#L229_T0_S2 [1174] L229_T0_S2-->L230_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 7768#L230_T0_S2 [1566] L230_T0_S2-->L231_T0_S2: Formula: (and (<= 0 v_hdr.topology.identifier_13) (<= v_hdr.topology.identifier_13 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 8023#L231_T0_S2 [1494] L231_T0_S2-->L232_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 7939#L232_T0_S2 [1339] L232_T0_S2-->L233_T0_S2: Formula: (and (<= 0 v_hdr.topology.port_19) (<= v_hdr.topology.port_19 65536))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 7660#L233_T0_S2 [1092] L233_T0_S2-->L234_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 7661#L234_T0_S2 [1158] L234_T0_S2-->L235_T0_S2: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 7730#L235_T0_S2 [1139] L235_T0_S2-->L236_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 7731#L236_T0_S2 [1370] L236_T0_S2-->L237_T0_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 7791#L237_T0_S2 [1192] L237_T0_S2-->L238_T0_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 7792#L238_T0_S2 [1557] L238_T0_S2-->L239_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 8025#L239_T0_S2 [1499] L239_T0_S2-->L240_T0_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 7956#L240_T0_S2 [1361] L240_T0_S2-->L241_T0_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 7957#L241_T0_S2 [1365] L241_T0_S2-->L242_T0_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 7937#L242_T0_S2 [1337] L242_T0_S2-->L243_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 7763#L243_T0_S2 [1169] L243_T0_S2-->L244_T0_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 7764#L244_T0_S2 [1311] L244_T0_S2-->L245_T0_S2: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 7857#L245_T0_S2 [1250] L245_T0_S2-->L246_T0_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 7858#L246_T0_S2 [1498] L246_T0_S2-->L247_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 7972#L247_T0_S2 [1385] L247_T0_S2-->L248_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_25}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 7670#L248_T0_S2 [1097] L248_T0_S2-->L249_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 7668#L249_T0_S2 [1096] L249_T0_S2-->L250_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 7669#L250_T0_S2 [1551] L250_T0_S2-->L251_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 7747#L251_T0_S2 [1151] L251_T0_S2-->L252_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 7748#L252_T0_S2 [1338] L252_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 7938#havocProcedureFINAL_T0_S2 [1563] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7950#havocProcedureEXIT_T0_S2 >[1641] havocProcedureEXIT_T0_S2-->L329-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7951#L329-D65 [1386] L329-D65-->L329_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7800#L329_T0_S2 [1570] L329_T0_S2-->L329_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7948#L329_T0_S2-D53 [1349] L329_T0_S2-D53-->_parser_packetParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7592#_parser_packetParserENTRY_T0_S2 [1198] _parser_packetParserENTRY_T0_S2-->_parser_packetParserENTRY_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7801#_parser_packetParserENTRY_T0_S2-D59 [1514] _parser_packetParserENTRY_T0_S2-D59-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7591#startENTRY_T0_S2 [1058] startENTRY_T0_S2-->L419_T0_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7593#L419_T0_S2 [1410] L419_T0_S2-->L419-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 7907#L419-1_T0_S2 [1312] L419-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7908#startEXIT_T0_S2 >[1751] startEXIT_T0_S2-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7824#_parser_packetParserFINAL-D83 [1223] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7825#_parser_packetParserFINAL_T0_S2 [1344] _parser_packetParserFINAL_T0_S2-->_parser_packetParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7943#_parser_packetParserEXIT_T0_S2 >[1605] _parser_packetParserEXIT_T0_S2-->L330-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7990#L330-D71 [1418] L330-D71-->L330_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7578#L330_T0_S2 [1074] L330_T0_S2-->L330_T0_S2-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7577#L330_T0_S2-D23 [1051] L330_T0_S2-D23-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7579#verifyChecksumFINAL_T0_S2 [1240] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7847#verifyChecksumEXIT_T0_S2 >[1711] verifyChecksumEXIT_T0_S2-->L331-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7947#L331-D74 [1348] L331-D74-->L331_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7644#L331_T0_S2 [1446] L331_T0_S2-->L331_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7844#L331_T0_S2-D38 [1239] L331_T0_S2-D38-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7845#ingressENTRY_T0_S2 [1265] ingressENTRY_T0_S2-->L271_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_27 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 7869#L271_T0_S2 [1318] L271_T0_S2-->L272_T0_S2: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 7888#L272_T0_S2 [1284] L272_T0_S2-->L273_T0_S2: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 7525#L273_T0_S2 [1416] L273_T0_S2-->L273_T0_S2-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7649#L273_T0_S2-D47 [1088] L273_T0_S2-D47-->protect_c_period.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7650#protect_c_period.applyENTRY_T0_S2 [1210] protect_c_period.applyENTRY_T0_S2-->L375_T0_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 7777#L375_T0_S2 [1182] L375_T0_S2-->L375-1_T0_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 7778#L375-1_T0_S2 [1183] L375-1_T0_S2-->protect_c_period.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7779#protect_c_period.applyEXIT_T0_S2 >[1689] protect_c_period.applyEXIT_T0_S2-->L273-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8009#L273-1-D116 [1476] L273-1-D116-->L273-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7514#L273-1_T0_S2 [1419] L273-1_T0_S2-->L273-1_T0_S2-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7991#L273-1_T0_S2-D8 [1532] L273-1_T0_S2-D8-->protect_c_port_config.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8033#protect_c_port_config.applyENTRY_T0_S2 [1595] protect_c_port_config.applyENTRY_T0_S2-->L387_T0_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 8038#L387_T0_S2 [1601] L387_T0_S2-->L387-1_T0_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 7513#L387-1_T0_S2 [1026] L387-1_T0_S2-->protect_c_port_config.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7515#protect_c_port_config.applyEXIT_T0_S2 >[1728] protect_c_port_config.applyEXIT_T0_S2-->L274-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7696#L274-D68 [1511] L274-D68-->L274_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7864#L274_T0_S2 [1259] L274_T0_S2-->L276_T0_S2: Formula: (= v_protect_c_accepted_12 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 7651#L276_T0_S2 [1089] L276_T0_S2-->L277_T0_S2: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 7652#L277_T0_S2 [1105] L277_T0_S2-->L283_T0_S2: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_26))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 7686#L283_T0_S2 [1107] L283_T0_S2-->L283-1_T0_S2: Formula: (not (= v_standard_metadata.ingress_port_18 v_meta.secondary_16))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.secondary=v_meta.secondary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.secondary=v_meta.secondary_16}  AuxVars[]  AssignedVars[] 7645#L283-1_T0_S2 [1586] L283-1_T0_S2-->L272-2_T0_S2: Formula: (= v_protect_c_accepted_17 v_meta.accepted_21)  InVars {protect_c_accepted=v_protect_c_accepted_17}  OutVars{protect_c_accepted=v_protect_c_accepted_17, meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 7974#L272-2_T0_S2 [1392] L272-2_T0_S2-->L293_T0_S2: Formula: (not (= v_meta.accepted_15 1))  InVars {meta.accepted=v_meta.accepted_15}  OutVars{meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[] 7739#L293_T0_S2 [1286] L293_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7885#ingressEXIT_T0_S2 >[1720] ingressEXIT_T0_S2-->L332-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7999#L332-D122 [1434] L332-D122-->L332_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7560#L332_T0_S2 [1328] L332_T0_S2-->L332_T0_S2-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7928#L332_T0_S2-D50 [1415] L332_T0_S2-D50-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7559#egressFINAL_T0_S2 [1045] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7561#egressEXIT_T0_S2 >[1636] egressEXIT_T0_S2-->L333-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7854#L333-D101 [1271] L333-D101-->L333_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7611#L333_T0_S2 [1070] L333_T0_S2-->L333_T0_S2-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7613#L333_T0_S2-D41 [1086] L333_T0_S2-D41-->createChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7648#createChecksumFINAL_T0_S2 [1273] createChecksumFINAL_T0_S2-->createChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7856#createChecksumEXIT_T0_S2 >[1682] createChecksumEXIT_T0_S2-->L334-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7775#L334-D86 [1180] L334-D86-->L334_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7776#L334_T0_S2 [1381] L334_T0_S2-->L336_T0_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 7806#L336_T0_S2 [1205] L336_T0_S2-->L335-1_T0_S2: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 7807#L335-1_T0_S2 [1447] L335-1_T0_S2-->L339_T0_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_24))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_0] 7749#L339_T0_S2 [1153] L339_T0_S2-->L340_T0_S2: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_18 0) v__p4ltl_free_time_4))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, _p4ltl_free_time=v__p4ltl_free_time_4}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_4, _p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_18}  AuxVars[]  AssignedVars[_p4ltl_1] 7750#L340_T0_S2 [1450] L340_T0_S2-->L341_T0_S2: Formula: (let ((.cse0 (= v_meta.primary_24 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  AuxVars[]  AssignedVars[_p4ltl_2] 7855#L341_T0_S2 [1247] L341_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_3=v__p4ltl_3_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_3] 7848#mainFINAL_T0_S2 [1243] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7849#mainEXIT_T0_S2 >[1703] mainEXIT_T0_S2-->L347-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7839#L347-1-D104 [1237] L347-1-D104-->L347-1_accept_S3: Formula: (and v__p4ltl_3_14 (not v__p4ltl_0_12) (not v__p4ltl_1_11))  InVars {_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  OutVars{_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  AuxVars[]  AssignedVars[] 7787#L347-1_accept_S3 
[2023-01-16 04:15:06,160 INFO  L754   eck$LassoCheckResult]: Loop: 7787#L347-1_accept_S3 [1189] L347-1_accept_S3-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7545#L347_accept_S3 [1039] L347_accept_S3-->L347_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7547#L347_accept_S3-D10 [1539] L347_accept_S3-D10-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7529#mainENTRY_accept_S3 [1448] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7913#mainENTRY_accept_S3-D4 [1319] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7914#havocProcedureENTRY_accept_S3 [1547] havocProcedureENTRY_accept_S3-->L205_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 7893#L205_accept_S3 [1295] L205_accept_S3-->L206_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 7894#L206_accept_S3 [1523] L206_accept_S3-->L207_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 7975#L207_accept_S3 [1394] L207_accept_S3-->L208_accept_S3: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 7880#L208_accept_S3 [1277] L208_accept_S3-->L209_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 7881#L209_accept_S3 [1480] L209_accept_S3-->L210_accept_S3: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8017#L210_accept_S3 [1545] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 8037#L211_accept_S3 [1599] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 7821#L212_accept_S3 [1220] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 7822#L213_accept_S3 [1426] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 7995#L214_accept_S3 [1444] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 7728#L215_accept_S3 [1138] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 7729#L216_accept_S3 [1432] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 7960#L217_accept_S3 [1364] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 7961#L218_accept_S3 [1574] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 7683#L219_accept_S3 [1103] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 7684#L220_accept_S3 [1493] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 7958#L221_accept_S3 [1363] L221_accept_S3-->L222_accept_S3: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7865#L222_accept_S3 [1262] L222_accept_S3-->L223_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 7866#L223_accept_S3 [1287] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 7889#L224_accept_S3 [1372] L224_accept_S3-->L225_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 7966#L225_accept_S3 [1568] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 7528#L226_accept_S3 [1032] L226_accept_S3-->L227_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 7530#L227_accept_S3 [1445] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 7898#L228_accept_S3 [1303] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.topology_2 false))  InVars {emit=v_emit_18, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_17, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 7899#L229_accept_S3 [1343] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 7942#L230_accept_S3 [1443] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.topology.identifier_14 4294967296) (<= 0 v_hdr.topology.identifier_14))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_14}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[] 7829#L231_accept_S3 [1225] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 7830#L232_accept_S3 [1456] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 7655#L233_accept_S3 [1091] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 7656#L234_accept_S3 [1353] L234_accept_S3-->L235_accept_S3: Formula: (and (<= v_hdr.topology.prefix_13 4294967296) (<= 0 v_hdr.topology.prefix_13))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_13}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[] 7952#L235_accept_S3 [1377] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 7969#L236_accept_S3 [1535] L236_accept_S3-->L237_accept_S3: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 7798#L237_accept_S3 [1196] L237_accept_S3-->L238_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 7543#L238_accept_S3 [1038] L238_accept_S3-->L239_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 7544#L239_accept_S3 [1460] L239_accept_S3-->L240_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 7641#L240_accept_S3 [1083] L240_accept_S3-->L241_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 7642#L241_accept_S3 [1526] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 8004#L242_accept_S3 [1454] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 7921#L243_accept_S3 [1323] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 7922#L244_accept_S3 [1342] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.accepted_26 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 7941#L245_accept_S3 [1575] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 7814#L246_accept_S3 [1217] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 7815#L247_accept_S3 [1550] L247_accept_S3-->L248_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 7753#L248_accept_S3 [1155] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 7710#L249_accept_S3 [1129] L249_accept_S3-->L250_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 7711#L250_accept_S3 [1388] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 7812#L251_accept_S3 [1215] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 7813#L252_accept_S3 [1406] L252_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 7734#havocProcedureFINAL_accept_S3 [1141] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7609#havocProcedureEXIT_accept_S3 >[1785] havocProcedureEXIT_accept_S3-->L329-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7610#L329-D64 [1360] L329-D64-->L329_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7596#L329_accept_S3 [1170] L329_accept_S3-->L329_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7595#L329_accept_S3-D52 [1061] L329_accept_S3-D52-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7597#_parser_packetParserENTRY_accept_S3 [1248] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7598#_parser_packetParserENTRY_accept_S3-D58 [1060] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7599#startENTRY_accept_S3 [1482] startENTRY_accept_S3-->L419_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7892#L419_accept_S3 [1294] L419_accept_S3-->L419-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 7674#L419-1_accept_S3 [1099] L419-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7675#startEXIT_accept_S3 >[1656] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7715#_parser_packetParserFINAL-D82 [1132] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7716#_parser_packetParserFINAL_accept_S3 [1509] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7944#_parser_packetParserEXIT_accept_S3 >[1608] _parser_packetParserEXIT_accept_S3-->L330-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7927#L330-D70 [1327] L330-D70-->L330_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7827#L330_accept_S3 [1540] L330_accept_S3-->L330_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7826#L330_accept_S3-D22 [1224] L330_accept_S3-D22-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7828#verifyChecksumFINAL_accept_S3 [1500] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8026#verifyChecksumEXIT_accept_S3 >[1702] verifyChecksumEXIT_accept_S3-->L331-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8032#L331-D73 [1522] L331-D73-->L331_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7563#L331_accept_S3 [1451] L331_accept_S3-->L331_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7973#L331_accept_S3-D37 [1390] L331_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7967#ingressENTRY_accept_S3 [1374] ingressENTRY_accept_S3-->L271_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 7692#L271_accept_S3 [1111] L271_accept_S3-->L272_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 7693#L272_accept_S3 [1172] L272_accept_S3-->L273_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 7658#L273_accept_S3 [1467] L273_accept_S3-->L273_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8012#L273_accept_S3-D46 [1593] L273_accept_S3-D46-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8028#protect_c_period.applyENTRY_accept_S3 [1506] protect_c_period.applyENTRY_accept_S3-->L375_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 7759#L375_accept_S3 [1164] L375_accept_S3-->L375-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 7665#L375-1_accept_S3 [1261] L375-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7657#protect_c_period.applyEXIT_accept_S3 >[1775] protect_c_period.applyEXIT_accept_S3-->L273-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7659#L273-1-D115 [1564] L273-1-D115-->L273-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7517#L273-1_accept_S3 [1334] L273-1_accept_S3-->L273-1_accept_S3-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7636#L273-1_accept_S3-D7 [1081] L273-1_accept_S3-D7-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7637#protect_c_port_config.applyENTRY_accept_S3 [1559] protect_c_port_config.applyENTRY_accept_S3-->L387_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 7996#L387_accept_S3 [1429] L387_accept_S3-->L387-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 7518#L387-1_accept_S3 [1457] L387-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8007#protect_c_port_config.applyEXIT_accept_S3 >[1648] protect_c_port_config.applyEXIT_accept_S3-->L274-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7712#L274-D67 [1130] L274-D67-->L274_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7713#L274_accept_S3 [1230] L274_accept_S3-->L276_accept_S3: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 7607#L276_accept_S3 [1069] L276_accept_S3-->L277_accept_S3: Formula: (= v_protect_c_time_18 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 7608#L277_accept_S3 [1379] L277_accept_S3-->L283_accept_S3: Formula: (not (= v_meta.primary_20 v_standard_metadata.ingress_port_34))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 7953#L283_accept_S3 [1355] L283_accept_S3-->L283-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_32 v_meta.secondary_20))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_20}  AuxVars[]  AssignedVars[] 7654#L283-1_accept_S3 [1507] L283-1_accept_S3-->L272-2_accept_S3: Formula: (= v_protect_c_accepted_11 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_11}  OutVars{protect_c_accepted=v_protect_c_accepted_11, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 7562#L272-2_accept_S3 [1047] L272-2_accept_S3-->L293_accept_S3: Formula: (not (= v_meta.accepted_23 1))  InVars {meta.accepted=v_meta.accepted_23}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[] 7565#L293_accept_S3 [1425] L293_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7985#ingressEXIT_accept_S3 >[1757] ingressEXIT_accept_S3-->L332-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7930#L332-D121 [1330] L332-D121-->L332_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7833#L332_accept_S3 [1228] L332_accept_S3-->L332_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7834#L332_accept_S3-D49 [1531] L332_accept_S3-D49-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8010#egressFINAL_accept_S3 [1463] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8011#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L333-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7940#L333-D100 [1340] L333-D100-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7581#L333_accept_S3 [1350] L333_accept_S3-->L333_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7949#L333_accept_S3-D40 [1383] L333_accept_S3-D40-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7580#createChecksumFINAL_accept_S3 [1052] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7582#createChecksumEXIT_accept_S3 >[1638] createChecksumEXIT_accept_S3-->L334-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7846#L334-D85 [1584] L334-D85-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7993#L334_accept_S3 [1420] L334_accept_S3-->L336_accept_S3: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 7959#L336_accept_S3 [1362] L336_accept_S3-->L335-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 7751#L335-1_accept_S3 [1154] L335-1_accept_S3-->L339_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_25))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_0] 7752#L339_accept_S3 [1524] L339_accept_S3-->L340_accept_S3: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_16 0) v__p4ltl_free_time_2))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, _p4ltl_free_time=v__p4ltl_free_time_2}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_2, _p4ltl_1=v__p4ltl_1_6, protect_c_last_primary=v_protect_c_last_primary_16}  AuxVars[]  AssignedVars[_p4ltl_1] 7963#L340_accept_S3 [1369] L340_accept_S3-->L341_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and (not v__p4ltl_2_8) (not .cse0)) (and v__p4ltl_2_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{_p4ltl_2=v__p4ltl_2_8, standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_2] 7964#L341_accept_S3 [1477] L341_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_3_7)) (and v__p4ltl_3_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_3=v__p4ltl_3_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_3] 7723#mainFINAL_accept_S3 [1136] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7724#mainEXIT_accept_S3 >[1761] mainEXIT_accept_S3-->L347-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8015#L347-1-D103 [1474] L347-1-D103-->L347-1_accept_S3: Formula: v__p4ltl_3_9  InVars {_p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 7787#L347-1_accept_S3 
[2023-01-16 04:15:06,161 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:06,161 INFO  L85        PathProgramCache]: Analyzing trace with hash -421886890, now seen corresponding path program 1 times
[2023-01-16 04:15:06,161 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:06,161 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [473446578]
[2023-01-16 04:15:06,161 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:06,161 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:06,173 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,208 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:06,215 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,236 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:06,238 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,244 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:06,245 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,248 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:06,248 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,249 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:06,249 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,254 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:06,256 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,284 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:06,285 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,289 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:06,290 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,291 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-01-16 04:15:06,292 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,293 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 105
[2023-01-16 04:15:06,294 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,295 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 123
[2023-01-16 04:15:06,301 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,309 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:06,311 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,315 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:06,316 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,318 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:06,318 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,319 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:06,320 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,321 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:06,322 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,324 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:06,325 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,325 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:06,326 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,327 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-01-16 04:15:06,328 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,328 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 105
[2023-01-16 04:15:06,329 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:06,330 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:06,331 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:06,331 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [473446578]
[2023-01-16 04:15:06,331 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [473446578] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:06,331 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:06,331 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-01-16 04:15:06,331 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [263257475]
[2023-01-16 04:15:06,331 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:06,332 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:06,332 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:06,332 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants.
[2023-01-16 04:15:06,332 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=31, Invalid=79, Unknown=0, NotChecked=0, Total=110
[2023-01-16 04:15:06,333 INFO  L87              Difference]: Start difference. First operand 577 states and 612 transitions. cyclomatic complexity: 38 Second operand  has 11 states, 11 states have (on average 18.363636363636363) internal successors, (202), 4 states have internal predecessors, (202), 3 states have call successors, (21), 8 states have call predecessors, (21), 3 states have return successors, (20), 4 states have call predecessors, (20), 3 states have call successors, (20)
[2023-01-16 04:15:08,520 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:08,520 INFO  L93              Difference]: Finished difference Result 2313 states and 2737 transitions.
[2023-01-16 04:15:08,520 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 42 states. 
[2023-01-16 04:15:08,521 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2313 states and 2737 transitions.
[2023-01-16 04:15:08,531 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-01-16 04:15:08,542 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2313 states to 2313 states and 2737 transitions.
[2023-01-16 04:15:08,542 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 770
[2023-01-16 04:15:08,544 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 770
[2023-01-16 04:15:08,544 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2313 states and 2737 transitions.
[2023-01-16 04:15:08,547 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:08,547 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2313 states and 2737 transitions.
[2023-01-16 04:15:08,549 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2313 states and 2737 transitions.
[2023-01-16 04:15:08,566 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2313 to 639.
[2023-01-16 04:15:08,567 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 639 states, 494 states have (on average 1.0789473684210527) internal successors, (533), 494 states have internal predecessors, (533), 68 states have call successors, (68), 68 states have call predecessors, (68), 77 states have return successors, (77), 77 states have call predecessors, (77), 67 states have call successors, (77)
[2023-01-16 04:15:08,568 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 639 states to 639 states and 678 transitions.
[2023-01-16 04:15:08,569 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 639 states and 678 transitions.
[2023-01-16 04:15:08,569 INFO  L399   stractBuchiCegarLoop]: Abstraction has 639 states and 678 transitions.
[2023-01-16 04:15:08,569 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-01-16 04:15:08,569 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 639 states and 678 transitions.
[2023-01-16 04:15:08,570 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:08,570 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:08,570 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:08,571 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:08,572 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:08,573 INFO  L752   eck$LassoCheckResult]: Stem: 11008#ULTIMATE.startENTRY_NONWA [1114] ULTIMATE.startENTRY_NONWA-->L347-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11158#L347-1_T1_init [1147] L347-1_T1_init-->L347_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10979#L347_T1_init [1534] L347_T1_init-->L347_T1_init-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11213#L347_T1_init-D12 [1149] L347_T1_init-D12-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11026#mainENTRY_T1_init [1458] mainENTRY_T1_init-->mainENTRY_T1_init-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11498#mainENTRY_T1_init-D6 [1487] mainENTRY_T1_init-D6-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11410#havocProcedureENTRY_T1_init [1335] havocProcedureENTRY_T1_init-->L205_T1_init: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 11411#L205_T1_init [1345] L205_T1_init-->L206_T1_init: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 11331#L206_T1_init [1252] L206_T1_init-->L207_T1_init: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11332#L207_T1_init [1449] L207_T1_init-->L208_T1_init: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11493#L208_T1_init [1497] L208_T1_init-->L209_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11517#L209_T1_init [1541] L209_T1_init-->L210_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11419#L210_T1_init [1346] L210_T1_init-->L211_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11321#L211_T1_init [1244] L211_T1_init-->L212_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11308#L212_T1_init [1234] L212_T1_init-->L213_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11309#L213_T1_init [1583] L213_T1_init-->L214_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11409#L214_T1_init [1333] L214_T1_init-->L215_T1_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11376#L215_T1_init [1305] L215_T1_init-->L216_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11025#L216_T1_init [1048] L216_T1_init-->L217_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11027#L217_T1_init [1592] L217_T1_init-->L218_T1_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11369#L218_T1_init [1298] L218_T1_init-->L219_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11240#L219_T1_init [1177] L219_T1_init-->L220_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11241#L220_T1_init [1356] L220_T1_init-->L221_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 11188#L221_T1_init [1134] L221_T1_init-->L222_T1_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11189#L222_T1_init [1231] L222_T1_init-->L223_T1_init: Formula: (= (store v_emit_14 v_hdr.ethernet_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 11306#L223_T1_init [1537] L223_T1_init-->L224_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11398#L224_T1_init [1324] L224_T1_init-->L225_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11377#L225_T1_init [1307] L225_T1_init-->L226_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11378#L226_T1_init [1459] L226_T1_init-->L227_T1_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 11399#L227_T1_init [1325] L227_T1_init-->L228_T1_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 11400#L228_T1_init [1398] L228_T1_init-->L229_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 11461#L229_T1_init [1481] L229_T1_init-->L230_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 11380#L230_T1_init [1309] L230_T1_init-->L231_T1_init: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 11255#L231_T1_init [1188] L231_T1_init-->L232_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 11256#L232_T1_init [1260] L232_T1_init-->L233_T1_init: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 11129#L233_T1_init [1095] L233_T1_init-->L234_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 11130#L234_T1_init [1520] L234_T1_init-->L235_T1_init: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 11379#L235_T1_init [1308] L235_T1_init-->L236_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 11028#L236_T1_init [1049] L236_T1_init-->L237_T1_init: Formula: (and (<= 0 v_hdr.topology.mac_13) (<= v_hdr.topology.mac_13 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 11029#L237_T1_init [1071] L237_T1_init-->L238_T1_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 11075#L238_T1_init [1517] L238_T1_init-->L239_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 11091#L239_T1_init [1078] L239_T1_init-->L240_T1_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 11092#L240_T1_init [1479] L240_T1_init-->L241_T1_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 11509#L241_T1_init [1580] L241_T1_init-->L242_T1_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 11490#L242_T1_init [1436] L242_T1_init-->L243_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 11491#L243_T1_init [1490] L243_T1_init-->L244_T1_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 11514#L244_T1_init [1565] L244_T1_init-->L245_T1_init: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 11349#L245_T1_init [1272] L245_T1_init-->L246_T1_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 11343#L246_T1_init [1267] L246_T1_init-->L247_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 11344#L247_T1_init [1433] L247_T1_init-->L248_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 11408#L248_T1_init [1332] L248_T1_init-->L249_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 11302#L249_T1_init [1226] L249_T1_init-->L250_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 11281#L250_T1_init [1214] L250_T1_init-->L251_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 11282#L251_T1_init [1313] L251_T1_init-->L252_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 11358#L252_T1_init [1283] L252_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 11359#havocProcedureFINAL_T1_init [1587] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11084#havocProcedureEXIT_T1_init >[1686] havocProcedureEXIT_T1_init-->L329-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11085#L329-D66 [1257] L329-D66-->L329_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11031#L329_T1_init [1087] L329_T1_init-->L329_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11030#L329_T1_init-D54 [1050] L329_T1_init-D54-->_parser_packetParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11032#_parser_packetParserENTRY_T1_init [1569] _parser_packetParserENTRY_T1_init-->_parser_packetParserENTRY_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11157#_parser_packetParserENTRY_T1_init-D60 [1113] _parser_packetParserENTRY_T1_init-D60-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11082#startENTRY_T1_init [1073] startENTRY_T1_init-->L419_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11083#L419_T1_init [1441] L419_T1_init-->L419-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 11449#L419-1_T1_init [1384] L419-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11450#startEXIT_T1_init >[1674] startEXIT_T1_init-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11458#_parser_packetParserFINAL-D84 [1464] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11362#_parser_packetParserFINAL_T1_init [1288] _parser_packetParserFINAL_T1_init-->_parser_packetParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11260#_parser_packetParserEXIT_T1_init >[1734] _parser_packetParserEXIT_T1_init-->L330-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11107#L330-D72 [1085] L330-D72-->L330_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11108#L330_T1_init [1121] L330_T1_init-->L330_T1_init-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11169#L330_T1_init-D24 [1299] L330_T1_init-D24-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11356#verifyChecksumFINAL_T1_init [1282] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11357#verifyChecksumEXIT_T1_init >[1678] verifyChecksumEXIT_T1_init-->L331-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11489#L331-D75 [1538] L331-D75-->L331_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10978#L331_T1_init [1028] L331_T1_init-->L331_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10980#L331_T1_init-D39 [1465] L331_T1_init-D39-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11205#ingressENTRY_T1_init [1144] ingressENTRY_T1_init-->L271_T1_init: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 11206#L271_T1_init [1326] L271_T1_init-->L272_T1_init: Formula: (= v_meta.accepted_17 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[meta.accepted] 11401#L272_T1_init [1512] L272_T1_init-->L273_T1_init: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 10988#L273_T1_init [1175] L273_T1_init-->L273_T1_init-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11238#L273_T1_init-D48 [1200] L273_T1_init-D48-->protect_c_period.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11274#protect_c_period.applyENTRY_T1_init [1401] protect_c_period.applyENTRY_T1_init-->L375_T1_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 11307#L375_T1_init [1233] L375_T1_init-->L375-1_T1_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 10989#L375-1_T1_init [1128] L375-1_T1_init-->protect_c_period.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11178#protect_c_period.applyEXIT_T1_init >[1657] protect_c_period.applyEXIT_T1_init-->L273-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11345#L273-1-D117 [1585] L273-1-D117-->L273-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11100#L273-1_T1_init [1301] L273-1_T1_init-->L273-1_T1_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11272#L273-1_T1_init-D9 [1199] L273-1_T1_init-D9-->protect_c_port_config.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11273#protect_c_port_config.applyENTRY_T1_init [1202] protect_c_port_config.applyENTRY_T1_init-->L387_T1_init: Formula: (not (= v_protect_c_port_config.action_run_18 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 11275#L387_T1_init [1598] L387_T1_init-->L387-1_T1_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 11101#L387-1_T1_init [1473] L387-1_T1_init-->protect_c_port_config.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11507#protect_c_port_config.applyEXIT_T1_init >[1659] protect_c_port_config.applyEXIT_T1_init-->L274-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11333#L274-D69 [1258] L274-D69-->L274_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11334#L274_T1_init [1431] L274_T1_init-->L276_T1_init: Formula: (= v_protect_c_accepted_21 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_21}  AuxVars[]  AssignedVars[protect_c_accepted] 11346#L276_T1_init [1269] L276_T1_init-->L277_T1_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_9)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[protect_c_time] 11347#L277_T1_init [1576] L277_T1_init-->L279_T1_init: Formula: (= v_meta.primary_17 v_standard_metadata.ingress_port_29)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  AuxVars[]  AssignedVars[] 11005#L279_T1_init [1562] L279_T1_init-->L279_T1_init-D33: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 11004#L279_T1_init-D33 [1040] L279_T1_init-D33-->protect_c_last_primary.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11006#protect_c_last_primary.writeENTRY_T1_init [1245] protect_c_last_primary.writeENTRY_T1_init-->protect_c_last_primary.writeFINAL_T1_init: Formula: (= (store v_protect_c_last_primary_20 v_protect_c_last_primary.write_index_2 v_protect_c_last_primary.write_value_2) v_protect_c_last_primary_19)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_2, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_2, protect_c_last_primary=v_protect_c_last_primary_20}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_2, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_2, protect_c_last_primary=v_protect_c_last_primary_19}  AuxVars[]  AssignedVars[protect_c_last_primary] 11322#protect_c_last_primary.writeFINAL_T1_init [1251] protect_c_last_primary.writeFINAL_T1_init-->protect_c_last_primary.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11176#protect_c_last_primary.writeEXIT_T1_init >[1744] protect_c_last_primary.writeEXIT_T1_init-->L279-1-D108: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 11177#L279-1-D108 [1581] L279-1-D108-->L279-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11480#L279-1_T1_init [1423] L279-1_T1_init-->L283-1_T1_init: Formula: (= v_protect_c_accepted_18 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_18}  AuxVars[]  AssignedVars[protect_c_accepted] 11053#L283-1_T1_init [1059] L283-1_T1_init-->L272-2_T1_init: Formula: (= v_protect_c_accepted_14 v_meta.accepted_20)  InVars {protect_c_accepted=v_protect_c_accepted_14}  OutVars{protect_c_accepted=v_protect_c_accepted_14, meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 10996#L272-2_T1_init [1036] L272-2_T1_init-->L293_T1_init: Formula: (not (= v_meta.accepted_19 1))  InVars {meta.accepted=v_meta.accepted_19}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[] 10998#L293_T1_init [1213] L293_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11280#ingressEXIT_T1_init >[1645] ingressEXIT_T1_init-->L332-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11569#L332-D123 [1579] L332-D123-->L332_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11565#L332_T1_init [1125] L332_T1_init-->L332_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11566#L332_T1_init-D51 [1072] L332_T1_init-D51-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11567#egressFINAL_T1_init [1501] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11564#egressEXIT_T1_init >[1752] egressEXIT_T1_init-->L333-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11562#L333-D102 [1101] L333-D102-->L333_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11555#L333_T1_init [1389] L333_T1_init-->L333_T1_init-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11556#L333_T1_init-D42 [1367] L333_T1_init-D42-->createChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11557#createChecksumFINAL_T1_init [1126] createChecksumFINAL_T1_init-->createChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11554#createChecksumEXIT_T1_init >[1684] createChecksumEXIT_T1_init-->L334-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11552#L334-D87 [1437] L334-D87-->L334_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11547#L334_T1_init [1275] L334_T1_init-->L336_T1_init: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 11545#L336_T1_init [1471] L336_T1_init-->L335-1_T1_init: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 11543#L335-1_T1_init [1399] L335-1_T1_init-->L339_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and .cse0 v__p4ltl_0_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_0] 11542#L339_T1_init [1322] L339_T1_init-->L340_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_time_3 (select v_protect_c_last_primary_17 0)))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, _p4ltl_free_time=v__p4ltl_free_time_3}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_3, _p4ltl_1=v__p4ltl_1_7, protect_c_last_primary=v_protect_c_last_primary_17}  AuxVars[]  AssignedVars[_p4ltl_1] 11541#L340_T1_init [1590] L340_T1_init-->L341_T1_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_2] 11310#L341_T1_init [1235] L341_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_3_8) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_3=v__p4ltl_3_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_3] 11311#mainFINAL_T1_init [1347] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11431#mainEXIT_T1_init >[1618] mainEXIT_T1_init-->L347-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11432#L347-1-D105 [1280] L347-1-D105-->L347-1_T0_S2: Formula: (and v__p4ltl_1_9 v__p4ltl_2_9 v__p4ltl_3_11 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 11313#L347-1_T0_S2 [1491] L347-1_T0_S2-->L347_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11073#L347_T0_S2 [1194] L347_T0_S2-->L347_T0_S2-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11263#L347_T0_S2-D11 [1336] L347_T0_S2-D11-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10970#mainENTRY_T0_S2 [1115] mainENTRY_T0_S2-->mainENTRY_T0_S2-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11160#mainENTRY_T0_S2-D5 [1329] mainENTRY_T0_S2-D5-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11404#havocProcedureENTRY_T0_S2 [1519] havocProcedureENTRY_T0_S2-->L205_T0_S2: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 11269#L205_T0_S2 [1197] L205_T0_S2-->L206_T0_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 11253#L206_T0_S2 [1187] L206_T0_S2-->L207_T0_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11190#L207_T0_S2 [1135] L207_T0_S2-->L208_T0_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11191#L208_T0_S2 [1270] L208_T0_S2-->L209_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11348#L209_T0_S2 [1518] L209_T0_S2-->L210_T0_S2: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11525#L210_T0_S2 [1521] L210_T0_S2-->L211_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 10981#L211_T0_S2 [1029] L211_T0_S2-->L212_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 10982#L212_T0_S2 [1057] L212_T0_S2-->L213_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11049#L213_T0_S2 [1067] L213_T0_S2-->L214_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11067#L214_T0_S2 [1552] L214_T0_S2-->L215_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11209#L215_T0_S2 [1146] L215_T0_S2-->L216_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11210#L216_T0_S2 [1317] L216_T0_S2-->L217_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11387#L217_T0_S2 [1405] L217_T0_S2-->L218_T0_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11086#L218_T0_S2 [1076] L218_T0_S2-->L219_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11087#L219_T0_S2 [1118] L219_T0_S2-->L220_T0_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11166#L220_T0_S2 [1176] L220_T0_S2-->L221_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 11239#L221_T0_S2 [1455] L221_T0_S2-->L222_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11323#L222_T0_S2 [1246] L222_T0_S2-->L223_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_4 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 11324#L223_T0_S2 [1290] L223_T0_S2-->L224_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11214#L224_T0_S2 [1150] L224_T0_S2-->L225_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11215#L225_T0_S2 [1368] L225_T0_S2-->L226_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 10969#L226_T0_S2 [1025] L226_T0_S2-->L227_T0_S2: Formula: (and (<= v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 10971#L227_T0_S2 [1031] L227_T0_S2-->L228_T0_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 10986#L228_T0_S2 [1402] L228_T0_S2-->L229_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 11236#L229_T0_S2 [1174] L229_T0_S2-->L230_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 11237#L230_T0_S2 [1566] L230_T0_S2-->L231_T0_S2: Formula: (and (<= 0 v_hdr.topology.identifier_13) (<= v_hdr.topology.identifier_13 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 11515#L231_T0_S2 [1494] L231_T0_S2-->L232_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 11414#L232_T0_S2 [1339] L232_T0_S2-->L233_T0_S2: Formula: (and (<= 0 v_hdr.topology.port_19) (<= v_hdr.topology.port_19 65536))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 11118#L233_T0_S2 [1092] L233_T0_S2-->L234_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 11119#L234_T0_S2 [1158] L234_T0_S2-->L235_T0_S2: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 11199#L235_T0_S2 [1139] L235_T0_S2-->L236_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 11200#L236_T0_S2 [1370] L236_T0_S2-->L237_T0_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 11261#L237_T0_S2 [1192] L237_T0_S2-->L238_T0_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 11262#L238_T0_S2 [1557] L238_T0_S2-->L239_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 11518#L239_T0_S2 [1499] L239_T0_S2-->L240_T0_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 11435#L240_T0_S2 [1361] L240_T0_S2-->L241_T0_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 11436#L241_T0_S2 [1365] L241_T0_S2-->L242_T0_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 11412#L242_T0_S2 [1337] L242_T0_S2-->L243_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 11232#L243_T0_S2 [1169] L243_T0_S2-->L244_T0_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 11233#L244_T0_S2 [1311] L244_T0_S2-->L245_T0_S2: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 11329#L245_T0_S2 [1250] L245_T0_S2-->L246_T0_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 11330#L246_T0_S2 [1498] L246_T0_S2-->L247_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 11451#L247_T0_S2 [1385] L247_T0_S2-->L248_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_25}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 11133#L248_T0_S2 [1097] L248_T0_S2-->L249_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 11131#L249_T0_S2 [1096] L249_T0_S2-->L250_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 11132#L250_T0_S2 [1551] L250_T0_S2-->L251_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 11216#L251_T0_S2 [1151] L251_T0_S2-->L252_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 11217#L252_T0_S2 [1338] L252_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 11413#havocProcedureFINAL_T0_S2 [1563] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11425#havocProcedureEXIT_T0_S2 >[1641] havocProcedureEXIT_T0_S2-->L329-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11426#L329-D65 [1386] L329-D65-->L329_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11270#L329_T0_S2 [1570] L329_T0_S2-->L329_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11424#L329_T0_S2-D53 [1349] L329_T0_S2-D53-->_parser_packetParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11051#_parser_packetParserENTRY_T0_S2 [1198] _parser_packetParserENTRY_T0_S2-->_parser_packetParserENTRY_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11271#_parser_packetParserENTRY_T0_S2-D59 [1514] _parser_packetParserENTRY_T0_S2-D59-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11050#startENTRY_T0_S2 [1058] startENTRY_T0_S2-->L419_T0_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11052#L419_T0_S2 [1410] L419_T0_S2-->L419-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 11382#L419-1_T0_S2 [1312] L419-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11383#startEXIT_T0_S2 >[1751] startEXIT_T0_S2-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11295#_parser_packetParserFINAL-D83 [1223] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11296#_parser_packetParserFINAL_T0_S2 [1344] _parser_packetParserFINAL_T0_S2-->_parser_packetParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11418#_parser_packetParserEXIT_T0_S2 >[1605] _parser_packetParserEXIT_T0_S2-->L330-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11474#L330-D71 [1418] L330-D71-->L330_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11037#L330_T0_S2 [1074] L330_T0_S2-->L330_T0_S2-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11036#L330_T0_S2-D23 [1051] L330_T0_S2-D23-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11038#verifyChecksumFINAL_T0_S2 [1240] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11318#verifyChecksumEXIT_T0_S2 >[1711] verifyChecksumEXIT_T0_S2-->L331-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11423#L331-D74 [1348] L331-D74-->L331_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11103#L331_T0_S2 [1446] L331_T0_S2-->L331_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11315#L331_T0_S2-D38 [1239] L331_T0_S2-D38-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11316#ingressENTRY_T0_S2 [1265] ingressENTRY_T0_S2-->L271_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_27 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 11341#L271_T0_S2 [1318] L271_T0_S2-->L272_T0_S2: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 11360#L272_T0_S2 [1284] L272_T0_S2-->L273_T0_S2: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 10984#L273_T0_S2 [1416] L273_T0_S2-->L273_T0_S2-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11112#L273_T0_S2-D47 [1088] L273_T0_S2-D47-->protect_c_period.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11113#protect_c_period.applyENTRY_T0_S2 [1210] protect_c_period.applyENTRY_T0_S2-->L375_T0_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 11246#L375_T0_S2 [1182] L375_T0_S2-->L375-1_T0_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 11247#L375-1_T0_S2 [1183] L375-1_T0_S2-->protect_c_period.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11248#protect_c_period.applyEXIT_T0_S2 >[1689] protect_c_period.applyEXIT_T0_S2-->L273-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11499#L273-1-D116 [1476] L273-1-D116-->L273-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10973#L273-1_T0_S2 [1419] L273-1_T0_S2-->L273-1_T0_S2-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11476#L273-1_T0_S2-D8 [1532] L273-1_T0_S2-D8-->protect_c_port_config.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11530#protect_c_port_config.applyENTRY_T0_S2 [1595] protect_c_port_config.applyENTRY_T0_S2-->L387_T0_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 11540#L387_T0_S2 [1601] L387_T0_S2-->L387-1_T0_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 10972#L387-1_T0_S2 [1026] L387-1_T0_S2-->protect_c_port_config.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10974#protect_c_port_config.applyEXIT_T0_S2 >[1728] protect_c_port_config.applyEXIT_T0_S2-->L274-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11159#L274-D68 [1511] L274-D68-->L274_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11335#L274_T0_S2 [1259] L274_T0_S2-->L276_T0_S2: Formula: (= v_protect_c_accepted_12 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 11114#L276_T0_S2 [1089] L276_T0_S2-->L277_T0_S2: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 11115#L277_T0_S2 [1105] L277_T0_S2-->L283_T0_S2: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_26))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 11149#L283_T0_S2 [1107] L283_T0_S2-->L283-1_T0_S2: Formula: (not (= v_standard_metadata.ingress_port_18 v_meta.secondary_16))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.secondary=v_meta.secondary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.secondary=v_meta.secondary_16}  AuxVars[]  AssignedVars[] 11104#L283-1_T0_S2 [1586] L283-1_T0_S2-->L272-2_T0_S2: Formula: (= v_protect_c_accepted_17 v_meta.accepted_21)  InVars {protect_c_accepted=v_protect_c_accepted_17}  OutVars{protect_c_accepted=v_protect_c_accepted_17, meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 11453#L272-2_T0_S2 [1392] L272-2_T0_S2-->L293_T0_S2: Formula: (not (= v_meta.accepted_15 1))  InVars {meta.accepted=v_meta.accepted_15}  OutVars{meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[] 11454#L293_T0_S2 [1286] L293_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11594#ingressEXIT_T0_S2 >[1720] ingressEXIT_T0_S2-->L332-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11593#L332-D122 [1434] L332-D122-->L332_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11472#L332_T0_S2 [1328] L332_T0_S2-->L332_T0_S2-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11471#L332_T0_S2-D50 [1415] L332_T0_S2-D50-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11473#egressFINAL_T0_S2 [1045] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11592#egressEXIT_T0_S2 >[1636] egressEXIT_T0_S2-->L333-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11591#L333-D101 [1271] L333-D101-->L333_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11110#L333_T0_S2 [1070] L333_T0_S2-->L333_T0_S2-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11109#L333_T0_S2-D41 [1086] L333_T0_S2-D41-->createChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11111#createChecksumFINAL_T0_S2 [1273] createChecksumFINAL_T0_S2-->createChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11590#createChecksumEXIT_T0_S2 >[1682] createChecksumEXIT_T0_S2-->L334-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11244#L334-D86 [1180] L334-D86-->L334_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11245#L334_T0_S2 [1381] L334_T0_S2-->L336_T0_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 11277#L336_T0_S2 [1205] L336_T0_S2-->L335-1_T0_S2: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 11278#L335-1_T0_S2 [1447] L335-1_T0_S2-->L339_T0_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_24))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_0] 11218#L339_T0_S2 [1153] L339_T0_S2-->L340_T0_S2: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_18 0) v__p4ltl_free_time_4))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, _p4ltl_free_time=v__p4ltl_free_time_4}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_4, _p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_18}  AuxVars[]  AssignedVars[_p4ltl_1] 11219#L340_T0_S2 [1450] L340_T0_S2-->L341_T0_S2: Formula: (let ((.cse0 (= v_meta.primary_24 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  AuxVars[]  AssignedVars[_p4ltl_2] 11326#L341_T0_S2 [1247] L341_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_3=v__p4ltl_3_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_3] 11319#mainFINAL_T0_S2 [1243] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11320#mainEXIT_T0_S2 >[1703] mainEXIT_T0_S2-->L347-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11312#L347-1-D104 [1237] L347-1-D104-->L347-1_accept_S3: Formula: (and v__p4ltl_3_14 (not v__p4ltl_0_12) (not v__p4ltl_1_11))  InVars {_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  OutVars{_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  AuxVars[]  AssignedVars[] 11257#L347-1_accept_S3 
[2023-01-16 04:15:08,574 INFO  L754   eck$LassoCheckResult]: Loop: 11257#L347-1_accept_S3 [1189] L347-1_accept_S3-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11007#L347_accept_S3 [1039] L347_accept_S3-->L347_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11009#L347_accept_S3-D10 [1539] L347_accept_S3-D10-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10991#mainENTRY_accept_S3 [1448] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11388#mainENTRY_accept_S3-D4 [1319] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11389#havocProcedureENTRY_accept_S3 [1547] havocProcedureENTRY_accept_S3-->L205_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 11367#L205_accept_S3 [1295] L205_accept_S3-->L206_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 11368#L206_accept_S3 [1523] L206_accept_S3-->L207_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11457#L207_accept_S3 [1394] L207_accept_S3-->L208_accept_S3: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11353#L208_accept_S3 [1277] L208_accept_S3-->L209_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11354#L209_accept_S3 [1480] L209_accept_S3-->L210_accept_S3: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11510#L210_accept_S3 [1545] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11538#L211_accept_S3 [1599] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11292#L212_accept_S3 [1220] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11293#L213_accept_S3 [1426] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11481#L214_accept_S3 [1444] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11197#L215_accept_S3 [1138] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11198#L216_accept_S3 [1432] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11439#L217_accept_S3 [1364] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11440#L218_accept_S3 [1574] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11146#L219_accept_S3 [1103] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11147#L220_accept_S3 [1493] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 11437#L221_accept_S3 [1363] L221_accept_S3-->L222_accept_S3: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11337#L222_accept_S3 [1262] L222_accept_S3-->L223_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 11338#L223_accept_S3 [1287] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11364#L224_accept_S3 [1372] L224_accept_S3-->L225_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11445#L225_accept_S3 [1568] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 10990#L226_accept_S3 [1032] L226_accept_S3-->L227_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 10992#L227_accept_S3 [1445] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 11371#L228_accept_S3 [1303] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.topology_2 false))  InVars {emit=v_emit_18, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_17, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 11372#L229_accept_S3 [1343] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 11417#L230_accept_S3 [1443] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.topology.identifier_14 4294967296) (<= 0 v_hdr.topology.identifier_14))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_14}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[] 11300#L231_accept_S3 [1225] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 11301#L232_accept_S3 [1456] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 11120#L233_accept_S3 [1091] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 11121#L234_accept_S3 [1353] L234_accept_S3-->L235_accept_S3: Formula: (and (<= v_hdr.topology.prefix_13 4294967296) (<= 0 v_hdr.topology.prefix_13))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_13}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[] 11429#L235_accept_S3 [1377] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 11448#L236_accept_S3 [1535] L236_accept_S3-->L237_accept_S3: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 11268#L237_accept_S3 [1196] L237_accept_S3-->L238_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 11002#L238_accept_S3 [1038] L238_accept_S3-->L239_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 11003#L239_accept_S3 [1460] L239_accept_S3-->L240_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 11105#L240_accept_S3 [1083] L240_accept_S3-->L241_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 11106#L241_accept_S3 [1526] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 11494#L242_accept_S3 [1454] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 11396#L243_accept_S3 [1323] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 11397#L244_accept_S3 [1342] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.accepted_26 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 11416#L245_accept_S3 [1575] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 11285#L246_accept_S3 [1217] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 11286#L247_accept_S3 [1550] L247_accept_S3-->L248_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 11222#L248_accept_S3 [1155] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 11179#L249_accept_S3 [1129] L249_accept_S3-->L250_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 11180#L250_accept_S3 [1388] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 11283#L251_accept_S3 [1215] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 11284#L252_accept_S3 [1406] L252_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 11203#havocProcedureFINAL_accept_S3 [1141] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11070#havocProcedureEXIT_accept_S3 >[1785] havocProcedureEXIT_accept_S3-->L329-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11071#L329-D64 [1360] L329-D64-->L329_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11055#L329_accept_S3 [1170] L329_accept_S3-->L329_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11054#L329_accept_S3-D52 [1061] L329_accept_S3-D52-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11056#_parser_packetParserENTRY_accept_S3 [1248] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11057#_parser_packetParserENTRY_accept_S3-D58 [1060] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11058#startENTRY_accept_S3 [1482] startENTRY_accept_S3-->L419_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11365#L419_accept_S3 [1294] L419_accept_S3-->L419-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 11137#L419-1_accept_S3 [1099] L419-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11138#startEXIT_accept_S3 >[1656] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11184#_parser_packetParserFINAL-D82 [1132] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11185#_parser_packetParserFINAL_accept_S3 [1509] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11422#_parser_packetParserEXIT_accept_S3 >[1608] _parser_packetParserEXIT_accept_S3-->L330-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11402#L330-D70 [1327] L330-D70-->L330_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11298#L330_accept_S3 [1540] L330_accept_S3-->L330_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11297#L330_accept_S3-D22 [1224] L330_accept_S3-D22-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11299#verifyChecksumFINAL_accept_S3 [1500] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11519#verifyChecksumEXIT_accept_S3 >[1702] verifyChecksumEXIT_accept_S3-->L331-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11528#L331-D73 [1522] L331-D73-->L331_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11022#L331_accept_S3 [1451] L331_accept_S3-->L331_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11452#L331_accept_S3-D37 [1390] L331_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11446#ingressENTRY_accept_S3 [1374] ingressENTRY_accept_S3-->L271_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 11155#L271_accept_S3 [1111] L271_accept_S3-->L272_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 11156#L272_accept_S3 [1172] L272_accept_S3-->L273_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 11123#L273_accept_S3 [1467] L273_accept_S3-->L273_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11505#L273_accept_S3-D46 [1593] L273_accept_S3-D46-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11522#protect_c_period.applyENTRY_accept_S3 [1506] protect_c_period.applyENTRY_accept_S3-->L375_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 11230#L375_accept_S3 [1164] L375_accept_S3-->L375-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 11128#L375-1_accept_S3 [1261] L375-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11122#protect_c_period.applyEXIT_accept_S3 >[1775] protect_c_period.applyEXIT_accept_S3-->L273-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11124#L273-1-D115 [1564] L273-1-D115-->L273-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10976#L273-1_accept_S3 [1334] L273-1_accept_S3-->L273-1_accept_S3-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11097#L273-1_accept_S3-D7 [1081] L273-1_accept_S3-D7-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11098#protect_c_port_config.applyENTRY_accept_S3 [1559] protect_c_port_config.applyENTRY_accept_S3-->L387_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 11484#L387_accept_S3 [1429] L387_accept_S3-->L387-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 10977#L387-1_accept_S3 [1457] L387-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11497#protect_c_port_config.applyEXIT_accept_S3 >[1648] protect_c_port_config.applyEXIT_accept_S3-->L274-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11181#L274-D67 [1130] L274-D67-->L274_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11182#L274_accept_S3 [1230] L274_accept_S3-->L276_accept_S3: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 11068#L276_accept_S3 [1069] L276_accept_S3-->L277_accept_S3: Formula: (= v_protect_c_time_18 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 11069#L277_accept_S3 [1379] L277_accept_S3-->L283_accept_S3: Formula: (not (= v_meta.primary_20 v_standard_metadata.ingress_port_34))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 11430#L283_accept_S3 [1355] L283_accept_S3-->L283-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_32 v_meta.secondary_20))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_20}  AuxVars[]  AssignedVars[] 11117#L283-1_accept_S3 [1507] L283-1_accept_S3-->L272-2_accept_S3: Formula: (= v_protect_c_accepted_11 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_11}  OutVars{protect_c_accepted=v_protect_c_accepted_11, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 11021#L272-2_accept_S3 [1047] L272-2_accept_S3-->L293_accept_S3: Formula: (not (= v_meta.accepted_23 1))  InVars {meta.accepted=v_meta.accepted_23}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[] 11024#L293_accept_S3 [1425] L293_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11468#ingressEXIT_accept_S3 >[1757] ingressEXIT_accept_S3-->L332-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11407#L332-D121 [1330] L332-D121-->L332_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11304#L332_accept_S3 [1228] L332_accept_S3-->L332_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11305#L332_accept_S3-D49 [1531] L332_accept_S3-D49-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11529#egressFINAL_accept_S3 [1463] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11523#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L333-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11415#L333-D100 [1340] L333-D100-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11040#L333_accept_S3 [1350] L333_accept_S3-->L333_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11427#L333_accept_S3-D40 [1383] L333_accept_S3-D40-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11039#createChecksumFINAL_accept_S3 [1052] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11041#createChecksumEXIT_accept_S3 >[1638] createChecksumEXIT_accept_S3-->L334-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11317#L334-D85 [1584] L334-D85-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11479#L334_accept_S3 [1420] L334_accept_S3-->L336_accept_S3: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 11438#L336_accept_S3 [1362] L336_accept_S3-->L335-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 11220#L335-1_accept_S3 [1154] L335-1_accept_S3-->L339_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_25))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_0] 11221#L339_accept_S3 [1524] L339_accept_S3-->L340_accept_S3: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_16 0) v__p4ltl_free_time_2))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, _p4ltl_free_time=v__p4ltl_free_time_2}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_2, _p4ltl_1=v__p4ltl_1_6, protect_c_last_primary=v_protect_c_last_primary_16}  AuxVars[]  AssignedVars[_p4ltl_1] 11442#L340_accept_S3 [1369] L340_accept_S3-->L341_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and (not v__p4ltl_2_8) (not .cse0)) (and v__p4ltl_2_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{_p4ltl_2=v__p4ltl_2_8, standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_2] 11443#L341_accept_S3 [1477] L341_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_3_7)) (and v__p4ltl_3_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_3=v__p4ltl_3_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_3] 11195#mainFINAL_accept_S3 [1136] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11196#mainEXIT_accept_S3 >[1761] mainEXIT_accept_S3-->L347-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11508#L347-1-D103 [1474] L347-1-D103-->L347-1_accept_S3: Formula: v__p4ltl_3_9  InVars {_p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 11257#L347-1_accept_S3 
[2023-01-16 04:15:08,575 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:08,575 INFO  L85        PathProgramCache]: Analyzing trace with hash 1691011490, now seen corresponding path program 1 times
[2023-01-16 04:15:08,575 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:08,575 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [719332239]
[2023-01-16 04:15:08,575 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:08,575 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:08,592 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,657 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:08,665 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,692 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:08,695 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,701 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:08,703 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,706 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:08,707 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,709 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:08,710 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,717 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:08,719 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,723 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:08,724 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,729 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:08,730 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,734 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:15:08,736 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,737 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 106
[2023-01-16 04:15:08,738 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,739 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 111
[2023-01-16 04:15:08,760 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,769 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 129
[2023-01-16 04:15:08,778 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,793 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:08,797 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,801 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:08,803 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,805 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:08,805 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,806 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:08,808 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,809 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:08,843 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,847 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:08,848 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,850 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:08,851 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,852 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-01-16 04:15:08,853 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,854 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 105
[2023-01-16 04:15:08,855 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:08,856 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:08,856 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:08,856 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [719332239]
[2023-01-16 04:15:08,856 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [719332239] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:08,856 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:08,856 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-01-16 04:15:08,857 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [970459335]
[2023-01-16 04:15:08,857 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:08,857 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:08,857 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:08,857 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants.
[2023-01-16 04:15:08,857 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=41, Invalid=141, Unknown=0, NotChecked=0, Total=182
[2023-01-16 04:15:08,858 INFO  L87              Difference]: Start difference. First operand 639 states and 678 transitions. cyclomatic complexity: 42 Second operand  has 14 states, 13 states have (on average 15.846153846153847) internal successors, (206), 6 states have internal predecessors, (206), 3 states have call successors, (22), 9 states have call predecessors, (22), 4 states have return successors, (21), 4 states have call predecessors, (21), 3 states have call successors, (21)
[2023-01-16 04:15:11,304 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:11,305 INFO  L93              Difference]: Finished difference Result 2159 states and 2564 transitions.
[2023-01-16 04:15:11,305 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 76 states. 
[2023-01-16 04:15:11,305 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2159 states and 2564 transitions.
[2023-01-16 04:15:11,311 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 6
[2023-01-16 04:15:11,319 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2159 states to 2159 states and 2564 transitions.
[2023-01-16 04:15:11,319 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 391
[2023-01-16 04:15:11,319 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 391
[2023-01-16 04:15:11,320 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2159 states and 2564 transitions.
[2023-01-16 04:15:11,321 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:11,322 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2159 states and 2564 transitions.
[2023-01-16 04:15:11,322 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2159 states and 2564 transitions.
[2023-01-16 04:15:11,337 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2159 to 922.
[2023-01-16 04:15:11,337 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 922 states, 708 states have (on average 1.0805084745762712) internal successors, (765), 711 states have internal predecessors, (765), 98 states have call successors, (98), 98 states have call predecessors, (98), 116 states have return successors, (117), 113 states have call predecessors, (117), 97 states have call successors, (117)
[2023-01-16 04:15:11,339 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 922 states to 922 states and 980 transitions.
[2023-01-16 04:15:11,339 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 922 states and 980 transitions.
[2023-01-16 04:15:11,339 INFO  L399   stractBuchiCegarLoop]: Abstraction has 922 states and 980 transitions.
[2023-01-16 04:15:11,339 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 7 ============
[2023-01-16 04:15:11,339 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 922 states and 980 transitions.
[2023-01-16 04:15:11,341 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:11,341 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:11,341 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:11,342 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:11,342 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:11,343 INFO  L752   eck$LassoCheckResult]: Stem: 14470#ULTIMATE.startENTRY_NONWA [1114] ULTIMATE.startENTRY_NONWA-->L347-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14628#L347-1_T1_init [1147] L347-1_T1_init-->L347_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14443#L347_T1_init [1534] L347_T1_init-->L347_T1_init-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14681#L347_T1_init-D12 [1149] L347_T1_init-D12-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14488#mainENTRY_T1_init [1458] mainENTRY_T1_init-->mainENTRY_T1_init-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15011#mainENTRY_T1_init-D6 [1487] mainENTRY_T1_init-D6-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14905#havocProcedureENTRY_T1_init [1335] havocProcedureENTRY_T1_init-->L205_T1_init: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 14906#L205_T1_init [1345] L205_T1_init-->L206_T1_init: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 14817#L206_T1_init [1252] L206_T1_init-->L207_T1_init: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 14818#L207_T1_init [1449] L207_T1_init-->L208_T1_init: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 15005#L208_T1_init [1497] L208_T1_init-->L209_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 15037#L209_T1_init [1541] L209_T1_init-->L210_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14921#L210_T1_init [1346] L210_T1_init-->L211_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 14806#L211_T1_init [1244] L211_T1_init-->L212_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14790#L212_T1_init [1234] L212_T1_init-->L213_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14791#L213_T1_init [1583] L213_T1_init-->L214_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14904#L214_T1_init [1333] L214_T1_init-->L215_T1_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14866#L215_T1_init [1305] L215_T1_init-->L216_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14487#L216_T1_init [1048] L216_T1_init-->L217_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 14489#L217_T1_init [1592] L217_T1_init-->L218_T1_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14861#L218_T1_init [1298] L218_T1_init-->L219_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14710#L219_T1_init [1177] L219_T1_init-->L220_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 14711#L220_T1_init [1356] L220_T1_init-->L221_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 14656#L221_T1_init [1134] L221_T1_init-->L222_T1_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14657#L222_T1_init [1231] L222_T1_init-->L223_T1_init: Formula: (= (store v_emit_14 v_hdr.ethernet_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 14788#L223_T1_init [1537] L223_T1_init-->L224_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 14892#L224_T1_init [1324] L224_T1_init-->L225_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 14867#L225_T1_init [1307] L225_T1_init-->L226_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 14868#L226_T1_init [1459] L226_T1_init-->L227_T1_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 14893#L227_T1_init [1325] L227_T1_init-->L228_T1_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 14894#L228_T1_init [1398] L228_T1_init-->L229_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 14970#L229_T1_init [1481] L229_T1_init-->L230_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 14870#L230_T1_init [1309] L230_T1_init-->L231_T1_init: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 14727#L231_T1_init [1188] L231_T1_init-->L232_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 14728#L232_T1_init [1260] L232_T1_init-->L233_T1_init: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 14593#L233_T1_init [1095] L233_T1_init-->L234_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 14594#L234_T1_init [1520] L234_T1_init-->L235_T1_init: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 14869#L235_T1_init [1308] L235_T1_init-->L236_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 14490#L236_T1_init [1049] L236_T1_init-->L237_T1_init: Formula: (and (<= 0 v_hdr.topology.mac_13) (<= v_hdr.topology.mac_13 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 14491#L237_T1_init [1071] L237_T1_init-->L238_T1_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 14538#L238_T1_init [1517] L238_T1_init-->L239_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 14558#L239_T1_init [1078] L239_T1_init-->L240_T1_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 14559#L240_T1_init [1479] L240_T1_init-->L241_T1_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 15024#L241_T1_init [1580] L241_T1_init-->L242_T1_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 15002#L242_T1_init [1436] L242_T1_init-->L243_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 15003#L243_T1_init [1490] L243_T1_init-->L244_T1_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 15032#L244_T1_init [1565] L244_T1_init-->L245_T1_init: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 14837#L245_T1_init [1272] L245_T1_init-->L246_T1_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 14831#L246_T1_init [1267] L246_T1_init-->L247_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 14832#L247_T1_init [1433] L247_T1_init-->L248_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 14903#L248_T1_init [1332] L248_T1_init-->L249_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 14783#L249_T1_init [1226] L249_T1_init-->L250_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 14760#L250_T1_init [1214] L250_T1_init-->L251_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 14761#L251_T1_init [1313] L251_T1_init-->L252_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 14848#L252_T1_init [1283] L252_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 14849#havocProcedureFINAL_T1_init [1587] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14547#havocProcedureEXIT_T1_init >[1686] havocProcedureEXIT_T1_init-->L329-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14548#L329-D66 [1257] L329-D66-->L329_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14493#L329_T1_init [1087] L329_T1_init-->L329_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14492#L329_T1_init-D54 [1050] L329_T1_init-D54-->_parser_packetParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14494#_parser_packetParserENTRY_T1_init [1569] _parser_packetParserENTRY_T1_init-->_parser_packetParserENTRY_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14627#_parser_packetParserENTRY_T1_init-D60 [1113] _parser_packetParserENTRY_T1_init-D60-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14545#startENTRY_T1_init [1073] startENTRY_T1_init-->L419_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14546#L419_T1_init [1441] L419_T1_init-->L419-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 14956#L419-1_T1_init [1384] L419-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14957#startEXIT_T1_init >[1674] startEXIT_T1_init-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14966#_parser_packetParserFINAL-D84 [1464] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14852#_parser_packetParserFINAL_T1_init [1288] _parser_packetParserFINAL_T1_init-->_parser_packetParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14734#_parser_packetParserEXIT_T1_init >[1734] _parser_packetParserEXIT_T1_init-->L330-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14572#L330-D72 [1085] L330-D72-->L330_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14573#L330_T1_init [1121] L330_T1_init-->L330_T1_init-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14639#L330_T1_init-D24 [1299] L330_T1_init-D24-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14846#verifyChecksumFINAL_T1_init [1282] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14847#verifyChecksumEXIT_T1_init >[1678] verifyChecksumEXIT_T1_init-->L331-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15001#L331-D75 [1538] L331-D75-->L331_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14442#L331_T1_init [1028] L331_T1_init-->L331_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14444#L331_T1_init-D39 [1465] L331_T1_init-D39-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14673#ingressENTRY_T1_init [1144] ingressENTRY_T1_init-->L271_T1_init: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 14674#L271_T1_init [1326] L271_T1_init-->L272_T1_init: Formula: (= v_meta.accepted_17 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[meta.accepted] 14895#L272_T1_init [1512] L272_T1_init-->L273_T1_init: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 14450#L273_T1_init [1175] L273_T1_init-->L273_T1_init-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14707#L273_T1_init-D48 [1200] L273_T1_init-D48-->protect_c_period.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14748#protect_c_period.applyENTRY_T1_init [1401] protect_c_period.applyENTRY_T1_init-->L375_T1_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 14789#L375_T1_init [1233] L375_T1_init-->L375-1_T1_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 14451#L375-1_T1_init [1128] L375-1_T1_init-->protect_c_period.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14646#protect_c_period.applyEXIT_T1_init >[1657] protect_c_period.applyEXIT_T1_init-->L273-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14833#L273-1-D117 [1585] L273-1-D117-->L273-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14565#L273-1_T1_init [1301] L273-1_T1_init-->L273-1_T1_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14746#L273-1_T1_init-D9 [1199] L273-1_T1_init-D9-->protect_c_port_config.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14747#protect_c_port_config.applyENTRY_T1_init [1202] protect_c_port_config.applyENTRY_T1_init-->L387_T1_init: Formula: (not (= v_protect_c_port_config.action_run_18 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 14749#L387_T1_init [1598] L387_T1_init-->L387-1_T1_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 14566#L387-1_T1_init [1473] L387-1_T1_init-->protect_c_port_config.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15020#protect_c_port_config.applyEXIT_T1_init >[1659] protect_c_port_config.applyEXIT_T1_init-->L274-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14819#L274-D69 [1258] L274-D69-->L274_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14820#L274_T1_init [1431] L274_T1_init-->L276_T1_init: Formula: (= v_protect_c_accepted_21 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_21}  AuxVars[]  AssignedVars[protect_c_accepted] 14834#L276_T1_init [1269] L276_T1_init-->L277_T1_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_9)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[protect_c_time] 14835#L277_T1_init [1576] L277_T1_init-->L279_T1_init: Formula: (= v_meta.primary_17 v_standard_metadata.ingress_port_29)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  AuxVars[]  AssignedVars[] 14467#L279_T1_init [1562] L279_T1_init-->L279_T1_init-D33: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 14466#L279_T1_init-D33 [1040] L279_T1_init-D33-->protect_c_last_primary.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14468#protect_c_last_primary.writeENTRY_T1_init [1245] protect_c_last_primary.writeENTRY_T1_init-->protect_c_last_primary.writeFINAL_T1_init: Formula: (= (store v_protect_c_last_primary_20 v_protect_c_last_primary.write_index_2 v_protect_c_last_primary.write_value_2) v_protect_c_last_primary_19)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_2, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_2, protect_c_last_primary=v_protect_c_last_primary_20}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_2, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_2, protect_c_last_primary=v_protect_c_last_primary_19}  AuxVars[]  AssignedVars[protect_c_last_primary] 14807#protect_c_last_primary.writeFINAL_T1_init [1251] protect_c_last_primary.writeFINAL_T1_init-->protect_c_last_primary.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14644#protect_c_last_primary.writeEXIT_T1_init >[1744] protect_c_last_primary.writeEXIT_T1_init-->L279-1-D108: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 14645#L279-1-D108 [1581] L279-1-D108-->L279-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14992#L279-1_T1_init [1423] L279-1_T1_init-->L283-1_T1_init: Formula: (= v_protect_c_accepted_18 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_18}  AuxVars[]  AssignedVars[protect_c_accepted] 14993#L283-1_T1_init [1059] L283-1_T1_init-->L272-2_T1_init: Formula: (= v_protect_c_accepted_14 v_meta.accepted_20)  InVars {protect_c_accepted=v_protect_c_accepted_14}  OutVars{protect_c_accepted=v_protect_c_accepted_14, meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 15327#L272-2_T1_init [1036] L272-2_T1_init-->L293_T1_init: Formula: (not (= v_meta.accepted_19 1))  InVars {meta.accepted=v_meta.accepted_19}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[] 15325#L293_T1_init [1213] L293_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15271#ingressEXIT_T1_init >[1645] ingressEXIT_T1_init-->L332-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15270#L332-D123 [1579] L332-D123-->L332_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15266#L332_T1_init [1125] L332_T1_init-->L332_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15267#L332_T1_init-D51 [1072] L332_T1_init-D51-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15268#egressFINAL_T1_init [1501] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15265#egressEXIT_T1_init >[1752] egressEXIT_T1_init-->L333-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15263#L333-D102 [1101] L333-D102-->L333_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15256#L333_T1_init [1389] L333_T1_init-->L333_T1_init-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15257#L333_T1_init-D42 [1367] L333_T1_init-D42-->createChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15258#createChecksumFINAL_T1_init [1126] createChecksumFINAL_T1_init-->createChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15255#createChecksumEXIT_T1_init >[1684] createChecksumEXIT_T1_init-->L334-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15253#L334-D87 [1437] L334-D87-->L334_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15248#L334_T1_init [1275] L334_T1_init-->L336_T1_init: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 15246#L336_T1_init [1471] L336_T1_init-->L335-1_T1_init: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 15244#L335-1_T1_init [1399] L335-1_T1_init-->L339_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and .cse0 v__p4ltl_0_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_0] 15096#L339_T1_init [1322] L339_T1_init-->L340_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_time_3 (select v_protect_c_last_primary_17 0)))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, _p4ltl_free_time=v__p4ltl_free_time_3}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_3, _p4ltl_1=v__p4ltl_1_7, protect_c_last_primary=v_protect_c_last_primary_17}  AuxVars[]  AssignedVars[_p4ltl_1] 15094#L340_T1_init [1590] L340_T1_init-->L341_T1_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_2] 15092#L341_T1_init [1235] L341_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_3_8) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_3=v__p4ltl_3_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_3] 15091#mainFINAL_T1_init [1347] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15090#mainEXIT_T1_init >[1618] mainEXIT_T1_init-->L347-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15089#L347-1-D105 [1280] L347-1-D105-->L347-1_T0_S2: Formula: (and v__p4ltl_1_9 v__p4ltl_2_9 v__p4ltl_3_11 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 14795#L347-1_T0_S2 [1491] L347-1_T0_S2-->L347_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14535#L347_T0_S2 [1194] L347_T0_S2-->L347_T0_S2-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15088#L347_T0_S2-D11 [1336] L347_T0_S2-D11-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14528#mainENTRY_T0_S2 [1115] mainENTRY_T0_S2-->mainENTRY_T0_S2-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14632#mainENTRY_T0_S2-D5 [1329] mainENTRY_T0_S2-D5-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14898#havocProcedureENTRY_T0_S2 [1519] havocProcedureENTRY_T0_S2-->L205_T0_S2: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 15051#L205_T0_S2 [1197] L205_T0_S2-->L206_T0_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 14724#L206_T0_S2 [1187] L206_T0_S2-->L207_T0_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 14658#L207_T0_S2 [1135] L207_T0_S2-->L208_T0_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 14659#L208_T0_S2 [1270] L208_T0_S2-->L209_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 14836#L209_T0_S2 [1518] L209_T0_S2-->L210_T0_S2: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 15050#L210_T0_S2 [1521] L210_T0_S2-->L211_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 15052#L211_T0_S2 [1029] L211_T0_S2-->L212_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 15150#L212_T0_S2 [1057] L212_T0_S2-->L213_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14527#L213_T0_S2 [1067] L213_T0_S2-->L214_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14529#L214_T0_S2 [1552] L214_T0_S2-->L215_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14677#L215_T0_S2 [1146] L215_T0_S2-->L216_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14678#L216_T0_S2 [1317] L216_T0_S2-->L217_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 14978#L217_T0_S2 [1405] L217_T0_S2-->L218_T0_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14551#L218_T0_S2 [1076] L218_T0_S2-->L219_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14552#L219_T0_S2 [1118] L219_T0_S2-->L220_T0_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 14708#L220_T0_S2 [1176] L220_T0_S2-->L221_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 14709#L221_T0_S2 [1455] L221_T0_S2-->L222_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14808#L222_T0_S2 [1246] L222_T0_S2-->L223_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_4 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 14809#L223_T0_S2 [1290] L223_T0_S2-->L224_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 15144#L224_T0_S2 [1150] L224_T0_S2-->L225_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 14945#L225_T0_S2 [1368] L225_T0_S2-->L226_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 14946#L226_T0_S2 [1025] L226_T0_S2-->L227_T0_S2: Formula: (and (<= v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 15143#L227_T0_S2 [1031] L227_T0_S2-->L228_T0_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 14972#L228_T0_S2 [1402] L228_T0_S2-->L229_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 14973#L229_T0_S2 [1174] L229_T0_S2-->L230_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 15079#L230_T0_S2 [1566] L230_T0_S2-->L231_T0_S2: Formula: (and (<= 0 v_hdr.topology.identifier_13) (<= v_hdr.topology.identifier_13 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 15033#L231_T0_S2 [1494] L231_T0_S2-->L232_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 15034#L232_T0_S2 [1339] L232_T0_S2-->L233_T0_S2: Formula: (and (<= 0 v_hdr.topology.port_19) (<= v_hdr.topology.port_19 65536))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 14582#L233_T0_S2 [1092] L233_T0_S2-->L234_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 14583#L234_T0_S2 [1158] L234_T0_S2-->L235_T0_S2: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 14667#L235_T0_S2 [1139] L235_T0_S2-->L236_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 14668#L236_T0_S2 [1370] L236_T0_S2-->L237_T0_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 14732#L237_T0_S2 [1192] L237_T0_S2-->L238_T0_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 14733#L238_T0_S2 [1557] L238_T0_S2-->L239_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 15039#L239_T0_S2 [1499] L239_T0_S2-->L240_T0_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 15040#L240_T0_S2 [1361] L240_T0_S2-->L241_T0_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 14941#L241_T0_S2 [1365] L241_T0_S2-->L242_T0_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 14942#L242_T0_S2 [1337] L242_T0_S2-->L243_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 14701#L243_T0_S2 [1169] L243_T0_S2-->L244_T0_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 14702#L244_T0_S2 [1311] L244_T0_S2-->L245_T0_S2: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 14815#L245_T0_S2 [1250] L245_T0_S2-->L246_T0_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 14816#L246_T0_S2 [1498] L246_T0_S2-->L247_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 15038#L247_T0_S2 [1385] L247_T0_S2-->L248_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_25}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 14597#L248_T0_S2 [1097] L248_T0_S2-->L249_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 14598#L249_T0_S2 [1096] L249_T0_S2-->L250_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 15073#L250_T0_S2 [1551] L250_T0_S2-->L251_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 14684#L251_T0_S2 [1151] L251_T0_S2-->L252_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 14685#L252_T0_S2 [1338] L252_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 15132#havocProcedureFINAL_T0_S2 [1563] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14925#havocProcedureEXIT_T0_S2 >[1641] havocProcedureEXIT_T0_S2-->L329-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14926#L329-D65 [1386] L329-D65-->L329_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14775#L329_T0_S2 [1570] L329_T0_S2-->L329_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14924#L329_T0_S2-D53 [1349] L329_T0_S2-D53-->_parser_packetParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14513#_parser_packetParserENTRY_T0_S2 [1198] _parser_packetParserENTRY_T0_S2-->_parser_packetParserENTRY_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15131#_parser_packetParserENTRY_T0_S2-D59 [1514] _parser_packetParserENTRY_T0_S2-D59-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14512#startENTRY_T0_S2 [1058] startENTRY_T0_S2-->L419_T0_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14514#L419_T0_S2 [1410] L419_T0_S2-->L419-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 15133#L419-1_T0_S2 [1312] L419-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15130#startEXIT_T0_S2 >[1751] startEXIT_T0_S2-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14774#_parser_packetParserFINAL-D83 [1223] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14776#_parser_packetParserFINAL_T0_S2 [1344] _parser_packetParserFINAL_T0_S2-->_parser_packetParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15082#_parser_packetParserEXIT_T0_S2 >[1605] _parser_packetParserEXIT_T0_S2-->L330-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15083#L330-D71 [1418] L330-D71-->L330_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14499#L330_T0_S2 [1074] L330_T0_S2-->L330_T0_S2-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14498#L330_T0_S2-D23 [1051] L330_T0_S2-D23-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14500#verifyChecksumFINAL_T0_S2 [1240] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15127#verifyChecksumEXIT_T0_S2 >[1711] verifyChecksumEXIT_T0_S2-->L331-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14923#L331-D74 [1348] L331-D74-->L331_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14616#L331_T0_S2 [1446] L331_T0_S2-->L331_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15126#L331_T0_S2-D38 [1239] L331_T0_S2-D38-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14827#ingressENTRY_T0_S2 [1265] ingressENTRY_T0_S2-->L271_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_27 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 14828#L271_T0_S2 [1318] L271_T0_S2-->L272_T0_S2: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 14850#L272_T0_S2 [1284] L272_T0_S2-->L273_T0_S2: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 14446#L273_T0_S2 [1416] L273_T0_S2-->L273_T0_S2-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15279#L273_T0_S2-D47 [1088] L273_T0_S2-D47-->protect_c_period.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14755#protect_c_period.applyENTRY_T0_S2 [1210] protect_c_period.applyENTRY_T0_S2-->L375_T0_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 14756#L375_T0_S2 [1182] L375_T0_S2-->L375-1_T0_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 14719#L375-1_T0_S2 [1183] L375-1_T0_S2-->protect_c_period.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14720#protect_c_period.applyEXIT_T0_S2 >[1689] protect_c_period.applyEXIT_T0_S2-->L273-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15022#L273-1-D116 [1476] L273-1-D116-->L273-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14435#L273-1_T0_S2 [1419] L273-1_T0_S2-->L273-1_T0_S2-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15276#L273-1_T0_S2-D8 [1532] L273-1_T0_S2-D8-->protect_c_port_config.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15084#protect_c_port_config.applyENTRY_T0_S2 [1595] protect_c_port_config.applyENTRY_T0_S2-->L387_T0_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 15085#L387_T0_S2 [1601] L387_T0_S2-->L387-1_T0_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 14434#L387-1_T0_S2 [1026] L387-1_T0_S2-->protect_c_port_config.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14436#protect_c_port_config.applyEXIT_T0_S2 >[1728] protect_c_port_config.applyEXIT_T0_S2-->L274-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15274#L274-D68 [1511] L274-D68-->L274_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15273#L274_T0_S2 [1259] L274_T0_S2-->L276_T0_S2: Formula: (= v_protect_c_accepted_12 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 15272#L276_T0_S2 [1089] L276_T0_S2-->L277_T0_S2: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 14615#L277_T0_S2 [1104] L277_T0_S2-->L279_T0_S2: Formula: (= v_meta.primary_15 v_standard_metadata.ingress_port_25)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, meta.primary=v_meta.primary_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, meta.primary=v_meta.primary_15}  AuxVars[]  AssignedVars[] 14617#L279_T0_S2 [1160] L279_T0_S2-->L279_T0_S2-D32: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 14768#L279_T0_S2-D32 [1218] L279_T0_S2-D32-->protect_c_last_primary.writeENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14769#protect_c_last_primary.writeENTRY_T0_S2 [1289] protect_c_last_primary.writeENTRY_T0_S2-->protect_c_last_primary.writeFINAL_T0_S2: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 15063#protect_c_last_primary.writeFINAL_T0_S2 [1533] protect_c_last_primary.writeFINAL_T0_S2-->protect_c_last_primary.writeEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15064#protect_c_last_primary.writeEXIT_T0_S2 >[1773] protect_c_last_primary.writeEXIT_T0_S2-->L279-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 15313#L279-1-D107 [1484] L279-1-D107-->L279-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15310#L279-1_T0_S2 [1084] L279-1_T0_S2-->L283-1_T0_S2: Formula: (= v_protect_c_accepted_22 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_22}  AuxVars[]  AssignedVars[protect_c_accepted] 15309#L283-1_T0_S2 [1586] L283-1_T0_S2-->L272-2_T0_S2: Formula: (= v_protect_c_accepted_17 v_meta.accepted_21)  InVars {protect_c_accepted=v_protect_c_accepted_17}  OutVars{protect_c_accepted=v_protect_c_accepted_17, meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 15308#L272-2_T0_S2 [1392] L272-2_T0_S2-->L293_T0_S2: Formula: (not (= v_meta.accepted_15 1))  InVars {meta.accepted=v_meta.accepted_15}  OutVars{meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[] 15305#L293_T0_S2 [1286] L293_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15300#ingressEXIT_T0_S2 >[1720] ingressEXIT_T0_S2-->L332-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14999#L332-D122 [1434] L332-D122-->L332_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14811#L332_T0_S2 [1328] L332_T0_S2-->L332_T0_S2-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14897#L332_T0_S2-D50 [1415] L332_T0_S2-D50-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14986#egressFINAL_T0_S2 [1045] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14810#egressEXIT_T0_S2 >[1636] egressEXIT_T0_S2-->L333-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14812#L333-D101 [1271] L333-D101-->L333_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14534#L333_T0_S2 [1070] L333_T0_S2-->L333_T0_S2-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14536#L333_T0_S2-D41 [1086] L333_T0_S2-D41-->createChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14574#createChecksumFINAL_T0_S2 [1273] createChecksumFINAL_T0_S2-->createChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14814#createChecksumEXIT_T0_S2 >[1682] createChecksumEXIT_T0_S2-->L334-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14714#L334-D86 [1180] L334-D86-->L334_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14715#L334_T0_S2 [1381] L334_T0_S2-->L336_T0_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 14753#L336_T0_S2 [1205] L336_T0_S2-->L335-1_T0_S2: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 14754#L335-1_T0_S2 [1447] L335-1_T0_S2-->L339_T0_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_24))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_0] 15004#L339_T0_S2 [1153] L339_T0_S2-->L340_T0_S2: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_18 0) v__p4ltl_free_time_4))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, _p4ltl_free_time=v__p4ltl_free_time_4}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_4, _p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_18}  AuxVars[]  AssignedVars[_p4ltl_1] 15160#L340_T0_S2 [1450] L340_T0_S2-->L341_T0_S2: Formula: (let ((.cse0 (= v_meta.primary_24 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  AuxVars[]  AssignedVars[_p4ltl_2] 15159#L341_T0_S2 [1247] L341_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_3=v__p4ltl_3_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_3] 15158#mainFINAL_T0_S2 [1243] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15157#mainEXIT_T0_S2 >[1703] mainEXIT_T0_S2-->L347-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15081#L347-1-D104 [1237] L347-1-D104-->L347-1_accept_S3: Formula: (and v__p4ltl_3_14 (not v__p4ltl_0_12) (not v__p4ltl_1_11))  InVars {_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  OutVars{_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  AuxVars[]  AssignedVars[] 14729#L347-1_accept_S3 
[2023-01-16 04:15:11,344 INFO  L754   eck$LassoCheckResult]: Loop: 14729#L347-1_accept_S3 [1189] L347-1_accept_S3-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14469#L347_accept_S3 [1039] L347_accept_S3-->L347_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14471#L347_accept_S3-D10 [1539] L347_accept_S3-D10-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14453#mainENTRY_accept_S3 [1448] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14881#mainENTRY_accept_S3-D4 [1319] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14882#havocProcedureENTRY_accept_S3 [1547] havocProcedureENTRY_accept_S3-->L205_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 14859#L205_accept_S3 [1295] L205_accept_S3-->L206_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 14860#L206_accept_S3 [1523] L206_accept_S3-->L207_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 14965#L207_accept_S3 [1394] L207_accept_S3-->L208_accept_S3: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 14843#L208_accept_S3 [1277] L208_accept_S3-->L209_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 14844#L209_accept_S3 [1480] L209_accept_S3-->L210_accept_S3: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 15025#L210_accept_S3 [1545] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 15068#L211_accept_S3 [1599] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14772#L212_accept_S3 [1220] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14773#L213_accept_S3 [1426] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14994#L214_accept_S3 [1444] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14665#L215_accept_S3 [1138] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14666#L216_accept_S3 [1432] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 14939#L217_accept_S3 [1364] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14940#L218_accept_S3 [1574] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14613#L219_accept_S3 [1103] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 14614#L220_accept_S3 [1493] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 14937#L221_accept_S3 [1363] L221_accept_S3-->L222_accept_S3: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14823#L222_accept_S3 [1262] L222_accept_S3-->L223_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 14824#L223_accept_S3 [1287] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 14855#L224_accept_S3 [1372] L224_accept_S3-->L225_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 14952#L225_accept_S3 [1568] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 14452#L226_accept_S3 [1032] L226_accept_S3-->L227_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 14454#L227_accept_S3 [1445] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 14863#L228_accept_S3 [1303] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.topology_2 false))  InVars {emit=v_emit_18, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_17, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 14864#L229_accept_S3 [1343] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 14917#L230_accept_S3 [1443] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.topology.identifier_14 4294967296) (<= 0 v_hdr.topology.identifier_14))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_14}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[] 14781#L231_accept_S3 [1225] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 14782#L232_accept_S3 [1456] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 14584#L233_accept_S3 [1091] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 14585#L234_accept_S3 [1353] L234_accept_S3-->L235_accept_S3: Formula: (and (<= v_hdr.topology.prefix_13 4294967296) (<= 0 v_hdr.topology.prefix_13))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_13}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[] 14929#L235_accept_S3 [1377] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 14955#L236_accept_S3 [1535] L236_accept_S3-->L237_accept_S3: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 14740#L237_accept_S3 [1196] L237_accept_S3-->L238_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 14464#L238_accept_S3 [1038] L238_accept_S3-->L239_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 14465#L239_accept_S3 [1460] L239_accept_S3-->L240_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 14570#L240_accept_S3 [1083] L240_accept_S3-->L241_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 14571#L241_accept_S3 [1526] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 15006#L242_accept_S3 [1454] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 14890#L243_accept_S3 [1323] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 14891#L244_accept_S3 [1342] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.accepted_26 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 14916#L245_accept_S3 [1575] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 14764#L246_accept_S3 [1217] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 14765#L247_accept_S3 [1550] L247_accept_S3-->L248_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 14690#L248_accept_S3 [1155] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 14647#L249_accept_S3 [1129] L249_accept_S3-->L250_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 14648#L250_accept_S3 [1388] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 14762#L251_accept_S3 [1215] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 14763#L252_accept_S3 [1406] L252_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 14671#havocProcedureFINAL_accept_S3 [1141] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14532#havocProcedureEXIT_accept_S3 >[1785] havocProcedureEXIT_accept_S3-->L329-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14533#L329-D64 [1360] L329-D64-->L329_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14517#L329_accept_S3 [1170] L329_accept_S3-->L329_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14516#L329_accept_S3-D52 [1061] L329_accept_S3-D52-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14518#_parser_packetParserENTRY_accept_S3 [1248] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14519#_parser_packetParserENTRY_accept_S3-D58 [1060] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14520#startENTRY_accept_S3 [1482] startENTRY_accept_S3-->L419_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14857#L419_accept_S3 [1294] L419_accept_S3-->L419-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 14604#L419-1_accept_S3 [1099] L419-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14605#startEXIT_accept_S3 >[1656] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14652#_parser_packetParserFINAL-D82 [1132] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14653#_parser_packetParserFINAL_accept_S3 [1509] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14922#_parser_packetParserEXIT_accept_S3 >[1608] _parser_packetParserEXIT_accept_S3-->L330-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14896#L330-D70 [1327] L330-D70-->L330_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14779#L330_accept_S3 [1540] L330_accept_S3-->L330_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14778#L330_accept_S3-D22 [1224] L330_accept_S3-D22-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14780#verifyChecksumFINAL_accept_S3 [1500] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15041#verifyChecksumEXIT_accept_S3 >[1702] verifyChecksumEXIT_accept_S3-->L331-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15055#L331-D73 [1522] L331-D73-->L331_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14484#L331_accept_S3 [1451] L331_accept_S3-->L331_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14962#L331_accept_S3-D37 [1390] L331_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14953#ingressENTRY_accept_S3 [1374] ingressENTRY_accept_S3-->L271_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 14625#L271_accept_S3 [1111] L271_accept_S3-->L272_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 14626#L272_accept_S3 [1172] L272_accept_S3-->L273_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 14587#L273_accept_S3 [1467] L273_accept_S3-->L273_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15017#L273_accept_S3-D46 [1593] L273_accept_S3-D46-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15046#protect_c_period.applyENTRY_accept_S3 [1506] protect_c_period.applyENTRY_accept_S3-->L375_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 14699#L375_accept_S3 [1164] L375_accept_S3-->L375-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 14592#L375-1_accept_S3 [1261] L375-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14586#protect_c_period.applyEXIT_accept_S3 >[1775] protect_c_period.applyEXIT_accept_S3-->L273-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14588#L273-1-D115 [1564] L273-1-D115-->L273-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14438#L273-1_accept_S3 [1334] L273-1_accept_S3-->L273-1_accept_S3-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14562#L273-1_accept_S3-D7 [1081] L273-1_accept_S3-D7-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14563#protect_c_port_config.applyENTRY_accept_S3 [1559] protect_c_port_config.applyENTRY_accept_S3-->L387_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 14996#L387_accept_S3 [1429] L387_accept_S3-->L387-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 14439#L387-1_accept_S3 [1457] L387-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15010#protect_c_port_config.applyEXIT_accept_S3 >[1648] protect_c_port_config.applyEXIT_accept_S3-->L274-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14649#L274-D67 [1130] L274-D67-->L274_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14650#L274_accept_S3 [1230] L274_accept_S3-->L276_accept_S3: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 14530#L276_accept_S3 [1069] L276_accept_S3-->L277_accept_S3: Formula: (= v_protect_c_time_18 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 14531#L277_accept_S3 [1379] L277_accept_S3-->L283_accept_S3: Formula: (not (= v_meta.primary_20 v_standard_metadata.ingress_port_34))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 14930#L283_accept_S3 [1355] L283_accept_S3-->L283-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_32 v_meta.secondary_20))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_20}  AuxVars[]  AssignedVars[] 14581#L283-1_accept_S3 [1507] L283-1_accept_S3-->L272-2_accept_S3: Formula: (= v_protect_c_accepted_11 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_11}  OutVars{protect_c_accepted=v_protect_c_accepted_11, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 14483#L272-2_accept_S3 [1047] L272-2_accept_S3-->L293_accept_S3: Formula: (not (= v_meta.accepted_23 1))  InVars {meta.accepted=v_meta.accepted_23}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[] 14486#L293_accept_S3 [1425] L293_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14980#ingressEXIT_accept_S3 >[1757] ingressEXIT_accept_S3-->L332-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14901#L332-D121 [1330] L332-D121-->L332_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14902#L332_accept_S3 [1228] L332_accept_S3-->L332_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15060#L332_accept_S3-D49 [1531] L332_accept_S3-D49-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15061#egressFINAL_accept_S3 [1463] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15242#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L333-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14915#L333-D100 [1340] L333-D100-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14800#L333_accept_S3 [1350] L333_accept_S3-->L333_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14927#L333_accept_S3-D40 [1383] L333_accept_S3-D40-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15163#createChecksumFINAL_accept_S3 [1052] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14799#createChecksumEXIT_accept_S3 >[1638] createChecksumEXIT_accept_S3-->L334-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14801#L334-D85 [1584] L334-D85-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14991#L334_accept_S3 [1420] L334_accept_S3-->L336_accept_S3: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 14938#L336_accept_S3 [1362] L336_accept_S3-->L335-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 14688#L335-1_accept_S3 [1154] L335-1_accept_S3-->L339_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_25))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_0] 14689#L339_accept_S3 [1524] L339_accept_S3-->L340_accept_S3: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_16 0) v__p4ltl_free_time_2))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, _p4ltl_free_time=v__p4ltl_free_time_2}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_2, _p4ltl_1=v__p4ltl_1_6, protect_c_last_primary=v_protect_c_last_primary_16}  AuxVars[]  AssignedVars[_p4ltl_1] 14949#L340_accept_S3 [1369] L340_accept_S3-->L341_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and (not v__p4ltl_2_8) (not .cse0)) (and v__p4ltl_2_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{_p4ltl_2=v__p4ltl_2_8, standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_2] 14950#L341_accept_S3 [1477] L341_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_3_7)) (and v__p4ltl_3_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_3=v__p4ltl_3_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_3] 14663#mainFINAL_accept_S3 [1136] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14664#mainEXIT_accept_S3 >[1761] mainEXIT_accept_S3-->L347-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15021#L347-1-D103 [1474] L347-1-D103-->L347-1_accept_S3: Formula: v__p4ltl_3_9  InVars {_p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 14729#L347-1_accept_S3 
[2023-01-16 04:15:11,344 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:11,345 INFO  L85        PathProgramCache]: Analyzing trace with hash -258004801, now seen corresponding path program 1 times
[2023-01-16 04:15:11,345 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:11,345 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1469597252]
[2023-01-16 04:15:11,345 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:11,345 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:11,358 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,401 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:11,410 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,434 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:11,437 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,443 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:11,445 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,448 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:11,449 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,451 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:11,452 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,458 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:11,461 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,478 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:11,479 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,481 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:11,482 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,485 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:15:11,486 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,487 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 106
[2023-01-16 04:15:11,489 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,489 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 111
[2023-01-16 04:15:11,490 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,491 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 129
[2023-01-16 04:15:11,496 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,506 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:11,510 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,513 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:11,515 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,516 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:11,517 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,518 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:11,518 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,519 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:11,521 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,523 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:11,524 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,525 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:11,526 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,526 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:15:11,527 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,528 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 106
[2023-01-16 04:15:11,528 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,529 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 111
[2023-01-16 04:15:11,529 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:11,530 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:11,531 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:11,531 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1469597252]
[2023-01-16 04:15:11,531 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1469597252] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:11,531 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:11,531 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-01-16 04:15:11,531 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [804975686]
[2023-01-16 04:15:11,531 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:11,532 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:11,532 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:11,532 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-01-16 04:15:11,532 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=35, Invalid=97, Unknown=0, NotChecked=0, Total=132
[2023-01-16 04:15:11,532 INFO  L87              Difference]: Start difference. First operand 922 states and 980 transitions. cyclomatic complexity: 62 Second operand  has 12 states, 12 states have (on average 17.5) internal successors, (210), 4 states have internal predecessors, (210), 2 states have call successors, (23), 9 states have call predecessors, (23), 2 states have return successors, (22), 2 states have call predecessors, (22), 2 states have call successors, (22)
[2023-01-16 04:15:14,425 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:14,425 INFO  L93              Difference]: Finished difference Result 2830 states and 3507 transitions.
[2023-01-16 04:15:14,425 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 53 states. 
[2023-01-16 04:15:14,426 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2830 states and 3507 transitions.
[2023-01-16 04:15:14,437 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 18
[2023-01-16 04:15:14,453 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2830 states to 2830 states and 3507 transitions.
[2023-01-16 04:15:14,453 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 688
[2023-01-16 04:15:14,454 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 688
[2023-01-16 04:15:14,454 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2830 states and 3507 transitions.
[2023-01-16 04:15:14,460 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:14,460 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2830 states and 3507 transitions.
[2023-01-16 04:15:14,461 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2830 states and 3507 transitions.
[2023-01-16 04:15:14,497 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2830 to 930.
[2023-01-16 04:15:14,498 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 930 states, 716 states have (on average 1.0754189944134078) internal successors, (770), 719 states have internal predecessors, (770), 98 states have call successors, (98), 98 states have call predecessors, (98), 116 states have return successors, (117), 113 states have call predecessors, (117), 97 states have call successors, (117)
[2023-01-16 04:15:14,500 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 930 states to 930 states and 985 transitions.
[2023-01-16 04:15:14,500 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 930 states and 985 transitions.
[2023-01-16 04:15:14,500 INFO  L399   stractBuchiCegarLoop]: Abstraction has 930 states and 985 transitions.
[2023-01-16 04:15:14,500 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 8 ============
[2023-01-16 04:15:14,500 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 930 states and 985 transitions.
[2023-01-16 04:15:14,502 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:14,502 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:14,502 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:14,503 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:14,503 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:14,504 INFO  L752   eck$LassoCheckResult]: Stem: 18863#ULTIMATE.startENTRY_NONWA [1114] ULTIMATE.startENTRY_NONWA-->L347-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19023#L347-1_T1_init [1147] L347-1_T1_init-->L347_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18836#L347_T1_init [1534] L347_T1_init-->L347_T1_init-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19073#L347_T1_init-D12 [1149] L347_T1_init-D12-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18884#mainENTRY_T1_init [1458] mainENTRY_T1_init-->mainENTRY_T1_init-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19406#mainENTRY_T1_init-D6 [1487] mainENTRY_T1_init-D6-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19297#havocProcedureENTRY_T1_init [1335] havocProcedureENTRY_T1_init-->L205_T1_init: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 19298#L205_T1_init [1345] L205_T1_init-->L206_T1_init: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 19208#L206_T1_init [1252] L206_T1_init-->L207_T1_init: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 19209#L207_T1_init [1449] L207_T1_init-->L208_T1_init: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 19399#L208_T1_init [1497] L208_T1_init-->L209_T1_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 19434#L209_T1_init [1541] L209_T1_init-->L210_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 19314#L210_T1_init [1346] L210_T1_init-->L211_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 19197#L211_T1_init [1244] L211_T1_init-->L212_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 19182#L212_T1_init [1234] L212_T1_init-->L213_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 19183#L213_T1_init [1583] L213_T1_init-->L214_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 19296#L214_T1_init [1333] L214_T1_init-->L215_T1_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 19257#L215_T1_init [1305] L215_T1_init-->L216_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 18883#L216_T1_init [1048] L216_T1_init-->L217_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 18885#L217_T1_init [1592] L217_T1_init-->L218_T1_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 19252#L218_T1_init [1298] L218_T1_init-->L219_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 19107#L219_T1_init [1177] L219_T1_init-->L220_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 19108#L220_T1_init [1356] L220_T1_init-->L221_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 19048#L221_T1_init [1134] L221_T1_init-->L222_T1_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 19049#L222_T1_init [1231] L222_T1_init-->L223_T1_init: Formula: (= (store v_emit_14 v_hdr.ethernet_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_13, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 19181#L223_T1_init [1537] L223_T1_init-->L224_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 19284#L224_T1_init [1324] L224_T1_init-->L225_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 19259#L225_T1_init [1307] L225_T1_init-->L226_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 19260#L226_T1_init [1459] L226_T1_init-->L227_T1_init: Formula: (and (<= v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 19285#L227_T1_init [1325] L227_T1_init-->L228_T1_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 19286#L228_T1_init [1398] L228_T1_init-->L229_T1_init: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 19360#L229_T1_init [1481] L229_T1_init-->L230_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 19261#L230_T1_init [1309] L230_T1_init-->L231_T1_init: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 19121#L231_T1_init [1188] L231_T1_init-->L232_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 19122#L232_T1_init [1260] L232_T1_init-->L233_T1_init: Formula: (and (<= 0 v_hdr.topology.port_17) (<= v_hdr.topology.port_17 65536))  InVars {hdr.topology.port=v_hdr.topology.port_17}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[] 18989#L233_T1_init [1095] L233_T1_init-->L234_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 18990#L234_T1_init [1520] L234_T1_init-->L235_T1_init: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 19258#L235_T1_init [1308] L235_T1_init-->L236_T1_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 18886#L236_T1_init [1049] L236_T1_init-->L237_T1_init: Formula: (and (<= 0 v_hdr.topology.mac_13) (<= v_hdr.topology.mac_13 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 18887#L237_T1_init [1071] L237_T1_init-->L238_T1_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 18934#L238_T1_init [1517] L238_T1_init-->L239_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 18950#L239_T1_init [1078] L239_T1_init-->L240_T1_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 18951#L240_T1_init [1479] L240_T1_init-->L241_T1_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 19421#L241_T1_init [1580] L241_T1_init-->L242_T1_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 19396#L242_T1_init [1436] L242_T1_init-->L243_T1_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 19397#L243_T1_init [1490] L243_T1_init-->L244_T1_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 19428#L244_T1_init [1565] L244_T1_init-->L245_T1_init: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 19228#L245_T1_init [1272] L245_T1_init-->L246_T1_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 19221#L246_T1_init [1267] L246_T1_init-->L247_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 19222#L247_T1_init [1433] L247_T1_init-->L248_T1_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 19295#L248_T1_init [1332] L248_T1_init-->L249_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 19175#L249_T1_init [1226] L249_T1_init-->L250_T1_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 19152#L250_T1_init [1214] L250_T1_init-->L251_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 19153#L251_T1_init [1313] L251_T1_init-->L252_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 19238#L252_T1_init [1283] L252_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 19239#havocProcedureFINAL_T1_init [1587] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18943#havocProcedureEXIT_T1_init >[1686] havocProcedureEXIT_T1_init-->L329-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18944#L329-D66 [1257] L329-D66-->L329_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18889#L329_T1_init [1087] L329_T1_init-->L329_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18888#L329_T1_init-D54 [1050] L329_T1_init-D54-->_parser_packetParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18890#_parser_packetParserENTRY_T1_init [1569] _parser_packetParserENTRY_T1_init-->_parser_packetParserENTRY_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19022#_parser_packetParserENTRY_T1_init-D60 [1113] _parser_packetParserENTRY_T1_init-D60-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18941#startENTRY_T1_init [1073] startENTRY_T1_init-->L419_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 18942#L419_T1_init [1441] L419_T1_init-->L419-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 19347#L419-1_T1_init [1384] L419-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19348#startEXIT_T1_init >[1674] startEXIT_T1_init-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19357#_parser_packetParserFINAL-D84 [1464] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19242#_parser_packetParserFINAL_T1_init [1288] _parser_packetParserFINAL_T1_init-->_parser_packetParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19128#_parser_packetParserEXIT_T1_init >[1734] _parser_packetParserEXIT_T1_init-->L330-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18966#L330-D72 [1085] L330-D72-->L330_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18967#L330_T1_init [1121] L330_T1_init-->L330_T1_init-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19032#L330_T1_init-D24 [1299] L330_T1_init-D24-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19236#verifyChecksumFINAL_T1_init [1282] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19237#verifyChecksumEXIT_T1_init >[1678] verifyChecksumEXIT_T1_init-->L331-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19395#L331-D75 [1538] L331-D75-->L331_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18835#L331_T1_init [1028] L331_T1_init-->L331_T1_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18837#L331_T1_init-D39 [1465] L331_T1_init-D39-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19065#ingressENTRY_T1_init [1144] ingressENTRY_T1_init-->L271_T1_init: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 19066#L271_T1_init [1326] L271_T1_init-->L272_T1_init: Formula: (= v_meta.accepted_17 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[meta.accepted] 19287#L272_T1_init [1512] L272_T1_init-->L273_T1_init: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 18847#L273_T1_init [1175] L273_T1_init-->L273_T1_init-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19102#L273_T1_init-D48 [1200] L273_T1_init-D48-->protect_c_period.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19142#protect_c_period.applyENTRY_T1_init [1401] protect_c_period.applyENTRY_T1_init-->L375_T1_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 19180#L375_T1_init [1233] L375_T1_init-->L375-1_T1_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 18848#L375-1_T1_init [1128] L375-1_T1_init-->protect_c_period.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19038#protect_c_period.applyEXIT_T1_init >[1657] protect_c_period.applyEXIT_T1_init-->L273-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19223#L273-1-D117 [1585] L273-1-D117-->L273-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18959#L273-1_T1_init [1301] L273-1_T1_init-->L273-1_T1_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19140#L273-1_T1_init-D9 [1199] L273-1_T1_init-D9-->protect_c_port_config.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19141#protect_c_port_config.applyENTRY_T1_init [1202] protect_c_port_config.applyENTRY_T1_init-->L387_T1_init: Formula: (not (= v_protect_c_port_config.action_run_18 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 19143#L387_T1_init [1598] L387_T1_init-->L387-1_T1_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 18960#L387-1_T1_init [1473] L387-1_T1_init-->protect_c_port_config.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19417#protect_c_port_config.applyEXIT_T1_init >[1659] protect_c_port_config.applyEXIT_T1_init-->L274-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19210#L274-D69 [1258] L274-D69-->L274_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19211#L274_T1_init [1431] L274_T1_init-->L276_T1_init: Formula: (= v_protect_c_accepted_21 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_21}  AuxVars[]  AssignedVars[protect_c_accepted] 19224#L276_T1_init [1269] L276_T1_init-->L277_T1_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_9)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[protect_c_time] 19225#L277_T1_init [1576] L277_T1_init-->L279_T1_init: Formula: (= v_meta.primary_17 v_standard_metadata.ingress_port_29)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  AuxVars[]  AssignedVars[] 18866#L279_T1_init [1562] L279_T1_init-->L279_T1_init-D33: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 18865#L279_T1_init-D33 [1040] L279_T1_init-D33-->protect_c_last_primary.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18867#protect_c_last_primary.writeENTRY_T1_init [1245] protect_c_last_primary.writeENTRY_T1_init-->protect_c_last_primary.writeFINAL_T1_init: Formula: (= (store v_protect_c_last_primary_20 v_protect_c_last_primary.write_index_2 v_protect_c_last_primary.write_value_2) v_protect_c_last_primary_19)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_2, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_2, protect_c_last_primary=v_protect_c_last_primary_20}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_2, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_2, protect_c_last_primary=v_protect_c_last_primary_19}  AuxVars[]  AssignedVars[protect_c_last_primary] 19198#protect_c_last_primary.writeFINAL_T1_init [1251] protect_c_last_primary.writeFINAL_T1_init-->protect_c_last_primary.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19036#protect_c_last_primary.writeEXIT_T1_init >[1744] protect_c_last_primary.writeEXIT_T1_init-->L279-1-D108: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 19037#L279-1-D108 [1581] L279-1-D108-->L279-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19385#L279-1_T1_init [1423] L279-1_T1_init-->L283-1_T1_init: Formula: (= v_protect_c_accepted_18 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_18}  AuxVars[]  AssignedVars[protect_c_accepted] 19386#L283-1_T1_init [1059] L283-1_T1_init-->L272-2_T1_init: Formula: (= v_protect_c_accepted_14 v_meta.accepted_20)  InVars {protect_c_accepted=v_protect_c_accepted_14}  OutVars{protect_c_accepted=v_protect_c_accepted_14, meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 19576#L272-2_T1_init [1035] L272-2_T1_init-->L294_T1_init: Formula: (= v_meta.accepted_18 1)  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 19563#L294_T1_init [1393] L294_T1_init-->L294_T1_init-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19564#L294_T1_init-D36 [1304] L294_T1_init-D36-->l2_c_l2_forwarding.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19571#l2_c_l2_forwarding.applyENTRY_T1_init [1080] l2_c_l2_forwarding.applyENTRY_T1_init-->L322_T1_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_15))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  AuxVars[]  AssignedVars[] 19572#L322_T1_init [1120] L322_T1_init-->L322-1_T1_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_23 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_23}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_23}  AuxVars[]  AssignedVars[] 19578#L322-1_T1_init [1475] L322-1_T1_init-->l2_c_l2_forwarding.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19577#l2_c_l2_forwarding.applyEXIT_T1_init >[1772] l2_c_l2_forwarding.applyEXIT_T1_init-->L293-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19561#L293-D111 [1041] L293-D111-->L293_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19559#L293_T1_init [1213] L293_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19557#ingressEXIT_T1_init >[1645] ingressEXIT_T1_init-->L332-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19556#L332-D123 [1579] L332-D123-->L332_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19552#L332_T1_init [1125] L332_T1_init-->L332_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19553#L332_T1_init-D51 [1072] L332_T1_init-D51-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19554#egressFINAL_T1_init [1501] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19551#egressEXIT_T1_init >[1752] egressEXIT_T1_init-->L333-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19549#L333-D102 [1101] L333-D102-->L333_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19542#L333_T1_init [1389] L333_T1_init-->L333_T1_init-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19543#L333_T1_init-D42 [1367] L333_T1_init-D42-->createChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19544#createChecksumFINAL_T1_init [1126] createChecksumFINAL_T1_init-->createChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19541#createChecksumEXIT_T1_init >[1684] createChecksumEXIT_T1_init-->L334-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19539#L334-D87 [1437] L334-D87-->L334_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19534#L334_T1_init [1275] L334_T1_init-->L336_T1_init: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 19532#L336_T1_init [1471] L336_T1_init-->L335-1_T1_init: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 19530#L335-1_T1_init [1399] L335-1_T1_init-->L339_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_0_8)) (and .cse0 v__p4ltl_0_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_0] 19529#L339_T1_init [1322] L339_T1_init-->L340_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_time_3 (select v_protect_c_last_primary_17 0)))) (or (and (not v__p4ltl_1_7) (not .cse0)) (and v__p4ltl_1_7 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, _p4ltl_free_time=v__p4ltl_free_time_3}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_3, _p4ltl_1=v__p4ltl_1_7, protect_c_last_primary=v_protect_c_last_primary_17}  AuxVars[]  AssignedVars[_p4ltl_1] 19528#L340_T1_init [1590] L340_T1_init-->L341_T1_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_2_7) (not .cse0)) (and v__p4ltl_2_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_2] 19527#L341_T1_init [1235] L341_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_3_8) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_3=v__p4ltl_3_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_3] 19526#mainFINAL_T1_init [1347] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19525#mainEXIT_T1_init >[1618] mainEXIT_T1_init-->L347-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19524#L347-1-D105 [1280] L347-1-D105-->L347-1_T0_S2: Formula: (and v__p4ltl_1_9 v__p4ltl_2_9 v__p4ltl_3_11 (not v__p4ltl_0_9))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_11, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[] 19185#L347-1_T0_S2 [1491] L347-1_T0_S2-->L347_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18932#L347_T0_S2 [1194] L347_T0_S2-->L347_T0_S2-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19301#L347_T0_S2-D11 [1336] L347_T0_S2-D11-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18827#mainENTRY_T0_S2 [1115] mainENTRY_T0_S2-->mainENTRY_T0_S2-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19028#mainENTRY_T0_S2-D5 [1329] mainENTRY_T0_S2-D5-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19446#havocProcedureENTRY_T0_S2 [1519] havocProcedureENTRY_T0_S2-->L205_T0_S2: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 19447#L205_T0_S2 [1197] L205_T0_S2-->L206_T0_S2: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 19118#L206_T0_S2 [1187] L206_T0_S2-->L207_T0_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 19119#L207_T0_S2 [1135] L207_T0_S2-->L208_T0_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 19226#L208_T0_S2 [1270] L208_T0_S2-->L209_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 19227#L209_T0_S2 [1518] L209_T0_S2-->L210_T0_S2: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 19450#L210_T0_S2 [1521] L210_T0_S2-->L211_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 19451#L211_T0_S2 [1029] L211_T0_S2-->L212_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 18910#L212_T0_S2 [1057] L212_T0_S2-->L213_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 18911#L213_T0_S2 [1067] L213_T0_S2-->L214_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 19466#L214_T0_S2 [1552] L214_T0_S2-->L215_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 19467#L215_T0_S2 [1146] L215_T0_S2-->L216_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 19269#L216_T0_S2 [1317] L216_T0_S2-->L217_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 19270#L217_T0_S2 [1405] L217_T0_S2-->L218_T0_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 18945#L218_T0_S2 [1076] L218_T0_S2-->L219_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 18946#L219_T0_S2 [1118] L219_T0_S2-->L220_T0_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 19103#L220_T0_S2 [1176] L220_T0_S2-->L221_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 19104#L221_T0_S2 [1455] L221_T0_S2-->L222_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 19199#L222_T0_S2 [1246] L222_T0_S2-->L223_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_4 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 19200#L223_T0_S2 [1290] L223_T0_S2-->L224_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 19074#L224_T0_S2 [1150] L224_T0_S2-->L225_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 19075#L225_T0_S2 [1368] L225_T0_S2-->L226_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 18826#L226_T0_S2 [1025] L226_T0_S2-->L227_T0_S2: Formula: (and (<= v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 18828#L227_T0_S2 [1031] L227_T0_S2-->L228_T0_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 19362#L228_T0_S2 [1402] L228_T0_S2-->L229_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 19363#L229_T0_S2 [1174] L229_T0_S2-->L230_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 19474#L230_T0_S2 [1566] L230_T0_S2-->L231_T0_S2: Formula: (and (<= 0 v_hdr.topology.identifier_13) (<= v_hdr.topology.identifier_13 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 19475#L231_T0_S2 [1494] L231_T0_S2-->L232_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[hdr.topology.port] 19303#L232_T0_S2 [1339] L232_T0_S2-->L233_T0_S2: Formula: (and (<= 0 v_hdr.topology.port_19) (<= v_hdr.topology.port_19 65536))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 19304#L233_T0_S2 [1092] L233_T0_S2-->L234_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 19087#L234_T0_S2 [1158] L234_T0_S2-->L235_T0_S2: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 19088#L235_T0_S2 [1139] L235_T0_S2-->L236_T0_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 19338#L236_T0_S2 [1370] L236_T0_S2-->L237_T0_S2: Formula: (and (<= 0 v_hdr.topology.mac_9) (<= v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 19339#L237_T0_S2 [1192] L237_T0_S2-->L238_T0_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 19470#L238_T0_S2 [1557] L238_T0_S2-->L239_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 19471#L239_T0_S2 [1499] L239_T0_S2-->L240_T0_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 19327#L240_T0_S2 [1361] L240_T0_S2-->L241_T0_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 19328#L241_T0_S2 [1365] L241_T0_S2-->L242_T0_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 19299#L242_T0_S2 [1337] L242_T0_S2-->L243_T0_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 19300#L243_T0_S2 [1169] L243_T0_S2-->L244_T0_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 19263#L244_T0_S2 [1311] L244_T0_S2-->L245_T0_S2: Formula: (= v_meta.accepted_27 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 19206#L245_T0_S2 [1250] L245_T0_S2-->L246_T0_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 19207#L246_T0_S2 [1498] L246_T0_S2-->L247_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 19349#L247_T0_S2 [1385] L247_T0_S2-->L248_T0_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_25}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 18993#L248_T0_S2 [1097] L248_T0_S2-->L249_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 18991#L249_T0_S2 [1096] L249_T0_S2-->L250_T0_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 18992#L250_T0_S2 [1551] L250_T0_S2-->L251_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 19076#L251_T0_S2 [1151] L251_T0_S2-->L252_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 19077#L252_T0_S2 [1338] L252_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 19302#havocProcedureFINAL_T0_S2 [1563] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19317#havocProcedureEXIT_T0_S2 >[1641] havocProcedureEXIT_T0_S2-->L329-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19318#L329-D65 [1386] L329-D65-->L329_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19167#L329_T0_S2 [1570] L329_T0_S2-->L329_T0_S2-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19476#L329_T0_S2-D53 [1349] L329_T0_S2-D53-->_parser_packetParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18908#_parser_packetParserENTRY_T0_S2 [1198] _parser_packetParserENTRY_T0_S2-->_parser_packetParserENTRY_T0_S2-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19617#_parser_packetParserENTRY_T0_S2-D59 [1514] _parser_packetParserENTRY_T0_S2-D59-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18907#startENTRY_T0_S2 [1058] startENTRY_T0_S2-->L419_T0_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 18909#L419_T0_S2 [1410] L419_T0_S2-->L419-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 19264#L419-1_T0_S2 [1312] L419-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19265#startEXIT_T0_S2 >[1751] startEXIT_T0_S2-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19166#_parser_packetParserFINAL-D83 [1223] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19168#_parser_packetParserFINAL_T0_S2 [1344] _parser_packetParserFINAL_T0_S2-->_parser_packetParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19481#_parser_packetParserEXIT_T0_S2 >[1605] _parser_packetParserEXIT_T0_S2-->L330-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19482#L330-D71 [1418] L330-D71-->L330_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18895#L330_T0_S2 [1074] L330_T0_S2-->L330_T0_S2-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18894#L330_T0_S2-D23 [1051] L330_T0_S2-D23-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18896#verifyChecksumFINAL_T0_S2 [1240] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19410#verifyChecksumEXIT_T0_S2 >[1711] verifyChecksumEXIT_T0_S2-->L331-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19411#L331-D74 [1348] L331-D74-->L331_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18962#L331_T0_S2 [1446] L331_T0_S2-->L331_T0_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19188#L331_T0_S2-D38 [1239] L331_T0_S2-D38-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19189#ingressENTRY_T0_S2 [1265] ingressENTRY_T0_S2-->L271_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_27 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 19267#L271_T0_S2 [1318] L271_T0_S2-->L272_T0_S2: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 19268#L272_T0_S2 [1284] L272_T0_S2-->L273_T0_S2: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 18972#L273_T0_S2 [1416] L273_T0_S2-->L273_T0_S2-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18971#L273_T0_S2-D47 [1088] L273_T0_S2-D47-->protect_c_period.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18973#protect_c_period.applyENTRY_T0_S2 [1210] protect_c_period.applyENTRY_T0_S2-->L375_T0_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 19111#L375_T0_S2 [1182] L375_T0_S2-->L375-1_T0_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 19113#L375-1_T0_S2 [1183] L375-1_T0_S2-->protect_c_period.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19114#protect_c_period.applyEXIT_T0_S2 >[1689] protect_c_period.applyEXIT_T0_S2-->L273-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19407#L273-1-D116 [1476] L273-1-D116-->L273-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19453#L273-1_T0_S2 [1419] L273-1_T0_S2-->L273-1_T0_S2-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19721#L273-1_T0_S2-D8 [1532] L273-1_T0_S2-D8-->protect_c_port_config.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19484#protect_c_port_config.applyENTRY_T0_S2 [1595] protect_c_port_config.applyENTRY_T0_S2-->L387_T0_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 19485#L387_T0_S2 [1601] L387_T0_S2-->L387-1_T0_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 19722#L387-1_T0_S2 [1026] L387-1_T0_S2-->protect_c_port_config.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19720#protect_c_port_config.applyEXIT_T0_S2 >[1728] protect_c_port_config.applyEXIT_T0_S2-->L274-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19718#L274-D68 [1511] L274-D68-->L274_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19212#L274_T0_S2 [1259] L274_T0_S2-->L276_T0_S2: Formula: (= v_protect_c_accepted_12 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 18974#L276_T0_S2 [1089] L276_T0_S2-->L277_T0_S2: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 18975#L277_T0_S2 [1104] L277_T0_S2-->L279_T0_S2: Formula: (= v_meta.primary_15 v_standard_metadata.ingress_port_25)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, meta.primary=v_meta.primary_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, meta.primary=v_meta.primary_15}  AuxVars[]  AssignedVars[] 19010#L279_T0_S2 [1160] L279_T0_S2-->L279_T0_S2-D32: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 19160#L279_T0_S2-D32 [1218] L279_T0_S2-D32-->protect_c_last_primary.writeENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19161#protect_c_last_primary.writeENTRY_T0_S2 [1289] protect_c_last_primary.writeENTRY_T0_S2-->protect_c_last_primary.writeFINAL_T0_S2: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 19458#protect_c_last_primary.writeFINAL_T0_S2 [1533] protect_c_last_primary.writeFINAL_T0_S2-->protect_c_last_primary.writeEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19459#protect_c_last_primary.writeEXIT_T0_S2 >[1773] protect_c_last_primary.writeEXIT_T0_S2-->L279-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 19654#L279-1-D107 [1484] L279-1-D107-->L279-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18961#L279-1_T0_S2 [1084] L279-1_T0_S2-->L283-1_T0_S2: Formula: (= v_protect_c_accepted_22 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_22}  AuxVars[]  AssignedVars[protect_c_accepted] 18963#L283-1_T0_S2 [1586] L283-1_T0_S2-->L272-2_T0_S2: Formula: (= v_protect_c_accepted_17 v_meta.accepted_21)  InVars {protect_c_accepted=v_protect_c_accepted_17}  OutVars{protect_c_accepted=v_protect_c_accepted_17, meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 19674#L272-2_T0_S2 [1391] L272-2_T0_S2-->L294_T0_S2: Formula: (= v_meta.accepted_14 1)  InVars {meta.accepted=v_meta.accepted_14}  OutVars{meta.accepted=v_meta.accepted_14}  AuxVars[]  AssignedVars[] 19662#L294_T0_S2 [1478] L294_T0_S2-->L294_T0_S2-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19663#L294_T0_S2-D35 [1137] L294_T0_S2-D35-->l2_c_l2_forwarding.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19668#l2_c_l2_forwarding.applyENTRY_T0_S2 [1204] l2_c_l2_forwarding.applyENTRY_T0_S2-->L322_T0_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_21))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_21}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_21}  AuxVars[]  AssignedVars[] 19665#L322_T0_S2 [1528] L322_T0_S2-->L322-1_T0_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_17 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  AuxVars[]  AssignedVars[] 19664#L322-1_T0_S2 [1422] L322-1_T0_S2-->l2_c_l2_forwarding.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19661#l2_c_l2_forwarding.applyEXIT_T0_S2 >[1671] l2_c_l2_forwarding.applyEXIT_T0_S2-->L293-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19659#L293-D110 [1145] L293-D110-->L293_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19657#L293_T0_S2 [1286] L293_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19521#ingressEXIT_T0_S2 >[1720] ingressEXIT_T0_S2-->L332-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19519#L332-D122 [1434] L332-D122-->L332_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19515#L332_T0_S2 [1328] L332_T0_S2-->L332_T0_S2-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19516#L332_T0_S2-D50 [1415] L332_T0_S2-D50-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19517#egressFINAL_T0_S2 [1045] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19514#egressEXIT_T0_S2 >[1636] egressEXIT_T0_S2-->L333-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19509#L333-D101 [1271] L333-D101-->L333_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19505#L333_T0_S2 [1070] L333_T0_S2-->L333_T0_S2-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19506#L333_T0_S2-D41 [1086] L333_T0_S2-D41-->createChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19507#createChecksumFINAL_T0_S2 [1273] createChecksumFINAL_T0_S2-->createChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19504#createChecksumEXIT_T0_S2 >[1682] createChecksumEXIT_T0_S2-->L334-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19499#L334-D86 [1180] L334-D86-->L334_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19497#L334_T0_S2 [1381] L334_T0_S2-->L336_T0_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 19495#L336_T0_S2 [1205] L336_T0_S2-->L335-1_T0_S2: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 19494#L335-1_T0_S2 [1447] L335-1_T0_S2-->L339_T0_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_24))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_24}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.secondary=v_meta.secondary_24, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_0] 19493#L339_T0_S2 [1153] L339_T0_S2-->L340_T0_S2: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_18 0) v__p4ltl_free_time_4))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, _p4ltl_free_time=v__p4ltl_free_time_4}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_4, _p4ltl_1=v__p4ltl_1_8, protect_c_last_primary=v_protect_c_last_primary_18}  AuxVars[]  AssignedVars[_p4ltl_1] 19492#L340_T0_S2 [1450] L340_T0_S2-->L341_T0_S2: Formula: (let ((.cse0 (= v_meta.primary_24 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  OutVars{_p4ltl_2=v__p4ltl_2_6, standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_24}  AuxVars[]  AssignedVars[_p4ltl_2] 19491#L341_T0_S2 [1247] L341_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_3=v__p4ltl_3_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_3] 19490#mainFINAL_T0_S2 [1243] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19489#mainEXIT_T0_S2 >[1703] mainEXIT_T0_S2-->L347-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19487#L347-1-D104 [1237] L347-1-D104-->L347-1_accept_S3: Formula: (and v__p4ltl_3_14 (not v__p4ltl_0_12) (not v__p4ltl_1_11))  InVars {_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  OutVars{_p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_11}  AuxVars[]  AssignedVars[] 19123#L347-1_accept_S3 
[2023-01-16 04:15:14,505 INFO  L754   eck$LassoCheckResult]: Loop: 19123#L347-1_accept_S3 [1189] L347-1_accept_S3-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18862#L347_accept_S3 [1039] L347_accept_S3-->L347_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18864#L347_accept_S3-D10 [1539] L347_accept_S3-D10-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18850#mainENTRY_accept_S3 [1448] mainENTRY_accept_S3-->mainENTRY_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19273#mainENTRY_accept_S3-D4 [1319] mainENTRY_accept_S3-D4-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19274#havocProcedureENTRY_accept_S3 [1547] havocProcedureENTRY_accept_S3-->L205_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 19250#L205_accept_S3 [1295] L205_accept_S3-->L206_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 19251#L206_accept_S3 [1523] L206_accept_S3-->L207_accept_S3: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 19356#L207_accept_S3 [1394] L207_accept_S3-->L208_accept_S3: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 19232#L208_accept_S3 [1277] L208_accept_S3-->L209_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 19233#L209_accept_S3 [1480] L209_accept_S3-->L210_accept_S3: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 19422#L210_accept_S3 [1545] L210_accept_S3-->L211_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 19463#L211_accept_S3 [1599] L211_accept_S3-->L212_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 19164#L212_accept_S3 [1220] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 19165#L213_accept_S3 [1426] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 19387#L214_accept_S3 [1444] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 19057#L215_accept_S3 [1138] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_12 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 19058#L216_accept_S3 [1432] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 19331#L217_accept_S3 [1364] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 19332#L218_accept_S3 [1574] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 19008#L219_accept_S3 [1103] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 19009#L220_accept_S3 [1493] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 19329#L221_accept_S3 [1363] L221_accept_S3-->L222_accept_S3: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 19214#L222_accept_S3 [1262] L222_accept_S3-->L223_accept_S3: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 19215#L223_accept_S3 [1287] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 19245#L224_accept_S3 [1372] L224_accept_S3-->L225_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 19343#L225_accept_S3 [1568] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 18849#L226_accept_S3 [1032] L226_accept_S3-->L227_accept_S3: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 18851#L227_accept_S3 [1445] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 19254#L228_accept_S3 [1303] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.topology_2 false))  InVars {emit=v_emit_18, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_17, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 19255#L229_accept_S3 [1343] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 19309#L230_accept_S3 [1443] L230_accept_S3-->L231_accept_S3: Formula: (and (<= v_hdr.topology.identifier_14 4294967296) (<= 0 v_hdr.topology.identifier_14))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_14}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[] 19173#L231_accept_S3 [1225] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 19174#L232_accept_S3 [1456] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 18980#L233_accept_S3 [1091] L233_accept_S3-->L234_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 18981#L234_accept_S3 [1353] L234_accept_S3-->L235_accept_S3: Formula: (and (<= v_hdr.topology.prefix_13 4294967296) (<= 0 v_hdr.topology.prefix_13))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_13}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[] 19321#L235_accept_S3 [1377] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[hdr.topology.mac] 19346#L236_accept_S3 [1535] L236_accept_S3-->L237_accept_S3: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 19134#L237_accept_S3 [1196] L237_accept_S3-->L238_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 18860#L238_accept_S3 [1038] L238_accept_S3-->L239_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 18861#L239_accept_S3 [1460] L239_accept_S3-->L240_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 18964#L240_accept_S3 [1083] L240_accept_S3-->L241_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 18965#L241_accept_S3 [1526] L241_accept_S3-->L242_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 19400#L242_accept_S3 [1454] L242_accept_S3-->L243_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 19282#L243_accept_S3 [1323] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 19283#L244_accept_S3 [1342] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.accepted_26 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 19308#L245_accept_S3 [1575] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 19156#L246_accept_S3 [1217] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 19157#L247_accept_S3 [1550] L247_accept_S3-->L248_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 19083#L248_accept_S3 [1155] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 19039#L249_accept_S3 [1129] L249_accept_S3-->L250_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 19040#L250_accept_S3 [1388] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 19154#L251_accept_S3 [1215] L251_accept_S3-->L252_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 19155#L252_accept_S3 [1406] L252_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 19063#havocProcedureFINAL_accept_S3 [1141] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18929#havocProcedureEXIT_accept_S3 >[1785] havocProcedureEXIT_accept_S3-->L329-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18930#L329-D64 [1360] L329-D64-->L329_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18915#L329_accept_S3 [1170] L329_accept_S3-->L329_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18914#L329_accept_S3-D52 [1061] L329_accept_S3-D52-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18916#_parser_packetParserENTRY_accept_S3 [1248] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18917#_parser_packetParserENTRY_accept_S3-D58 [1060] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18918#startENTRY_accept_S3 [1482] startENTRY_accept_S3-->L419_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 19248#L419_accept_S3 [1294] L419_accept_S3-->L419-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 18999#L419-1_accept_S3 [1099] L419-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19000#startEXIT_accept_S3 >[1656] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19044#_parser_packetParserFINAL-D82 [1132] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19045#_parser_packetParserFINAL_accept_S3 [1509] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19312#_parser_packetParserEXIT_accept_S3 >[1608] _parser_packetParserEXIT_accept_S3-->L330-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19288#L330-D70 [1327] L330-D70-->L330_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19171#L330_accept_S3 [1540] L330_accept_S3-->L330_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19170#L330_accept_S3-D22 [1224] L330_accept_S3-D22-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19172#verifyChecksumFINAL_accept_S3 [1500] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19437#verifyChecksumEXIT_accept_S3 >[1702] verifyChecksumEXIT_accept_S3-->L331-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19452#L331-D73 [1522] L331-D73-->L331_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18881#L331_accept_S3 [1451] L331_accept_S3-->L331_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19353#L331_accept_S3-D37 [1390] L331_accept_S3-D37-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19344#ingressENTRY_accept_S3 [1374] ingressENTRY_accept_S3-->L271_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 19020#L271_accept_S3 [1111] L271_accept_S3-->L272_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 19021#L272_accept_S3 [1172] L272_accept_S3-->L273_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 18983#L273_accept_S3 [1467] L273_accept_S3-->L273_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19412#L273_accept_S3-D46 [1593] L273_accept_S3-D46-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19439#protect_c_period.applyENTRY_accept_S3 [1506] protect_c_period.applyENTRY_accept_S3-->L375_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 19094#L375_accept_S3 [1164] L375_accept_S3-->L375-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 18988#L375-1_accept_S3 [1261] L375-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18982#protect_c_period.applyEXIT_accept_S3 >[1775] protect_c_period.applyEXIT_accept_S3-->L273-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18984#L273-1-D115 [1564] L273-1-D115-->L273-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18833#L273-1_accept_S3 [1334] L273-1_accept_S3-->L273-1_accept_S3-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18956#L273-1_accept_S3-D7 [1081] L273-1_accept_S3-D7-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18957#protect_c_port_config.applyENTRY_accept_S3 [1559] protect_c_port_config.applyENTRY_accept_S3-->L387_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 19390#L387_accept_S3 [1429] L387_accept_S3-->L387-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 18834#L387-1_accept_S3 [1457] L387-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19405#protect_c_port_config.applyEXIT_accept_S3 >[1648] protect_c_port_config.applyEXIT_accept_S3-->L274-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19041#L274-D67 [1130] L274-D67-->L274_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19042#L274_accept_S3 [1230] L274_accept_S3-->L276_accept_S3: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 18927#L276_accept_S3 [1069] L276_accept_S3-->L277_accept_S3: Formula: (= v_protect_c_time_18 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 18928#L277_accept_S3 [1379] L277_accept_S3-->L283_accept_S3: Formula: (not (= v_meta.primary_20 v_standard_metadata.ingress_port_34))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 19322#L283_accept_S3 [1355] L283_accept_S3-->L283-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_32 v_meta.secondary_20))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.secondary=v_meta.secondary_20}  AuxVars[]  AssignedVars[] 19323#L283-1_accept_S3 [1507] L283-1_accept_S3-->L272-2_accept_S3: Formula: (= v_protect_c_accepted_11 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_11}  OutVars{protect_c_accepted=v_protect_c_accepted_11, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 19755#L272-2_accept_S3 [1047] L272-2_accept_S3-->L293_accept_S3: Formula: (not (= v_meta.accepted_23 1))  InVars {meta.accepted=v_meta.accepted_23}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[] 19388#L293_accept_S3 [1425] L293_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19370#ingressEXIT_accept_S3 >[1757] ingressEXIT_accept_S3-->L332-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19294#L332-D121 [1330] L332-D121-->L332_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19178#L332_accept_S3 [1228] L332_accept_S3-->L332_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19179#L332_accept_S3-D49 [1531] L332_accept_S3-D49-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19408#egressFINAL_accept_S3 [1463] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19409#egressEXIT_accept_S3 >[1745] egressEXIT_accept_S3-->L333-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19307#L333-D100 [1340] L333-D100-->L333_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18898#L333_accept_S3 [1350] L333_accept_S3-->L333_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19319#L333_accept_S3-D40 [1383] L333_accept_S3-D40-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18897#createChecksumFINAL_accept_S3 [1052] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18899#createChecksumEXIT_accept_S3 >[1638] createChecksumEXIT_accept_S3-->L334-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19191#L334-D85 [1584] L334-D85-->L334_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19384#L334_accept_S3 [1420] L334_accept_S3-->L336_accept_S3: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 19330#L336_accept_S3 [1362] L336_accept_S3-->L335-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 19081#L335-1_accept_S3 [1154] L335-1_accept_S3-->L339_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_25))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_0] 19082#L339_accept_S3 [1524] L339_accept_S3-->L340_accept_S3: Formula: (let ((.cse0 (= (select v_protect_c_last_primary_16 0) v__p4ltl_free_time_2))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, _p4ltl_free_time=v__p4ltl_free_time_2}  OutVars{_p4ltl_free_time=v__p4ltl_free_time_2, _p4ltl_1=v__p4ltl_1_6, protect_c_last_primary=v_protect_c_last_primary_16}  AuxVars[]  AssignedVars[_p4ltl_1] 19340#L340_accept_S3 [1369] L340_accept_S3-->L341_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and (not v__p4ltl_2_8) (not .cse0)) (and v__p4ltl_2_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{_p4ltl_2=v__p4ltl_2_8, standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_2] 19341#L341_accept_S3 [1477] L341_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_3_7)) (and v__p4ltl_3_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_3=v__p4ltl_3_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_3] 19055#mainFINAL_accept_S3 [1136] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19056#mainEXIT_accept_S3 >[1761] mainEXIT_accept_S3-->L347-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19418#L347-1-D103 [1474] L347-1-D103-->L347-1_accept_S3: Formula: v__p4ltl_3_9  InVars {_p4ltl_3=v__p4ltl_3_9}  OutVars{_p4ltl_3=v__p4ltl_3_9}  AuxVars[]  AssignedVars[] 19123#L347-1_accept_S3 
[2023-01-16 04:15:14,505 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:14,505 INFO  L85        PathProgramCache]: Analyzing trace with hash -1022624861, now seen corresponding path program 1 times
[2023-01-16 04:15:14,506 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:14,506 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [860729733]
[2023-01-16 04:15:14,506 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:14,506 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:14,553 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,625 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:14,636 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,700 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:14,706 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,724 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:14,726 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,731 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:14,732 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,733 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:14,734 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,743 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:14,746 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,767 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:14,768 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,772 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:14,773 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,778 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:15:14,779 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,792 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-01-16 04:15:14,793 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,795 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 04:15:14,796 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,797 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 118
[2023-01-16 04:15:14,798 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,800 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 136
[2023-01-16 04:15:14,808 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,828 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:14,832 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,837 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:14,838 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,839 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:14,839 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,840 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:14,840 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,841 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:14,844 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,858 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:14,860 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,861 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:14,863 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,864 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:15:14,865 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,869 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-01-16 04:15:14,871 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,872 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 04:15:14,874 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,875 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 118
[2023-01-16 04:15:14,877 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:14,880 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:14,880 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:14,880 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [860729733]
[2023-01-16 04:15:14,880 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [860729733] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:14,880 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:14,880 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [23] imperfect sequences [] total 23
[2023-01-16 04:15:14,881 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [476362869]
[2023-01-16 04:15:14,881 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:14,881 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:14,881 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:14,882 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 24 interpolants.
[2023-01-16 04:15:14,882 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=75, Invalid=477, Unknown=0, NotChecked=0, Total=552
[2023-01-16 04:15:14,882 INFO  L87              Difference]: Start difference. First operand 930 states and 985 transitions. cyclomatic complexity: 59 Second operand  has 24 states, 23 states have (on average 9.565217391304348) internal successors, (220), 14 states have internal predecessors, (220), 9 states have call successors, (25), 10 states have call predecessors, (25), 7 states have return successors, (24), 8 states have call predecessors, (24), 9 states have call successors, (24)
[2023-01-16 04:15:20,339 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:20,340 INFO  L93              Difference]: Finished difference Result 1770 states and 2056 transitions.
[2023-01-16 04:15:20,340 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 111 states. 
[2023-01-16 04:15:20,341 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1770 states and 2056 transitions.
[2023-01-16 04:15:20,345 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-01-16 04:15:20,346 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1770 states to 0 states and 0 transitions.
[2023-01-16 04:15:20,346 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-01-16 04:15:20,346 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-01-16 04:15:20,346 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-01-16 04:15:20,346 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:20,346 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 04:15:20,346 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 04:15:20,346 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 04:15:20,346 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 9 ============
[2023-01-16 04:15:20,346 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-01-16 04:15:20,346 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-01-16 04:15:20,346 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-01-16 04:15:20,353 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 04:15:20 BasicIcfg
[2023-01-16 04:15:20,353 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-01-16 04:15:20,354 INFO  L158              Benchmark]: Toolchain (without parser) took 20573.06ms. Allocated memory was 35.7MB in the beginning and 777.0MB in the end (delta: 741.3MB). Free memory was 19.1MB in the beginning and 343.3MB in the end (delta: -324.2MB). Peak memory consumption was 417.3MB. Max. memory is 4.3GB.
[2023-01-16 04:15:20,354 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.15ms. Allocated memory is still 35.7MB. Free memory was 13.6MB in the beginning and 13.6MB in the end (delta: 42.0kB). There was no memory consumed. Max. memory is 4.3GB.
[2023-01-16 04:15:20,354 INFO  L158              Benchmark]: Boogie Preprocessor took 33.33ms. Allocated memory is still 35.7MB. Free memory was 19.1MB in the beginning and 16.5MB in the end (delta: 2.6MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-01-16 04:15:20,355 INFO  L158              Benchmark]: ThufvSpecLang took 24.82ms. Allocated memory is still 35.7MB. Free memory was 16.5MB in the beginning and 14.4MB in the end (delta: 2.0MB). Peak memory consumption was 1.0MB. Max. memory is 4.3GB.
[2023-01-16 04:15:20,355 INFO  L158              Benchmark]: RCFGBuilder took 295.42ms. Allocated memory was 35.7MB in the beginning and 62.9MB in the end (delta: 27.3MB). Free memory was 14.4MB in the beginning and 35.0MB in the end (delta: -20.7MB). Peak memory consumption was 9.5MB. Max. memory is 4.3GB.
[2023-01-16 04:15:20,355 INFO  L158              Benchmark]: ThufvLTL2Aut took 66.54ms. Allocated memory is still 62.9MB. Free memory was 35.0MB in the beginning and 46.6MB in the end (delta: -11.6MB). Peak memory consumption was 3.3MB. Max. memory is 4.3GB.
[2023-01-16 04:15:20,355 INFO  L158              Benchmark]: Büchi Program Product took 206.51ms. Allocated memory is still 62.9MB. Free memory was 46.6MB in the beginning and 29.9MB in the end (delta: 16.7MB). Peak memory consumption was 22.6MB. Max. memory is 4.3GB.
[2023-01-16 04:15:20,356 INFO  L158              Benchmark]: BlockEncodingV2 took 87.06ms. Allocated memory was 62.9MB in the beginning and 93.3MB in the end (delta: 30.4MB). Free memory was 29.9MB in the beginning and 58.8MB in the end (delta: -28.9MB). Peak memory consumption was 9.4MB. Max. memory is 4.3GB.
[2023-01-16 04:15:20,356 INFO  L158              Benchmark]: BuchiAutomizer took 19855.48ms. Allocated memory was 93.3MB in the beginning and 777.0MB in the end (delta: 683.7MB). Free memory was 58.8MB in the beginning and 343.3MB in the end (delta: -284.5MB). Peak memory consumption was 399.7MB. Max. memory is 4.3GB.
[2023-01-16 04:15:20,357 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    588 locations, 761 edges
  - StatisticsResult: Encoded RCFG
    577 locations, 744 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.15ms. Allocated memory is still 35.7MB. Free memory was 13.6MB in the beginning and 13.6MB in the end (delta: 42.0kB). There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 33.33ms. Allocated memory is still 35.7MB. Free memory was 19.1MB in the beginning and 16.5MB in the end (delta: 2.6MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 24.82ms. Allocated memory is still 35.7MB. Free memory was 16.5MB in the beginning and 14.4MB in the end (delta: 2.0MB). Peak memory consumption was 1.0MB. Max. memory is 4.3GB.
 * RCFGBuilder took 295.42ms. Allocated memory was 35.7MB in the beginning and 62.9MB in the end (delta: 27.3MB). Free memory was 14.4MB in the beginning and 35.0MB in the end (delta: -20.7MB). Peak memory consumption was 9.5MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 66.54ms. Allocated memory is still 62.9MB. Free memory was 35.0MB in the beginning and 46.6MB in the end (delta: -11.6MB). Peak memory consumption was 3.3MB. Max. memory is 4.3GB.
 * Büchi Program Product took 206.51ms. Allocated memory is still 62.9MB. Free memory was 46.6MB in the beginning and 29.9MB in the end (delta: 16.7MB). Peak memory consumption was 22.6MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 87.06ms. Allocated memory was 62.9MB in the beginning and 93.3MB in the end (delta: 30.4MB). Free memory was 29.9MB in the beginning and 58.8MB in the end (delta: -28.9MB). Peak memory consumption was 9.4MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 19855.48ms. Allocated memory was 93.3MB in the beginning and 777.0MB in the end (delta: 683.7MB). Free memory was 58.8MB in the beginning and 343.3MB in the end (delta: -284.5MB). Peak memory consumption was 399.7MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    3 locations, 6 edges
  - StatisticsResult: Initial RCFG
    157 locations, 193 edges
  - StatisticsResult: BuchiProgram size
    588 locations, 761 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 8 terminating modules (8 trivial, 0 deterministic, 0 nondeterministic). 8 modules have a trivial ranking function, the largest among these consists of 24 locations.
  - StatisticsResult: Timing statistics
    BüchiAutomizer plugin needed 19.8s and 9 iterations.  TraceHistogramMax:1. Analysis of lassos took 2.1s. Construction of modules took 11.5s. Büchi inclusion checks took 5.7s. Highest rank in rank-based complementation 0. Minimization of det autom 8. Minimization of nondet autom 0. Automata minimization 0.1s AutomataMinimizationTime, 7 MinimizatonAttempts, 5327 StatesRemovedByMinimization, 7 NontrivialMinimizations. Non-live state removal took 0.1s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 22659 SdHoareTripleChecker+Valid, 12.7s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 22538 mSDsluCounter, 10364 SdHoareTripleChecker+Invalid, 11.5s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 5277 mSDsCounter, 9256 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 24780 IncrementalHoareTripleChecker+Invalid, 34036 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 9255 mSolverCounterUnsat, 5087 mSDtfsCounter, 24780 mSolverCounterSat, 0.2s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU8 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( []((_p4ltl_3 == true)) )) || ( ( [](( (_p4ltl_1 == true && _p4ltl_2 == true) ==> ( ( []((_p4ltl_1 == true)) ) || ( (_p4ltl_1 == true) U (_p4ltl_0 == true) ) ) )) )) holds
RESULT: Ultimate proved your program to be correct!
Received shutdown request...
