TRACE::2021-01-20.09:51:31::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:31::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:31::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:34::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:34::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:35::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-01-20.09:51:37::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-01-20.09:51:37::SCWWriter::formatted JSON is {
	"platformName":	"test_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/test_project/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-01-20.09:51:37::SCWWriter::formatted JSON is {
	"platformName":	"test_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/test_project/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_project_platform",
	"systems":	[{
			"systemName":	"test_project_platform",
			"systemDesc":	"test_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_project_platform"
		}]
}
TRACE::2021-01-20.09:51:37::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-01-20.09:51:37::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-20.09:51:37::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-01-20.09:51:37::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-01-20.09:51:37::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:37::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:37::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:37::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:37::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:37::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:37::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-01-20.09:51:37::SCWPlatform::Generating the sources  .
TRACE::2021-01-20.09:51:37::SCWBDomain::Generating boot domain sources.
TRACE::2021-01-20.09:51:37::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-01-20.09:51:37::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:37::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:37::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:37::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-01-20.09:51:37::SCWMssOS::No sw design opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:37::SCWMssOS::mss does not exists at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:37::SCWMssOS::Creating sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:37::SCWMssOS::Adding the swdes entry, created swdb C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:37::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:37::SCWMssOS::Writing mss at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:37::SCWMssOS::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-01-20.09:51:37::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-01-20.09:51:37::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-01-20.09:51:37::SCWBDomain::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-01-20.09:51:49::SCWPlatform::Generating sources Done.
TRACE::2021-01-20.09:51:49::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:49::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:49::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-01-20.09:51:49::SCWMssOS::Could not open the swdb for C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-01-20.09:51:49::SCWMssOS::Could not open the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-01-20.09:51:49::SCWMssOS::Cleared the swdb table entry
TRACE::2021-01-20.09:51:49::SCWMssOS::No sw design opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:49::SCWMssOS::mss exists loading the mss file  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:49::SCWMssOS::Opened the sw design from mss  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:49::SCWMssOS::Adding the swdes entry C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-01-20.09:51:49::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-20.09:51:49::SCWMssOS::Opened the sw design.  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:49::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-20.09:51:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-20.09:51:49::SCWMssOS::Commit changes completed.
TRACE::2021-01-20.09:51:49::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:49::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:49::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:49::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:49::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:49::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:49::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:49::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:49::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:49::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:49::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:49::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:49::SCWWriter::formatted JSON is {
	"platformName":	"test_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/test_project/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_project_platform",
	"systems":	[{
			"systemName":	"test_project_platform",
			"systemDesc":	"test_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_project_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-01-20.09:51:49::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-20.09:51:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-01-20.09:51:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-01-20.09:51:49::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:49::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:49::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:49::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:49::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:49::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:49::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:49::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:49::SCWMssOS::No sw design opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:49::SCWMssOS::mss does not exists at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:49::SCWMssOS::Creating sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:50::SCWMssOS::Adding the swdes entry, created swdb C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:50::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:50::SCWMssOS::Writing mss at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:50::SCWMssOS::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-01-20.09:51:50::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-01-20.09:51:50::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-01-20.09:51:50::SCWMssOS::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-01-20.09:51:50::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-01-20.09:51:51::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-20.09:51:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-20.09:51:51::SCWMssOS::Commit changes completed.
TRACE::2021-01-20.09:51:51::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-20.09:51:51::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-01-20.09:51:51::SCWMssOS::Could not open the swdb for C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-01-20.09:51:51::SCWMssOS::Could not open the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-01-20.09:51:51::SCWMssOS::Cleared the swdb table entry
TRACE::2021-01-20.09:51:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-01-20.09:51:51::SCWMssOS::Writing the mss file completed C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:51::SCWMssOS::Commit changes completed.
TRACE::2021-01-20.09:51:51::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:51::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:51::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:51::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:51::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:51::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:51::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:51::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:51::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:51::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:51::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:51::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:51::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:51::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:51::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:51::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:51::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:51::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:51::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:51::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:51::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:51::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:51::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:51::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:51::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:51::SCWWriter::formatted JSON is {
	"platformName":	"test_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/test_project/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_project_platform",
	"systems":	[{
			"systemName":	"test_project_platform",
			"systemDesc":	"test_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"592f6443fbf016f653811ee2f60077e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-01-20.09:51:51::SCWPlatform::Started generating the artifacts platform test_project_platform
TRACE::2021-01-20.09:51:51::SCWPlatform::Sanity checking of platform is completed
LOG::2021-01-20.09:51:51::SCWPlatform::Started generating the artifacts for system configuration test_project_platform
LOG::2021-01-20.09:51:51::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-01-20.09:51:51::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-01-20.09:51:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-20.09:51:52::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-01-20.09:51:52::SCWSystem::Checking the domain standalone_domain
LOG::2021-01-20.09:51:52::SCWSystem::Not a boot domain 
LOG::2021-01-20.09:51:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-01-20.09:51:52::SCWDomain::Generating domain artifcats
TRACE::2021-01-20.09:51:52::SCWMssOS::Generating standalone artifcats
TRACE::2021-01-20.09:51:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/export/test_project_platform/sw/test_project_platform/qemu/
TRACE::2021-01-20.09:51:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/export/test_project_platform/sw/test_project_platform/standalone_domain/qemu/
TRACE::2021-01-20.09:51:52::SCWMssOS:: Copying the user libraries. 
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-01-20.09:51:52::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-01-20.09:51:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-01-20.09:51:52::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-01-20.09:51:52::SCWMssOS::skipping the bsp build ... 
TRACE::2021-01-20.09:51:52::SCWMssOS::Copying to export directory.
TRACE::2021-01-20.09:51:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-01-20.09:51:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-01-20.09:51:52::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-01-20.09:51:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-01-20.09:51:52::SCWSystem::Completed Processing the sysconfig test_project_platform
LOG::2021-01-20.09:51:52::SCWPlatform::Completed generating the artifacts for system configuration test_project_platform
TRACE::2021-01-20.09:51:52::SCWPlatform::Started preparing the platform 
TRACE::2021-01-20.09:51:52::SCWSystem::Writing the bif file for system config test_project_platform
TRACE::2021-01-20.09:51:52::SCWSystem::dir created 
TRACE::2021-01-20.09:51:52::SCWSystem::Writing the bif 
TRACE::2021-01-20.09:51:52::SCWPlatform::Started writing the spfm file 
TRACE::2021-01-20.09:51:52::SCWPlatform::Started writing the xpfm file 
TRACE::2021-01-20.09:51:52::SCWPlatform::Completed generating the platform
TRACE::2021-01-20.09:51:52::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-20.09:51:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-20.09:51:52::SCWMssOS::Commit changes completed.
TRACE::2021-01-20.09:51:52::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-20.09:51:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-20.09:51:52::SCWMssOS::Commit changes completed.
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWWriter::formatted JSON is {
	"platformName":	"test_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/test_project/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_project_platform",
	"systems":	[{
			"systemName":	"test_project_platform",
			"systemDesc":	"test_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"592f6443fbf016f653811ee2f60077e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-01-20.09:51:52::SCWPlatform::updated the xpfm file.
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-20.09:51:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-20.09:51:52::SCWMssOS::Commit changes completed.
TRACE::2021-01-20.09:51:52::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-20.09:51:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-20.09:51:52::SCWMssOS::Commit changes completed.
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWWriter::formatted JSON is {
	"platformName":	"test_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/test_project/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_project_platform",
	"systems":	[{
			"systemName":	"test_project_platform",
			"systemDesc":	"test_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"592f6443fbf016f653811ee2f60077e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-20.09:51:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-20.09:51:52::SCWMssOS::Commit changes completed.
TRACE::2021-01-20.09:51:52::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-20.09:51:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-20.09:51:52::SCWMssOS::Commit changes completed.
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWWriter::formatted JSON is {
	"platformName":	"test_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/test_project/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_project_platform",
	"systems":	[{
			"systemName":	"test_project_platform",
			"systemDesc":	"test_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"592f6443fbf016f653811ee2f60077e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-01-20.09:51:52::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-20.09:51:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-20.09:51:52::SCWMssOS::Commit changes completed.
TRACE::2021-01-20.09:51:52::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-20.09:51:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-20.09:51:52::SCWMssOS::Commit changes completed.
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:52::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:52::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:52::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:52::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:53::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:53::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:53::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:53::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:53::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:53::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:53::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:53::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:53::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:53::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:53::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:53::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:53::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:53::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:53::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-01-20.09:51:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-01-20.09:51:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:53::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:53::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:53::SCWWriter::formatted JSON is {
	"platformName":	"test_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/test_project/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_project_platform",
	"systems":	[{
			"systemName":	"test_project_platform",
			"systemDesc":	"test_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"592f6443fbf016f653811ee2f60077e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-01-20.09:51:54::SCWPlatform::Clearing the existing platform
TRACE::2021-01-20.09:51:54::SCWSystem::Clearing the existing sysconfig
TRACE::2021-01-20.09:51:54::SCWBDomain::clearing the fsbl build
TRACE::2021-01-20.09:51:54::SCWMssOS::Removing the swdes entry for  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:54::SCWMssOS::Removing the swdes entry for  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:54::SCWSystem::Clearing the domains completed.
TRACE::2021-01-20.09:51:54::SCWPlatform::Clearing the opened hw db.
TRACE::2021-01-20.09:51:54::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:54::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:54::SCWPlatform:: Platform location is C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:54::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:54::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:54::SCWPlatform::Removing the HwDB with name C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:54::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:54::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:54::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:54::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:54::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:54::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-01-20.09:51:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWReader::Active system found as  test_project_platform
TRACE::2021-01-20.09:51:57::SCWReader::Handling sysconfig test_project_platform
TRACE::2021-01-20.09:51:57::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-20.09:51:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-01-20.09:51:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:57::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:57::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:57::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:57::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:57::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:57::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-01-20.09:51:57::SCWMssOS::No sw design opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS::mss exists loading the mss file  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS::Opened the sw design from mss  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS::Adding the swdes entry C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-01-20.09:51:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-20.09:51:57::SCWMssOS::Opened the sw design.  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:57::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:57::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:57::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:57::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:57::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:57::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-01-20.09:51:57::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-20.09:51:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-20.09:51:57::SCWMssOS::Commit changes completed.
TRACE::2021-01-20.09:51:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-20.09:51:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:57::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:57::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:57::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWReader::No isolation master present  
TRACE::2021-01-20.09:51:57::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-20.09:51:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-01-20.09:51:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:57::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:57::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:57::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:57::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:57::SCWMssOS::No sw design opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS::mss exists loading the mss file  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS::Opened the sw design from mss  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS::Adding the swdes entry C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-01-20.09:51:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-20.09:51:57::SCWMssOS::Opened the sw design.  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-20.09:51:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-20.09:51:57::SCWMssOS::Commit changes completed.
TRACE::2021-01-20.09:51:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-20.09:51:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:51:57::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:51:57::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:51:57::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:51:57::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:51:57::SCWReader::No isolation master present  
LOG::2021-01-20.09:52:05::SCWPlatform::Started generating the artifacts platform test_project_platform
TRACE::2021-01-20.09:52:05::SCWPlatform::Sanity checking of platform is completed
LOG::2021-01-20.09:52:06::SCWPlatform::Started generating the artifacts for system configuration test_project_platform
LOG::2021-01-20.09:52:06::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-01-20.09:52:06::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-01-20.09:52:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-20.09:52:06::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-01-20.09:52:06::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:06::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:06::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:06::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:52:06::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:06::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:52:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:52:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:52:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:52:06::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:52:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:52:06::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:52:06::SCWBDomain::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-01-20.09:52:06::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-01-20.09:52:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-20.09:52:06::SCWBDomain::System Command Ran  C:&  cd  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2021-01-20.09:52:06::SCWBDomain::make: Entering directory 'C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_
TRACE::2021-01-20.09:52:06::SCWBDomain::bsp'

TRACE::2021-01-20.09:52:06::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-01-20.09:52:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2021-01-20.09:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:06::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-01-20.09:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-01-20.09:52:06::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-01-20.09:52:06::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-01-20.09:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-01-20.09:52:06::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-01-20.09:52:06::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-01-20.09:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:06::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-01-20.09:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-01-20.09:52:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:07::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-01-20.09:52:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-20.09:52:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-20.09:52:07::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-01-20.09:52:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2021-01-20.09:52:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-01-20.09:52:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-01-20.09:52:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-01-20.09:52:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-01-20.09:52:08::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-01-20.09:52:08::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-01-20.09:52:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-01-20.09:52:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:08::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:08::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-01-20.09:52:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-01-20.09:52:08::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-01-20.09:52:08::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-01-20.09:52:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-01-20.09:52:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-20.09:52:10::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-20.09:52:10::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-01-20.09:52:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:10::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:10::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-01-20.09:52:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-01-20.09:52:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-01-20.09:52:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-01-20.09:52:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:11::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2021-01-20.09:52:11::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-01-20.09:52:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2021-01-20.09:52:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:11::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-01-20.09:52:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-01-20.09:52:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-01-20.09:52:11::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-01-20.09:52:11::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-01-20.09:52:11::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-01-20.09:52:11::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-01-20.09:52:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:11::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-01-20.09:52:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:11::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-01-20.09:52:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-01-20.09:52:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-01-20.09:52:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-20.09:52:11::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-20.09:52:11::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2021-01-20.09:52:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-01-20.09:52:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-01-20.09:52:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-01-20.09:52:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-01-20.09:52:11::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-01-20.09:52:11::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-01-20.09:52:12::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-01-20.09:52:12::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-20.09:52:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-20.09:52:12::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-20.09:52:12::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-20.09:52:12::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-01-20.09:52:12::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-01-20.09:52:12::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-01-20.09:52:12::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-01-20.09:52:12::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-20.09:52:12::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-20.09:52:12::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-20.09:52:12::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-20.09:52:12::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-01-20.09:52:12::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-01-20.09:52:12::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2021-01-20.09:52:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-01-20.09:52:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-01-20.09:52:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-01-20.09:52:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:15::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:15::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-01-20.09:52:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-01-20.09:52:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-20.09:52:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-20.09:52:17::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-01-20.09:52:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-20.09:52:17::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-20.09:52:17::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-01-20.09:52:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-01-20.09:52:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-01-20.09:52:19::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-01-20.09:52:19::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-01-20.09:52:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-20.09:52:20::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-20.09:52:20::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-01-20.09:52:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:20::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-01-20.09:52:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:21::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:28::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2021-01-20.09:52:28::SCWBDomain::make --no-print-directory archive

TRACE::2021-01-20.09:52:28::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2021-01-20.09:52:28::SCWBDomain::ortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortex
TRACE::2021-01-20.09:52:28::SCWBDomain::a9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o p
TRACE::2021-01-20.09:52:28::SCWBDomain::s7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/li
TRACE::2021-01-20.09:52:28::SCWBDomain::b/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortex
TRACE::2021-01-20.09:52:28::SCWBDomain::a9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xttcps_selftest.o ps7_cortexa9_0/lib/xqspips_hw.o 
TRACE::2021-01-20.09:52:28::SCWBDomain::ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa
TRACE::2021-01-20.09:52:28::SCWBDomain::9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cort
TRACE::2021-01-20.09:52:28::SCWBDomain::exa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xiicps_intr.o ps7_cortexa9_0/lib/xcanps_g.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7
TRACE::2021-01-20.09:52:28::SCWBDomain::_cortexa9_0/lib/xiicps_slave.o ps7_cortexa9_0/lib/xcanps_sinit.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_
TRACE::2021-01-20.09:52:28::SCWBDomain::cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xcanps_selftest.o ps7_cortexa9_0/lib/xiicps_options.o ps7_cortexa9_0/lib/xuartps_sel
TRACE::2021-01-20.09:52:28::SCWBDomain::ftest.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xil_testmem.o
TRACE::2021-01-20.09:52:28::SCWBDomain:: ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xiicps_hw.o ps7_cortexa9_0/lib/asm_vectors.
TRACE::2021-01-20.09:52:28::SCWBDomain::o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xiicps_selftest.o ps
TRACE::2021-01-20.09:52:28::SCWBDomain::7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o 
TRACE::2021-01-20.09:52:28::SCWBDomain::ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xiicps.o 
TRACE::2021-01-20.09:52:28::SCWBDomain::ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xiicps_master.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_bdring.
TRACE::2021-01-20.09:52:28::SCWBDomain::o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspip
TRACE::2021-01-20.09:52:28::SCWBDomain::s_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/l
TRACE::2021-01-20.09:52:28::SCWBDomain::ib/xdevcfg.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xca
TRACE::2021-01-20.09:52:28::SCWBDomain::nps.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/
TRACE::2021-01-20.09:52:28::SCWBDomain::xiicps_xfer.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/
TRACE::2021-01-20.09:52:28::SCWBDomain::_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xttcps_options.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7
TRACE::2021-01-20.09:52:28::SCWBDomain::_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cort
TRACE::2021-01-20.09:52:28::SCWBDomain::exa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xiicps_g.o ps7_cortexa9_0/li
TRACE::2021-01-20.09:52:28::SCWBDomain::b/translation_table.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib
TRACE::2021-01-20.09:52:28::SCWBDomain::/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscug
TRACE::2021-01-20.09:52:28::SCWBDomain::ic_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_
TRACE::2021-01-20.09:52:28::SCWBDomain::0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xcanps_intr.o ps7_cortexa9_0/l
TRACE::2021-01-20.09:52:28::SCWBDomain::ib/xemacps_sinit.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/
TRACE::2021-01-20.09:52:28::SCWBDomain::lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_
TRACE::2021-01-20.09:52:28::SCWBDomain::0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuar
TRACE::2021-01-20.09:52:28::SCWBDomain::tps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib
TRACE::2021-01-20.09:52:28::SCWBDomain::/xcanps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9
TRACE::2021-01-20.09:52:28::SCWBDomain::_0/lib/xscugic.o ps7_cortexa9_0/lib/xiicps_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa
TRACE::2021-01-20.09:52:28::SCWBDomain::9_0/lib/xadcps_sinit.o

TRACE::2021-01-20.09:52:28::SCWBDomain::'Finished building libraries'

TRACE::2021-01-20.09:52:28::SCWBDomain::make: Leaving directory 'C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_b
TRACE::2021-01-20.09:52:28::SCWBDomain::sp'

TRACE::2021-01-20.09:52:28::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-01-20.09:52:28::SCWBDomain::exa9_0/include -I.

TRACE::2021-01-20.09:52:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-01-20.09:52:29::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-01-20.09:52:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-01-20.09:52:29::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-01-20.09:52:29::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-01-20.09:52:29::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-01-20.09:52:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-01-20.09:52:30::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-01-20.09:52:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-01-20.09:52:30::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-01-20.09:52:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-01-20.09:52:30::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-01-20.09:52:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-01-20.09:52:31::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-01-20.09:52:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-01-20.09:52:31::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-01-20.09:52:32::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-01-20.09:52:32::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-01-20.09:52:32::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-01-20.09:52:32::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-01-20.09:52:32::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-01-20.09:52:32::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-01-20.09:52:33::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap
TRACE::2021-01-20.09:52:33::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-01-20.09:52:33::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2021-01-20.09:52:33::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                        -Wl,--gc-sections 
TRACE::2021-01-20.09:52:33::SCWBDomain::-Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-01-20.09:52:33::SCWSystem::Checking the domain standalone_domain
LOG::2021-01-20.09:52:33::SCWSystem::Not a boot domain 
LOG::2021-01-20.09:52:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-01-20.09:52:33::SCWDomain::Generating domain artifcats
TRACE::2021-01-20.09:52:33::SCWMssOS::Generating standalone artifcats
TRACE::2021-01-20.09:52:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/export/test_project_platform/sw/test_project_platform/qemu/
TRACE::2021-01-20.09:52:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/export/test_project_platform/sw/test_project_platform/standalone_domain/qemu/
TRACE::2021-01-20.09:52:33::SCWMssOS:: Copying the user libraries. 
TRACE::2021-01-20.09:52:33::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:33::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:33::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:33::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:52:33::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:33::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:52:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:52:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:52:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:52:33::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:52:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:52:33::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:52:33::SCWMssOS::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-01-20.09:52:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:52:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-01-20.09:52:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-01-20.09:52:33::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-01-20.09:52:33::SCWMssOS::doing bsp build ... 
TRACE::2021-01-20.09:52:33::SCWMssOS::System Command Ran  C: & cd  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-01-20.09:52:33::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-01-20.09:52:33::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-01-20.09:52:33::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-01-20.09:52:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-01-20.09:52:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2021-01-20.09:52:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-01-20.09:52:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:33::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-01-20.09:52:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-01-20.09:52:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-01-20.09:52:33::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-01-20.09:52:33::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-01-20.09:52:33::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-01-20.09:52:33::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:34::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-01-20.09:52:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-01-20.09:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:34::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-01-20.09:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-20.09:52:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-20.09:52:34::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2021-01-20.09:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-01-20.09:52:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-01-20.09:52:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-01-20.09:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-01-20.09:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-01-20.09:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-01-20.09:52:34::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-01-20.09:52:34::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:34::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-01-20.09:52:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-01-20.09:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-01-20.09:52:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-01-20.09:52:34::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-01-20.09:52:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-01-20.09:52:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-20.09:52:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-20.09:52:35::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:35::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-01-20.09:52:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-20.09:52:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-20.09:52:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2021-01-20.09:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-20.09:52:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-20.09:52:36::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-01-20.09:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-01-20.09:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-01-20.09:52:36::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-01-20.09:52:36::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-01-20.09:52:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-01-20.09:52:36::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-01-20.09:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-01-20.09:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-20.09:52:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-20.09:52:36::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-01-20.09:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-20.09:52:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-20.09:52:36::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-01-20.09:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-01-20.09:52:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-01-20.09:52:36::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-01-20.09:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2021-01-20.09:52:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-01-20.09:52:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-01-20.09:52:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-01-20.09:52:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-20.09:52:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-20.09:52:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-01-20.09:52:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-01-20.09:52:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-20.09:52:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-20.09:52:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-01-20.09:52:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-20.09:52:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-20.09:52:42::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-01-20.09:52:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-01-20.09:52:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-01-20.09:52:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-01-20.09:52:44::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-01-20.09:52:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-20.09:52:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-20.09:52:45::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-01-20.09:52:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-01-20.09:52:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-20.09:52:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-20.09:52:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-20.09:52:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-01-20.09:52:53::SCWMssOS::make --no-print-directory archive

TRACE::2021-01-20.09:52:53::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_co
TRACE::2021-01-20.09:52:53::SCWMssOS::rtexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cor
TRACE::2021-01-20.09:52:53::SCWMssOS::texa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o
TRACE::2021-01-20.09:52:53::SCWMssOS:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/l
TRACE::2021-01-20.09:52:53::SCWMssOS::ib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9
TRACE::2021-01-20.09:52:53::SCWMssOS::_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xttcps_selftest
TRACE::2021-01-20.09:52:53::SCWMssOS::.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cor
TRACE::2021-01-20.09:52:53::SCWMssOS::texa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/isatty.o ps
TRACE::2021-01-20.09:52:53::SCWMssOS::7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xiicps_intr.o ps7_cortexa9_0/lib/xcanps_g.o ps7
TRACE::2021-01-20.09:52:53::SCWMssOS::_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xiicps_slave.o ps7_cortexa9_0/lib/xcanps_sinit.o ps7_cortexa9_0/lib/xil_prin
TRACE::2021-01-20.09:52:53::SCWMssOS::tf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xcanps_selftest.o ps7_cortexa9_0/lib/xiicps_optio
TRACE::2021-01-20.09:52:53::SCWMssOS::ns.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek
TRACE::2021-01-20.09:52:53::SCWMssOS::.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xiicps_h
TRACE::2021-01-20.09:52:53::SCWMssOS::w.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/getpid.o ps7_
TRACE::2021-01-20.09:52:53::SCWMssOS::cortexa9_0/lib/xiicps_selftest.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o p
TRACE::2021-01-20.09:52:53::SCWMssOS::s7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0/lib/xpm_counter.
TRACE::2021-01-20.09:52:53::SCWMssOS::o ps7_cortexa9_0/lib/xiicps.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xiicps_master.o ps7_cortexa9_0/lib/xqspips_g.o ps7_
TRACE::2021-01-20.09:52:53::SCWMssOS::cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sin
TRACE::2021-01-20.09:52:53::SCWMssOS::it.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xema
TRACE::2021-01-20.09:52:53::SCWMssOS::cps_control.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xil_a
TRACE::2021-01-20.09:52:53::SCWMssOS::ssert.o ps7_cortexa9_0/lib/xcanps.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresi
TRACE::2021-01-20.09:52:53::SCWMssOS::ghtpsdcc.o ps7_cortexa9_0/lib/xiicps_xfer.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpput
TRACE::2021-01-20.09:52:53::SCWMssOS::est_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xttcps_options.o ps7_cortexa9_0/lib/print.o
TRACE::2021-01-20.09:52:53::SCWMssOS:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_corte
TRACE::2021-01-20.09:52:53::SCWMssOS::xa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/li
TRACE::2021-01-20.09:52:53::SCWMssOS::b/xiicps_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/li
TRACE::2021-01-20.09:52:53::SCWMssOS::b/xil_mmu.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcom
TRACE::2021-01-20.09:52:53::SCWMssOS::mon.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0
TRACE::2021-01-20.09:52:53::SCWMssOS::/lib/xuartps_hw.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xcanps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9
TRACE::2021-01-20.09:52:53::SCWMssOS::_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2021-01-20.09:52:53::SCWMssOS::/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/
TRACE::2021-01-20.09:52:53::SCWMssOS::lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/li
TRACE::2021-01-20.09:52:53::SCWMssOS::b/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xcanps_hw.o ps7_cortexa9_0/lib
TRACE::2021-01-20.09:52:53::SCWMssOS::/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9
TRACE::2021-01-20.09:52:53::SCWMssOS::_0/lib/xscugic.o ps7_cortexa9_0/lib/xiicps_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa
TRACE::2021-01-20.09:52:53::SCWMssOS::9_0/lib/xadcps_sinit.o

TRACE::2021-01-20.09:52:53::SCWMssOS::'Finished building libraries'

TRACE::2021-01-20.09:52:54::SCWMssOS::Copying to export directory.
TRACE::2021-01-20.09:52:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-01-20.09:52:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-01-20.09:52:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-01-20.09:52:55::SCWSystem::Completed Processing the sysconfig test_project_platform
LOG::2021-01-20.09:52:55::SCWPlatform::Completed generating the artifacts for system configuration test_project_platform
TRACE::2021-01-20.09:52:55::SCWPlatform::Started preparing the platform 
TRACE::2021-01-20.09:52:55::SCWSystem::Writing the bif file for system config test_project_platform
TRACE::2021-01-20.09:52:55::SCWSystem::dir created 
TRACE::2021-01-20.09:52:55::SCWSystem::Writing the bif 
TRACE::2021-01-20.09:52:55::SCWPlatform::Started writing the spfm file 
TRACE::2021-01-20.09:52:55::SCWPlatform::Started writing the xpfm file 
TRACE::2021-01-20.09:52:55::SCWPlatform::Completed generating the platform
TRACE::2021-01-20.09:52:55::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:52:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-20.09:52:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-20.09:52:55::SCWMssOS::Commit changes completed.
TRACE::2021-01-20.09:52:55::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:52:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-20.09:52:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-20.09:52:55::SCWMssOS::Commit changes completed.
TRACE::2021-01-20.09:52:55::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:55::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:55::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:55::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:52:55::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:55::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:52:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:52:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:52:55::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:52:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:52:55::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-20.09:52:55::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:55::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:55::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:55::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:52:55::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:55::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:52:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:52:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:52:55::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:52:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:52:55::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:52:55::SCWWriter::formatted JSON is {
	"platformName":	"test_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/test_project/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_project_platform",
	"systems":	[{
			"systemName":	"test_project_platform",
			"systemDesc":	"test_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"592f6443fbf016f653811ee2f60077e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-01-20.09:52:55::SCWPlatform::updated the xpfm file.
TRACE::2021-01-20.09:52:55::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:55::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:55::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:55::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw
TRACE::2021-01-20.09:52:55::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/hw/design_1_wrapper.xsa
TRACE::2021-01-20.09:52:55::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-20.09:52:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-01-20.09:52:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-01-20.09:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-20.09:52:55::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-20.09:52:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-20.09:52:55::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/test_project/test_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
