###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 03:49:23 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5]                      (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.784
= Slack Time                   -5.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.214 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.987 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.717 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.487 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.267 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -4.024 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.690 | 
     | \tx_core/axi_master /U934             | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.656 |   -3.558 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v            | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.494 | 
     | \tx_core/axi_master /U936             | B v -> Y ^            | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.305 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v            | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.572 | 
     | \tx_core/axi_master /U949             | B v -> Y ^            | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.147 | 
     | \tx_core/axi_master /U1036            | D ^ -> Y v            | AOI22X1 | 0.407 | 0.233 |   7.593 |    2.379 | 
     | \tx_core/axi_master /U1038            | A v -> Y ^            | NAND2X1 | 0.139 | 0.190 |   7.783 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [5] ^ |         | 0.139 | 0.001 |   7.784 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [25]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.779
= Slack Time                   -5.209
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.209 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.982 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.712 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.482 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.262 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -4.019 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.685 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.553 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.489 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.300 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.567 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.152 | 
     | \tx_core/axi_master /U975             | D ^ -> Y v             | AOI22X1 | 0.396 | 0.211 |   7.571 |    2.362 | 
     | \tx_core/axi_master /U977             | A v -> Y ^             | NAND2X1 | 0.155 | 0.206 |   7.778 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [25] ^ |         | 0.155 | 0.001 |   7.779 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.776
= Slack Time                   -5.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.207 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.980 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.710 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.479 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.260 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -4.017 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.682 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.551 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.486 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.298 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.565 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.154 | 
     | \tx_core/axi_master /U1018            | D ^ -> Y v             | AOI22X1 | 0.413 | 0.249 |   7.610 |    2.403 | 
     | \tx_core/axi_master /U1020            | A v -> Y ^             | NAND2X1 | 0.116 | 0.166 |   7.776 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [11] ^ |         | 0.116 | 0.000 |   7.776 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.768
= Slack Time                   -5.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.198 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.971 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.701 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.470 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.251 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -4.008 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.674 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.542 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.477 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.289 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.556 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.163 | 
     | \tx_core/axi_master /U981             | D ^ -> Y v             | AOI22X1 | 0.385 | 0.195 |   7.556 |    2.358 | 
     | \tx_core/axi_master /U983             | A v -> Y ^             | NAND2X1 | 0.160 | 0.210 |   7.766 |    2.568 | 
     |                                       | \m_r_ach.ARADDR [23] ^ |         | 0.160 | 0.002 |   7.768 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.763
= Slack Time                   -5.193
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.193 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.966 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.696 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.466 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.246 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -4.003 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.669 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.537 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.473 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.284 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.551 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.168 | 
     | \tx_core/axi_master /U978             | D ^ -> Y v             | AOI22X1 | 0.382 | 0.190 |   7.550 |    2.358 | 
     | \tx_core/axi_master /U980             | A v -> Y ^             | NAND2X1 | 0.161 | 0.211 |   7.761 |    2.568 | 
     |                                       | \m_r_ach.ARADDR [24] ^ |         | 0.161 | 0.002 |   7.763 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7]                      (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.761
= Slack Time                   -5.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.191 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.964 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.694 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.463 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.244 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -4.001 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.667 | 
     | \tx_core/axi_master /U934             | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.656 |   -3.535 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v            | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.470 | 
     | \tx_core/axi_master /U936             | B v -> Y ^            | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.282 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v            | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.549 | 
     | \tx_core/axi_master /U949             | B v -> Y ^            | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.170 | 
     | \tx_core/axi_master /U1030            | D ^ -> Y v            | AOI22X1 | 0.396 | 0.224 |   7.585 |    2.394 | 
     | \tx_core/axi_master /U1032            | A v -> Y ^            | NAND2X1 | 0.126 | 0.175 |   7.760 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [7] ^ |         | 0.126 | 0.001 |   7.761 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.759
= Slack Time                   -5.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.189 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.962 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.692 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.462 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.242 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.999 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.665 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.533 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.469 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.280 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.547 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.172 | 
     | \tx_core/axi_master /U984             | D ^ -> Y v             | AOI22X1 | 0.384 | 0.194 |   7.555 |    2.366 | 
     | \tx_core/axi_master /U986             | A v -> Y ^             | NAND2X1 | 0.153 | 0.203 |   7.757 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [22] ^ |         | 0.153 | 0.001 |   7.759 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.759
= Slack Time                   -5.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.189 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.962 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.692 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.461 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.242 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.999 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.664 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.533 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.468 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.280 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.547 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.172 | 
     | \tx_core/axi_master /U965             | D ^ -> Y v             | AOI22X1 | 0.390 | 0.211 |   7.571 |    2.383 | 
     | \tx_core/axi_master /U967             | A v -> Y ^             | NAND2X1 | 0.137 | 0.187 |   7.758 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [28] ^ |         | 0.137 | 0.001 |   7.759 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.750
= Slack Time                   -5.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.180 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.954 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.684 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.453 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.234 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.991 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.656 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.525 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.460 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.272 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.538 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.180 | 
     | \tx_core/axi_master /U1005            | D ^ -> Y v             | AOI22X1 | 0.387 | 0.200 |   7.561 |    2.380 | 
     | \tx_core/axi_master /U1007            | A v -> Y ^             | NAND2X1 | 0.140 | 0.189 |   7.750 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [15] ^ |         | 0.140 | 0.001 |   7.750 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.750
= Slack Time                   -5.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.180 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.953 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.683 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.453 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.233 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.990 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.656 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.524 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.460 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.271 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.538 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.181 | 
     | \tx_core/axi_master /U1015            | D ^ -> Y v             | AOI22X1 | 0.396 | 0.221 |   7.581 |    2.401 | 
     | \tx_core/axi_master /U1017            | A v -> Y ^             | NAND2X1 | 0.120 | 0.168 |   7.749 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [12] ^ |         | 0.120 | 0.001 |   7.750 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.749
= Slack Time                   -5.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.179 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.952 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.682 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.452 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.232 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.989 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.655 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.523 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.459 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.270 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.537 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.182 | 
     | \tx_core/axi_master /U1008            | D ^ -> Y v             | AOI22X1 | 0.396 | 0.222 |   7.583 |    2.404 | 
     | \tx_core/axi_master /U1010            | A v -> Y ^             | NAND2X1 | 0.117 | 0.166 |   7.749 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [14] ^ |         | 0.117 | 0.000 |   7.749 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.748
= Slack Time                   -5.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.178 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.951 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.681 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.451 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.231 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.988 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.654 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.522 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.458 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.269 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.536 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.183 | 
     | \tx_core/axi_master /U968             | D ^ -> Y v             | AOI22X1 | 0.388 | 0.208 |   7.568 |    2.390 | 
     | \tx_core/axi_master /U970             | A v -> Y ^             | NAND2X1 | 0.130 | 0.179 |   7.747 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [27] ^ |         | 0.130 | 0.001 |   7.748 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9]                      (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.743
= Slack Time                   -5.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.173 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.946 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.676 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.446 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.227 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.983 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.649 | 
     | \tx_core/axi_master /U934             | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.656 |   -3.518 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v            | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.453 | 
     | \tx_core/axi_master /U936             | B v -> Y ^            | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.264 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v            | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.531 | 
     | \tx_core/axi_master /U949             | B v -> Y ^            | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.187 | 
     | \tx_core/axi_master /U1024            | D ^ -> Y v            | AOI22X1 | 0.387 | 0.205 |   7.566 |    2.393 | 
     | \tx_core/axi_master /U1026            | A v -> Y ^            | NAND2X1 | 0.128 | 0.177 |   7.743 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [9] ^ |         | 0.128 | 0.001 |   7.743 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.737
= Slack Time                   -5.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.167 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.941 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.671 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.440 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.221 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.977 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.643 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.512 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.447 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.258 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.525 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.193 | 
     | \tx_core/axi_master /U1011            | D ^ -> Y v             | AOI22X1 | 0.383 | 0.199 |   7.560 |    2.393 | 
     | \tx_core/axi_master /U1013            | A v -> Y ^             | NAND2X1 | 0.129 | 0.177 |   7.737 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [13] ^ |         | 0.129 | 0.001 |   7.737 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8]                      (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.737
= Slack Time                   -5.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.167 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.940 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.670 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.440 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.221 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.977 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.643 | 
     | \tx_core/axi_master /U934             | A v -> Y ^            | INVX1   | 0.132 | 0.132 |   1.656 |   -3.512 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v            | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.447 | 
     | \tx_core/axi_master /U936             | B v -> Y ^            | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.258 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v            | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.525 | 
     | \tx_core/axi_master /U949             | B v -> Y ^            | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.193 | 
     | \tx_core/axi_master /U1027            | D ^ -> Y v            | AOI22X1 | 0.392 | 0.216 |   7.577 |    2.409 | 
     | \tx_core/axi_master /U1029            | A v -> Y ^            | NAND2X1 | 0.113 | 0.160 |   7.737 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [8] ^ |         | 0.113 | 0.000 |   7.737 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.734
= Slack Time                   -5.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.164 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.937 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.667 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.437 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.217 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.974 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.640 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.508 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.444 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.255 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.522 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.197 | 
     | \tx_core/axi_master /U951             | D ^ -> Y v             | AOI22X1 | 0.378 | 0.173 |   7.533 |    2.369 | 
     | \tx_core/axi_master /U958             | A v -> Y ^             | NAND2X1 | 0.150 | 0.199 |   7.733 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [31] ^ |         | 0.150 | 0.001 |   7.734 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.732
= Slack Time                   -5.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.162 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.935 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.665 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.435 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.215 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.972 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.638 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.507 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.442 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.253 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.520 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.198 | 
     | \tx_core/axi_master /U1021            | D ^ -> Y v             | AOI22X1 | 0.381 | 0.197 |   7.557 |    2.395 | 
     | \tx_core/axi_master /U1023            | A v -> Y ^             | NAND2X1 | 0.127 | 0.174 |   7.732 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [10] ^ |         | 0.127 | 0.001 |   7.732 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.723
= Slack Time                   -5.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.153 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.926 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.656 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.426 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.207 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.963 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.630 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   1.643 |   -3.511 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.419 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.246 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.826 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.123 | 
     | \tx_core/axi_master /U1045            | D v -> Y ^            | AOI22X1 | 0.266 | 0.372 |   7.647 |    2.494 | 
     | \tx_core/axi_master /U1047            | A ^ -> Y v            | NAND2X1 | 0.099 | 0.075 |   7.722 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [2] v |         | 0.099 | 0.001 |   7.723 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.723
= Slack Time                   -5.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.153 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.926 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.656 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.425 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.206 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.963 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.630 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   1.643 |   -3.510 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.418 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.245 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.825 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.123 | 
     | \tx_core/axi_master /U1033            | D v -> Y ^            | AOI22X1 | 0.274 | 0.391 |   7.667 |    2.514 | 
     | \tx_core/axi_master /U1035            | A ^ -> Y v            | NAND2X1 | 0.084 | 0.056 |   7.722 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [6] v |         | 0.084 | 0.000 |   7.723 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.719
= Slack Time                   -5.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.149 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.923 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.653 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.422 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.203 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.959 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.627 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   1.643 |   -3.507 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.415 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.242 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.822 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.126 | 
     | \tx_core/axi_master /U1051            | D v -> Y ^            | AOI22X1 | 0.264 | 0.372 |   7.647 |    2.498 | 
     | \tx_core/axi_master /U1053            | A ^ -> Y v            | NAND2X1 | 0.098 | 0.071 |   7.719 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [0] v |         | 0.098 | 0.001 |   7.719 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.716
= Slack Time                   -5.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.146 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.919 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.649 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.419 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.199 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.956 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.623 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   1.643 |   -3.503 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.412 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.239 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.819 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.130 | 
     | \tx_core/axi_master /U1039            | D v -> Y ^            | AOI22X1 | 0.272 | 0.387 |   7.663 |    2.517 | 
     | \tx_core/axi_master /U1041            | A ^ -> Y v            | NAND2X1 | 0.080 | 0.053 |   7.716 |    2.570 | 
     |                                       | \m_r_ach.ARADDR [4] v |         | 0.080 | 0.000 |   7.716 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.710
= Slack Time                   -5.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.140 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.914 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.644 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.413 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.194 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.951 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.618 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   1.643 |   -3.498 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.406 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.233 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.813 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.135 | 
     | \tx_core/axi_master /U1048            | D v -> Y ^            | AOI22X1 | 0.259 | 0.351 |   7.627 |    2.487 | 
     | \tx_core/axi_master /U1050            | A ^ -> Y v            | NAND2X1 | 0.105 | 0.082 |   7.709 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [1] v |         | 0.105 | 0.001 |   7.710 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26]                     (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.708
= Slack Time                   -5.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.138 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.911 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.641 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.411 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.191 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.948 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.110 | 0.334 |   1.524 |   -3.614 | 
     | \tx_core/axi_master /U934             | A v -> Y ^             | INVX1   | 0.132 | 0.132 |   1.656 |   -3.482 | 
     | \tx_core/axi_master /U935             | B ^ -> Y v             | NAND2X1 | 0.070 | 0.065 |   1.720 |   -3.418 | 
     | \tx_core/axi_master /U936             | B v -> Y ^             | NOR2X1  | 0.232 | 0.189 |   1.909 |   -3.229 | 
     | \tx_core/axi_master /U945             | B ^ -> Y v             | NAND2X1 | 2.820 | 1.733 |   3.642 |   -1.496 | 
     | \tx_core/axi_master /U949             | B v -> Y ^             | NAND3X1 | 2.564 | 3.719 |   7.361 |    2.223 | 
     | \tx_core/axi_master /U971             | D ^ -> Y v             | AOI22X1 | 0.365 | 0.150 |   7.511 |    2.373 | 
     | \tx_core/axi_master /U973             | A v -> Y ^             | NAND2X1 | 0.148 | 0.196 |   7.707 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [26] ^ |         | 0.148 | 0.001 |   7.708 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [29]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.706
= Slack Time                   -5.136
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.136 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.909 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.639 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.409 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.189 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.946 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.613 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.493 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.402 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.229 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.809 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.140 | 
     | \tx_core/axi_master /U962             | D v -> Y ^             | AOI22X1 | 0.257 | 0.342 |   7.618 |    2.482 | 
     | \tx_core/axi_master /U964             | A ^ -> Y v             | NAND2X1 | 0.116 | 0.087 |   7.705 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [29] v |         | 0.116 | 0.001 |   7.706 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [16]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.704
= Slack Time                   -5.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.134 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.907 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.637 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.407 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.188 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.944 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.612 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.492 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.400 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.227 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.807 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.141 | 
     | \tx_core/axi_master /U1002            | D v -> Y ^             | AOI22X1 | 0.257 | 0.341 |   7.617 |    2.483 | 
     | \tx_core/axi_master /U1004            | A ^ -> Y v             | NAND2X1 | 0.114 | 0.086 |   7.703 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [16] v |         | 0.114 | 0.001 |   7.704 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3]                      (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.703
= Slack Time                   -5.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -5.134 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^            | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.907 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^            | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.637 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^            | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.406 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^            | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.187 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^            | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.944 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.611 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v            | INVX1   | 0.114 | 0.120 |   1.643 |   -3.491 | 
     | \tx_core/axi_master /U935             | B v -> Y ^            | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.399 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v            | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.226 | 
     | \tx_core/axi_master /U945             | B v -> Y ^            | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.806 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v            | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.142 | 
     | \tx_core/axi_master /U1042            | D v -> Y ^            | AOI22X1 | 0.258 | 0.349 |   7.625 |    2.492 | 
     | \tx_core/axi_master /U1044            | A ^ -> Y v            | NAND2X1 | 0.103 | 0.078 |   7.703 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [3] v |         | 0.103 | 0.001 |   7.703 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [17]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.700
= Slack Time                   -5.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.130 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.903 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.633 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.403 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.183 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.940 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.607 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.487 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.396 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.222 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.803 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.146 | 
     | \tx_core/axi_master /U999             | D v -> Y ^             | AOI22X1 | 0.257 | 0.338 |   7.613 |    2.483 | 
     | \tx_core/axi_master /U1001            | A ^ -> Y v             | NAND2X1 | 0.112 | 0.085 |   7.699 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [17] v |         | 0.112 | 0.001 |   7.700 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.688
= Slack Time                   -5.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.118 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.892 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.622 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.391 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.172 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.929 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.596 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.476 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.384 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.211 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.791 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.157 | 
     | \tx_core/axi_master /U993             | D v -> Y ^             | AOI22X1 | 0.257 | 0.331 |   7.606 |    2.488 | 
     | \tx_core/axi_master /U995             | A ^ -> Y v             | NAND2X1 | 0.107 | 0.081 |   7.688 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [19] v |         | 0.107 | 0.001 |   7.688 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.680
= Slack Time                   -5.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.110 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.883 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.613 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.383 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.163 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.920 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.587 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.467 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.376 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.203 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.783 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.166 | 
     | \tx_core/axi_master /U990             | D v -> Y ^             | AOI22X1 | 0.259 | 0.324 |   7.600 |    2.490 | 
     | \tx_core/axi_master /U992             | A ^ -> Y v             | NAND2X1 | 0.108 | 0.079 |   7.679 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [20] v |         | 0.108 | 0.001 |   7.680 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.677
= Slack Time                   -5.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.107 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.880 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.610 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.379 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.160 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.917 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.584 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.464 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.372 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.199 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.779 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.169 | 
     | \tx_core/axi_master /U996             | D v -> Y ^             | AOI22X1 | 0.262 | 0.329 |   7.605 |    2.498 | 
     | \tx_core/axi_master /U998             | A ^ -> Y v             | NAND2X1 | 0.100 | 0.071 |   7.676 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [18] v |         | 0.100 | 0.001 |   7.677 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.677
= Slack Time                   -5.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.107 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.880 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.610 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.379 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.160 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.917 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.584 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.464 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.372 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.199 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.779 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.169 | 
     | \tx_core/axi_master /U959             | D v -> Y ^             | AOI22X1 | 0.257 | 0.322 |   7.598 |    2.492 | 
     | \tx_core/axi_master /U961             | A ^ -> Y v             | NAND2X1 | 0.103 | 0.078 |   7.676 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [30] v |         | 0.103 | 0.001 |   7.677 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  7.676
= Slack Time                   -5.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -5.106 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^             | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.879 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^             | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.609 | 
     | FECTS_clks_clk___L3_I13               | A ^ -> Y ^             | CLKBUF1 | 0.126 | 0.231 |   0.727 |   -4.378 | 
     | FECTS_clks_clk___L4_I34               | A ^ -> Y ^             | CLKBUF1 | 0.146 | 0.219 |   0.947 |   -4.159 | 
     | FECTS_clks_clk___L5_I133              | A ^ -> Y ^             | CLKBUF1 | 0.164 | 0.243 |   1.190 |   -3.916 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.135 | 0.333 |   1.523 |   -3.583 | 
     | \tx_core/axi_master /U934             | A ^ -> Y v             | INVX1   | 0.114 | 0.120 |   1.643 |   -3.463 | 
     | \tx_core/axi_master /U935             | B v -> Y ^             | NAND2X1 | 0.086 | 0.092 |   1.734 |   -3.371 | 
     | \tx_core/axi_master /U936             | B ^ -> Y v             | NOR2X1  | 0.198 | 0.173 |   1.907 |   -3.198 | 
     | \tx_core/axi_master /U945             | B v -> Y ^             | NAND2X1 | 3.734 | 2.420 |   4.327 |   -0.778 | 
     | \tx_core/axi_master /U949             | B ^ -> Y v             | NAND3X1 | 1.912 | 2.948 |   7.276 |    2.170 | 
     | \tx_core/axi_master /U987             | D v -> Y ^             | AOI22X1 | 0.260 | 0.326 |   7.601 |    2.496 | 
     | \tx_core/axi_master /U989             | A ^ -> Y v             | NAND2X1 | 0.100 | 0.073 |   7.675 |    2.569 | 
     |                                       | \m_r_ach.ARADDR [21] v |         | 0.100 | 0.001 |   7.676 |    2.570 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[52] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[52] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.158
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.908
- Arrival Time                  8.964
= Slack Time                   -5.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.056 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.829 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.559 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.338 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.118 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.880 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.538 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.447 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.347 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.215 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.083 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.736 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.793 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.699 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.442 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.210 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.239 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.399 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.381 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.582 | 
     | \tx_core/tx_crc/crcpkt2 /U4472                    | S v -> Y v   | MUX2X1  | 0.157 | 0.326 |   8.964 |    3.908 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[52]        | D v          | DFFSR   | 0.157 | 0.000 |   8.964 |    3.908 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.056 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.283 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.557 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.754 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    5.972 | 
     | FECTS_clks_clk___L5_I101                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.229 |   1.145 |    6.201 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[52] | CLK ^        | DFFSR   | 0.166 | 0.013 |   1.158 |    6.214 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[47] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[47] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.150
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.901
- Arrival Time                  8.953
= Slack Time                   -5.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.052 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.826 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.556 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.334 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.115 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.876 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.534 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.443 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.343 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.211 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.079 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.733 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.789 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.695 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.439 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.206 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.243 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.403 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.384 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.586 | 
     | \tx_core/tx_crc/crcpkt2 /U4188                    | S v -> Y v   | MUX2X1  | 0.154 | 0.315 |   8.953 |    3.901 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[47]        | D v          | DFFSR   | 0.154 | 0.000 |   8.953 |    3.901 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.052 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.279 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.554 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.750 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    5.968 | 
     | FECTS_clks_clk___L5_I101                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.229 |   1.145 |    6.197 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[47] | CLK ^        | DFFSR   | 0.165 | 0.005 |   1.150 |    6.202 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[49] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[49] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.161
- Setup                         0.122
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.908
- Arrival Time                  8.952
= Slack Time                   -5.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.044 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.818 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.548 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.326 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.107 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.868 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.526 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.435 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.335 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.203 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.071 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.725 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.781 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.687 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.431 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.198 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.251 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.411 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.392 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.594 | 
     | \tx_core/tx_crc/crcpkt2 /U4347                    | S v -> Y v   | MUX2X1  | 0.168 | 0.314 |   8.952 |    3.908 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[49]        | D v          | DFFSR   | 0.168 | 0.000 |   8.952 |    3.908 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.044 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.271 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.546 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.742 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.957 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.200 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[49] | CLK ^        | DFFSR   | 0.182 | 0.005 |   1.161 |    6.205 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[38] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[38] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.153
- Setup                         0.114
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.909
- Arrival Time                  8.952
= Slack Time                   -5.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.043 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.816 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.546 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.325 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.105 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.867 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.525 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.434 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.334 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.202 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.070 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.723 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.780 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.686 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.429 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.197 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.252 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.412 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.394 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.595 | 
     | \tx_core/tx_crc/crcpkt2 /U4366                    | S v -> Y v   | MUX2X1  | 0.135 | 0.314 |   8.952 |    3.909 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[38]        | D v          | DFFSR   | 0.135 | 0.000 |   8.952 |    3.909 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.043 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.270 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.544 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.741 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    5.959 | 
     | FECTS_clks_clk___L5_I104                   | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.232 |   1.148 |    6.191 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[38] | CLK ^        | DFFSR   | 0.153 | 0.005 |   1.153 |    6.196 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[51] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[51] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.160
- Setup                         0.122
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.908
- Arrival Time                  8.951
= Slack Time                   -5.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.043 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.816 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.546 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.325 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.105 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.866 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.524 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.434 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.333 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.202 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.069 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.723 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.779 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.685 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.429 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.197 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.413 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.394 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.595 | 
     | \tx_core/tx_crc/crcpkt2 /U4357                    | S v -> Y v   | MUX2X1  | 0.165 | 0.313 |   8.951 |    3.908 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[51]        | D v          | DFFSR   | 0.165 | 0.000 |   8.951 |    3.908 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.043 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.269 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.544 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.740 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.956 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.199 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[51] | CLK ^        | DFFSR   | 0.182 | 0.004 |   1.160 |    6.203 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[41] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.154
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.906
- Arrival Time                  8.948
= Slack Time                   -5.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.042 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.815 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.545 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.324 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.104 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.866 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.524 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.433 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.333 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.201 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.069 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.722 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.779 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.685 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.428 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.196 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.413 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.395 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.596 | 
     | \tx_core/tx_crc/crcpkt2 /U4578                    | S v -> Y v   | MUX2X1  | 0.153 | 0.310 |   8.948 |    3.906 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41]        | D v          | DFFSR   | 0.153 | 0.000 |   8.948 |    3.906 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.042 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.269 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.543 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.740 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.955 | 
     | FECTS_clks_clk___L5_I99                    | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.238 |   1.151 |    6.193 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41] | CLK ^        | DFFSR   | 0.159 | 0.002 |   1.154 |    6.196 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[40] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[40] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.166
- Setup                         0.121
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.915
- Arrival Time                  8.953
= Slack Time                   -5.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.039 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.812 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.542 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.321 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.101 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.863 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.521 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.430 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.329 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.198 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.066 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.719 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.775 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.682 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.425 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.193 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.257 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.416 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.398 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.599 | 
     | \tx_core/tx_crc/crcpkt2 /U4498                    | S v -> Y v   | MUX2X1  | 0.161 | 0.315 |   8.953 |    3.914 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[40]        | D v          | DFFSR   | 0.161 | 0.000 |   8.953 |    3.915 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.039 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.266 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.540 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.737 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.952 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.195 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[40] | CLK ^        | DFFSR   | 0.183 | 0.010 |   1.166 |    6.205 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[35] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[35] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.161
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.915
- Arrival Time                  8.952
= Slack Time                   -5.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.037 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.811 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.541 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.319 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.100 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.861 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.519 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.428 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.328 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.196 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.064 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.718 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.774 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.680 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.424 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.191 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.258 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.418 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.399 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.601 | 
     | \tx_core/tx_crc/crcpkt2 /U4353                    | S v -> Y v   | MUX2X1  | 0.138 | 0.314 |   8.952 |    3.914 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[35]        | D v          | DFFSR   | 0.138 | 0.000 |   8.952 |    3.915 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.037 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.264 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.538 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.735 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.950 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.193 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[35] | CLK ^        | DFFSR   | 0.182 | 0.005 |   1.161 |    6.198 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[46] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[46] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.163
- Setup                         0.120
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.913
- Arrival Time                  8.951
= Slack Time                   -5.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.037 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.810 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.540 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.319 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.100 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.861 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.519 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.428 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.328 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.196 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.064 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.718 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.774 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.680 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.424 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.191 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.258 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.418 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.399 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.601 | 
     | \tx_core/tx_crc/crcpkt2 /U4361                    | S v -> Y v   | MUX2X1  | 0.155 | 0.312 |   8.950 |    3.913 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[46]        | D v          | DFFSR   | 0.155 | 0.000 |   8.951 |    3.913 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.037 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.264 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.538 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.735 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.950 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.193 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[46] | CLK ^        | DFFSR   | 0.183 | 0.007 |   1.163 |    6.201 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[34] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[34] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.161
- Setup                         0.117
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.914
- Arrival Time                  8.951
= Slack Time                   -5.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.037 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.810 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.540 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.319 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.099 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.860 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.519 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.428 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.327 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.196 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.063 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.717 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.773 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.680 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.423 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.191 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.259 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.418 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.400 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.601 | 
     | \tx_core/tx_crc/crcpkt2 /U4192                    | S v -> Y v   | MUX2X1  | 0.140 | 0.312 |   8.950 |    3.913 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[34]        | D v          | DFFSR   | 0.140 | 0.000 |   8.951 |    3.914 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.037 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.263 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.538 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.735 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.950 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.193 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[34] | CLK ^        | DFFSR   | 0.182 | 0.005 |   1.161 |    6.197 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[39] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[39] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.162
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.916
- Arrival Time                  8.953
= Slack Time                   -5.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.036 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.810 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.540 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.318 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.099 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.860 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.518 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.428 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.327 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.196 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.063 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.717 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.773 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.679 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.423 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.190 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.259 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.419 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.400 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.601 | 
     | \tx_core/tx_crc/crcpkt2 /U4476                    | S v -> Y v   | MUX2X1  | 0.136 | 0.314 |   8.952 |    3.916 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[39]        | D v          | DFFSR   | 0.136 | 0.000 |   8.953 |    3.916 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.036 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.263 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.538 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.734 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.949 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.192 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[39] | CLK ^        | DFFSR   | 0.182 | 0.006 |   1.162 |    6.199 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[20] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.169
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.930
- Arrival Time                  8.966
= Slack Time                   -5.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.036 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.809 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.539 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.318 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.098 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.860 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.518 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.427 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.327 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.195 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.063 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.716 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.773 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.679 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.422 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.190 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.259 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.419 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.401 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.602 | 
     | \tx_core/tx_crc/crcpkt2 /U4581                    | S v -> Y v   | MUX2X1  | 0.111 | 0.328 |   8.966 |    3.930 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[20]        | D v          | DFFSR   | 0.111 | 0.000 |   8.966 |    3.930 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.036 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.263 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.533 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.747 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    5.970 | 
     | FECTS_clks_clk___L5_I126                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.163 |    6.199 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[20] | CLK ^        | DFFSR   | 0.149 | 0.007 |   1.169 |    6.205 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[33] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[33] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.162
- Setup                         0.115
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.917
- Arrival Time                  8.950
= Slack Time                   -5.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.033 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.806 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.536 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.315 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.095 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.857 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.515 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.424 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.323 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.192 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.059 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.713 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.770 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.676 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.419 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.187 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.263 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.422 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.404 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.605 | 
     | \tx_core/tx_crc/crcpkt2 /U4054                    | S v -> Y v   | MUX2X1  | 0.130 | 0.312 |   8.950 |    3.917 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[33]        | D v          | DFFSR   | 0.130 | 0.000 |   8.950 |    3.917 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.033 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.259 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    5.534 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    5.731 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    5.946 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    6.189 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[33] | CLK ^        | DFFSR   | 0.182 | 0.006 |   1.162 |    6.195 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[11] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.170
- Setup                         0.104
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.935
- Arrival Time                  8.964
= Slack Time                   -5.029
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.029 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.802 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.532 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.311 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.091 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.853 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.511 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.420 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.320 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.188 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.056 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.709 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.766 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.672 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.415 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.183 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.266 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.426 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.408 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.609 | 
     | \tx_core/tx_crc/crcpkt2 /U4364                    | S v -> Y v   | MUX2X1  | 0.089 | 0.326 |   8.964 |    3.935 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[11]        | D v          | DFFSR   | 0.089 | 0.000 |   8.964 |    3.935 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.029 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.256 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.526 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.740 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    5.963 | 
     | FECTS_clks_clk___L5_I126                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.163 |    6.192 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[11] | CLK ^        | DFFSR   | 0.149 | 0.007 |   1.170 |    6.199 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[14] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.168
- Setup                         0.104
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.935
- Arrival Time                  8.963
= Slack Time                   -5.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.028 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.802 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.532 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.310 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.091 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.852 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.510 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.420 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.319 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.188 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.055 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.709 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.765 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.671 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.415 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.182 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.267 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.427 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.408 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.609 | 
     | \tx_core/tx_crc/crcpkt2 /U4470                    | S v -> Y v   | MUX2X1  | 0.086 | 0.325 |   8.963 |    3.934 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[14]        | D v          | DFFSR   | 0.086 | 0.000 |   8.963 |    3.935 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.028 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.255 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.525 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.739 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    5.962 | 
     | FECTS_clks_clk___L5_I126                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.163 |    6.191 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[14] | CLK ^        | DFFSR   | 0.149 | 0.006 |   1.168 |    6.197 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[30] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.168
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.928
- Arrival Time                  8.955
= Slack Time                   -5.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.027 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.800 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.530 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.309 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.089 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.850 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.508 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.418 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.317 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.186 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.053 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.707 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.763 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.669 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.413 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.181 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.269 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.429 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.410 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.611 | 
     | \tx_core/tx_crc/crcpkt2 /U4168                    | S v -> Y v   | MUX2X1  | 0.113 | 0.317 |   8.955 |    3.928 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[30]        | D v          | DFFSR   | 0.113 | 0.000 |   8.955 |    3.928 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.027 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.253 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.523 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.738 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    5.960 | 
     | FECTS_clks_clk___L5_I126                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.163 |    6.189 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[30] | CLK ^        | DFFSR   | 0.149 | 0.005 |   1.168 |    6.194 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[48] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.175
- Setup                         0.122
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.923
- Arrival Time                  8.950
= Slack Time                   -5.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.026 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.800 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.530 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.308 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.089 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.850 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.508 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.417 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.317 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.185 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.053 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.707 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.763 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.669 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.413 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.180 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.269 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.429 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.410 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.612 | 
     | \tx_core/tx_crc/crcpkt2 /U4172                    | S v -> Y v   | MUX2X1  | 0.171 | 0.311 |   8.949 |    3.923 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48]        | D v          | DFFSR   | 0.171 | 0.000 |   8.950 |    3.923 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.026 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.253 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.523 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.737 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.958 | 
     | FECTS_clks_clk___L5_I121                   | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.235 |   1.168 |    6.194 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48] | CLK ^        | DFFSR   | 0.159 | 0.008 |   1.175 |    6.202 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[18] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.171
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.932
- Arrival Time                  8.955
= Slack Time                   -5.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.023 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |   -4.797 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |   -4.527 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.221 |   0.718 |   -4.305 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.220 |   0.938 |   -4.086 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.239 |   1.176 |   -3.847 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.119 | 0.342 |   1.518 |   -3.505 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.609 |   -3.415 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.108 | 0.100 |   1.709 |   -3.314 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.136 | 0.131 |   1.841 |   -3.183 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.132 |   1.973 |   -3.050 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 2.111 | 1.346 |   3.320 |   -1.704 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX4   | 0.692 | 0.944 |   4.263 |   -0.760 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.149 | 0.094 |   4.357 |   -0.666 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.292 | 0.256 |   4.614 |   -0.410 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.201 | 0.232 |   4.846 |   -0.178 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.540 | 0.449 |   5.295 |    0.272 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.148 | 0.160 |   5.455 |    0.432 | 
     | \tx_core/tx_crc/crcpkt2 /U6                       | A v -> Y ^   | NAND2X1 | 3.033 | 1.981 |   7.437 |    2.413 | 
     | \tx_core/tx_crc/crcpkt2 /U463                     | A ^ -> Y v   | INVX4   | 1.076 | 1.201 |   8.638 |    3.614 | 
     | \tx_core/tx_crc/crcpkt2 /U4480                    | S v -> Y v   | MUX2X1  | 0.108 | 0.317 |   8.955 |    3.932 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[18]        | D v          | DFFSR   | 0.108 | 0.000 |   8.955 |    3.932 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.023 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    5.250 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    5.520 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    5.734 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    5.956 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    6.185 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[18] | CLK ^        | DFFSR   | 0.170 | 0.010 |   1.171 |    6.195 | 
     +----------------------------------------------------------------------------------------------------------+ 

