work	"cpu_package.vhd"
work	"src/ALU_module.vhd"
work	"src/carry_look_ahead_block.vhd"
work	"src/data_memory_simulation.vhd"
work	"src/decode_stage.vhd"
work	"src/four_bits_CLA_adder.vhd"
work	"src/instr_mem_simulatio.vhd"
work	"src/logic_module.vhd"
work	"src/processor_core.vhd"
work	"src/register_file.vhd"
work	"src/shift_module.vhd"
work	"src/sixteen_bits_add_sub.vhd"
work	"src/sixteen_bits_adder.vhd"
