# //  ModelSim SE-64 10.5b May 20 2016Linux 3.10.0-1160.42.2.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim main_tb_behaviour_cfg -lib work -L TSMCLib -sdfmax /test=VHDL/main_SYN.sdf -sdfnoerror "+sdf_verbose" -sdfreport=sdfrep -do "/data/public/common/software/opprog/do_files/init_simulator.do" 
# Start time: 15:23:52 on Jan 14,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading verilog.vl_types(body)
# Loading work.main_tb_behaviour_cfg#1
# Loading work.main_tb(behaviour)#1
# Loading work.main_synthesised_cfg#1
# Loading work.main(synthesised)#1
# Loading TSMCLib.AO22D0BWP7T(fast)
# Loading TSMCLib.DFQD1BWP7T(fast)
# Loading TSMCLib.AOI31D0BWP7T(fast)
# Loading TSMCLib.INR3D0BWP7T(fast)
# Loading TSMCLib.DFD1BWP7T(fast)
# Loading TSMCLib.INR2D1BWP7T(fast)
# Loading TSMCLib.INVD4BWP7T(fast)
# Loading TSMCLib.MOAI22D0BWP7T(fast)
# Loading TSMCLib.AOI22D0BWP7T(fast)
# Loading TSMCLib.CKXOR2D1BWP7T(fast)
# Loading TSMCLib.OAI22D0BWP7T(fast)
# Loading TSMCLib.MAOI22D0BWP7T(fast)
# Loading TSMCLib.XNR2D1BWP7T(fast)
# Loading TSMCLib.INVD0BWP7T(fast)
# Loading TSMCLib.OAI21D0BWP7T(fast)
# Loading TSMCLib.IND2D1BWP7T(fast)
# Loading TSMCLib.AO21D0BWP7T(fast)
# Loading TSMCLib.NR2XD0BWP7T(fast)
# Loading TSMCLib.FA1D0BWP7T(fast)
# Loading TSMCLib.HA1D0BWP7T(fast)
# Loading TSMCLib.AOI21D0BWP7T(fast)
# Loading TSMCLib.INR2XD0BWP7T(fast)
# Loading TSMCLib.ND2D1BWP7T(fast)
# Loading TSMCLib.MAOI222D1BWP7T(fast)
# Loading TSMCLib.NR2D0BWP7T(fast)
# Loading TSMCLib.INVD1BWP7T(fast)
# Loading TSMCLib.IOA21D1BWP7T(fast)
# Loading TSMCLib.ND2D0BWP7T(fast)
# Loading TSMCLib.OR2D1BWP7T(fast)
# Loading TSMCLib.OA32D1BWP7T(fast)
# Loading TSMCLib.NR2D1BWP7T(fast)
# Loading TSMCLib.CKAN2D4BWP7T(fast)
# Loading TSMCLib.AN2D4BWP7T(fast)
# Loading TSMCLib.DFKCNQD1BWP7T(fast)
# Loading TSMCLib.DFQD0BWP7T(fast)
# Loading TSMCLib.AO211D0BWP7T(fast)
# Loading TSMCLib.OAI211D1BWP7T(fast)
# Loading TSMCLib.OAI31D0BWP7T(fast)
# Loading TSMCLib.AOI32D1BWP7T(fast)
# Loading TSMCLib.NR4D0BWP7T(fast)
# Loading TSMCLib.OR4D1BWP7T(fast)
# Loading TSMCLib.IND4D0BWP7T(fast)
# Loading TSMCLib.ND3D0BWP7T(fast)
# Loading TSMCLib.IOA21D0BWP7T(fast)
# Loading TSMCLib.IINR4D0BWP7T(fast)
# Loading TSMCLib.IND3D1BWP7T(fast)
# Loading TSMCLib.AN3D0BWP7T(fast)
# Loading TSMCLib.AOI211XD0BWP7T(fast)
# Loading TSMCLib.NR3D0BWP7T(fast)
# Loading TSMCLib.OA22D0BWP7T(fast)
# Loading TSMCLib.CKND2D1BWP7T(fast)
# Loading TSMCLib.CKAN2D1BWP7T(fast)
# Loading instances from VHDL/main_SYN.sdf
#
# ******************************* SDF Annotator ********************************
#
# Reading maximum timing from compiled SDF file "VHDL/main_SYN.sdf".
#
# Summary of constructs read: 
#
#           IOPATH =       3647
#             PORT =       1313
#        SETUPHOLD =        114
#
# ******************************************************************************
#
# ******************************* SDF Annotator ********************************
#
# Applying SDF file "VHDL/main_SYN.sdf" to instance "main_tb.test".
#
# Mapped 0 SDF constructs to 0 VITAL generic names.
#
# ******************************************************************************
#
# ******************************* SDF Annotator ********************************
#
# Applying SDF file "VHDL/main_SYN.sdf" to instance "main_tb.test".
#
# Summary of Verilog design objects annotated: 
#
#     Module path delays =       5970
#     Timing checks      =        228
#
# ******************************************************************************
#
# ******************************* SDF Annotator ********************************
#
# Total VITAL generics annotated in the design: 0
#
# ******************************************************************************
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /main_tb File: VHDL/test.vhd
# do /data/public/common/software/opprog/do_files/init_simulator.do
run
run
run
run
run
run
run
run
run
run
run
