TimeQuest Timing Analyzer report for Final_Project
Mon Mar 28 11:16:57 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 16. Slow Model Recovery: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 17. Slow Model Removal: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'CLOCK_50'
 30. Fast Model Setup: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 31. Fast Model Hold: 'CLOCK_50'
 32. Fast Model Hold: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 33. Fast Model Recovery: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 34. Fast Model Removal: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 35. Fast Model Minimum Pulse Width: 'CLOCK_50'
 36. Fast Model Minimum Pulse Width: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Multicorner Timing Analysis Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Setup Transfers
 47. Hold Transfers
 48. Recovery Transfers
 49. Removal Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; Final_Project                                                      ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------+
; SDC File List                                                                                ;
+----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                            ; Status ; Read at                  ;
+----------------------------------------------------------+--------+--------------------------+
; clk_pll/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Mon Mar 28 11:16:57 2016 ;
; Final_Project.out.sdc                                    ; OK     ; Mon Mar 28 11:16:57 2016 ;
+----------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Generated ; 59.047 ; 16.94 MHz ; 0.000 ; 29.523 ; 50.00      ; 62        ; 21          ;       ;        ;           ;            ; false    ; CLOCK_50 ; test0|dac_pll|altpll_0|sd1|pll|inclk[0] ; { test0|dac_pll|altpll_0|sd1|pll|clk[0] } ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                              ;
+------------+-----------------+---------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note                                                          ;
+------------+-----------------+---------------------------------------+---------------------------------------------------------------+
; 231.96 MHz ; 231.96 MHz      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;                                                               ;
; 582.75 MHz ; 420.17 MHz      ; CLOCK_50                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 18.284 ; 0.000         ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 54.736 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.391 ; 0.000         ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.391 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow Model Recovery Summary                                    ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -2.710 ; -29.810       ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Removal Summary                                    ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 3.433 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 9.000  ; 0.000         ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 28.523 ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                 ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.284 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_begin ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.752      ;
; 18.938 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.098      ;
; 19.254 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.782      ;
; 19.379 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.657      ;
; 19.379 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.657      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 54.736 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 4.347      ;
; 54.921 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 4.162      ;
; 54.959 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 4.124      ;
; 55.064 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 4.019      ;
; 55.086 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 3.997      ;
; 55.206 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 3.877      ;
; 55.758 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 3.325      ;
; 55.952 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 3.131      ;
; 55.954 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 3.129      ;
; 56.137 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.946      ;
; 56.139 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.944      ;
; 56.175 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.908      ;
; 56.177 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.906      ;
; 56.441 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.642      ;
; 56.444 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.639      ;
; 56.463 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.620      ;
; 56.466 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.617      ;
; 56.489 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.594      ;
; 56.704 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.379      ;
; 56.706 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.377      ;
; 56.944 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.139      ;
; 56.946 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.137      ;
; 57.064 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 2.019      ;
; 57.135 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.948      ;
; 57.206 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.877      ;
; 57.249 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.834      ;
; 57.277 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.806      ;
; 57.287 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.796      ;
; 57.320 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.763      ;
; 57.348 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.735      ;
; 57.358 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.725      ;
; 57.391 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.692      ;
; 57.392 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.691      ;
; 57.414 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.669      ;
; 57.429 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.654      ;
; 57.462 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.621      ;
; 57.463 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.620      ;
; 57.565 ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.518      ;
; 57.597 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.486      ;
; 57.599 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.484      ;
; 57.800 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.283      ;
; 57.815 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.268      ;
; 57.824 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.259      ;
; 57.824 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.259      ;
; 57.845 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.238      ;
; 57.846 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.237      ;
; 57.846 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.237      ;
; 58.131 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.952      ;
; 58.301 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.782      ;
; 58.426 ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.657      ;
; 58.426 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.657      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                 ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.832 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 1.486 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_begin ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.752      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.391 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.686 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.952      ;
; 0.971 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.237      ;
; 0.971 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.237      ;
; 0.972 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.238      ;
; 0.993 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.259      ;
; 0.993 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.259      ;
; 1.002 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.268      ;
; 1.017 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.283      ;
; 1.218 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.484      ;
; 1.220 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.486      ;
; 1.252 ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.518      ;
; 1.354 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.620      ;
; 1.355 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.621      ;
; 1.388 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.654      ;
; 1.403 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.669      ;
; 1.425 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.691      ;
; 1.426 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.692      ;
; 1.459 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.725      ;
; 1.469 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.735      ;
; 1.497 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.763      ;
; 1.529 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.795      ;
; 1.530 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.796      ;
; 1.532 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.798      ;
; 1.540 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.806      ;
; 1.568 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.834      ;
; 1.611 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.877      ;
; 1.682 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.948      ;
; 1.753 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.019      ;
; 1.835 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.101      ;
; 1.838 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.104      ;
; 1.919 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.185      ;
; 1.922 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.188      ;
; 2.125 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.391      ;
; 2.127 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.393      ;
; 2.172 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.438      ;
; 2.175 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.441      ;
; 2.315 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.581      ;
; 2.318 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.584      ;
; 2.328 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.594      ;
; 2.332 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.598      ;
; 2.334 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.600      ;
; 2.836 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.102      ;
; 2.893 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.159      ;
; 2.934 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.200      ;
; 2.981 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.247      ;
; 3.036 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.302      ;
; 3.043 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.309      ;
; 3.071 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.337      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                           ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -2.710 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -2.385     ; 1.301      ;
; -2.710 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -2.385     ; 1.301      ;
; -2.710 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -2.385     ; 1.301      ;
; -2.710 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -2.385     ; 1.301      ;
; -2.710 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -2.385     ; 1.301      ;
; -2.710 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -2.385     ; 1.301      ;
; -2.710 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -2.385     ; 1.301      ;
; -2.710 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -2.385     ; 1.301      ;
; -2.710 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -2.385     ; 1.301      ;
; -2.710 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -2.385     ; 1.301      ;
; -2.710 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -2.385     ; 1.301      ;
+--------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                           ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 3.433 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -2.385     ; 1.301      ;
; 3.433 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -2.385     ; 1.301      ;
; 3.433 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -2.385     ; 1.301      ;
; 3.433 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -2.385     ; 1.301      ;
; 3.433 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -2.385     ; 1.301      ;
; 3.433 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -2.385     ; 1.301      ;
; 3.433 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -2.385     ; 1.301      ;
; 3.433 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -2.385     ; 1.301      ;
; 3.433 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -2.385     ; 1.301      ;
; 3.433 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -2.385     ; 1.301      ;
; 3.433 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -2.385     ; 1.301      ;
+-------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_begin   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_begin   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle    ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle2   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle2   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test1|state.s_begin|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test1|state.s_begin|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test1|state.s_idle2|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test1|state.s_idle2|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test1|state.s_idle|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test1|state.s_idle|clk                  ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|inclk[0] ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|outclk   ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[0]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[1]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[2]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[3]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[4]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[5]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[6]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[7]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|running_clk|clk                     ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|count[1]|clk                          ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|running_clk|clk                       ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|inclk[0] ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|outclk   ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[0]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[1]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[2]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[3]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[4]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[5]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[6]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[7]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|running_clk|clk                     ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|count[1]|clk                          ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|running_clk|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset_n   ; CLOCK_50   ; 3.162 ; 3.162 ; Rise       ; CLOCK_50        ;
; start_n   ; CLOCK_50   ; 4.175 ; 4.175 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset_n   ; CLOCK_50   ; -2.928 ; -2.928 ; Rise       ; CLOCK_50        ;
; start_n   ; CLOCK_50   ; -3.262 ; -3.262 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; BCK       ; CLOCK_50   ; 4.170 ; 4.170 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; LRCK      ; CLOCK_50   ; 4.122 ; 4.122 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ; 2.720 ;       ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ;       ; 2.720 ; Fall       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; BCK       ; CLOCK_50   ; 4.170 ; 4.170 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; LRCK      ; CLOCK_50   ; 4.122 ; 4.122 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ; 2.720 ;       ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ;       ; 2.720 ; Fall       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 19.184 ; 0.000         ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 57.100 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.215 ; 0.000         ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.215 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast Model Recovery Summary                                    ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -1.371 ; -15.081       ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Removal Summary                                    ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 2.204 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 9.000  ; 0.000         ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 28.523 ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                 ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.184 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_begin ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.848      ;
; 19.503 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.529      ;
; 19.643 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.389      ;
; 19.665 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.367      ;
; 19.665 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.367      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 57.100 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.979      ;
; 57.207 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.872      ;
; 57.228 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.851      ;
; 57.276 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.803      ;
; 57.290 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.789      ;
; 57.346 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.733      ;
; 57.558 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.521      ;
; 57.673 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.406      ;
; 57.676 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.403      ;
; 57.793 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.286      ;
; 57.796 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.283      ;
; 57.814 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.265      ;
; 57.817 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.262      ;
; 57.893 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.186      ;
; 57.917 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.162      ;
; 57.920 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.159      ;
; 57.931 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.148      ;
; 57.934 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.145      ;
; 58.020 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.059      ;
; 58.022 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 1.057      ;
; 58.131 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.948      ;
; 58.134 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.945      ;
; 58.143 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.936      ;
; 58.178 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.901      ;
; 58.213 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.866      ;
; 58.248 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.831      ;
; 58.250 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.829      ;
; 58.271 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.808      ;
; 58.283 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.796      ;
; 58.285 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.794      ;
; 58.306 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.773      ;
; 58.319 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.760      ;
; 58.320 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.759      ;
; 58.333 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.746      ;
; 58.341 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.738      ;
; 58.348 ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.731      ;
; 58.354 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.725      ;
; 58.355 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.724      ;
; 58.384 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.695      ;
; 58.387 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.692      ;
; 58.473 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.606      ;
; 58.477 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.602      ;
; 58.477 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.602      ;
; 58.481 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.598      ;
; 58.492 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.587      ;
; 58.492 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.587      ;
; 58.493 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.586      ;
; 58.604 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.475      ;
; 58.690 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.389      ;
; 58.712 ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.367      ;
; 58.712 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 59.047       ; 0.000      ; 0.367      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                 ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; dac_adc_test_ctrl:test1|state.s_idle  ; dac_adc_test_ctrl:test1|state.s_idle2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.377 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.696 ; dac_adc_test_ctrl:test1|state.s_idle2 ; dac_adc_test_ctrl:test1|state.s_begin ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.848      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.215 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.323 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.434 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.586      ;
; 0.435 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.587      ;
; 0.435 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.587      ;
; 0.446 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.598      ;
; 0.450 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.602      ;
; 0.450 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.602      ;
; 0.454 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.606      ;
; 0.540 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.692      ;
; 0.543 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.695      ;
; 0.572 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.724      ;
; 0.573 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.725      ;
; 0.579 ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.586 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.594 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.746      ;
; 0.607 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.759      ;
; 0.608 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.621 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.773      ;
; 0.642 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.644 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.656 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.668 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.677 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.829      ;
; 0.679 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.831      ;
; 0.695 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.847      ;
; 0.714 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.866      ;
; 0.749 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.901      ;
; 0.784 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.936      ;
; 0.802 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.954      ;
; 0.805 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.957      ;
; 0.834 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.986      ;
; 0.837 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.989      ;
; 0.919 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.921 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.073      ;
; 0.922 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.924 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.990 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.142      ;
; 0.993 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.145      ;
; 1.034 ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.186      ;
; 1.038 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.190      ;
; 1.041 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.193      ;
; 1.249 ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.401      ;
; 1.271 ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.423      ;
; 1.287 ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.439      ;
; 1.289 ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.441      ;
; 1.362 ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.368 ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.520      ;
; 1.371 ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                           ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -1.371 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -1.605     ; 0.738      ;
; -1.371 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -1.605     ; 0.738      ;
; -1.371 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -1.605     ; 0.738      ;
; -1.371 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -1.605     ; 0.738      ;
; -1.371 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -1.605     ; 0.738      ;
; -1.371 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -1.605     ; 0.738      ;
; -1.371 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -1.605     ; 0.738      ;
; -1.371 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -1.605     ; 0.738      ;
; -1.371 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -1.605     ; 0.738      ;
; -1.371 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -1.605     ; 0.738      ;
; -1.371 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.940        ; -1.605     ; 0.738      ;
+--------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                           ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 2.204 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -1.605     ; 0.738      ;
; 2.204 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -1.605     ; 0.738      ;
; 2.204 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -1.605     ; 0.738      ;
; 2.204 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -1.605     ; 0.738      ;
; 2.204 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -1.605     ; 0.738      ;
; 2.204 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -1.605     ; 0.738      ;
; 2.204 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -1.605     ; 0.738      ;
; 2.204 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -1.605     ; 0.738      ;
; 2.204 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -1.605     ; 0.738      ;
; 2.204 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -1.605     ; 0.738      ;
; 2.204 ; dac_adc_test_ctrl:test1|state.s_begin ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ; CLOCK_50     ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; -0.013       ; -1.605     ; 0.738      ;
+-------+---------------------------------------+---------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_begin   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_begin   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle    ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle2   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; dac_adc_test_ctrl:test1|state.s_idle2   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test1|state.s_begin|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test1|state.s_begin|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test1|state.s_idle2|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test1|state.s_idle2|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; test1|state.s_idle|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; test1|state.s_idle|clk                  ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'test0|dac_pll|altpll_0|sd1|pll|clk[0]'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ;
; 28.523 ; 29.523       ; 1.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[0]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[1]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[2]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[3]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[4]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[5]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[6]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|count[7]    ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_384|running_clk ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|count[1]      ;
; 28.524 ; 29.524       ; 1.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; dac_adc_test:test0|clk_div_2N:div_8|running_clk   ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|inclk[0] ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|outclk   ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[0]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[1]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[2]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[3]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[4]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[5]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[6]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[7]|clk                        ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|running_clk|clk                     ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|count[1]|clk                          ;
; 29.523 ; 29.523       ; 0.000          ; High Pulse Width ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|running_clk|clk                       ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|inclk[0] ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|dac_pll|altpll_0|sd1|_clk0~clkctrl|outclk   ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[0]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[1]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[2]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[3]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[4]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[5]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[6]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|count[7]|clk                        ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_384|running_clk|clk                     ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|count[1]|clk                          ;
; 29.524 ; 29.524       ; 0.000          ; Low Pulse Width  ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; Rise       ; test0|div_8|running_clk|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset_n   ; CLOCK_50   ; 1.755 ; 1.755 ; Rise       ; CLOCK_50        ;
; start_n   ; CLOCK_50   ; 2.239 ; 2.239 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset_n   ; CLOCK_50   ; -1.632 ; -1.632 ; Rise       ; CLOCK_50        ;
; start_n   ; CLOCK_50   ; -1.796 ; -1.796 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; BCK       ; CLOCK_50   ; 2.078 ; 2.078 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; LRCK      ; CLOCK_50   ; 2.039 ; 2.039 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ; 1.299 ;       ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ;       ; 1.299 ; Fall       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; BCK       ; CLOCK_50   ; 2.078 ; 2.078 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; LRCK      ; CLOCK_50   ; 2.039 ; 2.039 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ; 1.299 ;       ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ;       ; 1.299 ; Fall       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; 18.284 ; 0.215 ; -2.710   ; 2.204   ; 9.000               ;
;  CLOCK_50                              ; 18.284 ; 0.215 ; N/A      ; N/A     ; 9.000               ;
;  test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 54.736 ; 0.215 ; -2.710   ; 2.204   ; 28.523              ;
; Design-wide TNS                        ; 0.0    ; 0.0   ; -29.81   ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 0.000  ; 0.000 ; -29.810  ; 0.000   ; 0.000               ;
+----------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset_n   ; CLOCK_50   ; 3.162 ; 3.162 ; Rise       ; CLOCK_50        ;
; start_n   ; CLOCK_50   ; 4.175 ; 4.175 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset_n   ; CLOCK_50   ; -1.632 ; -1.632 ; Rise       ; CLOCK_50        ;
; start_n   ; CLOCK_50   ; -1.796 ; -1.796 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; BCK       ; CLOCK_50   ; 4.170 ; 4.170 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; LRCK      ; CLOCK_50   ; 4.122 ; 4.122 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ; 2.720 ;       ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ;       ; 2.720 ; Fall       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; BCK       ; CLOCK_50   ; 2.078 ; 2.078 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; LRCK      ; CLOCK_50   ; 2.039 ; 2.039 ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ; 1.299 ;       ; Rise       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
; SCK       ; CLOCK_50   ;       ; 1.299 ; Fall       ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 5        ; 0        ; 0        ; 0        ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 135      ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 5        ; 0        ; 0        ; 0        ;
; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 135      ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+---------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 11       ; 0        ; 0        ; 0        ;
+------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+---------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; test0|dac_pll|altpll_0|sd1|pll|clk[0] ; 11       ; 0        ; 0        ; 0        ;
+------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Mar 28 11:16:56 2016
Info: Command: quartus_sta Final_Project -c Final_Project
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'clk_pll/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Final_Project.out.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {test0|dac_pll|altpll_0|sd1|pll|inclk[0]} -divide_by 62 -multiply_by 21 -duty_cycle 50.00 -name {test0|dac_pll|altpll_0|sd1|pll|clk[0]} {test0|dac_pll|altpll_0|sd1|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 18.284
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.284         0.000 CLOCK_50 
    Info (332119):    54.736         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case recovery slack is -2.710
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.710       -29.810 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case removal slack is 3.433
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.433         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    28.523         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 19.184
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    19.184         0.000 CLOCK_50 
    Info (332119):    57.100         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case recovery slack is -1.371
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.371       -15.081 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case removal slack is 2.204
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.204         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    28.523         0.000 test0|dac_pll|altpll_0|sd1|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 446 megabytes
    Info: Processing ended: Mon Mar 28 11:16:57 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


