var group__group__adcmic__data__structures =
[
    [ "MXS40ADCMIC_Type", "struct_m_x_s40_a_d_c_m_i_c___type.html", null ],
    [ "cy_stc_adcmic_audio_analog_path_config_t", "structcy__stc__adcmic__audio__analog__path__config__t.html", [
      [ "micBias", "structcy__stc__adcmic__audio__analog__path__config__t.html#a6ecde6a6ba6b2fb04ebadac70d427d57", null ],
      [ "micBiasLz", "structcy__stc__adcmic__audio__analog__path__config__t.html#a7b41f3fb4a9d7884d9f3f4314b174d33", null ],
      [ "micPd", "structcy__stc__adcmic__audio__analog__path__config__t.html#a413b565d067267f5b01df0bcdb870d8f", null ],
      [ "micClamp", "structcy__stc__adcmic__audio__analog__path__config__t.html#a5458f4253562dd93154c6dde01ea3d5d", null ],
      [ "pgaGain", "structcy__stc__adcmic__audio__analog__path__config__t.html#ae8bb47afa6c7df2f1b26671e11c3af0e", null ],
      [ "pgaInCm", "structcy__stc__adcmic__audio__analog__path__config__t.html#a759b017aa23bf41f363e84c262b885ee", null ],
      [ "pgaOutCm", "structcy__stc__adcmic__audio__analog__path__config__t.html#a10abc0e49357112679b6bb5f68648197", null ]
    ] ],
    [ "cy_stc_adcmic_audio_digital_path_config_t", "structcy__stc__adcmic__audio__digital__path__config__t.html", [
      [ "clockDiv", "structcy__stc__adcmic__audio__digital__path__config__t.html#ac41b425c3e177c3fc3c522792f31e567", null ],
      [ "clockInv", "structcy__stc__adcmic__audio__digital__path__config__t.html#a768255b37519d4ed47e4ce1526bbee80", null ],
      [ "latchDelay", "structcy__stc__adcmic__audio__digital__path__config__t.html#a9e56bed2a6cb64f7dc02b6fa984c1c72", null ]
    ] ],
    [ "cy_stc_adcmic_dc_path_config_t", "structcy__stc__adcmic__dc__path__config__t.html", [
      [ "range", "structcy__stc__adcmic__dc__path__config__t.html#a5f73fa33c1ea1e1d3e415c9854013dae", null ],
      [ "input", "structcy__stc__adcmic__dc__path__config__t.html#a1d24fab7a1221e15b5f9d12134247802", null ],
      [ "tmrLatch", "structcy__stc__adcmic__dc__path__config__t.html#ac01bb12f0a14ff3de199e3480c1e899b", null ],
      [ "time", "structcy__stc__adcmic__dc__path__config__t.html#a7c9de17fa8c424332f71cecf70cec65e", null ]
    ] ],
    [ "cy_stc_adcmic_biquad_config_t", "structcy__stc__adcmic__biquad__config__t.html", [
      [ "bq0_num1_coeff", "structcy__stc__adcmic__biquad__config__t.html#aa963e3dadd68686606ad8a3c65e07959", null ],
      [ "bq0_num2_coeff", "structcy__stc__adcmic__biquad__config__t.html#a9ddf53e62b0b32af0150af151ad42058", null ],
      [ "bq0_num3_coeff", "structcy__stc__adcmic__biquad__config__t.html#abcce0e403bb0734485f9205b8aced3e3", null ],
      [ "bq0_den2_coeff", "structcy__stc__adcmic__biquad__config__t.html#aeee08894ecd27f48252ed502a6f65b39", null ],
      [ "bq0_den3_coeff", "structcy__stc__adcmic__biquad__config__t.html#adeaa6e2c8a7c176aab289e09246f2538", null ],
      [ "bq1_num1_coeff", "structcy__stc__adcmic__biquad__config__t.html#ae5ffeefd8300a543e0f59ecf2507d7d3", null ],
      [ "bq1_num2_coeff", "structcy__stc__adcmic__biquad__config__t.html#a3f8d675f06114db69b994a546a12abfa", null ],
      [ "bq1_num3_coeff", "structcy__stc__adcmic__biquad__config__t.html#a11de3bbecc99e18b6893f729a75e5b8b", null ],
      [ "bq1_den2_coeff", "structcy__stc__adcmic__biquad__config__t.html#a0199d1529933b8ff92d6a3a4d5b8b59b", null ],
      [ "bq1_den3_coeff", "structcy__stc__adcmic__biquad__config__t.html#ac5fc1d9f22f6f83ba80dee912e7e4322", null ],
      [ "bq2_num1_coeff", "structcy__stc__adcmic__biquad__config__t.html#acdce0fc14da59529d79a052ea9a986a7", null ],
      [ "bq2_num2_coeff", "structcy__stc__adcmic__biquad__config__t.html#a6565f4d177163fbc76bc08ca678dcf2f", null ],
      [ "bq2_num3_coeff", "structcy__stc__adcmic__biquad__config__t.html#a68dc6949da3b898994f3d7a4327a1975", null ],
      [ "bq2_den2_coeff", "structcy__stc__adcmic__biquad__config__t.html#a5f841d40e9d74b86511a1c78ccc0c670", null ],
      [ "bq2_den3_coeff", "structcy__stc__adcmic__biquad__config__t.html#abf20fa181a945d2579acebb206d78e74", null ],
      [ "bq3_num1_coeff", "structcy__stc__adcmic__biquad__config__t.html#a08278a756e4c8bc1a57c8bc8bc99f117", null ],
      [ "bq3_num2_coeff", "structcy__stc__adcmic__biquad__config__t.html#ac6bc445cfd50e5532e03f6356826aabf", null ],
      [ "bq3_num3_coeff", "structcy__stc__adcmic__biquad__config__t.html#a6e514f5eceef4f1f03e03cc0d48045ed", null ],
      [ "bq3_den2_coeff", "structcy__stc__adcmic__biquad__config__t.html#a154e904492c5e952bdbf24d1c88fcb9c", null ],
      [ "bq3_den3_coeff", "structcy__stc__adcmic__biquad__config__t.html#ae0c85752c82611f21acc985698fbcbc3", null ],
      [ "bq4_num1_coeff", "structcy__stc__adcmic__biquad__config__t.html#abdcf38890b0d07bab90a19786b11634b", null ],
      [ "bq4_num2_coeff", "structcy__stc__adcmic__biquad__config__t.html#ac836eeb19586717a9a981f01a7761240", null ],
      [ "bq4_num3_coeff", "structcy__stc__adcmic__biquad__config__t.html#a548864ca43e11b91b356ca666a1ac99e", null ],
      [ "bq4_den2_coeff", "structcy__stc__adcmic__biquad__config__t.html#ad8a72bb66db25fa4ec96a83e806757fb", null ],
      [ "bq4_den3_coeff", "structcy__stc__adcmic__biquad__config__t.html#abd43ac6f9101609201df8373f87354d7", null ]
    ] ],
    [ "cy_stc_adcmic_fifo_config_t", "structcy__stc__adcmic__fifo__config__t.html", [
      [ "full", "structcy__stc__adcmic__fifo__config__t.html#a35946231464b1f961459522e7dee707c", null ],
      [ "empty", "structcy__stc__adcmic__fifo__config__t.html#ad8f5cc31246f41074eda8f732dd46d4f", null ]
    ] ],
    [ "cy_stc_adcmic_timer_trigger_config_t", "structcy__stc__adcmic__timer__trigger__config__t.html", [
      [ "timerTrigger", "structcy__stc__adcmic__timer__trigger__config__t.html#a66eeeef711c5d0554429eb1ebc7f5e16", null ],
      [ "fifoTrigger", "structcy__stc__adcmic__timer__trigger__config__t.html#afddc46ea6d5b56b1f930da8c07633434", null ],
      [ "period", "structcy__stc__adcmic__timer__trigger__config__t.html#aa5b95cea91621ea2866a1471ea9b5b64", null ],
      [ "input", "structcy__stc__adcmic__timer__trigger__config__t.html#a4bd64b1e0b3c93b4a432939707a201ed", null ]
    ] ],
    [ "cy_stc_adcmic_config_t", "structcy__stc__adcmic__config__t.html", [
      [ "clockDiv", "structcy__stc__adcmic__config__t.html#a4d3c269ce9081eb9925acd71a687114e", null ],
      [ "source", "structcy__stc__adcmic__config__t.html#ac3abfea173a07fa7c319043b0cd0907d", null ],
      [ "sampleRate", "structcy__stc__adcmic__config__t.html#a49a4fcf76d4890cf0f6713515e50a1bb", null ],
      [ "anaConfig", "structcy__stc__adcmic__config__t.html#af55001e254b5f1d80638a801b8e35259", null ],
      [ "digConfig", "structcy__stc__adcmic__config__t.html#af1dce9bbf3852fcb2f99d2cc973d0fa8", null ],
      [ "dcConfig", "structcy__stc__adcmic__config__t.html#a1c14a3826b2c2f35e874981e641285a4", null ],
      [ "biQuadConfig", "structcy__stc__adcmic__config__t.html#a676cce57e36ac49522822b06b1f1c61e", null ],
      [ "fifoConfig", "structcy__stc__adcmic__config__t.html#ad3d69dde9d5c2aa8c20980110fa27f19", null ],
      [ "tmrTrgConfig", "structcy__stc__adcmic__config__t.html#a9f09d75f60a63261f73178d3e9088596", null ]
    ] ]
];