 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Sun Aug 21 23:23:02 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_Reg_File/registers_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[1][2]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[1][2]/Q (DFFRHQX1M)           0.52       0.52 r
  U0_Reg_File/U4/Y (BUFX4M)                               0.63       1.15 r
  U0_Reg_File/REG1[2] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.15 r
  U0_ALU/B[2] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)       0.00       1.15 r
  U0_ALU/div_57/b[2] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW_div_uns_0)
                                                          0.00       1.15 r
  U0_ALU/div_57/U6/Y (INVX10M)                            0.39       1.54 f
  U0_ALU/div_57/U45/Y (AND3X12M)                          0.32       1.86 f
  U0_ALU/div_57/U3/Y (MX2X3M)                             0.51       2.37 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.43       2.80 r
  U0_ALU/div_57/U43/Y (AND2X12M)                          0.23       3.03 r
  U0_ALU/div_57/U40/Y (MX2X12M)                           0.42       3.44 f
  U0_ALU/div_57/U38/Y (CLKNAND2X8M)                       0.16       3.61 r
  U0_ALU/div_57/U39/Y (NAND3X12M)                         0.13       3.73 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.50       4.23 f
  U0_ALU/div_57/U25/Y (AND2X12M)                          0.27       4.50 f
  U0_ALU/div_57/U15/Y (MX2X2M)                            0.67       5.17 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.45       5.62 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.26       5.88 r
  U0_ALU/div_57/U23/Y (AND2X8M)                           0.38       6.26 r
  U0_ALU/div_57/U22/Y (CLKMX2X4M)                         0.49       6.75 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.67       7.41 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.51       7.92 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.51       8.43 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.40       8.83 f
  U0_ALU/div_57/U27/Y (AND2X12M)                          0.29       9.12 f
  U0_ALU/div_57/U47/Y (MX2X3M)                            0.46       9.58 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.70      10.28 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.47      10.75 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.47      11.22 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.53      11.75 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.25      12.00 r
  U0_ALU/div_57/U46/Y (CLKAND2X16M)                       0.32      12.33 r
  U0_ALU/div_57/U8/Y (MX2X6M)                             0.40      12.72 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.43      13.15 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.27      13.42 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.47      13.89 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_4/CO (ADDFX4M)     0.54      14.43 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX8M)
                                                          0.29      14.72 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.48      15.20 f
  U0_ALU/div_57/U35/Y (AND2X12M)                          0.24      15.44 f
  U0_ALU/div_57/U70/Y (MX2X2M)                            0.31      15.76 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.48      16.24 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX8M)
                                                          0.28      16.51 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.47      16.98 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.55      17.53 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX8M)
                                                          0.31      17.84 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)
                                                          0.32      18.16 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX8M)
                                                          0.28      18.44 f
  U0_ALU/div_57/quotient[0] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW_div_uns_0)
                                                          0.00      18.44 f
  U0_ALU/U39/Y (AOI222X4M)                                0.66      19.10 r
  U0_ALU/U10/Y (AND4X8M)                                  0.33      19.43 r
  U0_ALU/U30/Y (OAI2BB2X8M)                               0.11      19.55 f
  U0_ALU/result_reg[0]/D (DFFRX1M)                        0.00      19.55 f
  data arrival time                                                 19.55

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[0]/CK (DFFRX1M)                       0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                -19.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U0_Reg_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[0][1]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[0][1]/Q (DFFRHQX1M)           0.51       0.51 r
  U0_Reg_File/U10/Y (INVXLM)                              0.42       0.93 f
  U0_Reg_File/U11/Y (INVX2M)                              0.65       1.58 r
  U0_Reg_File/REG0[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.58 r
  U0_ALU/A[1] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)       0.00       1.58 r
  U0_ALU/U42/Y (CLKINVX1M)                                0.87       2.46 f
  U0_ALU/U120/Y (INVX4M)                                  0.96       3.42 r
  U0_ALU/mult_51/A[1] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0)
                                                          0.00       3.42 r
  U0_ALU/mult_51/U43/Y (INVX4M)                           0.67       4.09 f
  U0_ALU/mult_51/U18/Y (NOR2X2M)                          0.88       4.97 r
  U0_ALU/mult_51/U45/Y (XOR2X1M)                          0.69       5.66 r
  U0_ALU/mult_51/S2_2_2/CO (ADDFX2M)                      0.56       6.22 r
  U0_ALU/mult_51/S2_3_2/CO (ADDFX2M)                      0.77       6.99 r
  U0_ALU/mult_51/S2_4_2/CO (ADDFX2M)                      0.77       7.75 r
  U0_ALU/mult_51/S2_5_2/CO (ADDFX2M)                      0.77       8.52 r
  U0_ALU/mult_51/S2_6_2/CO (ADDFX2M)                      0.77       9.29 r
  U0_ALU/mult_51/S4_2/CO (ADDFX2M)                        0.93      10.22 r
  U0_ALU/mult_51/U33/Y (CLKXOR2X2M)                       0.68      10.90 f
  U0_ALU/mult_51/FS_1/A[8] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1)
                                                          0.00      10.90 f
  U0_ALU/mult_51/FS_1/U7/Y (NOR2X2M)                      0.86      11.76 r
  U0_ALU/mult_51/FS_1/U32/Y (OA21X1M)                     0.74      12.50 r
  U0_ALU/mult_51/FS_1/U3/Y (AOI2BB1X2M)                   0.91      13.41 r
  U0_ALU/mult_51/FS_1/U29/Y (OA21X1M)                     0.78      14.18 r
  U0_ALU/mult_51/FS_1/U2/Y (OAI21BX4M)                    0.46      14.64 f
  U0_ALU/mult_51/FS_1/U24/Y (OAI21X1M)                    0.73      15.37 r
  U0_ALU/mult_51/FS_1/U23/Y (OAI2BB1X1M)                  0.50      15.87 f
  U0_ALU/mult_51/FS_1/U11/Y (CLKXOR2X2M)                  0.55      16.41 f
  U0_ALU/mult_51/FS_1/SUM[13] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1)
                                                          0.00      16.41 f
  U0_ALU/mult_51/PRODUCT[15] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0)
                                                          0.00      16.41 f
  U0_ALU/U158/Y (AOI221X2M)                               0.87      17.28 r
  U0_ALU/U157/Y (INVX2M)                                  0.33      17.61 f
  U0_ALU/result_reg[15]/D (DFFRX1M)                       0.00      17.61 f
  data arrival time                                                 17.61

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[15]/CK (DFFRX1M)                      0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -17.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: U0_Reg_File/registers_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[1][2]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[1][2]/Q (DFFRHQX1M)           0.52       0.52 r
  U0_Reg_File/U4/Y (BUFX4M)                               0.63       1.15 r
  U0_Reg_File/REG1[2] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.15 r
  U0_ALU/B[2] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)       0.00       1.15 r
  U0_ALU/div_57/b[2] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW_div_uns_0)
                                                          0.00       1.15 r
  U0_ALU/div_57/U6/Y (INVX10M)                            0.39       1.54 f
  U0_ALU/div_57/U45/Y (AND3X12M)                          0.32       1.86 f
  U0_ALU/div_57/U3/Y (MX2X3M)                             0.51       2.37 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.43       2.80 r
  U0_ALU/div_57/U43/Y (AND2X12M)                          0.23       3.03 r
  U0_ALU/div_57/U40/Y (MX2X12M)                           0.42       3.44 f
  U0_ALU/div_57/U38/Y (CLKNAND2X8M)                       0.16       3.61 r
  U0_ALU/div_57/U39/Y (NAND3X12M)                         0.13       3.73 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.50       4.23 f
  U0_ALU/div_57/U25/Y (AND2X12M)                          0.27       4.50 f
  U0_ALU/div_57/U15/Y (MX2X2M)                            0.67       5.17 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.45       5.62 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.26       5.88 r
  U0_ALU/div_57/U23/Y (AND2X8M)                           0.38       6.26 r
  U0_ALU/div_57/U22/Y (CLKMX2X4M)                         0.49       6.75 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.67       7.41 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.51       7.92 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.51       8.43 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.40       8.83 f
  U0_ALU/div_57/U27/Y (AND2X12M)                          0.29       9.12 f
  U0_ALU/div_57/U47/Y (MX2X3M)                            0.46       9.58 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.70      10.28 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.47      10.75 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.47      11.22 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.53      11.75 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.25      12.00 r
  U0_ALU/div_57/U46/Y (CLKAND2X16M)                       0.32      12.33 r
  U0_ALU/div_57/U8/Y (MX2X6M)                             0.40      12.72 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.43      13.15 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.27      13.42 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.47      13.89 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_4/CO (ADDFX4M)     0.54      14.43 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX8M)
                                                          0.29      14.72 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.48      15.20 f
  U0_ALU/div_57/U35/Y (AND2X12M)                          0.24      15.44 f
  U0_ALU/div_57/U34/Y (BUFX24M)                           0.20      15.64 f
  U0_ALU/div_57/quotient[1] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW_div_uns_0)
                                                          0.00      15.64 f
  U0_ALU/U64/Y (AND2X1M)                                  0.35      15.99 f
  U0_ALU/U9/Y (NOR3X2M)                                   0.70      16.69 r
  U0_ALU/U60/Y (AND4X2M)                                  0.45      17.14 r
  U0_ALU/U146/Y (OAI2BB2X1M)                              0.39      17.53 f
  U0_ALU/result_reg[1]/D (DFFRX1M)                        0.00      17.53 f
  data arrival time                                                 17.53

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[1]/CK (DFFRX1M)                       0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                -17.53
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: U0_Reg_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[0][1]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[0][1]/Q (DFFRHQX1M)           0.51       0.51 r
  U0_Reg_File/U10/Y (INVXLM)                              0.42       0.93 f
  U0_Reg_File/U11/Y (INVX2M)                              0.65       1.58 r
  U0_Reg_File/REG0[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.58 r
  U0_ALU/A[1] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)       0.00       1.58 r
  U0_ALU/U42/Y (CLKINVX1M)                                0.87       2.46 f
  U0_ALU/U120/Y (INVX4M)                                  0.96       3.42 r
  U0_ALU/mult_51/A[1] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0)
                                                          0.00       3.42 r
  U0_ALU/mult_51/U43/Y (INVX4M)                           0.67       4.09 f
  U0_ALU/mult_51/U18/Y (NOR2X2M)                          0.88       4.97 r
  U0_ALU/mult_51/U45/Y (XOR2X1M)                          0.69       5.66 r
  U0_ALU/mult_51/S2_2_2/CO (ADDFX2M)                      0.56       6.22 r
  U0_ALU/mult_51/S2_3_2/CO (ADDFX2M)                      0.77       6.99 r
  U0_ALU/mult_51/S2_4_2/CO (ADDFX2M)                      0.77       7.75 r
  U0_ALU/mult_51/S2_5_2/CO (ADDFX2M)                      0.77       8.52 r
  U0_ALU/mult_51/S2_6_2/CO (ADDFX2M)                      0.77       9.29 r
  U0_ALU/mult_51/S4_2/CO (ADDFX2M)                        0.93      10.22 r
  U0_ALU/mult_51/U33/Y (CLKXOR2X2M)                       0.68      10.90 f
  U0_ALU/mult_51/FS_1/A[8] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1)
                                                          0.00      10.90 f
  U0_ALU/mult_51/FS_1/U7/Y (NOR2X2M)                      0.86      11.76 r
  U0_ALU/mult_51/FS_1/U32/Y (OA21X1M)                     0.74      12.50 r
  U0_ALU/mult_51/FS_1/U3/Y (AOI2BB1X2M)                   0.91      13.41 r
  U0_ALU/mult_51/FS_1/U29/Y (OA21X1M)                     0.78      14.18 r
  U0_ALU/mult_51/FS_1/U2/Y (OAI21BX4M)                    0.46      14.64 f
  U0_ALU/mult_51/FS_1/U25/Y (XOR3XLM)                     0.69      15.33 f
  U0_ALU/mult_51/FS_1/SUM[12] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1)
                                                          0.00      15.33 f
  U0_ALU/mult_51/PRODUCT[14] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0)
                                                          0.00      15.33 f
  U0_ALU/U156/Y (AOI221X2M)                               0.90      16.23 r
  U0_ALU/U155/Y (INVX2M)                                  0.33      16.56 f
  U0_ALU/result_reg[14]/D (DFFRX1M)                       0.00      16.56 f
  data arrival time                                                 16.56

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[14]/CK (DFFRX1M)                      0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -16.56
  --------------------------------------------------------------------------
  slack (MET)                                                        3.03


  Startpoint: U0_Reg_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[0][1]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[0][1]/Q (DFFRHQX1M)           0.51       0.51 r
  U0_Reg_File/U10/Y (INVXLM)                              0.42       0.93 f
  U0_Reg_File/U11/Y (INVX2M)                              0.65       1.58 r
  U0_Reg_File/REG0[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.58 r
  U0_ALU/A[1] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)       0.00       1.58 r
  U0_ALU/U42/Y (CLKINVX1M)                                0.87       2.46 f
  U0_ALU/U120/Y (INVX4M)                                  0.96       3.42 r
  U0_ALU/mult_51/A[1] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0)
                                                          0.00       3.42 r
  U0_ALU/mult_51/U43/Y (INVX4M)                           0.67       4.09 f
  U0_ALU/mult_51/U18/Y (NOR2X2M)                          0.88       4.97 r
  U0_ALU/mult_51/U45/Y (XOR2X1M)                          0.69       5.66 r
  U0_ALU/mult_51/S2_2_2/CO (ADDFX2M)                      0.56       6.22 r
  U0_ALU/mult_51/S2_3_2/CO (ADDFX2M)                      0.77       6.99 r
  U0_ALU/mult_51/S2_4_2/CO (ADDFX2M)                      0.77       7.75 r
  U0_ALU/mult_51/S2_5_2/CO (ADDFX2M)                      0.77       8.52 r
  U0_ALU/mult_51/S2_6_2/CO (ADDFX2M)                      0.77       9.29 r
  U0_ALU/mult_51/S4_2/CO (ADDFX2M)                        0.93      10.22 r
  U0_ALU/mult_51/U33/Y (CLKXOR2X2M)                       0.68      10.90 f
  U0_ALU/mult_51/FS_1/A[8] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1)
                                                          0.00      10.90 f
  U0_ALU/mult_51/FS_1/U7/Y (NOR2X2M)                      0.86      11.76 r
  U0_ALU/mult_51/FS_1/U32/Y (OA21X1M)                     0.74      12.50 r
  U0_ALU/mult_51/FS_1/U3/Y (AOI2BB1X2M)                   0.91      13.41 r
  U0_ALU/mult_51/FS_1/U29/Y (OA21X1M)                     0.78      14.18 r
  U0_ALU/mult_51/FS_1/U26/Y (XNOR2X1M)                    0.49      14.67 f
  U0_ALU/mult_51/FS_1/SUM[11] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1)
                                                          0.00      14.67 f
  U0_ALU/mult_51/PRODUCT[13] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0)
                                                          0.00      14.67 f
  U0_ALU/U167/Y (AOI221X2M)                               0.91      15.58 r
  U0_ALU/U166/Y (INVX2M)                                  0.33      15.91 f
  U0_ALU/result_reg[13]/D (DFFRX1M)                       0.00      15.91 f
  data arrival time                                                 15.91

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[13]/CK (DFFRX1M)                      0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -15.91
  --------------------------------------------------------------------------
  slack (MET)                                                        3.68


  Startpoint: U0_Reg_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[0][1]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[0][1]/Q (DFFRHQX1M)           0.51       0.51 r
  U0_Reg_File/U10/Y (INVXLM)                              0.42       0.93 f
  U0_Reg_File/U11/Y (INVX2M)                              0.65       1.58 r
  U0_Reg_File/REG0[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.58 r
  U0_ALU/A[1] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)       0.00       1.58 r
  U0_ALU/U42/Y (CLKINVX1M)                                0.87       2.46 f
  U0_ALU/U120/Y (INVX4M)                                  0.96       3.42 r
  U0_ALU/mult_51/A[1] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0)
                                                          0.00       3.42 r
  U0_ALU/mult_51/U43/Y (INVX4M)                           0.67       4.09 f
  U0_ALU/mult_51/U18/Y (NOR2X2M)                          0.88       4.97 r
  U0_ALU/mult_51/U45/Y (XOR2X1M)                          0.69       5.66 r
  U0_ALU/mult_51/S2_2_2/CO (ADDFX2M)                      0.56       6.22 r
  U0_ALU/mult_51/S2_3_2/CO (ADDFX2M)                      0.77       6.99 r
  U0_ALU/mult_51/S2_4_2/CO (ADDFX2M)                      0.77       7.75 r
  U0_ALU/mult_51/S2_5_2/CO (ADDFX2M)                      0.77       8.52 r
  U0_ALU/mult_51/S2_6_2/CO (ADDFX2M)                      0.77       9.29 r
  U0_ALU/mult_51/S4_2/CO (ADDFX2M)                        0.93      10.22 r
  U0_ALU/mult_51/U33/Y (CLKXOR2X2M)                       0.68      10.90 f
  U0_ALU/mult_51/FS_1/A[8] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1)
                                                          0.00      10.90 f
  U0_ALU/mult_51/FS_1/U7/Y (NOR2X2M)                      0.86      11.76 r
  U0_ALU/mult_51/FS_1/U32/Y (OA21X1M)                     0.74      12.50 r
  U0_ALU/mult_51/FS_1/U3/Y (AOI2BB1X2M)                   0.91      13.41 r
  U0_ALU/mult_51/FS_1/U30/Y (CLKXOR2X2M)                  0.66      14.07 f
  U0_ALU/mult_51/FS_1/SUM[10] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1)
                                                          0.00      14.07 f
  U0_ALU/mult_51/PRODUCT[12] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0)
                                                          0.00      14.07 f
  U0_ALU/U165/Y (AOI221X2M)                               0.87      14.93 r
  U0_ALU/U164/Y (INVX2M)                                  0.33      15.26 f
  U0_ALU/result_reg[12]/D (DFFRX1M)                       0.00      15.26 f
  data arrival time                                                 15.26

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[12]/CK (DFFRX1M)                      0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -15.26
  --------------------------------------------------------------------------
  slack (MET)                                                        4.33


  Startpoint: U0_Reg_File/registers_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[1][2]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[1][2]/Q (DFFRHQX1M)           0.52       0.52 r
  U0_Reg_File/U4/Y (BUFX4M)                               0.63       1.15 r
  U0_Reg_File/REG1[2] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.15 r
  U0_ALU/B[2] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)       0.00       1.15 r
  U0_ALU/div_57/b[2] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW_div_uns_0)
                                                          0.00       1.15 r
  U0_ALU/div_57/U6/Y (INVX10M)                            0.39       1.54 f
  U0_ALU/div_57/U45/Y (AND3X12M)                          0.32       1.86 f
  U0_ALU/div_57/U3/Y (MX2X3M)                             0.51       2.37 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.43       2.80 r
  U0_ALU/div_57/U43/Y (AND2X12M)                          0.23       3.03 r
  U0_ALU/div_57/U40/Y (MX2X12M)                           0.42       3.44 f
  U0_ALU/div_57/U38/Y (CLKNAND2X8M)                       0.16       3.61 r
  U0_ALU/div_57/U39/Y (NAND3X12M)                         0.13       3.73 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.50       4.23 f
  U0_ALU/div_57/U25/Y (AND2X12M)                          0.27       4.50 f
  U0_ALU/div_57/U15/Y (MX2X2M)                            0.67       5.17 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.45       5.62 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.26       5.88 r
  U0_ALU/div_57/U23/Y (AND2X8M)                           0.38       6.26 r
  U0_ALU/div_57/U22/Y (CLKMX2X4M)                         0.41       6.67 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.69       7.36 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.47       7.83 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.47       8.30 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.40       8.70 r
  U0_ALU/div_57/U27/Y (AND2X12M)                          0.37       9.07 r
  U0_ALU/div_57/U47/Y (MX2X3M)                            0.40       9.47 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.63      10.10 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.51      10.60 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.51      11.11 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.55      11.66 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.31      11.97 f
  U0_ALU/div_57/U46/Y (CLKAND2X16M)                       0.32      12.29 f
  U0_ALU/div_57/quotient[2] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW_div_uns_0)
                                                          0.00      12.29 f
  U0_ALU/U97/Y (AOI222X2M)                                0.79      13.08 r
  U0_ALU/U151/Y (NAND4BX1M)                               0.73      13.81 f
  U0_ALU/U150/Y (AO22X1M)                                 0.83      14.64 f
  U0_ALU/result_reg[2]/D (DFFRX1M)                        0.00      14.64 f
  data arrival time                                                 14.64

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[2]/CK (DFFRX1M)                       0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -14.64
  --------------------------------------------------------------------------
  slack (MET)                                                        4.96


  Startpoint: U0_Reg_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[0][1]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[0][1]/Q (DFFRHQX1M)           0.51       0.51 r
  U0_Reg_File/U10/Y (INVXLM)                              0.42       0.93 f
  U0_Reg_File/U11/Y (INVX2M)                              0.65       1.58 r
  U0_Reg_File/REG0[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.58 r
  U0_ALU/A[1] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)       0.00       1.58 r
  U0_ALU/U42/Y (CLKINVX1M)                                0.87       2.46 f
  U0_ALU/U120/Y (INVX4M)                                  0.96       3.42 r
  U0_ALU/mult_51/A[1] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0)
                                                          0.00       3.42 r
  U0_ALU/mult_51/U43/Y (INVX4M)                           0.67       4.09 f
  U0_ALU/mult_51/U18/Y (NOR2X2M)                          0.88       4.97 r
  U0_ALU/mult_51/U45/Y (XOR2X1M)                          0.69       5.66 r
  U0_ALU/mult_51/S2_2_2/CO (ADDFX2M)                      0.56       6.22 r
  U0_ALU/mult_51/S2_3_2/CO (ADDFX2M)                      0.77       6.99 r
  U0_ALU/mult_51/S2_4_2/CO (ADDFX2M)                      0.77       7.75 r
  U0_ALU/mult_51/S2_5_2/CO (ADDFX2M)                      0.77       8.52 r
  U0_ALU/mult_51/S2_6_2/CO (ADDFX2M)                      0.77       9.29 r
  U0_ALU/mult_51/S4_2/CO (ADDFX2M)                        0.93      10.22 r
  U0_ALU/mult_51/U33/Y (CLKXOR2X2M)                       0.68      10.90 f
  U0_ALU/mult_51/FS_1/A[8] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1)
                                                          0.00      10.90 f
  U0_ALU/mult_51/FS_1/U7/Y (NOR2X2M)                      0.86      11.76 r
  U0_ALU/mult_51/FS_1/U32/Y (OA21X1M)                     0.74      12.50 r
  U0_ALU/mult_51/FS_1/U19/Y (XNOR2X1M)                    0.48      12.98 f
  U0_ALU/mult_51/FS_1/SUM[9] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1)
                                                          0.00      12.98 f
  U0_ALU/mult_51/PRODUCT[11] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0)
                                                          0.00      12.98 f
  U0_ALU/U175/Y (AOI221X2M)                               0.91      13.89 r
  U0_ALU/U174/Y (INVX2M)                                  0.33      14.22 f
  U0_ALU/result_reg[11]/D (DFFRX1M)                       0.00      14.22 f
  data arrival time                                                 14.22

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[11]/CK (DFFRX1M)                      0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -14.22
  --------------------------------------------------------------------------
  slack (MET)                                                        5.37


  Startpoint: U0_Reg_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[0][1]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[0][1]/Q (DFFRHQX1M)           0.51       0.51 r
  U0_Reg_File/U10/Y (INVXLM)                              0.42       0.93 f
  U0_Reg_File/U11/Y (INVX2M)                              0.65       1.58 r
  U0_Reg_File/REG0[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.58 r
  U0_ALU/A[1] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)       0.00       1.58 r
  U0_ALU/U42/Y (CLKINVX1M)                                0.87       2.46 f
  U0_ALU/U120/Y (INVX4M)                                  0.96       3.42 r
  U0_ALU/mult_51/A[1] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0)
                                                          0.00       3.42 r
  U0_ALU/mult_51/U43/Y (INVX4M)                           0.67       4.09 f
  U0_ALU/mult_51/U18/Y (NOR2X2M)                          0.88       4.97 r
  U0_ALU/mult_51/U45/Y (XOR2X1M)                          0.69       5.66 r
  U0_ALU/mult_51/S2_2_2/CO (ADDFX2M)                      0.56       6.22 r
  U0_ALU/mult_51/S2_3_2/CO (ADDFX2M)                      0.77       6.99 r
  U0_ALU/mult_51/S2_4_2/CO (ADDFX2M)                      0.77       7.75 r
  U0_ALU/mult_51/S2_5_2/CO (ADDFX2M)                      0.77       8.52 r
  U0_ALU/mult_51/S2_6_2/CO (ADDFX2M)                      0.77       9.29 r
  U0_ALU/mult_51/S4_2/CO (ADDFX2M)                        0.93      10.22 r
  U0_ALU/mult_51/U33/Y (CLKXOR2X2M)                       0.68      10.90 f
  U0_ALU/mult_51/FS_1/A[8] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1)
                                                          0.00      10.90 f
  U0_ALU/mult_51/FS_1/U7/Y (NOR2X2M)                      0.86      11.76 r
  U0_ALU/mult_51/FS_1/U22/Y (NAND2BX1M)                   0.44      12.21 r
  U0_ALU/mult_51/FS_1/U21/Y (CLKXOR2X2M)                  0.49      12.70 f
  U0_ALU/mult_51/FS_1/SUM[8] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1)
                                                          0.00      12.70 f
  U0_ALU/mult_51/PRODUCT[10] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0)
                                                          0.00      12.70 f
  U0_ALU/U173/Y (AOI221X2M)                               0.87      13.56 r
  U0_ALU/U172/Y (INVX2M)                                  0.33      13.90 f
  U0_ALU/result_reg[10]/D (DFFRX1M)                       0.00      13.90 f
  data arrival time                                                 13.90

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[10]/CK (DFFRX1M)                      0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -13.90
  --------------------------------------------------------------------------
  slack (MET)                                                        5.70


  Startpoint: U0_Reg_File/registers_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Reg_File/registers_reg[0][1]/CK (DFFRHQX1M)          0.00       0.00 r
  U0_Reg_File/registers_reg[0][1]/Q (DFFRHQX1M)           0.51       0.51 r
  U0_Reg_File/U10/Y (INVXLM)                              0.42       0.93 f
  U0_Reg_File/U11/Y (INVX2M)                              0.65       1.58 r
  U0_Reg_File/REG0[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.58 r
  U0_ALU/A[1] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)       0.00       1.58 r
  U0_ALU/U42/Y (CLKINVX1M)                                0.87       2.46 f
  U0_ALU/U120/Y (INVX4M)                                  0.96       3.42 r
  U0_ALU/mult_51/A[1] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0)
                                                          0.00       3.42 r
  U0_ALU/mult_51/U43/Y (INVX4M)                           0.67       4.09 f
  U0_ALU/mult_51/U22/Y (NOR2X2M)                          0.88       4.97 r
  U0_ALU/mult_51/U60/Y (XOR2X1M)                          0.69       5.66 r
  U0_ALU/mult_51/S1_2_0/CO (ADDFX2M)                      0.56       6.22 r
  U0_ALU/mult_51/S1_3_0/CO (ADDFX2M)                      0.77       6.99 r
  U0_ALU/mult_51/S1_4_0/CO (ADDFX2M)                      0.77       7.75 r
  U0_ALU/mult_51/S1_5_0/CO (ADDFX2M)                      0.77       8.52 r
  U0_ALU/mult_51/S1_6_0/CO (ADDFX2M)                      0.77       9.29 r
  U0_ALU/mult_51/S4_0/CO (ADDFX2M)                        0.93      10.22 r
  U0_ALU/mult_51/U56/Y (CLKXOR2X2M)                       0.50      10.72 f
  U0_ALU/mult_51/FS_1/A[6] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1)
                                                          0.00      10.72 f
  U0_ALU/mult_51/FS_1/U10/Y (INVX2M)                      0.30      11.02 r
  U0_ALU/mult_51/FS_1/U9/Y (INVX2M)                       0.20      11.21 f
  U0_ALU/mult_51/FS_1/SUM[6] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1)
                                                          0.00      11.21 f
  U0_ALU/mult_51/PRODUCT[8] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0)
                                                          0.00      11.21 f
  U0_ALU/U192/Y (AOI222X2M)                               0.76      11.97 r
  U0_ALU/U191/Y (OAI2B11X1M)                              0.72      12.69 f
  U0_ALU/U190/Y (AO22X1M)                                 0.80      13.49 f
  U0_ALU/result_reg[8]/D (DFFRX1M)                        0.00      13.49 f
  data arrival time                                                 13.49

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[8]/CK (DFFRX1M)                       0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -13.49
  --------------------------------------------------------------------------
  slack (MET)                                                        6.10


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U12/Y (CLKINVX1M)                           0.85       2.45 f
  U0_SYS_CTRL/U19/Y (NOR2X4M)                             1.07       3.52 r
  U0_SYS_CTRL/U59/Y (NAND3X2M)                            0.74       4.26 f
  U0_SYS_CTRL/U137/Y (NAND2X2M)                           0.79       5.05 r
  U0_SYS_CTRL/U16/Y (INVX2M)                              0.70       5.75 f
  U0_SYS_CTRL/U17/Y (NOR2X4M)                             0.82       6.58 r
  U0_SYS_CTRL/ALU_FUN[2] (SYS_CTRL)                       0.00       6.58 r
  U0_ALU/func[2] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)
                                                          0.00       6.58 r
  U0_ALU/U108/Y (INVX2M)                                  0.48       7.06 f
  U0_ALU/U47/Y (NOR2X2M)                                  0.86       7.92 r
  U0_ALU/U6/Y (INVX2M)                                    0.63       8.55 f
  U0_ALU/U87/Y (NOR2BX2M)                                 0.55       9.10 r
  U0_ALU/U86/Y (INVX2M)                                   0.41       9.50 f
  U0_ALU/U74/Y (INVX4M)                                   0.82      10.33 r
  U0_ALU/U128/Y (AOI221X2M)                               0.34      10.67 f
  U0_ALU/U127/Y (OAI222X1M)                               0.87      11.54 r
  U0_ALU/U197/Y (AOI221X2M)                               0.36      11.90 f
  U0_ALU/U195/Y (AOI31X2M)                                0.58      12.48 r
  U0_ALU/U194/Y (AO21XLM)                                 0.59      13.07 r
  U0_ALU/result_reg[7]/D (DFFRX1M)                        0.00      13.07 r
  data arrival time                                                 13.07

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[7]/CK (DFFRX1M)                       0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                -13.07
  --------------------------------------------------------------------------
  slack (MET)                                                        6.40


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U12/Y (CLKINVX1M)                           0.85       2.45 f
  U0_SYS_CTRL/U19/Y (NOR2X4M)                             1.07       3.52 r
  U0_SYS_CTRL/U59/Y (NAND3X2M)                            0.74       4.26 f
  U0_SYS_CTRL/U137/Y (NAND2X2M)                           0.79       5.05 r
  U0_SYS_CTRL/U16/Y (INVX2M)                              0.70       5.75 f
  U0_SYS_CTRL/U18/Y (NOR2X4M)                             0.80       6.56 r
  U0_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                       0.00       6.56 r
  U0_ALU/func[3] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)
                                                          0.00       6.56 r
  U0_ALU/U107/Y (INVX2M)                                  0.49       7.05 f
  U0_ALU/U82/Y (NOR2X4M)                                  0.90       7.95 r
  U0_ALU/U114/Y (OAI2B1X2M)                               0.65       8.60 r
  U0_ALU/U113/Y (INVX2M)                                  0.53       9.13 f
  U0_ALU/U90/Y (INVX6M)                                   0.79       9.92 r
  U0_ALU/U71/Y (INVX4M)                                   0.60      10.52 f
  U0_ALU/U67/Y (CLKAND2X4M)                               0.96      11.48 f
  U0_ALU/U181/Y (AOI221X2M)                               1.02      12.50 r
  U0_ALU/U180/Y (INVX2M)                                  0.33      12.83 f
  U0_ALU/result_reg[9]/D (DFFRX1M)                        0.00      12.83 f
  data arrival time                                                 12.83

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[9]/CK (DFFRX1M)                       0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -12.83
  --------------------------------------------------------------------------
  slack (MET)                                                        6.76


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U12/Y (CLKINVX1M)                           0.85       2.45 f
  U0_SYS_CTRL/U19/Y (NOR2X4M)                             1.07       3.52 r
  U0_SYS_CTRL/U59/Y (NAND3X2M)                            0.74       4.26 f
  U0_SYS_CTRL/U137/Y (NAND2X2M)                           0.79       5.05 r
  U0_SYS_CTRL/U16/Y (INVX2M)                              0.70       5.75 f
  U0_SYS_CTRL/U18/Y (NOR2X4M)                             0.80       6.56 r
  U0_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                       0.00       6.56 r
  U0_ALU/func[3] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)
                                                          0.00       6.56 r
  U0_ALU/U47/Y (NOR2X2M)                                  0.46       7.02 f
  U0_ALU/U6/Y (INVX2M)                                    0.65       7.67 r
  U0_ALU/U12/Y (OR2X2M)                                   0.91       8.59 r
  U0_ALU/U69/Y (INVX4M)                                   0.72       9.31 f
  U0_ALU/U142/Y (AOI221X2M)                               0.88      10.19 r
  U0_ALU/U140/Y (OAI222X1M)                               0.77      10.95 f
  U0_ALU/U187/Y (NAND4BX1M)                               0.92      11.87 f
  U0_ALU/U186/Y (AO22X1M)                                 0.83      12.70 f
  U0_ALU/result_reg[6]/D (DFFRX1M)                        0.00      12.70 f
  data arrival time                                                 12.70

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[6]/CK (DFFRX1M)                       0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -12.70
  --------------------------------------------------------------------------
  slack (MET)                                                        6.90


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U12/Y (CLKINVX1M)                           0.85       2.45 f
  U0_SYS_CTRL/U19/Y (NOR2X4M)                             1.07       3.52 r
  U0_SYS_CTRL/U59/Y (NAND3X2M)                            0.74       4.26 f
  U0_SYS_CTRL/U137/Y (NAND2X2M)                           0.79       5.05 r
  U0_SYS_CTRL/U16/Y (INVX2M)                              0.70       5.75 f
  U0_SYS_CTRL/U18/Y (NOR2X4M)                             0.80       6.56 r
  U0_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                       0.00       6.56 r
  U0_ALU/func[3] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)
                                                          0.00       6.56 r
  U0_ALU/U47/Y (NOR2X2M)                                  0.46       7.02 f
  U0_ALU/U6/Y (INVX2M)                                    0.65       7.67 r
  U0_ALU/U12/Y (OR2X2M)                                   0.91       8.59 r
  U0_ALU/U69/Y (INVX4M)                                   0.72       9.31 f
  U0_ALU/U139/Y (AOI221X2M)                               0.88      10.19 r
  U0_ALU/U137/Y (OAI222X1M)                               0.77      10.95 f
  U0_ALU/U177/Y (NAND4BX1M)                               0.91      11.87 f
  U0_ALU/U176/Y (AO22X1M)                                 0.83      12.69 f
  U0_ALU/result_reg[4]/D (DFFRX1M)                        0.00      12.69 f
  data arrival time                                                 12.69

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[4]/CK (DFFRX1M)                       0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -12.69
  --------------------------------------------------------------------------
  slack (MET)                                                        6.90


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U12/Y (CLKINVX1M)                           0.85       2.45 f
  U0_SYS_CTRL/U19/Y (NOR2X4M)                             1.07       3.52 r
  U0_SYS_CTRL/U59/Y (NAND3X2M)                            0.74       4.26 f
  U0_SYS_CTRL/U137/Y (NAND2X2M)                           0.79       5.05 r
  U0_SYS_CTRL/U16/Y (INVX2M)                              0.70       5.75 f
  U0_SYS_CTRL/U18/Y (NOR2X4M)                             0.80       6.56 r
  U0_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                       0.00       6.56 r
  U0_ALU/func[3] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)
                                                          0.00       6.56 r
  U0_ALU/U47/Y (NOR2X2M)                                  0.46       7.02 f
  U0_ALU/U6/Y (INVX2M)                                    0.65       7.67 r
  U0_ALU/U12/Y (OR2X2M)                                   0.91       8.59 r
  U0_ALU/U68/Y (INVX4M)                                   0.67       9.26 f
  U0_ALU/U136/Y (AOI221X2M)                               0.86      10.12 r
  U0_ALU/U134/Y (OAI222X1M)                               0.77      10.89 f
  U0_ALU/U169/Y (NAND4BX1M)                               0.91      11.80 f
  U0_ALU/U168/Y (AO22X1M)                                 0.83      12.63 f
  U0_ALU/result_reg[3]/D (DFFRX1M)                        0.00      12.63 f
  data arrival time                                                 12.63

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[3]/CK (DFFRX1M)                       0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -12.63
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/result_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U12/Y (CLKINVX1M)                           0.85       2.45 f
  U0_SYS_CTRL/U19/Y (NOR2X4M)                             1.07       3.52 r
  U0_SYS_CTRL/U59/Y (NAND3X2M)                            0.74       4.26 f
  U0_SYS_CTRL/U137/Y (NAND2X2M)                           0.79       5.05 r
  U0_SYS_CTRL/U16/Y (INVX2M)                              0.70       5.75 f
  U0_SYS_CTRL/U18/Y (NOR2X4M)                             0.80       6.56 r
  U0_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                       0.00       6.56 r
  U0_ALU/func[3] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)
                                                          0.00       6.56 r
  U0_ALU/U47/Y (NOR2X2M)                                  0.46       7.02 f
  U0_ALU/U6/Y (INVX2M)                                    0.65       7.67 r
  U0_ALU/U12/Y (OR2X2M)                                   0.91       8.59 r
  U0_ALU/U68/Y (INVX4M)                                   0.67       9.26 f
  U0_ALU/U111/Y (AOI221X2M)                               0.86      10.12 r
  U0_ALU/U185/Y (OAI222X1M)                               0.77      10.89 f
  U0_ALU/U183/Y (NAND4BX1M)                               0.91      11.80 f
  U0_ALU/U182/Y (AO22X1M)                                 0.83      12.63 f
  U0_ALU/result_reg[5]/D (DFFRX1M)                        0.00      12.63 f
  data arrival time                                                 12.63

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[5]/CK (DFFRX1M)                       0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -12.63
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U12/Y (CLKINVX1M)                           0.85       2.45 f
  U0_SYS_CTRL/U19/Y (NOR2X4M)                             1.07       3.52 r
  U0_SYS_CTRL/U59/Y (NAND3X2M)                            0.74       4.26 f
  U0_SYS_CTRL/U137/Y (NAND2X2M)                           0.79       5.05 r
  U0_SYS_CTRL/U16/Y (INVX2M)                              0.70       5.75 f
  U0_SYS_CTRL/U18/Y (NOR2X4M)                             0.80       6.56 r
  U0_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                       0.00       6.56 r
  U0_ALU/func[3] (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16)
                                                          0.00       6.56 r
  U0_ALU/U107/Y (INVX2M)                                  0.49       7.05 f
  U0_ALU/U82/Y (NOR2X4M)                                  0.90       7.95 r
  U0_ALU/U114/Y (OAI2B1X2M)                               0.65       8.60 r
  U0_ALU/U113/Y (INVX2M)                                  0.53       9.13 f
  U0_ALU/valid_reg/D (DFFRX1M)                            0.00       9.13 f
  data arrival time                                                  9.13

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/valid_reg/CK (DFFRX1M)                           0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                       10.43


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U30/Y (NAND2X4M)                            0.66       3.70 f
  U0_SYS_CTRL/U40/Y (OAI32X2M)                            0.59       4.29 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       4.29 r
  U2/Y (BUFX2M)                                           0.78       5.07 r
  U0_Reg_File/Address[0] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.07 r
  U0_Reg_File/U115/Y (INVX2M)                             0.58       5.65 f
  U0_Reg_File/U113/Y (INVX2M)                             0.83       6.48 r
  U0_Reg_File/U83/Y (BUFX2M)                              0.78       7.26 r
  U0_Reg_File/U82/Y (CLKBUFX8M)                           1.04       8.30 r
  U0_Reg_File/U48/Y (MX4XLM)                              0.88       9.17 f
  U0_Reg_File/U285/Y (MX4XLM)                             0.84      10.01 f
  U0_Reg_File/U284/Y (AO22X1M)                            0.67      10.68 f
  U0_Reg_File/RdData_reg[7]/D (DFFRHQX1M)                 0.00      10.68 f
  data arrival time                                                 10.68

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/RdData_reg[7]/CK (DFFRHQX1M)                0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -10.68
  --------------------------------------------------------------------------
  slack (MET)                                                        8.91


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U30/Y (NAND2X4M)                            0.66       3.70 f
  U0_SYS_CTRL/U40/Y (OAI32X2M)                            0.59       4.29 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       4.29 r
  U2/Y (BUFX2M)                                           0.78       5.07 r
  U0_Reg_File/Address[0] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.07 r
  U0_Reg_File/U115/Y (INVX2M)                             0.58       5.65 f
  U0_Reg_File/U113/Y (INVX2M)                             0.83       6.48 r
  U0_Reg_File/U83/Y (BUFX2M)                              0.78       7.26 r
  U0_Reg_File/U82/Y (CLKBUFX8M)                           1.04       8.30 r
  U0_Reg_File/U47/Y (MX4XLM)                              0.88       9.17 f
  U0_Reg_File/U282/Y (MX4XLM)                             0.84      10.01 f
  U0_Reg_File/U281/Y (AO22X1M)                            0.67      10.68 f
  U0_Reg_File/RdData_reg[6]/D (DFFRHQX1M)                 0.00      10.68 f
  data arrival time                                                 10.68

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/RdData_reg[6]/CK (DFFRHQX1M)                0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -10.68
  --------------------------------------------------------------------------
  slack (MET)                                                        8.91


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U30/Y (NAND2X4M)                            0.66       3.70 f
  U0_SYS_CTRL/U40/Y (OAI32X2M)                            0.59       4.29 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       4.29 r
  U2/Y (BUFX2M)                                           0.78       5.07 r
  U0_Reg_File/Address[0] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.07 r
  U0_Reg_File/U115/Y (INVX2M)                             0.58       5.65 f
  U0_Reg_File/U113/Y (INVX2M)                             0.83       6.48 r
  U0_Reg_File/U83/Y (BUFX2M)                              0.78       7.26 r
  U0_Reg_File/U82/Y (CLKBUFX8M)                           1.04       8.30 r
  U0_Reg_File/U46/Y (MX4XLM)                              0.88       9.17 f
  U0_Reg_File/U279/Y (MX4XLM)                             0.84      10.01 f
  U0_Reg_File/U278/Y (AO22X1M)                            0.67      10.68 f
  U0_Reg_File/RdData_reg[5]/D (DFFRHQX1M)                 0.00      10.68 f
  data arrival time                                                 10.68

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/RdData_reg[5]/CK (DFFRHQX1M)                0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -10.68
  --------------------------------------------------------------------------
  slack (MET)                                                        8.91


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U30/Y (NAND2X4M)                            0.66       3.70 f
  U0_SYS_CTRL/U40/Y (OAI32X2M)                            0.59       4.29 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       4.29 r
  U2/Y (BUFX2M)                                           0.78       5.07 r
  U0_Reg_File/Address[0] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.07 r
  U0_Reg_File/U115/Y (INVX2M)                             0.58       5.65 f
  U0_Reg_File/U113/Y (INVX2M)                             0.83       6.48 r
  U0_Reg_File/U89/Y (BUFX2M)                              0.78       7.26 r
  U0_Reg_File/U52/Y (CLKBUFX8M)                           1.04       8.30 r
  U0_Reg_File/U45/Y (MX4XLM)                              0.88       9.17 f
  U0_Reg_File/U276/Y (MX4XLM)                             0.84      10.01 f
  U0_Reg_File/U275/Y (AO22X1M)                            0.67      10.68 f
  U0_Reg_File/RdData_reg[4]/D (DFFRHQX1M)                 0.00      10.68 f
  data arrival time                                                 10.68

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/RdData_reg[4]/CK (DFFRHQX1M)                0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -10.68
  --------------------------------------------------------------------------
  slack (MET)                                                        8.91


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U30/Y (NAND2X4M)                            0.66       3.70 f
  U0_SYS_CTRL/U40/Y (OAI32X2M)                            0.59       4.29 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       4.29 r
  U2/Y (BUFX2M)                                           0.78       5.07 r
  U0_Reg_File/Address[0] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.07 r
  U0_Reg_File/U115/Y (INVX2M)                             0.58       5.65 f
  U0_Reg_File/U113/Y (INVX2M)                             0.83       6.48 r
  U0_Reg_File/U89/Y (BUFX2M)                              0.78       7.26 r
  U0_Reg_File/U52/Y (CLKBUFX8M)                           1.04       8.30 r
  U0_Reg_File/U44/Y (MX4XLM)                              0.88       9.17 f
  U0_Reg_File/U273/Y (MX4XLM)                             0.84      10.01 f
  U0_Reg_File/U272/Y (AO22X1M)                            0.67      10.68 f
  U0_Reg_File/RdData_reg[3]/D (DFFRHQX1M)                 0.00      10.68 f
  data arrival time                                                 10.68

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/RdData_reg[3]/CK (DFFRHQX1M)                0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -10.68
  --------------------------------------------------------------------------
  slack (MET)                                                        8.91


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U30/Y (NAND2X4M)                            0.66       3.70 f
  U0_SYS_CTRL/U40/Y (OAI32X2M)                            0.59       4.29 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       4.29 r
  U2/Y (BUFX2M)                                           0.78       5.07 r
  U0_Reg_File/Address[0] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.07 r
  U0_Reg_File/U115/Y (INVX2M)                             0.58       5.65 f
  U0_Reg_File/U113/Y (INVX2M)                             0.83       6.48 r
  U0_Reg_File/U89/Y (BUFX2M)                              0.78       7.26 r
  U0_Reg_File/U52/Y (CLKBUFX8M)                           1.04       8.30 r
  U0_Reg_File/U43/Y (MX4XLM)                              0.88       9.17 f
  U0_Reg_File/U270/Y (MX4XLM)                             0.84      10.01 f
  U0_Reg_File/U269/Y (AO22X1M)                            0.67      10.68 f
  U0_Reg_File/RdData_reg[2]/D (DFFRHQX1M)                 0.00      10.68 f
  data arrival time                                                 10.68

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/RdData_reg[2]/CK (DFFRHQX1M)                0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -10.68
  --------------------------------------------------------------------------
  slack (MET)                                                        8.91


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U30/Y (NAND2X4M)                            0.66       3.70 f
  U0_SYS_CTRL/U40/Y (OAI32X2M)                            0.59       4.29 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       4.29 r
  U2/Y (BUFX2M)                                           0.78       5.07 r
  U0_Reg_File/Address[0] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.07 r
  U0_Reg_File/U115/Y (INVX2M)                             0.58       5.65 f
  U0_Reg_File/U113/Y (INVX2M)                             0.83       6.48 r
  U0_Reg_File/U83/Y (BUFX2M)                              0.78       7.26 r
  U0_Reg_File/U82/Y (CLKBUFX8M)                           1.04       8.30 r
  U0_Reg_File/U42/Y (MX4XLM)                              0.88       9.17 f
  U0_Reg_File/U267/Y (MX4XLM)                             0.84      10.01 f
  U0_Reg_File/U266/Y (AO22X1M)                            0.67      10.68 f
  U0_Reg_File/RdData_reg[1]/D (DFFRHQX1M)                 0.00      10.68 f
  data arrival time                                                 10.68

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/RdData_reg[1]/CK (DFFRHQX1M)                0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -10.68
  --------------------------------------------------------------------------
  slack (MET)                                                        8.91


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U30/Y (NAND2X4M)                            0.66       3.70 f
  U0_SYS_CTRL/U40/Y (OAI32X2M)                            0.59       4.29 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       4.29 r
  U2/Y (BUFX2M)                                           0.78       5.07 r
  U0_Reg_File/Address[0] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.07 r
  U0_Reg_File/U115/Y (INVX2M)                             0.58       5.65 f
  U0_Reg_File/U113/Y (INVX2M)                             0.83       6.48 r
  U0_Reg_File/U89/Y (BUFX2M)                              0.78       7.26 r
  U0_Reg_File/U52/Y (CLKBUFX8M)                           1.04       8.30 r
  U0_Reg_File/U41/Y (MX4XLM)                              0.88       9.17 f
  U0_Reg_File/U264/Y (MX4XLM)                             0.84      10.01 f
  U0_Reg_File/U263/Y (AO22X1M)                            0.67      10.68 f
  U0_Reg_File/RdData_reg[0]/D (DFFRHQX1M)                 0.00      10.68 f
  data arrival time                                                 10.68

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/RdData_reg[0]/CK (DFFRHQX1M)                0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -10.68
  --------------------------------------------------------------------------
  slack (MET)                                                        8.91


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U104/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U73/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U220/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[7][7]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[7][7]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U104/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U72/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U219/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[7][6]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[7][6]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U104/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U73/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U218/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[7][5]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[7][5]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U104/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U72/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U175/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[7][4]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[7][4]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U104/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U73/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U174/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[7][3]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[7][3]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U104/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U72/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U147/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[7][2]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[7][2]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U104/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U73/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U173/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[7][1]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[7][1]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U104/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U72/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U132/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[7][0]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[7][0]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U103/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U71/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U217/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[6][7]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[6][7]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U103/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U70/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U216/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[6][6]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[6][6]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U103/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U71/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U215/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[6][5]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[6][5]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U103/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U70/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U172/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[6][4]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[6][4]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U103/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U71/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U171/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[6][3]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[6][3]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U103/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U70/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U146/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[6][2]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[6][2]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U103/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U71/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U170/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[6][1]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[6][1]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U103/Y (AND2X2M)                            0.60       8.45 r
  U0_Reg_File/U70/Y (INVX4M)                              0.54       8.99 f
  U0_Reg_File/U131/Y (OAI2BB2X1M)                         0.74       9.72 r
  U0_Reg_File/registers_reg[6][0]/D (DFFRHQX1M)           0.00       9.72 r
  data arrival time                                                  9.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[6][0]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.78


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U108/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U81/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U244/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[15][7]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[15][7]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U108/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U80/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U243/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[15][6]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[15][6]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U108/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U81/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U242/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[15][5]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[15][5]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U108/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U80/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U199/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[15][4]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[15][4]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U108/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U81/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U198/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[15][3]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[15][3]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U108/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U80/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U155/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[15][2]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[15][2]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U108/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U81/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U197/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[15][1]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[15][1]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[15][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U108/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U80/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U140/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[15][0]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[15][0]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U107/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U79/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U241/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[14][7]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[14][7]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U107/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U78/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U240/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[14][6]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[14][6]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U107/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U79/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U239/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[14][5]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[14][5]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U107/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U78/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U196/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[14][4]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[14][4]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U107/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U79/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U195/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[14][3]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[14][3]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U107/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U78/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U154/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[14][2]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[14][2]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U107/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U79/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U194/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[14][1]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[14][1]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U35/Y (CLKAND2X2M)                          0.91       7.84 r
  U0_Reg_File/U107/Y (AND2X2M)                            0.58       8.43 r
  U0_Reg_File/U78/Y (INVX4M)                              0.54       8.97 f
  U0_Reg_File/U139/Y (OAI2BB2X1M)                         0.74       9.70 r
  U0_Reg_File/registers_reg[14][0]/D (DFFRHQX1M)          0.00       9.70 r
  data arrival time                                                  9.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[14][0]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        9.80


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U93/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U54/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U8/Y (OAI2BB2X1M)                           0.63       9.52 f
  U0_Reg_File/registers_reg[1][7]/D (DFFRHQX4M)           0.00       9.52 f
  data arrival time                                                  9.52

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[1][7]/CK (DFFRHQX4M)          0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -9.52
  --------------------------------------------------------------------------
  slack (MET)                                                       10.00


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U95/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U56/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U226/Y (OAI2BB2X1M)                         0.61       9.51 f
  U0_Reg_File/registers_reg[9][7]/D (DFFRHQX1M)           0.00       9.51 f
  data arrival time                                                  9.51

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[9][7]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                       10.05


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[8][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U94/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U55/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U223/Y (OAI2BB2X1M)                         0.61       9.51 f
  U0_Reg_File/registers_reg[8][7]/D (DFFRHQX1M)           0.00       9.51 f
  data arrival time                                                  9.51

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[8][7]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                       10.05


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U97/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U58/Y (BUFX4M)                              0.64       8.71 f
  U0_Reg_File/U232/Y (OAI2BB2X1M)                         0.75       9.46 r
  U0_Reg_File/registers_reg[11][7]/D (DFFRHQX1M)          0.00       9.46 r
  data arrival time                                                  9.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[11][7]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.46
  --------------------------------------------------------------------------
  slack (MET)                                                       10.05


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U37/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U96/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U57/Y (BUFX4M)                              0.64       8.70 f
  U0_Reg_File/U229/Y (OAI2BB2X1M)                         0.75       9.46 r
  U0_Reg_File/registers_reg[10][7]/D (DFFRHQX1M)          0.00       9.46 r
  data arrival time                                                  9.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[10][7]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.46
  --------------------------------------------------------------------------
  slack (MET)                                                       10.05


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U98/Y (NAND2X2M)                            0.53       7.94 r
  U0_Reg_File/U61/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U202/Y (OAI2BB2X1M)                         0.57       9.45 f
  U0_Reg_File/registers_reg[0][7]/D (DFFRHQX1M)           0.00       9.45 f
  data arrival time                                                  9.45

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[0][7]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                       10.10


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U95/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U56/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U225/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[9][6]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[9][6]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U95/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U56/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U224/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[9][5]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[9][5]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U95/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U56/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U181/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[9][4]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[9][4]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U95/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U56/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U180/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[9][3]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[9][3]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U95/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U56/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U149/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[9][2]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[9][2]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U95/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U56/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U179/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[9][1]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[9][1]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U95/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U56/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U134/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[9][0]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[9][0]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[8][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U94/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U55/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U222/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[8][6]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[8][6]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[8][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U94/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U55/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U221/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[8][5]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[8][5]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[8][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U94/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U55/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U178/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[8][4]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[8][4]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[8][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U94/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U55/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U177/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[8][3]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[8][3]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U94/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U55/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U148/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[8][2]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[8][2]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U94/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U55/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U176/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[8][1]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[8][1]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U94/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U55/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U133/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[8][0]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[8][0]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U93/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U54/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U203/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[1][5]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[1][5]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U93/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U54/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U141/Y (OAI2BB2X1M)                         0.49       9.39 r
  U0_Reg_File/registers_reg[1][2]/D (DFFRHQX1M)           0.00       9.39 r
  data arrival time                                                  9.39

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[1][2]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U98/Y (NAND2X2M)                            0.53       7.94 r
  U0_Reg_File/U61/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U124/Y (OAI2BB2X1M)                         0.49       9.38 r
  U0_Reg_File/registers_reg[0][3]/D (DFFRHQX1M)           0.00       9.38 r
  data arrival time                                                  9.38

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[0][3]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                       10.13


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U98/Y (NAND2X2M)                            0.53       7.94 r
  U0_Reg_File/U61/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U121/Y (OAI2BB2X1M)                         0.49       9.38 r
  U0_Reg_File/registers_reg[0][0]/D (DFFRHQX1M)           0.00       9.38 r
  data arrival time                                                  9.38

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[0][0]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                       10.13


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U98/Y (NAND2X2M)                            0.53       7.94 r
  U0_Reg_File/U61/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U122/Y (OAI2BB2X1M)                         0.49       9.38 r
  U0_Reg_File/registers_reg[0][2]/D (DFFRHQX1M)           0.00       9.38 r
  data arrival time                                                  9.38

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[0][2]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                       10.13


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U98/Y (NAND2X2M)                            0.53       7.94 r
  U0_Reg_File/U61/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U125/Y (OAI2BB2X1M)                         0.49       9.38 r
  U0_Reg_File/registers_reg[0][4]/D (DFFRHQX1M)           0.00       9.38 r
  data arrival time                                                  9.38

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[0][4]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                       10.13


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U98/Y (NAND2X2M)                            0.53       7.94 r
  U0_Reg_File/U61/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U123/Y (OAI2BB2X1M)                         0.49       9.38 r
  U0_Reg_File/registers_reg[0][1]/D (DFFRHQX1M)           0.00       9.38 r
  data arrival time                                                  9.38

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[0][1]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                       10.13


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U98/Y (NAND2X2M)                            0.53       7.94 r
  U0_Reg_File/U61/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U200/Y (OAI2BB2X1M)                         0.49       9.38 r
  U0_Reg_File/registers_reg[0][5]/D (DFFRHQX1M)           0.00       9.38 r
  data arrival time                                                  9.38

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[0][5]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                       10.13


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U98/Y (NAND2X2M)                            0.53       7.94 r
  U0_Reg_File/U61/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U201/Y (OAI2BB2X1M)                         0.49       9.38 r
  U0_Reg_File/registers_reg[0][6]/D (DFFRHQX1M)           0.00       9.38 r
  data arrival time                                                  9.38

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[0][6]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                       10.13


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U97/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U65/Y (BUFX4M)                              0.57       8.63 f
  U0_Reg_File/U231/Y (OAI2BB2X1M)                         0.73       9.35 r
  U0_Reg_File/registers_reg[11][6]/D (DFFRHQX1M)          0.00       9.35 r
  data arrival time                                                  9.35

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[11][6]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U97/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U65/Y (BUFX4M)                              0.57       8.63 f
  U0_Reg_File/U230/Y (OAI2BB2X1M)                         0.73       9.35 r
  U0_Reg_File/registers_reg[11][5]/D (DFFRHQX1M)          0.00       9.35 r
  data arrival time                                                  9.35

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[11][5]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U97/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U65/Y (BUFX4M)                              0.57       8.63 f
  U0_Reg_File/U187/Y (OAI2BB2X1M)                         0.73       9.35 r
  U0_Reg_File/registers_reg[11][4]/D (DFFRHQX1M)          0.00       9.35 r
  data arrival time                                                  9.35

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[11][4]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U97/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U65/Y (BUFX4M)                              0.57       8.63 f
  U0_Reg_File/U186/Y (OAI2BB2X1M)                         0.73       9.35 r
  U0_Reg_File/registers_reg[11][3]/D (DFFRHQX1M)          0.00       9.35 r
  data arrival time                                                  9.35

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[11][3]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U97/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U65/Y (BUFX4M)                              0.57       8.63 f
  U0_Reg_File/U151/Y (OAI2BB2X1M)                         0.73       9.35 r
  U0_Reg_File/registers_reg[11][2]/D (DFFRHQX1M)          0.00       9.35 r
  data arrival time                                                  9.35

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[11][2]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U97/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U65/Y (BUFX4M)                              0.57       8.63 f
  U0_Reg_File/U185/Y (OAI2BB2X1M)                         0.73       9.35 r
  U0_Reg_File/registers_reg[11][1]/D (DFFRHQX1M)          0.00       9.35 r
  data arrival time                                                  9.35

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[11][1]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[11][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U97/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U65/Y (BUFX4M)                              0.57       8.63 f
  U0_Reg_File/U136/Y (OAI2BB2X1M)                         0.73       9.35 r
  U0_Reg_File/registers_reg[11][0]/D (DFFRHQX1M)          0.00       9.35 r
  data arrival time                                                  9.35

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[11][0]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U37/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U96/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U64/Y (BUFX4M)                              0.57       8.63 f
  U0_Reg_File/U228/Y (OAI2BB2X1M)                         0.73       9.35 r
  U0_Reg_File/registers_reg[10][6]/D (DFFRHQX1M)          0.00       9.35 r
  data arrival time                                                  9.35

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[10][6]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U37/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U96/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U64/Y (BUFX4M)                              0.57       8.63 f
  U0_Reg_File/U227/Y (OAI2BB2X1M)                         0.73       9.35 r
  U0_Reg_File/registers_reg[10][5]/D (DFFRHQX1M)          0.00       9.35 r
  data arrival time                                                  9.35

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[10][5]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U37/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U96/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U64/Y (BUFX4M)                              0.57       8.63 f
  U0_Reg_File/U184/Y (OAI2BB2X1M)                         0.73       9.35 r
  U0_Reg_File/registers_reg[10][4]/D (DFFRHQX1M)          0.00       9.35 r
  data arrival time                                                  9.35

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[10][4]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U37/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U96/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U64/Y (BUFX4M)                              0.57       8.63 f
  U0_Reg_File/U183/Y (OAI2BB2X1M)                         0.73       9.35 r
  U0_Reg_File/registers_reg[10][3]/D (DFFRHQX1M)          0.00       9.35 r
  data arrival time                                                  9.35

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[10][3]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U37/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U96/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U64/Y (BUFX4M)                              0.57       8.63 f
  U0_Reg_File/U150/Y (OAI2BB2X1M)                         0.73       9.35 r
  U0_Reg_File/registers_reg[10][2]/D (DFFRHQX1M)          0.00       9.35 r
  data arrival time                                                  9.35

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[10][2]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U37/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U96/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U64/Y (BUFX4M)                              0.57       8.63 f
  U0_Reg_File/U182/Y (OAI2BB2X1M)                         0.73       9.35 r
  U0_Reg_File/registers_reg[10][1]/D (DFFRHQX1M)          0.00       9.35 r
  data arrival time                                                  9.35

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[10][1]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U37/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U96/Y (NAND2X2M)                            0.62       8.06 f
  U0_Reg_File/U64/Y (BUFX4M)                              0.57       8.63 f
  U0_Reg_File/U135/Y (OAI2BB2X1M)                         0.73       9.35 r
  U0_Reg_File/registers_reg[10][0]/D (DFFRHQX1M)          0.00       9.35 r
  data arrival time                                                  9.35

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[10][0]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                       10.15


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U93/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U54/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U156/Y (OAI2BB2X1M)                         0.50       9.40 r
  U0_Reg_File/registers_reg[1][1]/D (DFFRHQX8M)           0.00       9.40 r
  data arrival time                                                  9.40

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[1][1]/CK (DFFRHQX8M)          0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                 -9.40
  --------------------------------------------------------------------------
  slack (MET)                                                       10.17


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U93/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U54/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U157/Y (OAI2BB2X1M)                         0.50       9.40 r
  U0_Reg_File/registers_reg[1][3]/D (DFFRHQX4M)           0.00       9.40 r
  data arrival time                                                  9.40

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[1][3]/CK (DFFRHQX4M)          0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                 -9.40
  --------------------------------------------------------------------------
  slack (MET)                                                       10.17


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U93/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U54/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U158/Y (OAI2BB2X1M)                         0.50       9.40 r
  U0_Reg_File/registers_reg[1][4]/D (DFFRHQX4M)           0.00       9.40 r
  data arrival time                                                  9.40

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[1][4]/CK (DFFRHQX4M)          0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                 -9.40
  --------------------------------------------------------------------------
  slack (MET)                                                       10.17


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U93/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U54/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U9/Y (OAI2BB2X1M)                           0.50       9.40 r
  U0_Reg_File/registers_reg[1][6]/D (DFFRHQX4M)           0.00       9.40 r
  data arrival time                                                  9.40

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[1][6]/CK (DFFRHQX4M)          0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                 -9.40
  --------------------------------------------------------------------------
  slack (MET)                                                       10.17


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U39/Y (OAI22X1M)                            0.92       4.79 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       4.79 r
  U1/Y (BUFX2M)                                           0.72       5.51 r
  U0_Reg_File/Address[1] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.51 r
  U0_Reg_File/U40/Y (INVX2M)                              0.56       6.08 f
  U0_Reg_File/U112/Y (INVX2M)                             0.86       6.94 r
  U0_Reg_File/U33/Y (NOR2X4M)                             0.48       7.41 f
  U0_Reg_File/U93/Y (NAND2X2M)                            0.54       7.95 r
  U0_Reg_File/U54/Y (BUFX4M)                              0.94       8.89 r
  U0_Reg_File/U126/Y (OAI2BB2X1M)                         0.50       9.40 r
  U0_Reg_File/registers_reg[1][0]/D (DFFRHQX4M)           0.00       9.40 r
  data arrival time                                                  9.40

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[1][0]/CK (DFFRHQX4M)          0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                 -9.40
  --------------------------------------------------------------------------
  slack (MET)                                                       10.17


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U30/Y (NAND2X4M)                            0.66       3.70 f
  U0_SYS_CTRL/U40/Y (OAI32X2M)                            0.59       4.29 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       4.29 r
  U2/Y (BUFX2M)                                           0.78       5.07 r
  U0_Reg_File/Address[0] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.07 r
  U0_Reg_File/U115/Y (INVX2M)                             0.58       5.65 f
  U0_Reg_File/U113/Y (INVX2M)                             0.83       6.48 r
  U0_Reg_File/U91/Y (AND2X2M)                             0.88       7.36 r
  U0_Reg_File/U100/Y (NAND2X2M)                           0.57       7.93 f
  U0_Reg_File/U60/Y (BUFX4M)                              0.65       8.58 f
  U0_Reg_File/U208/Y (OAI2BB2X1M)                         0.75       9.33 r
  U0_Reg_File/registers_reg[3][7]/D (DFFRHQX1M)           0.00       9.33 r
  data arrival time                                                  9.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[3][7]/CK (DFFRHQX1M)          0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                       10.17


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U106/Y (AND2X2M)                            0.60       8.04 r
  U0_Reg_File/U77/Y (INVX4M)                              0.54       8.58 f
  U0_Reg_File/U238/Y (OAI2BB2X1M)                         0.74       9.32 r
  U0_Reg_File/registers_reg[13][7]/D (DFFRHQX1M)          0.00       9.32 r
  data arrival time                                                  9.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[13][7]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                       10.19


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U106/Y (AND2X2M)                            0.60       8.04 r
  U0_Reg_File/U76/Y (INVX4M)                              0.54       8.58 f
  U0_Reg_File/U237/Y (OAI2BB2X1M)                         0.74       9.32 r
  U0_Reg_File/registers_reg[13][6]/D (DFFRHQX1M)          0.00       9.32 r
  data arrival time                                                  9.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[13][6]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                       10.19


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U106/Y (AND2X2M)                            0.60       8.04 r
  U0_Reg_File/U77/Y (INVX4M)                              0.54       8.58 f
  U0_Reg_File/U236/Y (OAI2BB2X1M)                         0.74       9.32 r
  U0_Reg_File/registers_reg[13][5]/D (DFFRHQX1M)          0.00       9.32 r
  data arrival time                                                  9.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[13][5]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                       10.19


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U106/Y (AND2X2M)                            0.60       8.04 r
  U0_Reg_File/U76/Y (INVX4M)                              0.54       8.58 f
  U0_Reg_File/U193/Y (OAI2BB2X1M)                         0.74       9.32 r
  U0_Reg_File/registers_reg[13][4]/D (DFFRHQX1M)          0.00       9.32 r
  data arrival time                                                  9.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[13][4]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                       10.19


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U106/Y (AND2X2M)                            0.60       8.04 r
  U0_Reg_File/U77/Y (INVX4M)                              0.54       8.58 f
  U0_Reg_File/U192/Y (OAI2BB2X1M)                         0.74       9.32 r
  U0_Reg_File/registers_reg[13][3]/D (DFFRHQX1M)          0.00       9.32 r
  data arrival time                                                  9.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[13][3]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                       10.19


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U106/Y (AND2X2M)                            0.60       8.04 r
  U0_Reg_File/U76/Y (INVX4M)                              0.54       8.58 f
  U0_Reg_File/U153/Y (OAI2BB2X1M)                         0.74       9.32 r
  U0_Reg_File/registers_reg[13][2]/D (DFFRHQX1M)          0.00       9.32 r
  data arrival time                                                  9.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[13][2]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                       10.19


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U106/Y (AND2X2M)                            0.60       8.04 r
  U0_Reg_File/U77/Y (INVX4M)                              0.54       8.58 f
  U0_Reg_File/U191/Y (OAI2BB2X1M)                         0.74       9.32 r
  U0_Reg_File/registers_reg[13][1]/D (DFFRHQX1M)          0.00       9.32 r
  data arrival time                                                  9.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[13][1]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                       10.19


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[13][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U92/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U106/Y (AND2X2M)                            0.60       8.04 r
  U0_Reg_File/U76/Y (INVX4M)                              0.54       8.58 f
  U0_Reg_File/U138/Y (OAI2BB2X1M)                         0.74       9.32 r
  U0_Reg_File/registers_reg[13][0]/D (DFFRHQX1M)          0.00       9.32 r
  data arrival time                                                  9.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[13][0]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                       10.19


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[12][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U37/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U105/Y (AND2X2M)                            0.60       8.04 r
  U0_Reg_File/U74/Y (INVX4M)                              0.54       8.58 f
  U0_Reg_File/U152/Y (OAI2BB2X1M)                         0.74       9.32 r
  U0_Reg_File/registers_reg[12][2]/D (DFFRHQX1M)          0.00       9.32 r
  data arrival time                                                  9.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[12][2]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                       10.19


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[12][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U37/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U105/Y (AND2X2M)                            0.60       8.04 r
  U0_Reg_File/U75/Y (INVX4M)                              0.54       8.58 f
  U0_Reg_File/U188/Y (OAI2BB2X1M)                         0.74       9.32 r
  U0_Reg_File/registers_reg[12][1]/D (DFFRHQX1M)          0.00       9.32 r
  data arrival time                                                  9.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[12][1]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                       10.19


  Startpoint: U0_data_sync_1/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_Reg_File/registers_reg[12][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_1/enable_pulse_reg/CK (DFFRHQX1M)          0.00       0.00 r
  U0_data_sync_1/enable_pulse_reg/Q (DFFRHQX1M)           0.51       0.51 r
  U0_data_sync_1/U8/Y (INVXLM)                            0.42       0.93 f
  U0_data_sync_1/U9/Y (INVX2M)                            0.66       1.60 r
  U0_data_sync_1/enable_pulse (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0)
                                                          0.00       1.60 r
  U0_SYS_CTRL/RX_D_VALID (SYS_CTRL)                       0.00       1.60 r
  U0_SYS_CTRL/U92/Y (NAND2X2M)                            0.67       2.27 f
  U0_SYS_CTRL/U37/Y (INVX2M)                              0.77       3.04 r
  U0_SYS_CTRL/U20/Y (NAND3X2M)                            0.83       3.87 f
  U0_SYS_CTRL/U7/Y (OAI22X1M)                             0.94       4.81 r
  U0_SYS_CTRL/U6/Y (CLKBUFX6M)                            1.03       5.84 r
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       5.84 r
  U0_Reg_File/Address[3] (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8)
                                                          0.00       5.84 r
  U0_Reg_File/U111/Y (AND2X1M)                            0.71       6.55 r
  U0_Reg_File/U37/Y (AND2X2M)                             0.88       7.44 r
  U0_Reg_File/U105/Y (AND2X2M)                            0.60       8.04 r
  U0_Reg_File/U74/Y (INVX4M)                              0.54       8.58 f
  U0_Reg_File/U137/Y (OAI2BB2X1M)                         0.74       9.32 r
  U0_Reg_File/registers_reg[12][0]/D (DFFRHQX1M)          0.00       9.32 r
  data arrival time                                                  9.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_Reg_File/registers_reg[12][0]/CK (DFFRHQX1M)         0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                       10.19


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.17      54.42 r
  U3/Y (BUFX2M)                                           0.80      55.22 r
  U0_UART/RX_IN (UART)                                    0.00      55.22 r
  U0_UART/U1_UART_Rx/RX_IN (UART_Rx)                      0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/data_in (UART_Rx_FSM)         0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/U73/Y (OAI22X1M)              0.60      55.82 f
  U0_UART/U1_UART_Rx/U0_FSM/U14/Y (MXI2X2M)               0.75      56.56 r
  U0_UART/U1_UART_Rx/U0_FSM/U13/Y (NAND2X4M)              0.70      57.27 f
  U0_UART/U1_UART_Rx/U0_FSM/counter_en (UART_Rx_FSM)      0.00      57.27 f
  U0_UART/U1_UART_Rx/U3_Counter/enable (edge_bit_counter)
                                                          0.00      57.27 f
  U0_UART/U1_UART_Rx/U3_Counter/U17/Y (INVXLM)            0.66      57.93 r
  U0_UART/U1_UART_Rx/U3_Counter/U16/Y (CLKBUFX6M)         0.98      58.91 r
  U0_UART/U1_UART_Rx/U3_Counter/U11/Y (AOI2BB2X2M)        0.60      59.51 r
  U0_UART/U1_UART_Rx/U3_Counter/U27/Y (OAI32X2M)          0.36      59.87 f
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[3]/D (DFFRQX2M)
                                                          0.00      59.87 f
  data arrival time                                                 59.87

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                -59.87
  --------------------------------------------------------------------------
  slack (MET)                                                      210.98


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.11      54.36 f
  U3/Y (BUFX2M)                                           0.51      54.87 f
  U0_UART/RX_IN (UART)                                    0.00      54.87 f
  U0_UART/U1_UART_Rx/RX_IN (UART_Rx)                      0.00      54.87 f
  U0_UART/U1_UART_Rx/U0_FSM/data_in (UART_Rx_FSM)         0.00      54.87 f
  U0_UART/U1_UART_Rx/U0_FSM/U73/Y (OAI22X1M)              0.80      55.67 r
  U0_UART/U1_UART_Rx/U0_FSM/U14/Y (MXI2X2M)               0.58      56.25 f
  U0_UART/U1_UART_Rx/U0_FSM/U13/Y (NAND2X4M)              0.68      56.94 r
  U0_UART/U1_UART_Rx/U0_FSM/counter_en (UART_Rx_FSM)      0.00      56.94 r
  U0_UART/U1_UART_Rx/U3_Counter/enable (edge_bit_counter)
                                                          0.00      56.94 r
  U0_UART/U1_UART_Rx/U3_Counter/U17/Y (INVXLM)            0.51      57.44 f
  U0_UART/U1_UART_Rx/U3_Counter/U16/Y (CLKBUFX6M)         0.93      58.37 f
  U0_UART/U1_UART_Rx/U3_Counter/U26/Y (OAI33X2M)          1.09      59.46 r
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[1]/D (DFFRQX4M)
                                                          0.00      59.46 r
  data arrival time                                                 59.46

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[1]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.46     270.60
  data required time                                               270.60
  --------------------------------------------------------------------------
  data required time                                               270.60
  data arrival time                                                -59.46
  --------------------------------------------------------------------------
  slack (MET)                                                      211.14


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.11      54.36 f
  U3/Y (BUFX2M)                                           0.51      54.87 f
  U0_UART/RX_IN (UART)                                    0.00      54.87 f
  U0_UART/U1_UART_Rx/RX_IN (UART_Rx)                      0.00      54.87 f
  U0_UART/U1_UART_Rx/U0_FSM/data_in (UART_Rx_FSM)         0.00      54.87 f
  U0_UART/U1_UART_Rx/U0_FSM/U73/Y (OAI22X1M)              0.80      55.67 r
  U0_UART/U1_UART_Rx/U0_FSM/U14/Y (MXI2X2M)               0.58      56.25 f
  U0_UART/U1_UART_Rx/U0_FSM/U13/Y (NAND2X4M)              0.68      56.94 r
  U0_UART/U1_UART_Rx/U0_FSM/counter_en (UART_Rx_FSM)      0.00      56.94 r
  U0_UART/U1_UART_Rx/U3_Counter/enable (edge_bit_counter)
                                                          0.00      56.94 r
  U0_UART/U1_UART_Rx/U3_Counter/U17/Y (INVXLM)            0.51      57.44 f
  U0_UART/U1_UART_Rx/U3_Counter/U16/Y (CLKBUFX6M)         0.93      58.37 f
  U0_UART/U1_UART_Rx/U3_Counter/U30/Y (OAI31X2M)          0.91      59.28 r
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[2]/D (DFFRQX2M)
                                                          0.00      59.28 r
  data arrival time                                                 59.28

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                -59.28
  --------------------------------------------------------------------------
  slack (MET)                                                      211.36


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.11      54.36 f
  U3/Y (BUFX2M)                                           0.51      54.87 f
  U0_UART/RX_IN (UART)                                    0.00      54.87 f
  U0_UART/U1_UART_Rx/RX_IN (UART_Rx)                      0.00      54.87 f
  U0_UART/U1_UART_Rx/U0_FSM/data_in (UART_Rx_FSM)         0.00      54.87 f
  U0_UART/U1_UART_Rx/U0_FSM/U73/Y (OAI22X1M)              0.80      55.67 r
  U0_UART/U1_UART_Rx/U0_FSM/U14/Y (MXI2X2M)               0.58      56.25 f
  U0_UART/U1_UART_Rx/U0_FSM/U13/Y (NAND2X4M)              0.68      56.94 r
  U0_UART/U1_UART_Rx/U0_FSM/counter_en (UART_Rx_FSM)      0.00      56.94 r
  U0_UART/U1_UART_Rx/U3_Counter/enable (edge_bit_counter)
                                                          0.00      56.94 r
  U0_UART/U1_UART_Rx/U3_Counter/U17/Y (INVXLM)            0.51      57.44 f
  U0_UART/U1_UART_Rx/U3_Counter/U16/Y (CLKBUFX6M)         0.93      58.37 f
  U0_UART/U1_UART_Rx/U3_Counter/U14/Y (NOR2X1M)           0.86      59.23 r
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[0]/D (DFFRQX2M)
                                                          0.00      59.23 r
  data arrival time                                                 59.23

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U3_Counter/bit_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.41     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                -59.23
  --------------------------------------------------------------------------
  slack (MET)                                                      211.43


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.17      54.42 r
  U3/Y (BUFX2M)                                           0.80      55.22 r
  U0_UART/RX_IN (UART)                                    0.00      55.22 r
  U0_UART/U1_UART_Rx/RX_IN (UART_Rx)                      0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/data_in (UART_Rx_FSM)         0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/U73/Y (OAI22X1M)              0.60      55.82 f
  U0_UART/U1_UART_Rx/U0_FSM/U14/Y (MXI2X2M)               0.75      56.56 r
  U0_UART/U1_UART_Rx/U0_FSM/U13/Y (NAND2X4M)              0.70      57.27 f
  U0_UART/U1_UART_Rx/U0_FSM/counter_en (UART_Rx_FSM)      0.00      57.27 f
  U0_UART/U1_UART_Rx/U3_Counter/enable (edge_bit_counter)
                                                          0.00      57.27 f
  U0_UART/U1_UART_Rx/U3_Counter/U17/Y (INVXLM)            0.66      57.93 r
  U0_UART/U1_UART_Rx/U3_Counter/U16/Y (CLKBUFX6M)         0.98      58.91 r
  U0_UART/U1_UART_Rx/U3_Counter/U18/Y (NOR2X2M)           0.36      59.26 f
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[0]/D (DFFRHQX8M)
                                                          0.00      59.26 f
  data arrival time                                                 59.26

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[0]/CK (DFFRHQX8M)
                                                          0.00     271.07 r
  library setup time                                     -0.24     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                -59.26
  --------------------------------------------------------------------------
  slack (MET)                                                      211.57


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.17      54.42 r
  U3/Y (BUFX2M)                                           0.80      55.22 r
  U0_UART/RX_IN (UART)                                    0.00      55.22 r
  U0_UART/U1_UART_Rx/RX_IN (UART_Rx)                      0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/data_in (UART_Rx_FSM)         0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/U73/Y (OAI22X1M)              0.60      55.82 f
  U0_UART/U1_UART_Rx/U0_FSM/U14/Y (MXI2X2M)               0.75      56.56 r
  U0_UART/U1_UART_Rx/U0_FSM/U13/Y (NAND2X4M)              0.70      57.27 f
  U0_UART/U1_UART_Rx/U0_FSM/counter_en (UART_Rx_FSM)      0.00      57.27 f
  U0_UART/U1_UART_Rx/U3_Counter/enable (edge_bit_counter)
                                                          0.00      57.27 f
  U0_UART/U1_UART_Rx/U3_Counter/U17/Y (INVXLM)            0.66      57.93 r
  U0_UART/U1_UART_Rx/U3_Counter/U16/Y (CLKBUFX6M)         0.98      58.91 r
  U0_UART/U1_UART_Rx/U3_Counter/U19/Y (NOR2BX2M)          0.35      59.26 f
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[1]/D (DFFRHQX8M)
                                                          0.00      59.26 f
  data arrival time                                                 59.26

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[1]/CK (DFFRHQX8M)
                                                          0.00     271.07 r
  library setup time                                     -0.24     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                -59.26
  --------------------------------------------------------------------------
  slack (MET)                                                      211.57


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.17      54.42 r
  U3/Y (BUFX2M)                                           0.80      55.22 r
  U0_UART/RX_IN (UART)                                    0.00      55.22 r
  U0_UART/U1_UART_Rx/RX_IN (UART_Rx)                      0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/data_in (UART_Rx_FSM)         0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/U73/Y (OAI22X1M)              0.60      55.82 f
  U0_UART/U1_UART_Rx/U0_FSM/U14/Y (MXI2X2M)               0.75      56.56 r
  U0_UART/U1_UART_Rx/U0_FSM/U13/Y (NAND2X4M)              0.70      57.27 f
  U0_UART/U1_UART_Rx/U0_FSM/counter_en (UART_Rx_FSM)      0.00      57.27 f
  U0_UART/U1_UART_Rx/U3_Counter/enable (edge_bit_counter)
                                                          0.00      57.27 f
  U0_UART/U1_UART_Rx/U3_Counter/U17/Y (INVXLM)            0.66      57.93 r
  U0_UART/U1_UART_Rx/U3_Counter/U16/Y (CLKBUFX6M)         0.98      58.91 r
  U0_UART/U1_UART_Rx/U3_Counter/U33/Y (NOR2X2M)           0.35      59.25 f
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[5]/D (DFFRQX4M)
                                                          0.00      59.25 f
  data arrival time                                                 59.25

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[5]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.21     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                -59.25
  --------------------------------------------------------------------------
  slack (MET)                                                      211.60


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.17      54.42 r
  U3/Y (BUFX2M)                                           0.80      55.22 r
  U0_UART/RX_IN (UART)                                    0.00      55.22 r
  U0_UART/U1_UART_Rx/RX_IN (UART_Rx)                      0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/data_in (UART_Rx_FSM)         0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/U73/Y (OAI22X1M)              0.60      55.82 f
  U0_UART/U1_UART_Rx/U0_FSM/U14/Y (MXI2X2M)               0.75      56.56 r
  U0_UART/U1_UART_Rx/U0_FSM/U13/Y (NAND2X4M)              0.70      57.27 f
  U0_UART/U1_UART_Rx/U0_FSM/counter_en (UART_Rx_FSM)      0.00      57.27 f
  U0_UART/U1_UART_Rx/U3_Counter/enable (edge_bit_counter)
                                                          0.00      57.27 f
  U0_UART/U1_UART_Rx/U3_Counter/U17/Y (INVXLM)            0.66      57.93 r
  U0_UART/U1_UART_Rx/U3_Counter/U16/Y (CLKBUFX6M)         0.98      58.91 r
  U0_UART/U1_UART_Rx/U3_Counter/U21/Y (NOR2BX2M)          0.34      59.25 f
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[3]/D (DFFRQX4M)
                                                          0.00      59.25 f
  data arrival time                                                 59.25

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[3]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.21     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                -59.25
  --------------------------------------------------------------------------
  slack (MET)                                                      211.60


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.17      54.42 r
  U3/Y (BUFX2M)                                           0.80      55.22 r
  U0_UART/RX_IN (UART)                                    0.00      55.22 r
  U0_UART/U1_UART_Rx/RX_IN (UART_Rx)                      0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/data_in (UART_Rx_FSM)         0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/U73/Y (OAI22X1M)              0.60      55.82 f
  U0_UART/U1_UART_Rx/U0_FSM/U14/Y (MXI2X2M)               0.75      56.56 r
  U0_UART/U1_UART_Rx/U0_FSM/U13/Y (NAND2X4M)              0.70      57.27 f
  U0_UART/U1_UART_Rx/U0_FSM/counter_en (UART_Rx_FSM)      0.00      57.27 f
  U0_UART/U1_UART_Rx/U3_Counter/enable (edge_bit_counter)
                                                          0.00      57.27 f
  U0_UART/U1_UART_Rx/U3_Counter/U17/Y (INVXLM)            0.66      57.93 r
  U0_UART/U1_UART_Rx/U3_Counter/U16/Y (CLKBUFX6M)         0.98      58.91 r
  U0_UART/U1_UART_Rx/U3_Counter/U20/Y (NOR2BX2M)          0.34      59.25 f
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[2]/D (DFFRQX4M)
                                                          0.00      59.25 f
  data arrival time                                                 59.25

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[2]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.21     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                -59.25
  --------------------------------------------------------------------------
  slack (MET)                                                      211.60


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.17      54.42 r
  U3/Y (BUFX2M)                                           0.80      55.22 r
  U0_UART/RX_IN (UART)                                    0.00      55.22 r
  U0_UART/U1_UART_Rx/RX_IN (UART_Rx)                      0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/data_in (UART_Rx_FSM)         0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/U73/Y (OAI22X1M)              0.60      55.82 f
  U0_UART/U1_UART_Rx/U0_FSM/U14/Y (MXI2X2M)               0.75      56.56 r
  U0_UART/U1_UART_Rx/U0_FSM/U13/Y (NAND2X4M)              0.70      57.27 f
  U0_UART/U1_UART_Rx/U0_FSM/counter_en (UART_Rx_FSM)      0.00      57.27 f
  U0_UART/U1_UART_Rx/U3_Counter/enable (edge_bit_counter)
                                                          0.00      57.27 f
  U0_UART/U1_UART_Rx/U3_Counter/U17/Y (INVXLM)            0.66      57.93 r
  U0_UART/U1_UART_Rx/U3_Counter/U16/Y (CLKBUFX6M)         0.98      58.91 r
  U0_UART/U1_UART_Rx/U3_Counter/U22/Y (NOR2BX2M)          0.34      59.25 f
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/D (DFFRQX4M)
                                                          0.00      59.25 f
  data arrival time                                                 59.25

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.21     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                -59.25
  --------------------------------------------------------------------------
  slack (MET)                                                      211.60


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U0_FSM/data_valid_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.17      54.42 r
  U3/Y (BUFX2M)                                           0.80      55.22 r
  U0_UART/RX_IN (UART)                                    0.00      55.22 r
  U0_UART/U1_UART_Rx/RX_IN (UART_Rx)                      0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/data_in (UART_Rx_FSM)         0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/U73/Y (OAI22X1M)              0.60      55.82 f
  U0_UART/U1_UART_Rx/U0_FSM/U14/Y (MXI2X2M)               0.75      56.56 r
  U0_UART/U1_UART_Rx/U0_FSM/U13/Y (NAND2X4M)              0.70      57.27 f
  U0_UART/U1_UART_Rx/U0_FSM/U65/Y (NOR3X1M)               1.02      58.29 r
  U0_UART/U1_UART_Rx/U0_FSM/data_valid_reg/D (DFFRQX2M)
                                                          0.00      58.29 r
  data arrival time                                                 58.29

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U0_FSM/data_valid_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.47     270.60
  data required time                                               270.60
  --------------------------------------------------------------------------
  data required time                                               270.60
  data arrival time                                                -58.29
  --------------------------------------------------------------------------
  slack (MET)                                                      212.31


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.17      54.42 r
  U3/Y (BUFX2M)                                           0.80      55.22 r
  U0_UART/RX_IN (UART)                                    0.00      55.22 r
  U0_UART/U1_UART_Rx/RX_IN (UART_Rx)                      0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/data_in (UART_Rx_FSM)         0.00      55.22 r
  U0_UART/U1_UART_Rx/U0_FSM/U73/Y (OAI22X1M)              0.60      55.82 f
  U0_UART/U1_UART_Rx/U0_FSM/U14/Y (MXI2X2M)               0.75      56.56 r
  U0_UART/U1_UART_Rx/U0_FSM/U21/Y (INVXLM)                0.60      57.16 f
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00      57.16 f
  data arrival time                                                 57.16

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                -57.16
  --------------------------------------------------------------------------
  slack (MET)                                                      213.65


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U1_Sampler/sample3_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.17      54.42 r
  U3/Y (BUFX2M)                                           0.80      55.22 r
  U0_UART/RX_IN (UART)                                    0.00      55.22 r
  U0_UART/U1_UART_Rx/RX_IN (UART_Rx)                      0.00      55.22 r
  U0_UART/U1_UART_Rx/U1_Sampler/data_in (data_sampling)
                                                          0.00      55.22 r
  U0_UART/U1_UART_Rx/U1_Sampler/U19/Y (AO2B2XLM)          0.71      55.93 r
  U0_UART/U1_UART_Rx/U1_Sampler/sample3_reg/D (DFFRQX2M)
                                                          0.00      55.93 r
  data arrival time                                                 55.93

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U1_Sampler/sample3_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.38     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -55.93
  --------------------------------------------------------------------------
  slack (MET)                                                      214.75


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U1_Sampler/sample1_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.17      54.42 r
  U3/Y (BUFX2M)                                           0.80      55.22 r
  U0_UART/RX_IN (UART)                                    0.00      55.22 r
  U0_UART/U1_UART_Rx/RX_IN (UART_Rx)                      0.00      55.22 r
  U0_UART/U1_UART_Rx/U1_Sampler/data_in (data_sampling)
                                                          0.00      55.22 r
  U0_UART/U1_UART_Rx/U1_Sampler/U18/Y (OAI2BB2X1M)        0.48      55.70 r
  U0_UART/U1_UART_Rx/U1_Sampler/sample1_reg/D (DFFRQX2M)
                                                          0.00      55.70 r
  data arrival time                                                 55.70

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U1_Sampler/sample1_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.41     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                -55.70
  --------------------------------------------------------------------------
  slack (MET)                                                      214.95


  Startpoint: RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U1_Sampler/sample2_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.17      54.42 r
  U3/Y (BUFX2M)                                           0.80      55.22 r
  U0_UART/RX_IN (UART)                                    0.00      55.22 r
  U0_UART/U1_UART_Rx/RX_IN (UART_Rx)                      0.00      55.22 r
  U0_UART/U1_UART_Rx/U1_Sampler/data_in (data_sampling)
                                                          0.00      55.22 r
  U0_UART/U1_UART_Rx/U1_Sampler/U17/Y (OAI2BB2X1M)        0.46      55.68 r
  U0_UART/U1_UART_Rx/U1_Sampler/sample2_reg/D (DFFRQX2M)
                                                          0.00      55.68 r
  data arrival time                                                 55.68

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U1_Sampler/sample2_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.41     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                -55.68
  --------------------------------------------------------------------------
  slack (MET)                                                      214.97


  Startpoint: U0_UART/U1_UART_Rx/U4_Parity/parity_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: PARITY_ERROR
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U4_Parity/parity_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U4_Parity/parity_error_reg/Q (DFFRQX2M)
                                                          0.56       0.56 r
  U0_UART/U1_UART_Rx/U4_Parity/U2/Y (BUFX10M)             0.79       1.35 r
  U0_UART/U1_UART_Rx/U4_Parity/parity_error (parity_check)
                                                          0.00       1.35 r
  U0_UART/U1_UART_Rx/PAR_ERR (UART_Rx)                    0.00       1.35 r
  U0_UART/PAR_ERR_RX (UART)                               0.00       1.35 r
  PARITY_ERROR (out)                                      0.00       1.35 r
  data arrival time                                                  1.35

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.47


  Startpoint: U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: STOP_ERROR (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg/Q (DFFRQX2M)
                                                          0.55       0.55 r
  U0_UART/U1_UART_Rx/U6_Stop/U2/Y (CLKBUFX16M)            0.62       1.17 r
  U0_UART/U1_UART_Rx/U6_Stop/stop_error (stop_check)      0.00       1.17 r
  U0_UART/U1_UART_Rx/STP_ERR (UART_Rx)                    0.00       1.17 r
  U0_UART/STP_ERR_RX (UART)                               0.00       1.17 r
  STOP_ERROR (out)                                        0.00       1.17 r
  data arrival time                                                  1.17

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                      215.64


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/divided_clk_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.87       0.87 r
  U0_ClkDiv/U43/Y (CLKXOR2X2M)                            0.63       1.49 f
  U0_ClkDiv/U17/Y (NOR3X2M)                               0.82       2.31 r
  U0_ClkDiv/U11/Y (NAND4X4M)                              1.03       3.34 f
  U0_ClkDiv/U8/Y (NAND2X2M)                               0.78       4.11 r
  U0_ClkDiv/U24/Y (CLKINVX1M)                             0.51       4.62 f
  U0_ClkDiv/U20/CO (ADDHX1M)                              0.51       5.12 f
  U0_ClkDiv/U21/CO (ADDHX1M)                              0.44       5.56 f
  U0_ClkDiv/U22/CO (ADDHX1M)                              0.44       6.01 f
  U0_ClkDiv/U23/S (ADDHX1M)                               0.43       6.44 f
  U0_ClkDiv/U36/Y (CLKINVX1M)                             0.76       7.20 r
  U0_ClkDiv/U26/Y (NAND3X1M)                              0.69       7.89 f
  U0_ClkDiv/U10/Y (OAI32X2M)                              0.64       8.53 r
  U0_ClkDiv/U19/Y (XOR2X1M)                               0.66       9.19 r
  U0_ClkDiv/divided_clk_reg/D (DFFRQX2M)                  0.00       9.19 r
  data arrival time                                                  9.19

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/divided_clk_reg/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -9.19
  --------------------------------------------------------------------------
  slack (MET)                                                      261.45


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.87       0.87 r
  U0_ClkDiv/U43/Y (CLKXOR2X2M)                            0.63       1.49 f
  U0_ClkDiv/U17/Y (NOR3X2M)                               0.82       2.31 r
  U0_ClkDiv/U11/Y (NAND4X4M)                              1.03       3.34 f
  U0_ClkDiv/U8/Y (NAND2X2M)                               0.78       4.11 r
  U0_ClkDiv/U24/Y (CLKINVX1M)                             0.51       4.62 f
  U0_ClkDiv/U20/CO (ADDHX1M)                              0.51       5.12 f
  U0_ClkDiv/U21/CO (ADDHX1M)                              0.44       5.56 f
  U0_ClkDiv/U22/CO (ADDHX1M)                              0.44       6.01 f
  U0_ClkDiv/U23/S (ADDHX1M)                               0.55       6.55 r
  U0_ClkDiv/U36/Y (CLKINVX1M)                             0.86       7.41 f
  U0_ClkDiv/U35/Y (NOR2X1M)                               0.76       8.17 r
  U0_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       8.17 r
  data arrival time                                                  8.17

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.40     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -8.17
  --------------------------------------------------------------------------
  slack (MET)                                                      262.50


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.87       0.87 r
  U0_ClkDiv/U43/Y (CLKXOR2X2M)                            0.63       1.49 f
  U0_ClkDiv/U17/Y (NOR3X2M)                               0.82       2.31 r
  U0_ClkDiv/U11/Y (NAND4X4M)                              1.03       3.34 f
  U0_ClkDiv/U8/Y (NAND2X2M)                               0.78       4.11 r
  U0_ClkDiv/U24/Y (CLKINVX1M)                             0.51       4.62 f
  U0_ClkDiv/U20/CO (ADDHX1M)                              0.51       5.12 f
  U0_ClkDiv/U21/CO (ADDHX1M)                              0.44       5.56 f
  U0_ClkDiv/U22/S (ADDHX1M)                               0.55       6.11 r
  U0_ClkDiv/U38/Y (CLKINVX1M)                             0.85       6.97 f
  U0_ClkDiv/U37/Y (NOR2X1M)                               0.76       7.72 r
  U0_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       7.72 r
  data arrival time                                                  7.72

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.40     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -7.72
  --------------------------------------------------------------------------
  slack (MET)                                                      262.94


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.87       0.87 r
  U0_ClkDiv/U43/Y (CLKXOR2X2M)                            0.63       1.49 f
  U0_ClkDiv/U17/Y (NOR3X2M)                               0.82       2.31 r
  U0_ClkDiv/U11/Y (NAND4X4M)                              1.03       3.34 f
  U0_ClkDiv/U8/Y (NAND2X2M)                               0.78       4.11 r
  U0_ClkDiv/U24/Y (CLKINVX1M)                             0.51       4.62 f
  U0_ClkDiv/U20/CO (ADDHX1M)                              0.51       5.12 f
  U0_ClkDiv/U21/CO (ADDHX1M)                              0.44       5.56 f
  U0_ClkDiv/U22/CO (ADDHX1M)                              0.44       6.01 f
  U0_ClkDiv/U23/CO (ADDHX1M)                              0.45       6.45 f
  U0_ClkDiv/U3/Y (XNOR2X4M)                               0.32       6.77 f
  U0_ClkDiv/U34/Y (NOR2X1M)                               0.62       7.39 r
  U0_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       7.39 r
  data arrival time                                                  7.39

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.40     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -7.39
  --------------------------------------------------------------------------
  slack (MET)                                                      263.27


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.87       0.87 r
  U0_ClkDiv/U43/Y (CLKXOR2X2M)                            0.63       1.49 f
  U0_ClkDiv/U17/Y (NOR3X2M)                               0.82       2.31 r
  U0_ClkDiv/U11/Y (NAND4X4M)                              1.03       3.34 f
  U0_ClkDiv/U8/Y (NAND2X2M)                               0.78       4.11 r
  U0_ClkDiv/U24/Y (CLKINVX1M)                             0.51       4.62 f
  U0_ClkDiv/U20/CO (ADDHX1M)                              0.51       5.12 f
  U0_ClkDiv/U21/S (ADDHX1M)                               0.55       5.67 r
  U0_ClkDiv/U40/Y (CLKINVX1M)                             0.86       6.53 f
  U0_ClkDiv/U39/Y (NOR2X1M)                               0.76       7.29 r
  U0_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       7.29 r
  data arrival time                                                  7.29

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.40     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -7.29
  --------------------------------------------------------------------------
  slack (MET)                                                      263.37


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/Q (DFFRQX4M)
                                                          1.14       1.14 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter[4] (edge_bit_counter)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/edge_counter[4] (UART_Rx_FSM)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/U69/Y (CLKXOR2X2M)            0.67       1.80 f
  U0_UART/U1_UART_Rx/U0_FSM/U25/Y (NOR3X2M)               0.82       2.63 r
  U0_UART/U1_UART_Rx/U0_FSM/U12/Y (NAND4X4M)              0.64       3.27 f
  U0_UART/U1_UART_Rx/U0_FSM/U11/Y (NOR3X2M)               0.83       4.10 r
  U0_UART/U1_UART_Rx/U0_FSM/U68/Y (NAND3X1M)              1.00       5.10 f
  U0_UART/U1_UART_Rx/U0_FSM/U28/Y (NOR3X2M)               0.97       6.07 r
  U0_UART/U1_UART_Rx/U0_FSM/U27/Y (AOI2BB1X2M)            0.90       6.97 r
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       6.97 r
  data arrival time                                                  6.97

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -6.97
  --------------------------------------------------------------------------
  slack (MET)                                                      263.66


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.87       0.87 r
  U0_ClkDiv/U43/Y (CLKXOR2X2M)                            0.63       1.49 f
  U0_ClkDiv/U17/Y (NOR3X2M)                               0.82       2.31 r
  U0_ClkDiv/U11/Y (NAND4X4M)                              1.03       3.34 f
  U0_ClkDiv/U8/Y (NAND2X2M)                               0.78       4.11 r
  U0_ClkDiv/U24/Y (CLKINVX1M)                             0.51       4.62 f
  U0_ClkDiv/U20/S (ADDHX1M)                               0.61       5.22 r
  U0_ClkDiv/U42/Y (CLKINVX1M)                             0.87       6.09 f
  U0_ClkDiv/U41/Y (NOR2X1M)                               0.76       6.85 r
  U0_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       6.85 r
  data arrival time                                                  6.85

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.40     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                      263.81


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/Q (DFFRQX4M)
                                                          1.14       1.14 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter[4] (edge_bit_counter)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/edge_counter[4] (UART_Rx_FSM)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/U59/Y (CLKXOR2X2M)            0.67       1.80 f
  U0_UART/U1_UART_Rx/U0_FSM/U30/Y (NOR3X2M)               0.82       2.63 r
  U0_UART/U1_UART_Rx/U0_FSM/U16/Y (NAND4X4M)              0.80       3.42 f
  U0_UART/U1_UART_Rx/U0_FSM/U6/Y (NOR3X2M)                0.84       4.26 r
  U0_UART/U1_UART_Rx/U0_FSM/deserializer_en (UART_Rx_FSM)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/enable (deserializer)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U10/Y (CLKBUFX6M)
                                                          0.87       5.14 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U2/Y (INVX4M)        0.65       5.79 f
  U0_UART/U1_UART_Rx/U2_Deserializer/U3/Y (OAI22X1M)      0.78       6.56 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       6.56 r
  data arrival time                                                  6.56

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -6.56
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/Q (DFFRQX4M)
                                                          1.14       1.14 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter[4] (edge_bit_counter)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/edge_counter[4] (UART_Rx_FSM)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/U59/Y (CLKXOR2X2M)            0.67       1.80 f
  U0_UART/U1_UART_Rx/U0_FSM/U30/Y (NOR3X2M)               0.82       2.63 r
  U0_UART/U1_UART_Rx/U0_FSM/U16/Y (NAND4X4M)              0.80       3.42 f
  U0_UART/U1_UART_Rx/U0_FSM/U6/Y (NOR3X2M)                0.84       4.26 r
  U0_UART/U1_UART_Rx/U0_FSM/deserializer_en (UART_Rx_FSM)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/enable (deserializer)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U10/Y (CLKBUFX6M)
                                                          0.87       5.14 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U2/Y (INVX4M)        0.65       5.79 f
  U0_UART/U1_UART_Rx/U2_Deserializer/U7/Y (OAI22X1M)      0.78       6.56 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[6]/D (DFFRQX2M)
                                                          0.00       6.56 r
  data arrival time                                                  6.56

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -6.56
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/Q (DFFRQX4M)
                                                          1.14       1.14 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter[4] (edge_bit_counter)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/edge_counter[4] (UART_Rx_FSM)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/U59/Y (CLKXOR2X2M)            0.67       1.80 f
  U0_UART/U1_UART_Rx/U0_FSM/U30/Y (NOR3X2M)               0.82       2.63 r
  U0_UART/U1_UART_Rx/U0_FSM/U16/Y (NAND4X4M)              0.80       3.42 f
  U0_UART/U1_UART_Rx/U0_FSM/U6/Y (NOR3X2M)                0.84       4.26 r
  U0_UART/U1_UART_Rx/U0_FSM/deserializer_en (UART_Rx_FSM)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/enable (deserializer)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U10/Y (CLKBUFX6M)
                                                          0.87       5.14 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U2/Y (INVX4M)        0.65       5.79 f
  U0_UART/U1_UART_Rx/U2_Deserializer/U4/Y (OAI22X1M)      0.78       6.56 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       6.56 r
  data arrival time                                                  6.56

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -6.56
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/Q (DFFRQX4M)
                                                          1.14       1.14 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter[4] (edge_bit_counter)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/edge_counter[4] (UART_Rx_FSM)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/U59/Y (CLKXOR2X2M)            0.67       1.80 f
  U0_UART/U1_UART_Rx/U0_FSM/U30/Y (NOR3X2M)               0.82       2.63 r
  U0_UART/U1_UART_Rx/U0_FSM/U16/Y (NAND4X4M)              0.80       3.42 f
  U0_UART/U1_UART_Rx/U0_FSM/U6/Y (NOR3X2M)                0.84       4.26 r
  U0_UART/U1_UART_Rx/U0_FSM/deserializer_en (UART_Rx_FSM)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/enable (deserializer)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U10/Y (CLKBUFX6M)
                                                          0.87       5.14 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U2/Y (INVX4M)        0.65       5.79 f
  U0_UART/U1_UART_Rx/U2_Deserializer/U6/Y (OAI22X1M)      0.78       6.56 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       6.56 r
  data arrival time                                                  6.56

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -6.56
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/Q (DFFRQX4M)
                                                          1.14       1.14 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter[4] (edge_bit_counter)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/edge_counter[4] (UART_Rx_FSM)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/U59/Y (CLKXOR2X2M)            0.67       1.80 f
  U0_UART/U1_UART_Rx/U0_FSM/U30/Y (NOR3X2M)               0.82       2.63 r
  U0_UART/U1_UART_Rx/U0_FSM/U16/Y (NAND4X4M)              0.80       3.42 f
  U0_UART/U1_UART_Rx/U0_FSM/U6/Y (NOR3X2M)                0.84       4.26 r
  U0_UART/U1_UART_Rx/U0_FSM/deserializer_en (UART_Rx_FSM)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/enable (deserializer)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U10/Y (CLKBUFX6M)
                                                          0.87       5.14 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U2/Y (INVX4M)        0.65       5.79 f
  U0_UART/U1_UART_Rx/U2_Deserializer/U5/Y (OAI22X1M)      0.78       6.56 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       6.56 r
  data arrival time                                                  6.56

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -6.56
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/Q (DFFRQX4M)
                                                          1.14       1.14 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter[4] (edge_bit_counter)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/edge_counter[4] (UART_Rx_FSM)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/U59/Y (CLKXOR2X2M)            0.67       1.80 f
  U0_UART/U1_UART_Rx/U0_FSM/U30/Y (NOR3X2M)               0.82       2.63 r
  U0_UART/U1_UART_Rx/U0_FSM/U16/Y (NAND4X4M)              0.80       3.42 f
  U0_UART/U1_UART_Rx/U0_FSM/U6/Y (NOR3X2M)                0.84       4.26 r
  U0_UART/U1_UART_Rx/U0_FSM/deserializer_en (UART_Rx_FSM)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/enable (deserializer)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U10/Y (CLKBUFX6M)
                                                          0.87       5.14 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U2/Y (INVX4M)        0.65       5.79 f
  U0_UART/U1_UART_Rx/U2_Deserializer/U8/Y (OAI22X1M)      0.76       6.54 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[5]/D (DFFRQX2M)
                                                          0.00       6.54 r
  data arrival time                                                  6.54

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -6.54
  --------------------------------------------------------------------------
  slack (MET)                                                      264.09


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/Q (DFFRQX4M)
                                                          1.14       1.14 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter[4] (edge_bit_counter)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/edge_counter[4] (UART_Rx_FSM)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/U59/Y (CLKXOR2X2M)            0.67       1.80 f
  U0_UART/U1_UART_Rx/U0_FSM/U30/Y (NOR3X2M)               0.82       2.63 r
  U0_UART/U1_UART_Rx/U0_FSM/U16/Y (NAND4X4M)              0.80       3.42 f
  U0_UART/U1_UART_Rx/U0_FSM/U6/Y (NOR3X2M)                0.84       4.26 r
  U0_UART/U1_UART_Rx/U0_FSM/deserializer_en (UART_Rx_FSM)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/enable (deserializer)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U10/Y (CLKBUFX6M)
                                                          0.87       5.14 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U2/Y (INVX4M)        0.65       5.79 f
  U0_UART/U1_UART_Rx/U2_Deserializer/U11/Y (OAI2BB2X1M)
                                                          0.76       6.55 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       6.55 r
  data arrival time                                                  6.55

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.41     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -6.55
  --------------------------------------------------------------------------
  slack (MET)                                                      264.11


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U4_Parity/parity_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/Q (DFFRQX4M)
                                                          1.14       1.14 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter[4] (edge_bit_counter)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/edge_counter[4] (UART_Rx_FSM)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/U59/Y (CLKXOR2X2M)            0.67       1.80 f
  U0_UART/U1_UART_Rx/U0_FSM/U30/Y (NOR3X2M)               0.82       2.63 r
  U0_UART/U1_UART_Rx/U0_FSM/U16/Y (NAND4X4M)              0.80       3.42 f
  U0_UART/U1_UART_Rx/U0_FSM/U9/Y (NOR3X2M)                0.88       4.30 r
  U0_UART/U1_UART_Rx/U0_FSM/parity_check_en (UART_Rx_FSM)
                                                          0.00       4.30 r
  U0_UART/U1_UART_Rx/U4_Parity/enable (parity_check)      0.00       4.30 r
  U0_UART/U1_UART_Rx/U4_Parity/U5/Y (CLKINVX1M)           0.85       5.15 f
  U0_UART/U1_UART_Rx/U4_Parity/U3/Y (OAI2BB2X1M)          0.81       5.96 r
  U0_UART/U1_UART_Rx/U4_Parity/parity_error_reg/D (DFFRQX2M)
                                                          0.00       5.96 r
  data arrival time                                                  5.96

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U4_Parity/parity_error_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                      264.69


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/Q (DFFRQX4M)
                                                          1.14       1.14 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter[4] (edge_bit_counter)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/edge_counter[4] (UART_Rx_FSM)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/U59/Y (CLKXOR2X2M)            0.67       1.80 f
  U0_UART/U1_UART_Rx/U0_FSM/U30/Y (NOR3X2M)               0.82       2.63 r
  U0_UART/U1_UART_Rx/U0_FSM/U16/Y (NAND4X4M)              0.80       3.42 f
  U0_UART/U1_UART_Rx/U0_FSM/U3/Y (NOR3X2M)                0.82       4.25 r
  U0_UART/U1_UART_Rx/U0_FSM/stop_check_en (UART_Rx_FSM)
                                                          0.00       4.25 r
  U0_UART/U1_UART_Rx/U6_Stop/enable (stop_check)          0.00       4.25 r
  U0_UART/U1_UART_Rx/U6_Stop/U4/Y (CLKINVX1M)             0.85       5.10 f
  U0_UART/U1_UART_Rx/U6_Stop/U3/Y (OAI2BB2X1M)            0.81       5.91 r
  U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg/D (DFFRQX2M)
                                                          0.00       5.91 r
  data arrival time                                                  5.91

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U6_Stop/stop_error_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -5.91
  --------------------------------------------------------------------------
  slack (MET)                                                      264.74


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/Q (DFFRQX4M)
                                                          1.14       1.14 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter[4] (edge_bit_counter)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/edge_counter[4] (UART_Rx_FSM)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/U59/Y (CLKXOR2X2M)            0.67       1.80 f
  U0_UART/U1_UART_Rx/U0_FSM/U30/Y (NOR3X2M)               0.82       2.63 r
  U0_UART/U1_UART_Rx/U0_FSM/U16/Y (NAND4X4M)              0.80       3.42 f
  U0_UART/U1_UART_Rx/U0_FSM/U6/Y (NOR3X2M)                0.84       4.26 r
  U0_UART/U1_UART_Rx/U0_FSM/deserializer_en (UART_Rx_FSM)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/enable (deserializer)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U10/Y (CLKBUFX6M)
                                                          0.87       5.14 r
  U0_UART/U1_UART_Rx/U2_Deserializer/U9/Y (OAI2BB2X1M)
                                                          0.48       5.62 r
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[7]/D (DFFRQX2M)
                                                          0.00       5.62 r
  data arrival time                                                  5.62

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U2_Deserializer/shift_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                      265.04


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[0]/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[0]/Q (DFFRHQX8M)
                                                          1.00       1.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter[0] (edge_bit_counter)
                                                          0.00       1.00 r
  U0_UART/U1_UART_Rx/U0_FSM/edge_counter[0] (UART_Rx_FSM)
                                                          0.00       1.00 r
  U0_UART/U1_UART_Rx/U0_FSM/U18/Y (NOR2BX2M)              0.48       1.47 f
  U0_UART/U1_UART_Rx/U0_FSM/U52/Y (OAI2B2X1M)             0.77       2.25 r
  U0_UART/U1_UART_Rx/U0_FSM/U55/Y (NAND4BX1M)             0.83       3.08 f
  U0_UART/U1_UART_Rx/U0_FSM/U5/Y (NOR4X2M)                0.70       3.78 r
  U0_UART/U1_UART_Rx/U0_FSM/U7/Y (OAI32X2M)               0.39       4.17 f
  U0_UART/U1_UART_Rx/U0_FSM/U4/Y (AOI21X2M)               0.92       5.09 r
  U0_UART/U1_UART_Rx/U0_FSM/U17/Y (INVXLM)                0.61       5.70 f
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       5.70 f
  data arrival time                                                  5.70

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U0_FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -5.70
  --------------------------------------------------------------------------
  slack (MET)                                                      265.11


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.87       0.87 r
  U0_ClkDiv/U43/Y (CLKXOR2X2M)                            0.63       1.49 f
  U0_ClkDiv/U17/Y (NOR3X2M)                               0.82       2.31 r
  U0_ClkDiv/U11/Y (NAND4X4M)                              1.03       3.34 f
  U0_ClkDiv/U8/Y (NAND2X2M)                               0.78       4.11 r
  U0_ClkDiv/U13/Y (NOR2BX2M)                              0.88       4.99 r
  U0_ClkDiv/counter_reg[0]/D (DFFRQX2M)                   0.00       4.99 r
  data arrival time                                                  4.99

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.44     270.62
  data required time                                               270.62
  --------------------------------------------------------------------------
  data required time                                               270.62
  data arrival time                                                 -4.99
  --------------------------------------------------------------------------
  slack (MET)                                                      265.63


  Startpoint: U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U1_UART_Rx/U5_Start/glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter_reg[4]/Q (DFFRQX4M)
                                                          1.14       1.14 r
  U0_UART/U1_UART_Rx/U3_Counter/edge_counter[4] (edge_bit_counter)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/edge_counter[4] (UART_Rx_FSM)
                                                          0.00       1.14 r
  U0_UART/U1_UART_Rx/U0_FSM/U59/Y (CLKXOR2X2M)            0.67       1.80 f
  U0_UART/U1_UART_Rx/U0_FSM/U30/Y (NOR3X2M)               0.82       2.63 r
  U0_UART/U1_UART_Rx/U0_FSM/U16/Y (NAND4X4M)              0.80       3.42 f
  U0_UART/U1_UART_Rx/U0_FSM/U15/Y (NOR3X4M)               0.83       4.26 r
  U0_UART/U1_UART_Rx/U0_FSM/start_check_en (UART_Rx_FSM)
                                                          0.00       4.26 r
  U0_UART/U1_UART_Rx/U5_Start/enable (start_check)        0.00       4.26 r
  U0_UART/U1_UART_Rx/U5_Start/U2/Y (AO2B2XLM)             0.71       4.97 r
  U0_UART/U1_UART_Rx/U5_Start/glitch_reg/D (DFFRQX2M)     0.00       4.97 r
  data arrival time                                                  4.97

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U1_UART_Rx/U5_Start/glitch_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.38     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -4.97
  --------------------------------------------------------------------------
  slack (MET)                                                      265.72


  Startpoint: U0_RST_SYNC_2/Q_reg[0]/CK
              (internal path startpoint clocked by UART_RX_CLK)
  Endpoint: U0_RST_SYNC_2/Q_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC_2/Q_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_RST_SYNC_2/Q_reg[0]/Q (DFFRQX2M)                     0.53       0.53 r
  U0_RST_SYNC_2/Q_reg[1]/D (DFFRQX2M)                     0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_RST_SYNC_2/Q_reg[1]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                      270.21


  Startpoint: U0_UART/U0_UART_Tx/U3/out_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: TX_OUT (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U3/out_reg/CK (DFFSQX2M)             0.00       0.00 r
  U0_UART/U0_UART_Tx/U3/out_reg/Q (DFFSQX2M)              0.56       0.56 r
  U0_UART/U0_UART_Tx/U3/U3/Y (INVXLM)                     0.46       1.03 f
  U0_UART/U0_UART_Tx/U3/U4/Y (INVX8M)                     0.93       1.95 r
  U0_UART/U0_UART_Tx/U3/out (MUX_8x1)                     0.00       1.95 r
  U0_UART/U0_UART_Tx/TX_OUT (UART_Tx)                     0.00       1.95 r
  U0_UART/TX_OUT (UART)                                   0.00       1.95 r
  TX_OUT (out)                                            0.00       1.95 r
  data arrival time                                                  1.95

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  output external delay                                 -54.25    2115.68
  data required time                                              2115.68
  --------------------------------------------------------------------------
  data required time                                              2115.68
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                     2113.73


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.88       0.88 r
  U0_UART/U0_UART_Tx/U0/U11/Y (INVX2M)                    0.57       1.46 f
  U0_UART/U0_UART_Tx/U0/U7/Y (OAI32X2M)                   0.97       2.42 r
  U0_UART/U0_UART_Tx/U0/U9/Y (AOI21X4M)                   0.52       2.94 f
  U0_UART/U0_UART_Tx/U0/U3/Y (NOR2X2M)                    0.87       3.81 r
  U0_UART/U0_UART_Tx/U0/ser_load (UART_Tx_FSM)            0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/load (serializer)                 0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/U5/Y (CLKBUFX6M)                  0.97       4.78 r
  U0_UART/U0_UART_Tx/U1/U7/Y (NOR2X1M)                    0.45       5.23 f
  U0_UART/U0_UART_Tx/U1/U6/Y (CLKBUFX6M)                  0.78       6.01 f
  U0_UART/U0_UART_Tx/U1/U4/Y (NOR2X8M)                    0.96       6.97 r
  U0_UART/U0_UART_Tx/U1/U9/Y (AOI22X1M)                   0.54       7.51 f
  U0_UART/U0_UART_Tx/U1/U8/Y (OAI2BB1X2M)                 0.40       7.91 r
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[0]/D (DFFRX1M)      0.00       7.91 r
  data arrival time                                                  7.91

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[0]/CK (DFFRX1M)     0.00    2169.94 r
  library setup time                                     -0.28    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                                 -7.91
  --------------------------------------------------------------------------
  slack (MET)                                                     2161.74


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.88       0.88 r
  U0_UART/U0_UART_Tx/U0/U11/Y (INVX2M)                    0.57       1.46 f
  U0_UART/U0_UART_Tx/U0/U7/Y (OAI32X2M)                   0.97       2.42 r
  U0_UART/U0_UART_Tx/U0/U9/Y (AOI21X4M)                   0.52       2.94 f
  U0_UART/U0_UART_Tx/U0/U3/Y (NOR2X2M)                    0.87       3.81 r
  U0_UART/U0_UART_Tx/U0/ser_load (UART_Tx_FSM)            0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/load (serializer)                 0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/U5/Y (CLKBUFX6M)                  0.97       4.78 r
  U0_UART/U0_UART_Tx/U1/U7/Y (NOR2X1M)                    0.45       5.23 f
  U0_UART/U0_UART_Tx/U1/U6/Y (CLKBUFX6M)                  0.78       6.01 f
  U0_UART/U0_UART_Tx/U1/U4/Y (NOR2X8M)                    0.96       6.97 r
  U0_UART/U0_UART_Tx/U1/U21/Y (AOI22X1M)                  0.54       7.51 f
  U0_UART/U0_UART_Tx/U1/U20/Y (OAI2BB1X2M)                0.39       7.90 r
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[6]/D (DFFRX1M)      0.00       7.90 r
  data arrival time                                                  7.90

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[6]/CK (DFFRX1M)     0.00    2169.94 r
  library setup time                                     -0.28    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                     2161.75


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.88       0.88 r
  U0_UART/U0_UART_Tx/U0/U11/Y (INVX2M)                    0.57       1.46 f
  U0_UART/U0_UART_Tx/U0/U7/Y (OAI32X2M)                   0.97       2.42 r
  U0_UART/U0_UART_Tx/U0/U9/Y (AOI21X4M)                   0.52       2.94 f
  U0_UART/U0_UART_Tx/U0/U3/Y (NOR2X2M)                    0.87       3.81 r
  U0_UART/U0_UART_Tx/U0/ser_load (UART_Tx_FSM)            0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/load (serializer)                 0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/U5/Y (CLKBUFX6M)                  0.97       4.78 r
  U0_UART/U0_UART_Tx/U1/U7/Y (NOR2X1M)                    0.45       5.23 f
  U0_UART/U0_UART_Tx/U1/U6/Y (CLKBUFX6M)                  0.78       6.01 f
  U0_UART/U0_UART_Tx/U1/U4/Y (NOR2X8M)                    0.96       6.97 r
  U0_UART/U0_UART_Tx/U1/U19/Y (AOI22X1M)                  0.54       7.51 f
  U0_UART/U0_UART_Tx/U1/U18/Y (OAI2BB1X2M)                0.39       7.90 r
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[5]/D (DFFRX1M)      0.00       7.90 r
  data arrival time                                                  7.90

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[5]/CK (DFFRX1M)     0.00    2169.94 r
  library setup time                                     -0.28    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                     2161.75


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.88       0.88 r
  U0_UART/U0_UART_Tx/U0/U11/Y (INVX2M)                    0.57       1.46 f
  U0_UART/U0_UART_Tx/U0/U7/Y (OAI32X2M)                   0.97       2.42 r
  U0_UART/U0_UART_Tx/U0/U9/Y (AOI21X4M)                   0.52       2.94 f
  U0_UART/U0_UART_Tx/U0/U3/Y (NOR2X2M)                    0.87       3.81 r
  U0_UART/U0_UART_Tx/U0/ser_load (UART_Tx_FSM)            0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/load (serializer)                 0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/U5/Y (CLKBUFX6M)                  0.97       4.78 r
  U0_UART/U0_UART_Tx/U1/U7/Y (NOR2X1M)                    0.45       5.23 f
  U0_UART/U0_UART_Tx/U1/U6/Y (CLKBUFX6M)                  0.78       6.01 f
  U0_UART/U0_UART_Tx/U1/U4/Y (NOR2X8M)                    0.96       6.97 r
  U0_UART/U0_UART_Tx/U1/U17/Y (AOI22X1M)                  0.54       7.51 f
  U0_UART/U0_UART_Tx/U1/U16/Y (OAI2BB1X2M)                0.39       7.90 r
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[4]/D (DFFRX1M)      0.00       7.90 r
  data arrival time                                                  7.90

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[4]/CK (DFFRX1M)     0.00    2169.94 r
  library setup time                                     -0.28    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                     2161.75


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.88       0.88 r
  U0_UART/U0_UART_Tx/U0/U11/Y (INVX2M)                    0.57       1.46 f
  U0_UART/U0_UART_Tx/U0/U7/Y (OAI32X2M)                   0.97       2.42 r
  U0_UART/U0_UART_Tx/U0/U9/Y (AOI21X4M)                   0.52       2.94 f
  U0_UART/U0_UART_Tx/U0/U3/Y (NOR2X2M)                    0.87       3.81 r
  U0_UART/U0_UART_Tx/U0/ser_load (UART_Tx_FSM)            0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/load (serializer)                 0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/U5/Y (CLKBUFX6M)                  0.97       4.78 r
  U0_UART/U0_UART_Tx/U1/U7/Y (NOR2X1M)                    0.45       5.23 f
  U0_UART/U0_UART_Tx/U1/U6/Y (CLKBUFX6M)                  0.78       6.01 f
  U0_UART/U0_UART_Tx/U1/U4/Y (NOR2X8M)                    0.96       6.97 r
  U0_UART/U0_UART_Tx/U1/U15/Y (AOI22X1M)                  0.54       7.51 f
  U0_UART/U0_UART_Tx/U1/U14/Y (OAI2BB1X2M)                0.39       7.90 r
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[3]/D (DFFRX1M)      0.00       7.90 r
  data arrival time                                                  7.90

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[3]/CK (DFFRX1M)     0.00    2169.94 r
  library setup time                                     -0.28    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                     2161.75


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.88       0.88 r
  U0_UART/U0_UART_Tx/U0/U11/Y (INVX2M)                    0.57       1.46 f
  U0_UART/U0_UART_Tx/U0/U7/Y (OAI32X2M)                   0.97       2.42 r
  U0_UART/U0_UART_Tx/U0/U9/Y (AOI21X4M)                   0.52       2.94 f
  U0_UART/U0_UART_Tx/U0/U3/Y (NOR2X2M)                    0.87       3.81 r
  U0_UART/U0_UART_Tx/U0/ser_load (UART_Tx_FSM)            0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/load (serializer)                 0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/U5/Y (CLKBUFX6M)                  0.97       4.78 r
  U0_UART/U0_UART_Tx/U1/U7/Y (NOR2X1M)                    0.45       5.23 f
  U0_UART/U0_UART_Tx/U1/U6/Y (CLKBUFX6M)                  0.78       6.01 f
  U0_UART/U0_UART_Tx/U1/U4/Y (NOR2X8M)                    0.96       6.97 r
  U0_UART/U0_UART_Tx/U1/U13/Y (AOI22X1M)                  0.54       7.51 f
  U0_UART/U0_UART_Tx/U1/U12/Y (OAI2BB1X2M)                0.39       7.90 r
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[2]/D (DFFRX1M)      0.00       7.90 r
  data arrival time                                                  7.90

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[2]/CK (DFFRX1M)     0.00    2169.94 r
  library setup time                                     -0.28    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                     2161.75


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.88       0.88 r
  U0_UART/U0_UART_Tx/U0/U11/Y (INVX2M)                    0.57       1.46 f
  U0_UART/U0_UART_Tx/U0/U7/Y (OAI32X2M)                   0.97       2.42 r
  U0_UART/U0_UART_Tx/U0/U9/Y (AOI21X4M)                   0.52       2.94 f
  U0_UART/U0_UART_Tx/U0/U3/Y (NOR2X2M)                    0.87       3.81 r
  U0_UART/U0_UART_Tx/U0/ser_load (UART_Tx_FSM)            0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/load (serializer)                 0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/U5/Y (CLKBUFX6M)                  0.97       4.78 r
  U0_UART/U0_UART_Tx/U1/U7/Y (NOR2X1M)                    0.45       5.23 f
  U0_UART/U0_UART_Tx/U1/U6/Y (CLKBUFX6M)                  0.78       6.01 f
  U0_UART/U0_UART_Tx/U1/U4/Y (NOR2X8M)                    0.96       6.97 r
  U0_UART/U0_UART_Tx/U1/U11/Y (AOI22X1M)                  0.54       7.51 f
  U0_UART/U0_UART_Tx/U1/U10/Y (OAI2BB1X2M)                0.39       7.90 r
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[1]/D (DFFRX1M)      0.00       7.90 r
  data arrival time                                                  7.90

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[1]/CK (DFFRX1M)     0.00    2169.94 r
  library setup time                                     -0.28    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                     2161.75


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/shift_reg_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.88       0.88 r
  U0_UART/U0_UART_Tx/U0/U11/Y (INVX2M)                    0.57       1.46 f
  U0_UART/U0_UART_Tx/U0/U7/Y (OAI32X2M)                   0.97       2.42 r
  U0_UART/U0_UART_Tx/U0/U9/Y (AOI21X4M)                   0.52       2.94 f
  U0_UART/U0_UART_Tx/U0/U3/Y (NOR2X2M)                    0.87       3.81 r
  U0_UART/U0_UART_Tx/U0/ser_load (UART_Tx_FSM)            0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/load (serializer)                 0.00       3.81 r
  U0_UART/U0_UART_Tx/U1/U5/Y (CLKBUFX6M)                  0.97       4.78 r
  U0_UART/U0_UART_Tx/U1/U7/Y (NOR2X1M)                    0.45       5.23 f
  U0_UART/U0_UART_Tx/U1/U6/Y (CLKBUFX6M)                  0.78       6.01 f
  U0_UART/U0_UART_Tx/U1/U22/Y (AO22X1M)                   0.79       6.80 f
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[7]/D (DFFRX1M)      0.00       6.80 f
  data arrival time                                                  6.80

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U1/shift_reg_reg[7]/CK (DFFRX1M)     0.00    2169.94 r
  library setup time                                     -0.21    2169.73
  data required time                                              2169.73
  --------------------------------------------------------------------------
  data required time                                              2169.73
  data arrival time                                                 -6.80
  --------------------------------------------------------------------------
  slack (MET)                                                     2162.93


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U2/parity_result_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.88       0.88 r
  U0_UART/U0_UART_Tx/U0/U11/Y (INVX2M)                    0.57       1.46 f
  U0_UART/U0_UART_Tx/U0/U7/Y (OAI32X2M)                   0.97       2.42 r
  U0_UART/U0_UART_Tx/U0/U9/Y (AOI21X4M)                   0.52       2.94 f
  U0_UART/U0_UART_Tx/U0/U3/Y (NOR2X2M)                    0.87       3.81 r
  U0_UART/U0_UART_Tx/U0/U14/Y (BUFX2M)                    0.36       4.17 r
  U0_UART/U0_UART_Tx/U0/parity_calc_en (UART_Tx_FSM)      0.00       4.17 r
  U0_UART/U0_UART_Tx/U2/enable (Parity_Calc)              0.00       4.17 r
  U0_UART/U0_UART_Tx/U2/U4/Y (INVX2M)                     0.28       4.45 f
  U0_UART/U0_UART_Tx/U2/U2/Y (OAI2BB2X1M)                 0.67       5.13 r
  U0_UART/U0_UART_Tx/U2/parity_result_reg/D (DFFRX1M)     0.00       5.13 r
  data arrival time                                                  5.13

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U2/parity_result_reg/CK (DFFRX1M)
                                                          0.00    2169.94 r
  library setup time                                     -0.35    2169.58
  data required time                                              2169.58
  --------------------------------------------------------------------------
  data required time                                              2169.58
  data arrival time                                                 -5.13
  --------------------------------------------------------------------------
  slack (MET)                                                     2164.45


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[2]/Q (DFFRX4M)
                                                          0.87       0.87 f
  U0_UART/U0_UART_Tx/U0/U5/Y (AOI211X2M)                  0.76       1.63 r
  U0_UART/U0_UART_Tx/U0/U4/Y (BUFX2M)                     0.71       2.34 r
  U0_UART/U0_UART_Tx/U0/ser_en (UART_Tx_FSM)              0.00       2.34 r
  U0_UART/U0_UART_Tx/U1/enable (serializer)               0.00       2.34 r
  U0_UART/U0_UART_Tx/U1/U27/Y (NAND2BX2M)                 0.83       3.17 f
  U0_UART/U0_UART_Tx/U1/U3/Y (NOR2X2M)                    1.01       4.18 r
  U0_UART/U0_UART_Tx/U1/U26/Y (AOI2BB1X2M)                0.35       4.53 f
  U0_UART/U0_UART_Tx/U1/U23/Y (OAI32X2M)                  0.51       5.04 r
  U0_UART/U0_UART_Tx/U1/counter_reg[2]/D (DFFRQX2M)       0.00       5.04 r
  data arrival time                                                  5.04

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U1/counter_reg[2]/CK (DFFRQX2M)      0.00    2169.94 r
  library setup time                                     -0.44    2169.49
  data required time                                              2169.49
  --------------------------------------------------------------------------
  data required time                                              2169.49
  data arrival time                                                 -5.04
  --------------------------------------------------------------------------
  slack (MET)                                                     2164.46


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U3/out_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.76       0.76 f
  U0_UART/U0_UART_Tx/U0/U11/Y (INVX2M)                    0.71       1.47 r
  U0_UART/U0_UART_Tx/U0/U7/Y (OAI32X2M)                   0.43       1.90 f
  U0_UART/U0_UART_Tx/U0/U9/Y (AOI21X4M)                   0.75       2.66 r
  U0_UART/U0_UART_Tx/U0/U8/Y (CLKINVX2M)                  0.95       3.61 f
  U0_UART/U0_UART_Tx/U0/mux_sel[0] (UART_Tx_FSM)          0.00       3.61 f
  U0_UART/U0_UART_Tx/U3/sel[0] (MUX_8x1)                  0.00       3.61 f
  U0_UART/U0_UART_Tx/U3/U7/Y (MX4X1M)                     0.86       4.47 f
  U0_UART/U0_UART_Tx/U3/U5/Y (MX2X2M)                     0.38       4.85 f
  U0_UART/U0_UART_Tx/U3/out_reg/D (DFFSQX2M)              0.00       4.85 f
  data arrival time                                                  4.85

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U3/out_reg/CK (DFFSQX2M)             0.00    2169.94 r
  library setup time                                     -0.26    2169.67
  data required time                                              2169.67
  --------------------------------------------------------------------------
  data required time                                              2169.67
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                     2164.82


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[2]/Q (DFFRX4M)
                                                          0.87       0.87 f
  U0_UART/U0_UART_Tx/U0/U5/Y (AOI211X2M)                  0.76       1.63 r
  U0_UART/U0_UART_Tx/U0/U4/Y (BUFX2M)                     0.71       2.34 r
  U0_UART/U0_UART_Tx/U0/ser_en (UART_Tx_FSM)              0.00       2.34 r
  U0_UART/U0_UART_Tx/U1/enable (serializer)               0.00       2.34 r
  U0_UART/U0_UART_Tx/U1/U27/Y (NAND2BX2M)                 0.83       3.17 f
  U0_UART/U0_UART_Tx/U1/U3/Y (NOR2X2M)                    1.01       4.18 r
  U0_UART/U0_UART_Tx/U1/counter_reg[0]/D (DFFRQX2M)       0.00       4.18 r
  data arrival time                                                  4.18

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U1/counter_reg[0]/CK (DFFRQX2M)      0.00    2169.94 r
  library setup time                                     -0.44    2169.49
  data required time                                              2169.49
  --------------------------------------------------------------------------
  data required time                                              2169.49
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                     2165.31


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[2]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[2]/Q (DFFRX4M)
                                                          0.87       0.87 f
  U0_UART/U0_UART_Tx/U0/U5/Y (AOI211X2M)                  0.76       1.63 r
  U0_UART/U0_UART_Tx/U0/U4/Y (BUFX2M)                     0.71       2.34 r
  U0_UART/U0_UART_Tx/U0/ser_en (UART_Tx_FSM)              0.00       2.34 r
  U0_UART/U0_UART_Tx/U1/enable (serializer)               0.00       2.34 r
  U0_UART/U0_UART_Tx/U1/U27/Y (NAND2BX2M)                 0.83       3.17 f
  U0_UART/U0_UART_Tx/U1/U28/Y (NOR2X2M)                   0.60       3.77 r
  U0_UART/U0_UART_Tx/U1/counter_reg[1]/D (DFFRQX2M)       0.00       3.77 r
  data arrival time                                                  3.77

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U1/counter_reg[1]/CK (DFFRQX2M)      0.00    2169.94 r
  library setup time                                     -0.38    2169.56
  data required time                                              2169.56
  --------------------------------------------------------------------------
  data required time                                              2169.56
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                     2165.79


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.88       0.88 r
  U0_UART/U0_UART_Tx/U0/U11/Y (INVX2M)                    0.57       1.46 f
  U0_UART/U0_UART_Tx/U0/U7/Y (OAI32X2M)                   0.97       2.42 r
  U0_UART/U0_UART_Tx/U0/U9/Y (AOI21X4M)                   0.52       2.94 f
  U0_UART/U0_UART_Tx/U0/U8/Y (CLKINVX2M)                  0.74       3.68 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[0]/D (DFFRX4M)
                                                          0.00       3.68 r
  data arrival time                                                  3.68

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U0/current_state_reg[0]/CK (DFFRX4M)
                                                          0.00    2169.94 r
  library setup time                                     -0.35    2169.59
  data required time                                              2169.59
  --------------------------------------------------------------------------
  data required time                                              2169.59
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                     2165.91


  Startpoint: U0_data_sync_2/U0/Q_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/U0/Q_reg[0][1]/CK (DFFRQX1M)             0.00       0.00 r
  U0_data_sync_2/U0/Q_reg[0][1]/Q (DFFRQX1M)              0.89       0.89 r
  U0_data_sync_2/U0/SYNC[0] (bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_1)
                                                          0.00       0.89 r
  U0_data_sync_2/U1/signal_in (pulse_generator_1)         0.00       0.89 r
  U0_data_sync_2/U1/U3/Y (NOR2BX2M)                       0.54       1.43 r
  U0_data_sync_2/U1/pulse_out (pulse_generator_1)         0.00       1.43 r
  U0_data_sync_2/U5/Y (CLKBUFX6M)                         0.88       2.31 r
  U0_data_sync_2/U4/Y (INVX4M)                            0.66       2.97 f
  U0_data_sync_2/U6/Y (AO22X1M)                           0.76       3.73 f
  U0_data_sync_2/sync_bus_reg[0]/D (DFFRQX2M)             0.00       3.73 f
  data arrival time                                                  3.73

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_data_sync_2/sync_bus_reg[0]/CK (DFFRQX2M)            0.00    2169.94 r
  library setup time                                     -0.20    2169.73
  data required time                                              2169.73
  --------------------------------------------------------------------------
  data required time                                              2169.73
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                     2166.00


  Startpoint: U0_data_sync_2/U0/Q_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/U0/Q_reg[0][1]/CK (DFFRQX1M)             0.00       0.00 r
  U0_data_sync_2/U0/Q_reg[0][1]/Q (DFFRQX1M)              0.89       0.89 r
  U0_data_sync_2/U0/SYNC[0] (bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_1)
                                                          0.00       0.89 r
  U0_data_sync_2/U1/signal_in (pulse_generator_1)         0.00       0.89 r
  U0_data_sync_2/U1/U3/Y (NOR2BX2M)                       0.54       1.43 r
  U0_data_sync_2/U1/pulse_out (pulse_generator_1)         0.00       1.43 r
  U0_data_sync_2/U5/Y (CLKBUFX6M)                         0.88       2.31 r
  U0_data_sync_2/U4/Y (INVX4M)                            0.66       2.97 f
  U0_data_sync_2/U7/Y (AO22X1M)                           0.76       3.73 f
  U0_data_sync_2/sync_bus_reg[1]/D (DFFRQX2M)             0.00       3.73 f
  data arrival time                                                  3.73

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_data_sync_2/sync_bus_reg[1]/CK (DFFRQX2M)            0.00    2169.94 r
  library setup time                                     -0.20    2169.73
  data required time                                              2169.73
  --------------------------------------------------------------------------
  data required time                                              2169.73
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                     2166.00


  Startpoint: U0_data_sync_2/U0/Q_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/U0/Q_reg[0][1]/CK (DFFRQX1M)             0.00       0.00 r
  U0_data_sync_2/U0/Q_reg[0][1]/Q (DFFRQX1M)              0.89       0.89 r
  U0_data_sync_2/U0/SYNC[0] (bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_1)
                                                          0.00       0.89 r
  U0_data_sync_2/U1/signal_in (pulse_generator_1)         0.00       0.89 r
  U0_data_sync_2/U1/U3/Y (NOR2BX2M)                       0.54       1.43 r
  U0_data_sync_2/U1/pulse_out (pulse_generator_1)         0.00       1.43 r
  U0_data_sync_2/U5/Y (CLKBUFX6M)                         0.88       2.31 r
  U0_data_sync_2/U4/Y (INVX4M)                            0.66       2.97 f
  U0_data_sync_2/U9/Y (AO22X1M)                           0.76       3.73 f
  U0_data_sync_2/sync_bus_reg[3]/D (DFFRQX2M)             0.00       3.73 f
  data arrival time                                                  3.73

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_data_sync_2/sync_bus_reg[3]/CK (DFFRQX2M)            0.00    2169.94 r
  library setup time                                     -0.20    2169.73
  data required time                                              2169.73
  --------------------------------------------------------------------------
  data required time                                              2169.73
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                     2166.00


  Startpoint: U0_data_sync_2/U0/Q_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/U0/Q_reg[0][1]/CK (DFFRQX1M)             0.00       0.00 r
  U0_data_sync_2/U0/Q_reg[0][1]/Q (DFFRQX1M)              0.89       0.89 r
  U0_data_sync_2/U0/SYNC[0] (bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_1)
                                                          0.00       0.89 r
  U0_data_sync_2/U1/signal_in (pulse_generator_1)         0.00       0.89 r
  U0_data_sync_2/U1/U3/Y (NOR2BX2M)                       0.54       1.43 r
  U0_data_sync_2/U1/pulse_out (pulse_generator_1)         0.00       1.43 r
  U0_data_sync_2/U5/Y (CLKBUFX6M)                         0.88       2.31 r
  U0_data_sync_2/U4/Y (INVX4M)                            0.66       2.97 f
  U0_data_sync_2/U8/Y (AO22X1M)                           0.76       3.73 f
  U0_data_sync_2/sync_bus_reg[2]/D (DFFRQX2M)             0.00       3.73 f
  data arrival time                                                  3.73

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_data_sync_2/sync_bus_reg[2]/CK (DFFRQX2M)            0.00    2169.94 r
  library setup time                                     -0.20    2169.73
  data required time                                              2169.73
  --------------------------------------------------------------------------
  data required time                                              2169.73
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                     2166.00


  Startpoint: U0_data_sync_2/U0/Q_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/U0/Q_reg[0][1]/CK (DFFRQX1M)             0.00       0.00 r
  U0_data_sync_2/U0/Q_reg[0][1]/Q (DFFRQX1M)              0.89       0.89 r
  U0_data_sync_2/U0/SYNC[0] (bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_1)
                                                          0.00       0.89 r
  U0_data_sync_2/U1/signal_in (pulse_generator_1)         0.00       0.89 r
  U0_data_sync_2/U1/U3/Y (NOR2BX2M)                       0.54       1.43 r
  U0_data_sync_2/U1/pulse_out (pulse_generator_1)         0.00       1.43 r
  U0_data_sync_2/U5/Y (CLKBUFX6M)                         0.88       2.31 r
  U0_data_sync_2/U4/Y (INVX4M)                            0.66       2.97 f
  U0_data_sync_2/U11/Y (AO22X1M)                          0.76       3.73 f
  U0_data_sync_2/sync_bus_reg[5]/D (DFFRQX2M)             0.00       3.73 f
  data arrival time                                                  3.73

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_data_sync_2/sync_bus_reg[5]/CK (DFFRQX2M)            0.00    2169.94 r
  library setup time                                     -0.20    2169.73
  data required time                                              2169.73
  --------------------------------------------------------------------------
  data required time                                              2169.73
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                     2166.00


  Startpoint: U0_data_sync_2/U0/Q_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/U0/Q_reg[0][1]/CK (DFFRQX1M)             0.00       0.00 r
  U0_data_sync_2/U0/Q_reg[0][1]/Q (DFFRQX1M)              0.89       0.89 r
  U0_data_sync_2/U0/SYNC[0] (bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_1)
                                                          0.00       0.89 r
  U0_data_sync_2/U1/signal_in (pulse_generator_1)         0.00       0.89 r
  U0_data_sync_2/U1/U3/Y (NOR2BX2M)                       0.54       1.43 r
  U0_data_sync_2/U1/pulse_out (pulse_generator_1)         0.00       1.43 r
  U0_data_sync_2/U5/Y (CLKBUFX6M)                         0.88       2.31 r
  U0_data_sync_2/U4/Y (INVX4M)                            0.66       2.97 f
  U0_data_sync_2/U10/Y (AO22X1M)                          0.76       3.73 f
  U0_data_sync_2/sync_bus_reg[4]/D (DFFRQX2M)             0.00       3.73 f
  data arrival time                                                  3.73

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_data_sync_2/sync_bus_reg[4]/CK (DFFRQX2M)            0.00    2169.94 r
  library setup time                                     -0.20    2169.73
  data required time                                              2169.73
  --------------------------------------------------------------------------
  data required time                                              2169.73
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                     2166.00


  Startpoint: U0_data_sync_2/U0/Q_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/U0/Q_reg[0][1]/CK (DFFRQX1M)             0.00       0.00 r
  U0_data_sync_2/U0/Q_reg[0][1]/Q (DFFRQX1M)              0.89       0.89 r
  U0_data_sync_2/U0/SYNC[0] (bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_1)
                                                          0.00       0.89 r
  U0_data_sync_2/U1/signal_in (pulse_generator_1)         0.00       0.89 r
  U0_data_sync_2/U1/U3/Y (NOR2BX2M)                       0.54       1.43 r
  U0_data_sync_2/U1/pulse_out (pulse_generator_1)         0.00       1.43 r
  U0_data_sync_2/U5/Y (CLKBUFX6M)                         0.88       2.31 r
  U0_data_sync_2/U4/Y (INVX4M)                            0.66       2.97 f
  U0_data_sync_2/U13/Y (AO22X1M)                          0.76       3.73 f
  U0_data_sync_2/sync_bus_reg[7]/D (DFFRQX2M)             0.00       3.73 f
  data arrival time                                                  3.73

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_data_sync_2/sync_bus_reg[7]/CK (DFFRQX2M)            0.00    2169.94 r
  library setup time                                     -0.20    2169.73
  data required time                                              2169.73
  --------------------------------------------------------------------------
  data required time                                              2169.73
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                     2166.00


  Startpoint: U0_data_sync_2/U0/Q_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/sync_bus_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/U0/Q_reg[0][1]/CK (DFFRQX1M)             0.00       0.00 r
  U0_data_sync_2/U0/Q_reg[0][1]/Q (DFFRQX1M)              0.89       0.89 r
  U0_data_sync_2/U0/SYNC[0] (bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_1)
                                                          0.00       0.89 r
  U0_data_sync_2/U1/signal_in (pulse_generator_1)         0.00       0.89 r
  U0_data_sync_2/U1/U3/Y (NOR2BX2M)                       0.54       1.43 r
  U0_data_sync_2/U1/pulse_out (pulse_generator_1)         0.00       1.43 r
  U0_data_sync_2/U5/Y (CLKBUFX6M)                         0.88       2.31 r
  U0_data_sync_2/U4/Y (INVX4M)                            0.66       2.97 f
  U0_data_sync_2/U12/Y (AO22X1M)                          0.76       3.73 f
  U0_data_sync_2/sync_bus_reg[6]/D (DFFRQX2M)             0.00       3.73 f
  data arrival time                                                  3.73

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_data_sync_2/sync_bus_reg[6]/CK (DFFRQX2M)            0.00    2169.94 r
  library setup time                                     -0.20    2169.73
  data required time                                              2169.73
  --------------------------------------------------------------------------
  data required time                                              2169.73
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                     2166.00


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U0/busy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.88       0.88 r
  U0_UART/U0_UART_Tx/U0/U11/Y (INVX2M)                    0.57       1.46 f
  U0_UART/U0_UART_Tx/U0/U7/Y (OAI32X2M)                   0.97       2.42 r
  U0_UART/U0_UART_Tx/U0/U9/Y (AOI21X4M)                   0.52       2.94 f
  U0_UART/U0_UART_Tx/U0/U10/Y (NAND2BX2M)                 0.37       3.31 r
  U0_UART/U0_UART_Tx/U0/busy_reg/D (DFFRX1M)              0.00       3.31 r
  data arrival time                                                  3.31

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U0/busy_reg/CK (DFFRX1M)             0.00    2169.94 r
  library setup time                                     -0.28    2169.65
  data required time                                              2169.65
  --------------------------------------------------------------------------
  data required time                                              2169.65
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                     2166.35


  Startpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.88       0.88 r
  U0_UART/U0_UART_Tx/U0/U11/Y (INVX2M)                    0.57       1.46 f
  U0_UART/U0_UART_Tx/U0/U6/Y (AOI21X6M)                   0.87       2.33 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       2.33 r
  data arrival time                                                  2.33

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U0/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00    2169.94 r
  library setup time                                     -0.44    2169.50
  data required time                                              2169.50
  --------------------------------------------------------------------------
  data required time                                              2169.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                     2167.17


  Startpoint: U0_data_sync_2/U0/Q_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/U0/Q_reg[0][1]/CK (DFFRQX1M)             0.00       0.00 r
  U0_data_sync_2/U0/Q_reg[0][1]/Q (DFFRQX1M)              0.89       0.89 r
  U0_data_sync_2/U0/SYNC[0] (bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_1)
                                                          0.00       0.89 r
  U0_data_sync_2/U1/signal_in (pulse_generator_1)         0.00       0.89 r
  U0_data_sync_2/U1/U3/Y (NOR2BX2M)                       0.54       1.43 r
  U0_data_sync_2/U1/pulse_out (pulse_generator_1)         0.00       1.43 r
  U0_data_sync_2/U5/Y (CLKBUFX6M)                         0.88       2.31 r
  U0_data_sync_2/enable_pulse_reg/D (DFFRQX1M)            0.00       2.31 r
  data arrival time                                                  2.31

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_data_sync_2/enable_pulse_reg/CK (DFFRQX1M)           0.00    2169.94 r
  library setup time                                     -0.45    2169.48
  data required time                                              2169.48
  --------------------------------------------------------------------------
  data required time                                              2169.48
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                     2167.18


  Startpoint: U0_UART/U0_UART_Tx/U1/done_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U0/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U1/done_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_UART/U0_UART_Tx/U1/done_reg/Q (DFFRQX2M)             0.87       0.87 r
  U0_UART/U0_UART_Tx/U1/done (serializer)                 0.00       0.87 r
  U0_UART/U0_UART_Tx/U0/ser_done (UART_Tx_FSM)            0.00       0.87 r
  U0_UART/U0_UART_Tx/U0/U13/Y (AOI2B1X1M)                 0.58       1.45 f
  U0_UART/U0_UART_Tx/U0/U12/Y (NOR3X4M)                   0.80       2.25 r
  U0_UART/U0_UART_Tx/U0/current_state_reg[2]/D (DFFRX4M)
                                                          0.00       2.25 r
  data arrival time                                                  2.25

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U0/current_state_reg[2]/CK (DFFRX4M)
                                                          0.00    2169.94 r
  library setup time                                     -0.36    2169.58
  data required time                                              2169.58
  --------------------------------------------------------------------------
  data required time                                              2169.58
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                     2167.33


  Startpoint: U0_UART/U0_UART_Tx/U1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_Tx/U1/done_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_Tx/U1/counter_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART/U0_UART_Tx/U1/counter_reg[0]/Q (DFFRQX2M)       1.04       1.04 r
  U0_UART/U0_UART_Tx/U1/U30/Y (AND3X2M)                   0.44       1.48 r
  U0_UART/U0_UART_Tx/U1/done_reg/D (DFFRQX2M)             0.00       1.48 r
  data arrival time                                                  1.48

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_UART/U0_UART_Tx/U1/done_reg/CK (DFFRQX2M)            0.00    2169.94 r
  library setup time                                     -0.33    2169.60
  data required time                                              2169.60
  --------------------------------------------------------------------------
  data required time                                              2169.60
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                     2168.12


  Startpoint: U0_data_sync_2/U0/Q_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/U1/Q_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/U0/Q_reg[0][1]/CK (DFFRQX1M)             0.00       0.00 r
  U0_data_sync_2/U0/Q_reg[0][1]/Q (DFFRQX1M)              0.89       0.89 r
  U0_data_sync_2/U0/SYNC[0] (bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_1)
                                                          0.00       0.89 r
  U0_data_sync_2/U1/signal_in (pulse_generator_1)         0.00       0.89 r
  U0_data_sync_2/U1/Q_reg/D (DFFRQX1M)                    0.00       0.89 r
  data arrival time                                                  0.89

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_data_sync_2/U1/Q_reg/CK (DFFRQX1M)                   0.00    2169.94 r
  library setup time                                     -0.42    2169.52
  data required time                                              2169.52
  --------------------------------------------------------------------------
  data required time                                              2169.52
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                     2168.63


  Startpoint: U0_data_sync_2/U0/Q_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_data_sync_2/U0/Q_reg[0][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_data_sync_2/U0/Q_reg[0][0]/CK (DFFRQX1M)             0.00       0.00 r
  U0_data_sync_2/U0/Q_reg[0][0]/Q (DFFRQX1M)              0.65       0.65 r
  U0_data_sync_2/U0/Q_reg[0][1]/D (DFFRQX1M)              0.00       0.65 r
  data arrival time                                                  0.65

  clock UART_TX_CLK (rise edge)                        2170.14    2170.14
  clock network delay (ideal)                             0.00    2170.14
  clock uncertainty                                      -0.20    2169.94
  U0_data_sync_2/U0/Q_reg[0][1]/CK (DFFRQX1M)             0.00    2169.94 r
  library setup time                                     -0.37    2169.57
  data required time                                              2169.57
  --------------------------------------------------------------------------
  data required time                                              2169.57
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                     2168.92


1
