#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Sep 14 23:49:32 2023
# Process ID: 10464
# Current directory: D:/CPU_design/lab34/lab_3_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8152 D:\CPU_design\lab34\lab_3_4\lab_3_4.xpr
# Log file: D:/CPU_design/lab34/lab_3_4/vivado.log
# Journal file: D:/CPU_design/lab34/lab_3_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU_design/lab34/lab_3_4/lab_3_4.xpr
INFO: [Project 1-313] Project file moved from 'D:/CPU_design/lab_3_4/lab_3_4' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/CPU_design/lab34/data_ram_tb.v', nor could it be found using path 'D:/CPU_design/lab_3_4/data_ram_tb.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/CPU_design/lab34/registers/registers.srcs/sim_1/new/regfile_tb.v', nor could it be found using path 'D:/CPU_design/lab_3_4/registers/registers.srcs/sim_1/new/regfile_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1036.133 ; gain = 0.000
update_compile_order -fileset sim_2
update_compile_order -fileset sim_3
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_2]
add_files -fileset sim_2 -norecurse D:/CPU_design/lab34/lab_3_4/lab_3_4.srcs/sources_1/imports/CPU_design/lab3/registers/registers.srcs/sources_1/new/regfile.v
update_compile_order -fileset sim_2
set_property top ram_top [get_filesets sim_3]
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab34/lab_3_4/lab_3_4.srcs/sources_1/ip/block_ram/sim/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab34/lab_3_4/lab_3_4.srcs/sources_1/new/ram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab34/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_2/behav/xsim'
"xelab -wto 02dcd5e4dcee437db679e9c19484be47 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 02dcd5e4dcee437db679e9c19484be47 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.block_ram
Compiling module xil_defaultlib.ram_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_2:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_top.u_ram_top.block_ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
RAM Test Begin
RAM Test Success
$finish called at time : 353 ns : File "D:/CPU_design/lab34/data_ram_tb.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.391 ; gain = 0.258
current_fileset -simset [ get_filesets sim_3 ]
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ram_top' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj ram_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab34/lab_3_4/lab_3_4.srcs/sources_1/ip/block_ram/sim/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab34/lab_3_4/lab_3_4.srcs/sources_1/new/ram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim'
"xelab -wto 02dcd5e4dcee437db679e9c19484be47 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ram_top_behav xil_defaultlib.ram_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 02dcd5e4dcee437db679e9c19484be47 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ram_top_behav xil_defaultlib.ram_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.block_ram
Compiling module xil_defaultlib.ram_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot ram_top_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim/xsim.dir/ram_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 14 23:56:04 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram_top_behav -key {Behavioral:sim_3:Functional:ram_top} -tclbatch {ram_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source ram_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module ram_top.block_ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1039.125 ; gain = 2.734
set_property top regfile_tb [get_filesets sim_3]
set_property top_lib xil_defaultlib [get_filesets sim_3]
update_compile_order -fileset sim_3
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1041.473 ; gain = 0.000
Command: launch_simulation -simset sim_3 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj regfile_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab34/lab_3_4/lab_3_4.srcs/sources_1/imports/CPU_design/lab3/registers/registers.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab34/registers/registers.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_3 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim'
"xelab -wto 02dcd5e4dcee437db679e9c19484be47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot regfile_tb_behav xil_defaultlib.regfile_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 02dcd5e4dcee437db679e9c19484be47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot regfile_tb_behav xil_defaultlib.regfile_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.regfile_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Block Memory Generator module ram_top.block_ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1041.473 ; gain = 0.000
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj regfile_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim'
"xelab -wto 02dcd5e4dcee437db679e9c19484be47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot regfile_tb_behav xil_defaultlib.regfile_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 02dcd5e4dcee437db679e9c19484be47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot regfile_tb_behav xil_defaultlib.regfile_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_design/lab34/lab_3_4/lab_3_4.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_3:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
delete_fileset [ get_filesets sim_cpu ]
delete_fileset [ get_filesets sim_components ]
set_property is_enabled false [get_files  D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v]
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/and_not.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/and_not.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab1/counter/counter.srcs/sources_1/new/counter.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab1/counter/counter.srcs/sources_1/new/counter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top ram_top [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 14 23:59:15 2023...
