DPL Master job submitted to DRM
	Job Id:                  44927
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml

DPL watchdog job submitted to DRM
	Job Id:                  45330
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test1__run_1
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test1__run_2
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test1__run_3
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test1__run_4
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test1__run_5
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test2__run_6
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test2__run_7
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test2__run_8
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test2__run_9
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test2__run_10
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test3__run_11
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test3__run_12
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test3__run_13
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test3__run_14
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test3__run_15
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test4__run_16
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test4__run_17
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test4__run_18
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test4__run_19
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test4__run_20
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test5__run_21
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test5__run_22
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test5__run_23
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test5__run_24
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test5__run_25
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test6__run_26
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test6__run_27
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test6__run_28
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test6__run_29
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test6__run_30
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test7__run_31
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test7__run_32
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test7__run_33
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test7__run_34
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test7__run_35
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test8__run_36
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test8__run_37
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test8__run_38
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test8__run_39
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test8__run_40
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test9__run_41
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test9__run_42
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test9__run_43
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test9__run_44
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test9__run_45
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test10__run_46
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test10__run_47
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test10__run_48
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test10__run_49
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test10__run_50
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test11__run_51
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test11__run_52
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test11__run_53
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test11__run_54
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test11__run_55
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test12__run_56
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test12__run_57
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test12__run_58
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test12__run_59
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test12__run_60
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test13__run_61
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test13__run_62
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test13__run_63
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test13__run_64
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test13__run_65
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test14__run_66
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test14__run_67
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test14__run_68
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test14__run_69
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test14__run_70
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test15__run_71
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test15__run_72
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test15__run_73
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test15__run_74
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test15__run_75
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test16__run_76
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test16__run_77
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test16__run_78
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test16__run_79
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test16__run_80
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test17__run_81
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test17__run_82
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test17__run_83
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test17__run_84
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test17__run_85
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test18__run_86
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test18__run_87
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test18__run_88
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test18__run_89
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test18__run_90
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test19__run_91
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test19__run_92
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test19__run_93
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test19__run_94
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test19__run_95
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test20__run_96
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test20__run_97
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test20__run_98
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test20__run_99
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test20__run_100
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test21__run_101
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test21__run_102
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test21__run_103
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test21__run_104
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test21__run_105
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test22__run_106
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test22__run_107
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test22__run_108
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test22__run_109
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test22__run_110
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test23__run_111
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test23__run_112
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test23__run_113
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test23__run_114
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test23__run_115
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test24__run_116
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test24__run_117
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test24__run_118
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test24__run_119
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test24__run_120
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test25__run_121
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test25__run_122
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test25__run_123
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test25__run_124
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test25__run_125
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test26__run_126
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test26__run_127
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test26__run_128
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test26__run_129
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test26__run_130
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test27__run_131
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test27__run_132
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test27__run_133
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test27__run_134
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test27__run_135
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test28__run_136
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test28__run_137
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test28__run_138
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test28__run_139
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test28__run_140
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test29__run_141
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test29__run_142
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test29__run_143
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test29__run_144
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test29__run_145
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test30__run_146
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test30__run_147
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test30__run_148
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test30__run_149
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test30__run_150
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test31__run_151
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test31__run_152
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test31__run_153
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test31__run_154
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test31__run_155
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test32__run_156
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test32__run_157
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test32__run_158
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test32__run_159
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test32__run_160
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test33__run_161
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test33__run_162
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test33__run_163
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test33__run_164
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test33__run_165
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test34__run_166
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test34__run_167
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test34__run_168
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test34__run_169
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test34__run_170
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test35__run_171
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test35__run_172
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test35__run_173
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test35__run_174
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test35__run_175
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test36__run_176
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test36__run_177
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test36__run_178
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test36__run_179
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test36__run_180
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test37__run_181
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test37__run_182
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test37__run_183
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test37__run_184
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test37__run_185
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test38__run_186
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test38__run_187
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test38__run_188
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test38__run_189
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test38__run_190
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test39__run_191
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test39__run_192
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test39__run_193
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test39__run_194
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test39__run_195
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test40__run_196
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test40__run_197
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test40__run_198
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test40__run_199
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test40__run_200
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test41__run_201
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test41__run_202
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test41__run_203
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test41__run_204
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test41__run_205
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test42__run_206
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test42__run_207
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test42__run_208
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test42__run_209
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test42__run_210
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test43__run_211
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test43__run_212
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test43__run_213
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test43__run_214
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test43__run_215
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test44__run_216
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test44__run_217
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test44__run_218
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test44__run_219
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test44__run_220
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test45__run_221
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test45__run_222
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test45__run_223
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test45__run_224
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test45__run_225
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test46__run_226
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test46__run_227
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test46__run_228
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test46__run_229
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test46__run_230
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test47__run_231
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test47__run_232
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test47__run_233
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test47__run_234
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test47__run_235
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test48__run_236
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test48__run_237
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test48__run_238
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test48__run_239
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test48__run_240
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test49__run_241
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test49__run_242
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test49__run_243
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test49__run_244
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test49__run_245
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test50__run_246
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test50__run_247
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test50__run_248
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test50__run_249
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test50__run_250
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test51__run_251
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test51__run_252
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test51__run_253
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test51__run_254
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test51__run_255
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test52__run_256
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test52__run_257
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test52__run_258
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test52__run_259
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test52__run_260
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test53__run_261
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test53__run_262
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test53__run_263
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test53__run_264
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test53__run_265
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test54__run_266
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test54__run_267
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test54__run_268
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test54__run_269
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress___all_test___test54__run_270
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
	Job Predecessors:        cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__pre_session 

Job submitted to DPL master
	Job Name:                cpu_regress.agarwal.220196.20_04_28_00_36_39_8628_cpu_regress__post_session
	Selected DRM:            SERIAL LOCAL
	Configuration File Used: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/dpl/config/Local_config.xml
100% of jobs submitted to DPL master

Master registers flow with Yield Processors.


Job submission to master complete.

rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_pre_session_wrapper.sh --session_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_id 0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof
Running pre session script:  echo "pre_session_script" 
pre_session_script
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 1 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_1 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_1 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 0,2563 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 1
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru1 -define TEST1'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_1/.SRvSof/ncvlog_2020_04_28_00_37_03.vsof
file: ../uvm/system_bus_interface.sv
	interface worklib.system_bus_interface:sv
		errors: 0, warnings: 0
file: ../uvm/top.sv
        expected.bus_req_proc_num = i;
                                    |
ncvlog: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	module worklib.top:sv
		errors: 0, warnings: 1
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_1/cov_work/scope/test/ies.vsof
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		cpu_pkg
		top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

	Extracting FSMs for coverage:
		worklib.memory
		worklib.lrs_arbiter
		worklib.blk_hit_proc_md
		worklib.addr_segregator_proc
		worklib.free_blk_md
		worklib.access_blk_proc_md
		worklib.blk_to_be_accessed_md
		worklib.main_func_lv2
		worklib.cache_block_lv2
		worklib.lru_block_lv2
		worklib.cache_controller_lv2
		worklib.cache_wrapper_lv2
		worklib.lru_block_lv1
		worklib.mesi_fsm_lv1
		worklib.cache_controller_lv1_dl
		worklib.blk_hit_snoop_md
		worklib.addr_segregator_snoop
		worklib.access_blk_snoop_md
		worklib.blk_to_be_accessed_snoop_md
		worklib.main_func_lv1_dl
		worklib.cache_block_lv1_dl
		worklib.cache_wrapper_lv1_dl
		worklib.cache_controller_lv1_il
		worklib.main_func_lv1_il
		worklib.cache_block_lv1_il
		worklib.cache_wrapper_lv1_il
		worklib.cache_lv1_unicore
		worklib.cache_lv1_multicore
		worklib.cache_top
		worklib.top
	Total FSMs extracted = 0
        expected.bus_req_proc_num = i;
                                    |
ncelab: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	Building instance overlay tables: ...........
class sbus_packet_c extends uvm_sequence_item;
                  |
ncelab: *W,COVUCC (../uvm/sbus_packet_c.sv,12|18): Block and Expression coverage types are not supported inside SystemVerilog classes. Use CCF command to enable type-based block coverage. There may also be other such classes in the design.
......... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
ncelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
	Generating native compiled code:
		worklib.system_bus_interface:sv <0x1a8f4501>
			streams: 146, words: 141057
		worklib.top:sv <0x2c75a77d>
			streams:  27, words: 32124
		worklib.top:sv <0x5532cdd6>
			streams:  27, words: 33073
		worklib.top:sv <0x6672c043>
			streams: 281, words: 370433
		worklib.uvm_pkg:sv <0x003c8cab>
			streams:  25, words: 33660
		worklib.uvm_pkg:sv <0x00bcad1e>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x070ba402>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x071d289c>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x0726e090>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x074f50b2>
			streams:  25, words: 33660
		worklib.uvm_pkg:sv <0x07a6bb79>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x08722c80>
			streams:  74, words: 246064
		worklib.uvm_pkg:sv <0x0eaa2d03>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x0ed666a5>
			streams:  25, words: 45438
		worklib.uvm_pkg:sv <0x1016a285>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x111c19a7>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x11629bc7>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x1253db95>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x128d42f5>
			streams:  70, words: 97998
		worklib.uvm_pkg:sv <0x14a9fcaf>
			streams:  25, words: 44810
		worklib.uvm_pkg:sv <0x16c1daa7>
			streams:  24, words: 29634
		worklib.uvm_pkg:sv <0x17dfe513>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x19fd6c8c>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x1a36d3cf>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x1ba8ab6f>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x1cbb08ae>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x1cda55dc>
			streams:  25, words: 28242
		worklib.uvm_pkg:sv <0x1d021fed>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x1d0c5ca9>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x1f39f184>
			streams:  25, words: 44810
		worklib.uvm_pkg:sv <0x201a65a7>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x20f7dd86>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x21b4974e>
			streams:  25, words: 34066
		worklib.uvm_pkg:sv <0x221dbb75>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x225536bd>
			streams:  25, words: 44810
		worklib.uvm_pkg:sv <0x238ec494>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x2500e9a1>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x257ae084>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x25ace595>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x264b35fa>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x268077c9>
			streams:  25, words: 33660
		worklib.uvm_pkg:sv <0x269325f6>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x274ec41b>
			streams:  25, words: 28242
		worklib.uvm_pkg:sv <0x27519077>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x27f3b9ac>
			streams:  25, words: 36644
		worklib.uvm_pkg:sv <0x2879b529>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x297fe624>
			streams:  25, words: 39736
		worklib.uvm_pkg:sv <0x29a84e4d>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x29f2dbdd>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x29fe1cc8>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x2c223065>
			streams:  24, words: 96573
		worklib.uvm_pkg:sv <0x2f65c919>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x2fbd4bc9>
			streams:  25, words: 56964
		worklib.uvm_pkg:sv <0x30d3f617>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x33339494>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x36b1d6c4>
			streams:  22, words: 17002
		worklib.uvm_pkg:sv <0x36c64826>
			streams:  25, words: 67110
		worklib.uvm_pkg:sv <0x38b2e5c5>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x3b038906>
			streams:  25, words: 39706
		worklib.uvm_pkg:sv <0x3d5342ee>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x3e10b86c>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x3e601f91>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x414f26c4>
			streams:  25, words: 28242
		worklib.uvm_pkg:sv <0x41bf09e9>
			streams:  25, words: 55960
		worklib.uvm_pkg:sv <0x4237a436>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x44fc5f43>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x45ca2a1a>
			streams:  25, words: 50385
		worklib.uvm_pkg:sv <0x463c7228>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x46d653dc>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x46f236b0>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x48e71dbb>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x497e51e3>
			streams:  25, words: 33660
		worklib.uvm_pkg:sv <0x4a6e27e0>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x4a768aef>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x4b5e2279>
			streams:  25, words: 28242
		worklib.uvm_pkg:sv <0x4bac4538>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x4c00b2ef>
			streams:  25, words: 56964
		worklib.uvm_pkg:sv <0x4c29522a>
			streams:  25, words: 39706
		worklib.uvm_pkg:sv <0x4d33cf9f>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x4da7203a>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x4f316b58>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x4f7d9a67>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x503b1c57>
			streams: 110, words: 212912
		worklib.uvm_pkg:sv <0x505f4de1>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x513500c0>
			streams:  25, words: 55960
		worklib.uvm_pkg:sv <0x52b15331>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x52bdd7a8>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x52c729e8>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x531c2083>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x538601f1>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x566bf4a8>
			streams:  25, words: 50385
		worklib.uvm_pkg:sv <0x56fd1178>
			streams:  25, words: 28272
		worklib.uvm_pkg:sv <0x57537490>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x582982b3>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x5841ba58>
			streams:  25, words: 44810
		worklib.uvm_pkg:sv <0x59dbd743>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x5a74f641>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x5aa47090>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x5bb55c60>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x5e3fc7f8>
			streams:  25, words: 44810
		worklib.uvm_pkg:sv <0x5e712c23>
			streams:  25, words: 39706
		worklib.uvm_pkg:sv <0x5ec256a6>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x5f0b41fa>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x5f1dd7ed>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x5f820a6e>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x633e3bf3>
			streams:  25, words: 28272
		worklib.uvm_pkg:sv <0x6455738e>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x65387ff8>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x654ec4d6>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x68a7bdf4>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x6e7c42ad>
			streams:  25, words: 67110
		worklib.uvm_pkg:sv <0x6eab8405>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x6f0db167>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x7006eb13>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x71f13748>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x7381cd85>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x74573bf6>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x749417c5>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x74be296e>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x76cf4b62>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x771bb449>
			streams: 103, words: 160495
		worklib.uvm_pkg:sv <0x77294f3e>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x7889a89e>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x78bca2c8>
			streams:  25, words: 39235
		worklib.uvm_pkg:sv <0x798e5f55>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x7a052536>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x7ad09714>
			streams:  24, words: 20474
		worklib.uvm_pkg:sv <0x7d5aab5d>
			streams:  24, words: 20474
    integer i;
            |
ncelab: *W,COVUTA (../design/common/access_blk_proc_md.sv,31|12): Toggle coverage is not supported for SystemVerilog integer, real, string, dynamic array, sparse memory, and array of enum. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
    wire [MESI_WID - 1 : 0] cache_mesi [ASSOC - 1 : 0];
                                     |
ncelab: *W,COVMDD (../design/common/access_blk_proc_md.sv,32|37): Toggle coverage for bit, logic, reg, wire, and struct multi-dimensional static arrays and vectors is not supported by default. To enable toggle coverage on for these types specify 'set_toggle_scoring -sv_mda [<max_bit_base2_exponent>] [-sv_mda_of_struct]' ccf command in the coverage configuration file.
	Building instance specific data structures.
ncelab: *W,CGPIDF: Covergroup "per_instance" option , by default, is set as 0.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                     128      30
		Interfaces:                    9       3
		Verilog packages:              5       5
		Resolved nets:                 0       3
		Registers:                 21131   13077
		Scalar wires:                340       -
		Expanded wires:              472      20
		Vectored wires:              496       -
		Named events:                 77      58
		Always blocks:               451     223
		Initial blocks:              821     362
		Parallel blocks:              30      31
		Cont. assignments:           366     104
		Pseudo assignments:           29      23
		Assertions:                   75      48
		Covergroup Instances:          0       2
		SV Class declarations:       325     439
		SV Class specializations:    645     645
		Simulation timescale:        1ns
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_1/.SRvSof/ncsim_2020_04_28_00_37_09.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_WARNING @ 0: reporter [BDTYP] Cannot create a component of type 'lru1' because it is not registered with the factory.
UVM_FATAL @ 0: reporter [INVTST] Requested test from command line +UVM_TESTNAME=lru1 not found.

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    1
UVM_WARNING :    1
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[BDTYP]     1
[INVTST]     1
[TOP]     1
Simulation complete via $finish(1) at time 0 FS + 0
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_report_object.svh:292     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_1/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_712cea48.ucm
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_1/cov_work/scope/test/icc_7bfd3f05_712cea48.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_1/cov_work/scope/test/ies.vsof
Run 1 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/ncvlog_2020_04_28_00_37_03.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/ncvlog_2020_04_28_00_37_03.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 10 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.11377.1/vm_scan_28_0_37_12.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.11377.1/vm_scan_28_0_37_12.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.11377.1/vm_scan_28_0_37_12.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 3 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.11377.2/vm_scan_28_0_37_12.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.11377.2/vm_scan_28_0_37_12.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.11377.2/vm_scan_28_0_37_12.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:37:15 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:37:15 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:37:16 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 2 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_2 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_2 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 0,2563 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 2
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru1 -define TEST1'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_2/.SRvSof/ncsim_2020_04_28_00_37_26.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_WARNING @ 0: reporter [BDTYP] Cannot create a component of type 'lru1' because it is not registered with the factory.
UVM_FATAL @ 0: reporter [INVTST] Requested test from command line +UVM_TESTNAME=lru1 not found.

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    1
UVM_WARNING :    1
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[BDTYP]     1
[INVTST]     1
[TOP]     1
Simulation complete via $finish(1) at time 0 FS + 0
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_report_object.svh:292     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_2/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_712cea48.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_2/cov_work/scope/test/icc_7bfd3f05_712cea48.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_2/cov_work/scope/test/ies.vsof
Run 2 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.20972.1/vm_scan_28_0_37_29.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.20972.1/vm_scan_28_0_37_29.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.20972.1/vm_scan_28_0_37_29.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 3 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.20972.2/vm_scan_28_0_37_30.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.20972.2/vm_scan_28_0_37_30.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.20972.2/vm_scan_28_0_37_30.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:37:32 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:37:33 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:37:33 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 3 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_3 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_3 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 0,2563 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 3
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru1 -define TEST1'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_3/.SRvSof/ncsim_2020_04_28_00_37_44.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_WARNING @ 0: reporter [BDTYP] Cannot create a component of type 'lru1' because it is not registered with the factory.
UVM_FATAL @ 0: reporter [INVTST] Requested test from command line +UVM_TESTNAME=lru1 not found.

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    1
UVM_WARNING :    1
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[BDTYP]     1
[INVTST]     1
[TOP]     1
Simulation complete via $finish(1) at time 0 FS + 0
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_report_object.svh:292     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_3/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_712cea48.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_3/cov_work/scope/test/icc_7bfd3f05_712cea48.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_3/cov_work/scope/test/ies.vsof
Run 3 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.30637.1/vm_scan_28_0_37_46.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.30637.1/vm_scan_28_0_37_46.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.30637.1/vm_scan_28_0_37_46.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 3 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.30637.2/vm_scan_28_0_37_47.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.30637.2/vm_scan_28_0_37_47.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.30637.2/vm_scan_28_0_37_47.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:37:50 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:37:50 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:37:50 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 4 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_4 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_4 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 0,2563 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 4
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru1 -define TEST1'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_4/.SRvSof/ncsim_2020_04_28_00_38_00.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_WARNING @ 0: reporter [BDTYP] Cannot create a component of type 'lru1' because it is not registered with the factory.
UVM_FATAL @ 0: reporter [INVTST] Requested test from command line +UVM_TESTNAME=lru1 not found.

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    1
UVM_WARNING :    1
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[BDTYP]     1
[INVTST]     1
[TOP]     1
Simulation complete via $finish(1) at time 0 FS + 0
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_report_object.svh:292     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_4/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_712cea48.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_4/cov_work/scope/test/icc_7bfd3f05_712cea48.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_4/cov_work/scope/test/ies.vsof
Run 4 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.40351.1/vm_scan_28_0_38_3.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.40351.1/vm_scan_28_0_38_3.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.40351.1/vm_scan_28_0_38_3.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 3 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.40351.2/vm_scan_28_0_38_4.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.40351.2/vm_scan_28_0_38_4.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.40351.2/vm_scan_28_0_38_4.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:38:07 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:38:07 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:38:07 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 5 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_5 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_5 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 0,2563 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 5
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru1 -define TEST1'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_5/.SRvSof/ncsim_2020_04_28_00_38_18.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_WARNING @ 0: reporter [BDTYP] Cannot create a component of type 'lru1' because it is not registered with the factory.
UVM_FATAL @ 0: reporter [INVTST] Requested test from command line +UVM_TESTNAME=lru1 not found.

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    1
UVM_WARNING :    1
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[BDTYP]     1
[INVTST]     1
[TOP]     1
Simulation complete via $finish(1) at time 0 FS + 0
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_report_object.svh:292     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_5/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_712cea48.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_5/cov_work/scope/test/icc_7bfd3f05_712cea48.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_5/cov_work/scope/test/ies.vsof
Run 5 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.1385.1/vm_scan_28_0_38_21.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.1385.1/vm_scan_28_0_38_21.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.1385.1/vm_scan_28_0_38_21.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 3 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.1385.2/vm_scan_28_0_38_22.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.1385.2/vm_scan_28_0_38_22.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.1385.2/vm_scan_28_0_38_22.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:38:25 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:38:25 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:38:25 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 6 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_6 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_6 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 2563,5126 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 6
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru4 -define TEST2'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_6/.SRvSof/ncvlog_2020_04_28_00_38_36.vsof
file: ../uvm/top.sv
        expected.bus_req_proc_num = i;
                                    |
ncvlog: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_6/cov_work/scope/test/ies.vsof
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		cpu_pkg
		top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

	Extracting FSMs for coverage:
		worklib.memory
		worklib.lrs_arbiter
		worklib.blk_hit_proc_md
		worklib.addr_segregator_proc
		worklib.free_blk_md
		worklib.access_blk_proc_md
		worklib.blk_to_be_accessed_md
		worklib.main_func_lv2
		worklib.cache_block_lv2
		worklib.lru_block_lv2
		worklib.cache_controller_lv2
		worklib.cache_wrapper_lv2
		worklib.lru_block_lv1
		worklib.mesi_fsm_lv1
		worklib.cache_controller_lv1_dl
		worklib.blk_hit_snoop_md
		worklib.addr_segregator_snoop
		worklib.access_blk_snoop_md
		worklib.blk_to_be_accessed_snoop_md
		worklib.main_func_lv1_dl
		worklib.cache_block_lv1_dl
		worklib.cache_wrapper_lv1_dl
		worklib.cache_controller_lv1_il
		worklib.main_func_lv1_il
		worklib.cache_block_lv1_il
		worklib.cache_wrapper_lv1_il
		worklib.cache_lv1_unicore
		worklib.cache_lv1_multicore
		worklib.cache_top
		worklib.top
	Total FSMs extracted = 0
        expected.bus_req_proc_num = i;
                                    |
ncelab: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	Building instance overlay tables: ...........
class sbus_packet_c extends uvm_sequence_item;
                  |
ncelab: *W,COVUCC (../uvm/sbus_packet_c.sv,12|18): Block and Expression coverage types are not supported inside SystemVerilog classes. Use CCF command to enable type-based block coverage. There may also be other such classes in the design.
......... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
ncelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
    integer i;
            |
ncelab: *W,COVUTA (../design/common/access_blk_proc_md.sv,31|12): Toggle coverage is not supported for SystemVerilog integer, real, string, dynamic array, sparse memory, and array of enum. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
    wire [MESI_WID - 1 : 0] cache_mesi [ASSOC - 1 : 0];
                                     |
ncelab: *W,COVMDD (../design/common/access_blk_proc_md.sv,32|37): Toggle coverage for bit, logic, reg, wire, and struct multi-dimensional static arrays and vectors is not supported by default. To enable toggle coverage on for these types specify 'set_toggle_scoring -sv_mda [<max_bit_base2_exponent>] [-sv_mda_of_struct]' ccf command in the coverage configuration file.
	Building instance specific data structures.
ncelab: *W,CGPIDF: Covergroup "per_instance" option , by default, is set as 0.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                     128      30
		Interfaces:                    9       3
		Verilog packages:              5       5
		Resolved nets:                 0       3
		Registers:                 21131   13077
		Scalar wires:                340       -
		Expanded wires:              472      20
		Vectored wires:              496       -
		Named events:                 77      58
		Always blocks:               451     223
		Initial blocks:              821     362
		Parallel blocks:              30      31
		Cont. assignments:           366     104
		Pseudo assignments:           29      23
		Assertions:                   75      48
		Covergroup Instances:          0       2
		SV Class declarations:       325     439
		SV Class specializations:    645     645
		Simulation timescale:        1ns
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_6/.SRvSof/ncsim_2020_04_28_00_38_39.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test lru4...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                lru4                     -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/lru4.sv(27) @ 0: uvm_test_top [lru4] Executing lru4 test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@lru4_seq [lru4_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@lru4_seq [lru4_seq] Main Processor=3	SP1=1	SP2=0
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                              
  data                         integral           32    'h8cb8689f                         
  address                      integral           32    'h40000000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    0                                  
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'h8cb8689f
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                              
  data                         integral           32    'h46522d82                         
  address                      integral           32    'h40010000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    305                                
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'h46522d82
  address       integral          32    'h40010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                              
  data                         integral           32    'h6133c31a                         
  address                      integral           32    'h40100000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    535                                
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'h6133c31a
  address       integral          32    'h40100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                              
  data                         integral           32    'hdd5d2967                         
  address                      integral           32    'h40110000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    815                                
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'hdd5d2967
  address       integral          32    'h40110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41000000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    1105                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8266     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40000000
  proc_evict_dirty_blk_data  integral        32    'h8cb8689f
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8308                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41010000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    1355                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8265     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8358     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40100000
  proc_evict_dirty_blk_data  integral        32    'h6133c31a
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1705: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1705: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8259                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41100000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    1705                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8356     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40010000
  proc_evict_dirty_blk_data  integral        32    'h46522d82
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8381                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41110000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    2035                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 2195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 2295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 2305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8211     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8221     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40110000
  proc_evict_dirty_blk_data  integral        32    'hdd5d2967
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 2345: uvm_test_top.tb.vsequencer@@lru4_seq [lru4_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 2345: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   94
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    37
[cpu_driver_c]    20
[cpu_monitor_c]     4
[lru4]     1
[lru4_seq]     3
[system_bus_monitor_c]    25
Simulation complete via $finish(1) at time 2345 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_6/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_6/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_6/cov_work/scope/test/ies.vsof
Run 6 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/ncvlog_2020_04_28_00_38_36.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/ncvlog_2020_04_28_00_38_36.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 10 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.13414.1/vm_scan_28_0_38_43.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.13414.1/vm_scan_28_0_38_43.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.13414.1/vm_scan_28_0_38_43.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.13414.2/vm_scan_28_0_38_43.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.13414.2/vm_scan_28_0_38_43.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.13414.2/vm_scan_28_0_38_43.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:38:46 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:38:46 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:38:46 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 7 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_7 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_7 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 2563,5126 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 7
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru4 -define TEST2'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_7/.SRvSof/ncsim_2020_04_28_00_38_57.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test lru4...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                lru4                     -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/lru4.sv(27) @ 0: uvm_test_top [lru4] Executing lru4 test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@lru4_seq [lru4_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@lru4_seq [lru4_seq] Main Processor=3	SP1=1	SP2=0
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                              
  data                         integral           32    'h8cb8689f                         
  address                      integral           32    'h40000000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    0                                  
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'h8cb8689f
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                              
  data                         integral           32    'h46522d82                         
  address                      integral           32    'h40010000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    305                                
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'h46522d82
  address       integral          32    'h40010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                              
  data                         integral           32    'h6133c31a                         
  address                      integral           32    'h40100000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    535                                
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'h6133c31a
  address       integral          32    'h40100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                              
  data                         integral           32    'hdd5d2967                         
  address                      integral           32    'h40110000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    815                                
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'hdd5d2967
  address       integral          32    'h40110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41000000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    1105                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8266     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40000000
  proc_evict_dirty_blk_data  integral        32    'h8cb8689f
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8308                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41010000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    1355                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8265     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8358     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40100000
  proc_evict_dirty_blk_data  integral        32    'h6133c31a
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1705: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1705: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8259                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41100000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    1705                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8356     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40010000
  proc_evict_dirty_blk_data  integral        32    'h46522d82
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8381                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41110000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    2035                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 2195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 2295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 2305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8211     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8221     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40110000
  proc_evict_dirty_blk_data  integral        32    'hdd5d2967
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 2345: uvm_test_top.tb.vsequencer@@lru4_seq [lru4_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 2345: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   94
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    37
[cpu_driver_c]    20
[cpu_monitor_c]     4
[lru4]     1
[lru4_seq]     3
[system_bus_monitor_c]    25
Simulation complete via $finish(1) at time 2345 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_7/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_7/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_7/cov_work/scope/test/ies.vsof
Run 7 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.22613.1/vm_scan_28_0_39_0.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.22613.1/vm_scan_28_0_39_0.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.22613.1/vm_scan_28_0_39_0.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.22613.2/vm_scan_28_0_39_1.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.22613.2/vm_scan_28_0_39_1.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.22613.2/vm_scan_28_0_39_1.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:39:04 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:39:04 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:39:04 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 8 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_8 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_8 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 2563,5126 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 8
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru4 -define TEST2'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_8/.SRvSof/ncsim_2020_04_28_00_39_15.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test lru4...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                lru4                     -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/lru4.sv(27) @ 0: uvm_test_top [lru4] Executing lru4 test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@lru4_seq [lru4_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@lru4_seq [lru4_seq] Main Processor=3	SP1=1	SP2=0
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                              
  data                         integral           32    'h8cb8689f                         
  address                      integral           32    'h40000000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    0                                  
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'h8cb8689f
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                              
  data                         integral           32    'h46522d82                         
  address                      integral           32    'h40010000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    305                                
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'h46522d82
  address       integral          32    'h40010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                              
  data                         integral           32    'h6133c31a                         
  address                      integral           32    'h40100000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    535                                
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'h6133c31a
  address       integral          32    'h40100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                              
  data                         integral           32    'hdd5d2967                         
  address                      integral           32    'h40110000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    815                                
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'hdd5d2967
  address       integral          32    'h40110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41000000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    1105                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8266     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40000000
  proc_evict_dirty_blk_data  integral        32    'h8cb8689f
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8308                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41010000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    1355                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8265     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8358     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40100000
  proc_evict_dirty_blk_data  integral        32    'h6133c31a
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1705: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1705: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8259                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41100000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    1705                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8356     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40010000
  proc_evict_dirty_blk_data  integral        32    'h46522d82
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8381                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41110000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    2035                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 2195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 2295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 2305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8211     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8221     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40110000
  proc_evict_dirty_blk_data  integral        32    'hdd5d2967
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 2345: uvm_test_top.tb.vsequencer@@lru4_seq [lru4_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 2345: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   94
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    37
[cpu_driver_c]    20
[cpu_monitor_c]     4
[lru4]     1
[lru4_seq]     3
[system_bus_monitor_c]    25
Simulation complete via $finish(1) at time 2345 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_8/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_8/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_8/cov_work/scope/test/ies.vsof
Run 8 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.32518.1/vm_scan_28_0_39_18.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.32518.1/vm_scan_28_0_39_18.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.32518.1/vm_scan_28_0_39_18.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.32518.2/vm_scan_28_0_39_19.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.32518.2/vm_scan_28_0_39_19.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.32518.2/vm_scan_28_0_39_19.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:39:21 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:39:21 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:39:22 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 9 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_9 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_9 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 2563,5126 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 9
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru4 -define TEST2'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_9/.SRvSof/ncsim_2020_04_28_00_39_33.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test lru4...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                lru4                     -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/lru4.sv(27) @ 0: uvm_test_top [lru4] Executing lru4 test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@lru4_seq [lru4_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@lru4_seq [lru4_seq] Main Processor=3	SP1=1	SP2=0
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                              
  data                         integral           32    'h8cb8689f                         
  address                      integral           32    'h40000000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    0                                  
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'h8cb8689f
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                              
  data                         integral           32    'h46522d82                         
  address                      integral           32    'h40010000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    305                                
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'h46522d82
  address       integral          32    'h40010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                              
  data                         integral           32    'h6133c31a                         
  address                      integral           32    'h40100000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    535                                
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'h6133c31a
  address       integral          32    'h40100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                              
  data                         integral           32    'hdd5d2967                         
  address                      integral           32    'h40110000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    815                                
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'hdd5d2967
  address       integral          32    'h40110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41000000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    1105                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8266     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40000000
  proc_evict_dirty_blk_data  integral        32    'h8cb8689f
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8308                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41010000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    1355                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8265     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8358     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40100000
  proc_evict_dirty_blk_data  integral        32    'h6133c31a
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1705: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1705: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8259                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41100000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    1705                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8356     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40010000
  proc_evict_dirty_blk_data  integral        32    'h46522d82
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8381                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41110000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    2035                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 2195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 2295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 2305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8211     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8221     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40110000
  proc_evict_dirty_blk_data  integral        32    'hdd5d2967
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 2345: uvm_test_top.tb.vsequencer@@lru4_seq [lru4_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 2345: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   94
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    37
[cpu_driver_c]    20
[cpu_monitor_c]     4
[lru4]     1
[lru4_seq]     3
[system_bus_monitor_c]    25
Simulation complete via $finish(1) at time 2345 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_9/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_9/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_9/cov_work/scope/test/ies.vsof
Run 9 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.42012.1/vm_scan_28_0_39_36.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.42012.1/vm_scan_28_0_39_36.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.42012.1/vm_scan_28_0_39_36.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.42012.2/vm_scan_28_0_39_36.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.42012.2/vm_scan_28_0_39_36.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.42012.2/vm_scan_28_0_39_36.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:39:39 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:39:39 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:39:39 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 10 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_10 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_10 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 2563,5126 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 10
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru4 -define TEST2'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_10/.SRvSof/ncsim_2020_04_28_00_39_50.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test lru4...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                lru4                     -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/lru4.sv(27) @ 0: uvm_test_top [lru4] Executing lru4 test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@lru4_seq [lru4_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@lru4_seq [lru4_seq] Main Processor=3	SP1=1	SP2=0
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                              
  data                         integral           32    'h8cb8689f                         
  address                      integral           32    'h40000000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    0                                  
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'h8cb8689f
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                              
  data                         integral           32    'h46522d82                         
  address                      integral           32    'h40010000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    305                                
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'h46522d82
  address       integral          32    'h40010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 515: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                              
  data                         integral           32    'h6133c31a                         
  address                      integral           32    'h40100000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    535                                
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'h6133c31a
  address       integral          32    'h40100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                              
  data                         integral           32    'hdd5d2967                         
  address                      integral           32    'h40110000                         
  request_type                 request_t          1     WRITE_REQ                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    815                                
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'hdd5d2967
  address       integral          32    'h40110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1085: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41000000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    1105                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8266     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1335: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40000000
  proc_evict_dirty_blk_data  integral        32    'h8cb8689f
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8308                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41010000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    1355                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8265     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1685: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8358     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40100000
  proc_evict_dirty_blk_data  integral        32    'h6133c31a
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1705: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1705: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8259                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41100000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    1705                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8356     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40010000
  proc_evict_dirty_blk_data  integral        32    'h46522d82
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------
Name                           Type               Size  Value                              
-------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8381                              
  data                         integral           32    'haaaa5555                         
  address                      integral           32    'h41110000                         
  request_type                 request_t          1     READ_REQ                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                         
  begin_time                   time               64    2035                               
  depth                        int                32    'd2                                
  parent sequence (name)       string             8     lru4_seq                           
  parent sequence (full name)  string             35    uvm_test_top.tb.vsequencer.lru4_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer   
-------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 2195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 2295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 2305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8211     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8221     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40110000
  proc_evict_dirty_blk_data  integral        32    'hdd5d2967
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 2345: uvm_test_top.tb.vsequencer@@lru4_seq [lru4_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 2345: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   94
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    37
[cpu_driver_c]    20
[cpu_monitor_c]     4
[lru4]     1
[lru4_seq]     3
[system_bus_monitor_c]    25
Simulation complete via $finish(1) at time 2345 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_10/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_10/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_10/cov_work/scope/test/ies.vsof
Run 10 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.3654.1/vm_scan_28_0_39_53.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.3654.1/vm_scan_28_0_39_53.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.3654.1/vm_scan_28_0_39_53.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.3654.2/vm_scan_28_0_39_54.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.3654.2/vm_scan_28_0_39_54.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.3654.2/vm_scan_28_0_39_54.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:39:57 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:39:57 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:39:57 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 11 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_11 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_11 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 5126,7699 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 11
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=LRU_check_test -define TEST3'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_11/.SRvSof/ncvlog_2020_04_28_00_40_08.vsof
file: ../uvm/top.sv
        expected.bus_req_proc_num = i;
                                    |
ncvlog: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_11/cov_work/scope/test/ies.vsof
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		cpu_pkg
		top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

	Extracting FSMs for coverage:
		worklib.memory
		worklib.lrs_arbiter
		worklib.blk_hit_proc_md
		worklib.addr_segregator_proc
		worklib.free_blk_md
		worklib.access_blk_proc_md
		worklib.blk_to_be_accessed_md
		worklib.main_func_lv2
		worklib.cache_block_lv2
		worklib.lru_block_lv2
		worklib.cache_controller_lv2
		worklib.cache_wrapper_lv2
		worklib.lru_block_lv1
		worklib.mesi_fsm_lv1
		worklib.cache_controller_lv1_dl
		worklib.blk_hit_snoop_md
		worklib.addr_segregator_snoop
		worklib.access_blk_snoop_md
		worklib.blk_to_be_accessed_snoop_md
		worklib.main_func_lv1_dl
		worklib.cache_block_lv1_dl
		worklib.cache_wrapper_lv1_dl
		worklib.cache_controller_lv1_il
		worklib.main_func_lv1_il
		worklib.cache_block_lv1_il
		worklib.cache_wrapper_lv1_il
		worklib.cache_lv1_unicore
		worklib.cache_lv1_multicore
		worklib.cache_top
		worklib.top
	Total FSMs extracted = 0
        expected.bus_req_proc_num = i;
                                    |
ncelab: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	Building instance overlay tables: ...........
class sbus_packet_c extends uvm_sequence_item;
                  |
ncelab: *W,COVUCC (../uvm/sbus_packet_c.sv,12|18): Block and Expression coverage types are not supported inside SystemVerilog classes. Use CCF command to enable type-based block coverage. There may also be other such classes in the design.
......... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
ncelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
    integer i;
            |
ncelab: *W,COVUTA (../design/common/access_blk_proc_md.sv,31|12): Toggle coverage is not supported for SystemVerilog integer, real, string, dynamic array, sparse memory, and array of enum. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
    wire [MESI_WID - 1 : 0] cache_mesi [ASSOC - 1 : 0];
                                     |
ncelab: *W,COVMDD (../design/common/access_blk_proc_md.sv,32|37): Toggle coverage for bit, logic, reg, wire, and struct multi-dimensional static arrays and vectors is not supported by default. To enable toggle coverage on for these types specify 'set_toggle_scoring -sv_mda [<max_bit_base2_exponent>] [-sv_mda_of_struct]' ccf command in the coverage configuration file.
	Building instance specific data structures.
ncelab: *W,CGPIDF: Covergroup "per_instance" option , by default, is set as 0.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                     128      30
		Interfaces:                    9       3
		Verilog packages:              5       5
		Resolved nets:                 0       3
		Registers:                 21131   13077
		Scalar wires:                340       -
		Expanded wires:              472      20
		Vectored wires:              496       -
		Named events:                 77      58
		Always blocks:               451     223
		Initial blocks:              821     362
		Parallel blocks:              30      31
		Cont. assignments:           366     104
		Pseudo assignments:           29      23
		Assertions:                   75      48
		Covergroup Instances:          0       2
		SV Class declarations:       325     439
		SV Class specializations:    645     645
		Simulation timescale:        1ns
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_11/.SRvSof/ncsim_2020_04_28_00_40_11.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test LRU_check_test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                LRU_check_test           -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/LRU_check_test.sv(26) @ 0: uvm_test_top [LRU_check_test] Executing LRU_check_test test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@LRU_check_test_seq [LRU_check_test_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@LRU_check_test_seq [LRU_check_test_seq] Main Processor=0	SP1=2	SP2=1
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                                        
  data                         integral           32    'h16031996                                   
  address                      integral           32    'h43210000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    0                                            
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'h16031996
  address       integral          32    'h43210000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h43210000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                                        
  data                         integral           32    'h11111111                                   
  address                      integral           32    'h44440000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    275                                          
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'h11111111
  address       integral          32    'h44440000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h44440000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 625: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 625: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                                        
  data                         integral           32    'h5011959                                    
  address                      integral           32    'h55550000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    625                                          
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'h5011959 
  address       integral          32    'h55550000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h55550000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                                        
  data                         integral           32    'h22222222                                   
  address                      integral           32    'h66660000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    825                                          
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'h22222222
  address       integral          32    'h66660000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h66660000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h77770000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1025                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8266     
  dat           integral          32    'haaaa5555
  address       integral          32    'h77770000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h77770000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h43210000
  proc_evict_dirty_blk_data  integral        32    'h16031996
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8308                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h70000000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1325                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8265     
  dat           integral          32    'haaaa5555
  address       integral          32    'h70000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8358     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h70000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h55550000
  proc_evict_dirty_blk_data  integral        32    'h5011959 
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8259                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h55550000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1695                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'h5011959 
  address       integral          32    'h55550000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 05011959 received = 05011959
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8356     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h55550000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5011959 
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h44440000
  proc_evict_dirty_blk_data  integral        32    'h11111111
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8381                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h66660000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1845                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8211     
  dat           integral          32    'h22222222
  address       integral          32    'h66660000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 22222222 received = 22222222
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 2045: uvm_test_top.tb.vsequencer@@LRU_check_test_seq [LRU_check_test_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 2045: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   90
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[LRU_check_test]     1
[LRU_check_test_seq]     3
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    36
[cpu_driver_c]    20
[cpu_monitor_c]     4
[system_bus_monitor_c]    22
Simulation complete via $finish(1) at time 2045 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_11/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_11/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_11/cov_work/scope/test/ies.vsof
Run 11 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/ncvlog_2020_04_28_00_40_08.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/ncvlog_2020_04_28_00_40_08.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 10 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.14627.1/vm_scan_28_0_40_14.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.14627.1/vm_scan_28_0_40_14.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.14627.1/vm_scan_28_0_40_14.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.14627.2/vm_scan_28_0_40_15.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.14627.2/vm_scan_28_0_40_15.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.14627.2/vm_scan_28_0_40_15.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:40:18 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:40:18 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:40:18 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 12 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_12 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_12 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 5126,7699 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 12
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=LRU_check_test -define TEST3'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_12/.SRvSof/ncsim_2020_04_28_00_40_28.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test LRU_check_test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                LRU_check_test           -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/LRU_check_test.sv(26) @ 0: uvm_test_top [LRU_check_test] Executing LRU_check_test test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@LRU_check_test_seq [LRU_check_test_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@LRU_check_test_seq [LRU_check_test_seq] Main Processor=0	SP1=2	SP2=1
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                                        
  data                         integral           32    'h16031996                                   
  address                      integral           32    'h43210000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    0                                            
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'h16031996
  address       integral          32    'h43210000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h43210000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                                        
  data                         integral           32    'h11111111                                   
  address                      integral           32    'h44440000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    275                                          
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'h11111111
  address       integral          32    'h44440000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h44440000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 625: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 625: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                                        
  data                         integral           32    'h5011959                                    
  address                      integral           32    'h55550000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    625                                          
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'h5011959 
  address       integral          32    'h55550000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h55550000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                                        
  data                         integral           32    'h22222222                                   
  address                      integral           32    'h66660000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    825                                          
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'h22222222
  address       integral          32    'h66660000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h66660000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h77770000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1025                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8266     
  dat           integral          32    'haaaa5555
  address       integral          32    'h77770000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h77770000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h43210000
  proc_evict_dirty_blk_data  integral        32    'h16031996
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8308                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h70000000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1325                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8265     
  dat           integral          32    'haaaa5555
  address       integral          32    'h70000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8358     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h70000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h55550000
  proc_evict_dirty_blk_data  integral        32    'h5011959 
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8259                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h55550000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1695                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'h5011959 
  address       integral          32    'h55550000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 05011959 received = 05011959
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8356     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h55550000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5011959 
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h44440000
  proc_evict_dirty_blk_data  integral        32    'h11111111
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8381                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h66660000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1845                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8211     
  dat           integral          32    'h22222222
  address       integral          32    'h66660000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 22222222 received = 22222222
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 2045: uvm_test_top.tb.vsequencer@@LRU_check_test_seq [LRU_check_test_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 2045: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   90
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[LRU_check_test]     1
[LRU_check_test_seq]     3
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    36
[cpu_driver_c]    20
[cpu_monitor_c]     4
[system_bus_monitor_c]    22
Simulation complete via $finish(1) at time 2045 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_12/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_12/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_12/cov_work/scope/test/ies.vsof
Run 12 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.23917.1/vm_scan_28_0_40_31.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.23917.1/vm_scan_28_0_40_31.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.23917.1/vm_scan_28_0_40_31.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.23917.2/vm_scan_28_0_40_32.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.23917.2/vm_scan_28_0_40_32.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.23917.2/vm_scan_28_0_40_32.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:40:34 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:40:35 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:40:35 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 13 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_13 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_13 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 5126,7699 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 13
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=LRU_check_test -define TEST3'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_13/.SRvSof/ncsim_2020_04_28_00_40_45.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test LRU_check_test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                LRU_check_test           -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/LRU_check_test.sv(26) @ 0: uvm_test_top [LRU_check_test] Executing LRU_check_test test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@LRU_check_test_seq [LRU_check_test_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@LRU_check_test_seq [LRU_check_test_seq] Main Processor=0	SP1=2	SP2=1
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                                        
  data                         integral           32    'h16031996                                   
  address                      integral           32    'h43210000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    0                                            
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'h16031996
  address       integral          32    'h43210000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h43210000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                                        
  data                         integral           32    'h11111111                                   
  address                      integral           32    'h44440000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    275                                          
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'h11111111
  address       integral          32    'h44440000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h44440000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 625: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 625: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                                        
  data                         integral           32    'h5011959                                    
  address                      integral           32    'h55550000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    625                                          
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'h5011959 
  address       integral          32    'h55550000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h55550000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                                        
  data                         integral           32    'h22222222                                   
  address                      integral           32    'h66660000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    825                                          
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'h22222222
  address       integral          32    'h66660000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h66660000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h77770000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1025                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8266     
  dat           integral          32    'haaaa5555
  address       integral          32    'h77770000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h77770000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h43210000
  proc_evict_dirty_blk_data  integral        32    'h16031996
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8308                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h70000000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1325                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8265     
  dat           integral          32    'haaaa5555
  address       integral          32    'h70000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8358     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h70000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h55550000
  proc_evict_dirty_blk_data  integral        32    'h5011959 
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8259                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h55550000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1695                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'h5011959 
  address       integral          32    'h55550000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 05011959 received = 05011959
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8356     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h55550000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5011959 
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h44440000
  proc_evict_dirty_blk_data  integral        32    'h11111111
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8381                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h66660000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1845                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8211     
  dat           integral          32    'h22222222
  address       integral          32    'h66660000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 22222222 received = 22222222
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 2045: uvm_test_top.tb.vsequencer@@LRU_check_test_seq [LRU_check_test_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 2045: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   90
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[LRU_check_test]     1
[LRU_check_test_seq]     3
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    36
[cpu_driver_c]    20
[cpu_monitor_c]     4
[system_bus_monitor_c]    22
Simulation complete via $finish(1) at time 2045 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_13/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_13/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_13/cov_work/scope/test/ies.vsof
Run 13 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.33552.1/vm_scan_28_0_40_49.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.33552.1/vm_scan_28_0_40_49.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.33552.1/vm_scan_28_0_40_49.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.33552.2/vm_scan_28_0_40_49.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.33552.2/vm_scan_28_0_40_49.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.33552.2/vm_scan_28_0_40_49.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:40:52 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:40:52 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:40:53 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 14 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_14 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_14 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 5126,7699 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 14
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=LRU_check_test -define TEST3'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_14/.SRvSof/ncsim_2020_04_28_00_41_03.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test LRU_check_test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                LRU_check_test           -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/LRU_check_test.sv(26) @ 0: uvm_test_top [LRU_check_test] Executing LRU_check_test test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@LRU_check_test_seq [LRU_check_test_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@LRU_check_test_seq [LRU_check_test_seq] Main Processor=0	SP1=2	SP2=1
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                                        
  data                         integral           32    'h16031996                                   
  address                      integral           32    'h43210000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    0                                            
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'h16031996
  address       integral          32    'h43210000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h43210000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                                        
  data                         integral           32    'h11111111                                   
  address                      integral           32    'h44440000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    275                                          
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'h11111111
  address       integral          32    'h44440000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h44440000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 625: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 625: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                                        
  data                         integral           32    'h5011959                                    
  address                      integral           32    'h55550000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    625                                          
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'h5011959 
  address       integral          32    'h55550000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h55550000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                                        
  data                         integral           32    'h22222222                                   
  address                      integral           32    'h66660000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    825                                          
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'h22222222
  address       integral          32    'h66660000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h66660000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h77770000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1025                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8266     
  dat           integral          32    'haaaa5555
  address       integral          32    'h77770000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h77770000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h43210000
  proc_evict_dirty_blk_data  integral        32    'h16031996
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8308                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h70000000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1325                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8265     
  dat           integral          32    'haaaa5555
  address       integral          32    'h70000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8358     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h70000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h55550000
  proc_evict_dirty_blk_data  integral        32    'h5011959 
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8259                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h55550000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1695                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'h5011959 
  address       integral          32    'h55550000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 05011959 received = 05011959
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8356     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h55550000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5011959 
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h44440000
  proc_evict_dirty_blk_data  integral        32    'h11111111
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8381                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h66660000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1845                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8211     
  dat           integral          32    'h22222222
  address       integral          32    'h66660000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 22222222 received = 22222222
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 2045: uvm_test_top.tb.vsequencer@@LRU_check_test_seq [LRU_check_test_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 2045: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   90
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[LRU_check_test]     1
[LRU_check_test_seq]     3
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    36
[cpu_driver_c]    20
[cpu_monitor_c]     4
[system_bus_monitor_c]    22
Simulation complete via $finish(1) at time 2045 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_14/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_14/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_14/cov_work/scope/test/ies.vsof
Run 14 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.42927.1/vm_scan_28_0_41_6.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.42927.1/vm_scan_28_0_41_6.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.42927.1/vm_scan_28_0_41_6.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.42927.2/vm_scan_28_0_41_6.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.42927.2/vm_scan_28_0_41_6.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.42927.2/vm_scan_28_0_41_6.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:41:09 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:41:09 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:41:09 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 15 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_15 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_15 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 5126,7699 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 15
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=LRU_check_test -define TEST3'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_15/.SRvSof/ncsim_2020_04_28_00_41_20.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test LRU_check_test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                LRU_check_test           -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/LRU_check_test.sv(26) @ 0: uvm_test_top [LRU_check_test] Executing LRU_check_test test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@LRU_check_test_seq [LRU_check_test_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@LRU_check_test_seq [LRU_check_test_seq] Main Processor=0	SP1=2	SP2=1
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                                        
  data                         integral           32    'h16031996                                   
  address                      integral           32    'h43210000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    0                                            
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'h16031996
  address       integral          32    'h43210000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 255: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h43210000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                                        
  data                         integral           32    'h11111111                                   
  address                      integral           32    'h44440000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    275                                          
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'h11111111
  address       integral          32    'h44440000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h44440000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 625: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 625: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                                        
  data                         integral           32    'h5011959                                    
  address                      integral           32    'h55550000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    625                                          
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'h5011959 
  address       integral          32    'h55550000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h55550000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                                        
  data                         integral           32    'h22222222                                   
  address                      integral           32    'h66660000                                   
  request_type                 request_t          1     WRITE_REQ                                    
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    825                                          
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'h22222222
  address       integral          32    'h66660000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h66660000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h77770000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1025                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8266     
  dat           integral          32    'haaaa5555
  address       integral          32    'h77770000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1305: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h77770000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h43210000
  proc_evict_dirty_blk_data  integral        32    'h16031996
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8308                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h70000000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1325                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8265     
  dat           integral          32    'haaaa5555
  address       integral          32    'h70000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8358     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h70000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h55550000
  proc_evict_dirty_blk_data  integral        32    'h5011959 
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8259                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h55550000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1695                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'h5011959 
  address       integral          32    'h55550000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 05011959 received = 05011959
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8356     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h55550000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5011959 
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h44440000
  proc_evict_dirty_blk_data  integral        32    'h11111111
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                        
-----------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8381                                        
  data                         integral           32    'haaaa5555                                   
  address                      integral           32    'h66660000                                   
  request_type                 request_t          1     READ_REQ                                     
  access_cache_type            access_cache_t     1     DCACHE_ACC                                   
  begin_time                   time               64    1845                                         
  depth                        int                32    'd2                                          
  parent sequence (name)       string             18    LRU_check_test_seq                           
  parent sequence (full name)  string             45    uvm_test_top.tb.vsequencer.LRU_check_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer             
-----------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8211     
  dat           integral          32    'h22222222
  address       integral          32    'h66660000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 22222222 received = 22222222
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 2045: uvm_test_top.tb.vsequencer@@LRU_check_test_seq [LRU_check_test_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 2045: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   90
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[LRU_check_test]     1
[LRU_check_test_seq]     3
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    36
[cpu_driver_c]    20
[cpu_monitor_c]     4
[system_bus_monitor_c]    22
Simulation complete via $finish(1) at time 2045 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_15/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_15/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_15/cov_work/scope/test/ies.vsof
Run 15 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.4241.1/vm_scan_28_0_41_23.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.4241.1/vm_scan_28_0_41_23.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.4241.1/vm_scan_28_0_41_23.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.4241.2/vm_scan_28_0_41_24.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.4241.2/vm_scan_28_0_41_24.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.4241.2/vm_scan_28_0_41_24.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:41:26 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:41:26 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:41:27 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 16 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_16 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_16 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 7699,10280 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 16
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru_otherproc_modified -define TEST4'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_16/.SRvSof/ncvlog_2020_04_28_00_41_38.vsof
file: ../uvm/top.sv
        expected.bus_req_proc_num = i;
                                    |
ncvlog: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_16/cov_work/scope/test/ies.vsof
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		cpu_pkg
		top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

	Extracting FSMs for coverage:
		worklib.memory
		worklib.lrs_arbiter
		worklib.blk_hit_proc_md
		worklib.addr_segregator_proc
		worklib.free_blk_md
		worklib.access_blk_proc_md
		worklib.blk_to_be_accessed_md
		worklib.main_func_lv2
		worklib.cache_block_lv2
		worklib.lru_block_lv2
		worklib.cache_controller_lv2
		worklib.cache_wrapper_lv2
		worklib.lru_block_lv1
		worklib.mesi_fsm_lv1
		worklib.cache_controller_lv1_dl
		worklib.blk_hit_snoop_md
		worklib.addr_segregator_snoop
		worklib.access_blk_snoop_md
		worklib.blk_to_be_accessed_snoop_md
		worklib.main_func_lv1_dl
		worklib.cache_block_lv1_dl
		worklib.cache_wrapper_lv1_dl
		worklib.cache_controller_lv1_il
		worklib.main_func_lv1_il
		worklib.cache_block_lv1_il
		worklib.cache_wrapper_lv1_il
		worklib.cache_lv1_unicore
		worklib.cache_lv1_multicore
		worklib.cache_top
		worklib.top
	Total FSMs extracted = 0
        expected.bus_req_proc_num = i;
                                    |
ncelab: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	Building instance overlay tables: ...........
class sbus_packet_c extends uvm_sequence_item;
                  |
ncelab: *W,COVUCC (../uvm/sbus_packet_c.sv,12|18): Block and Expression coverage types are not supported inside SystemVerilog classes. Use CCF command to enable type-based block coverage. There may also be other such classes in the design.
......... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
ncelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
    integer i;
            |
ncelab: *W,COVUTA (../design/common/access_blk_proc_md.sv,31|12): Toggle coverage is not supported for SystemVerilog integer, real, string, dynamic array, sparse memory, and array of enum. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
    wire [MESI_WID - 1 : 0] cache_mesi [ASSOC - 1 : 0];
                                     |
ncelab: *W,COVMDD (../design/common/access_blk_proc_md.sv,32|37): Toggle coverage for bit, logic, reg, wire, and struct multi-dimensional static arrays and vectors is not supported by default. To enable toggle coverage on for these types specify 'set_toggle_scoring -sv_mda [<max_bit_base2_exponent>] [-sv_mda_of_struct]' ccf command in the coverage configuration file.
	Building instance specific data structures.
ncelab: *W,CGPIDF: Covergroup "per_instance" option , by default, is set as 0.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                     128      30
		Interfaces:                    9       3
		Verilog packages:              5       5
		Resolved nets:                 0       3
		Registers:                 21131   13077
		Scalar wires:                340       -
		Expanded wires:              472      20
		Vectored wires:              496       -
		Named events:                 77      58
		Always blocks:               451     223
		Initial blocks:              821     362
		Parallel blocks:              30      31
		Cont. assignments:           366     104
		Pseudo assignments:           29      23
		Assertions:                   75      48
		Covergroup Instances:          0       2
		SV Class declarations:       325     439
		SV Class specializations:    645     645
		Simulation timescale:        1ns
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_16/.SRvSof/ncsim_2020_04_28_00_41_40.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test lru_otherproc_modified...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                lru_otherproc_modified   -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/lru_otherproc_modified.sv(26) @ 0: uvm_test_top [lru_otherproc_modified] Executing lru_otherproc_modified test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@lru_otherproc_modified_seq [lru_otherproc_modified_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@lru_otherproc_modified_seq [lru_otherproc_modified_seq] Main Processor=0	SP1=2	SP2=1
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                                                
  data                         integral           32    'he0afab8c                                           
  address                      integral           32    'h40000000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    0                                                    
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 65: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'he0afab8c
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                                                
  data                         integral           32    'h9a49706f                                           
  address                      integral           32    'h40010000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    185                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 465: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'h9a49706f
  address       integral          32    'h40010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                                                
  data                         integral           32    'hb52b0607                                           
  address                      integral           32    'h40100000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    505                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'hb52b0607
  address       integral          32    'h40100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                                                
  data                         integral           32    'h31546c54                                           
  address                      integral           32    'h40110000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    665                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'h31546c54
  address       integral          32    'h40110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 835: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 835: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                                                
  data                         integral           32    'hec5a356                                            
  address                      integral           32    'h40000000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    835                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8308     
  dat           integral          32    'hec5a356 
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8281     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h8       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'he0afab8c
  wr_data_snoop              integral        32    'he0afab8c
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1175: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1175: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8187                                                
  data                         integral           32    'haaaa5555                                           
  address                      integral           32    'h41000000                                           
  request_type                 request_t          1     READ_REQ                                             
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    1175                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8260     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1375: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 1375: uvm_test_top.tb.vsequencer@@lru_otherproc_modified_seq [lru_otherproc_modified_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 1375: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   73
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    26
[cpu_driver_c]    16
[cpu_monitor_c]     4
[lru_otherproc_modified]     1
[lru_otherproc_modified_seq]     3
[system_bus_monitor_c]    19
Simulation complete via $finish(1) at time 1375 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_16/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_16/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_16/cov_work/scope/test/ies.vsof
Run 16 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/ncvlog_2020_04_28_00_41_38.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/ncvlog_2020_04_28_00_41_38.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 10 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.16091.1/vm_scan_28_0_41_43.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.16091.1/vm_scan_28_0_41_43.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.16091.1/vm_scan_28_0_41_43.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.16091.2/vm_scan_28_0_41_44.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.16091.2/vm_scan_28_0_41_44.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.16091.2/vm_scan_28_0_41_44.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:41:46 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:41:47 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:41:47 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 17 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_17 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_17 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 7699,10280 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 17
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru_otherproc_modified -define TEST4'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_17/.SRvSof/ncsim_2020_04_28_00_41_57.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test lru_otherproc_modified...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                lru_otherproc_modified   -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/lru_otherproc_modified.sv(26) @ 0: uvm_test_top [lru_otherproc_modified] Executing lru_otherproc_modified test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@lru_otherproc_modified_seq [lru_otherproc_modified_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@lru_otherproc_modified_seq [lru_otherproc_modified_seq] Main Processor=0	SP1=2	SP2=1
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                                                
  data                         integral           32    'he0afab8c                                           
  address                      integral           32    'h40000000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    0                                                    
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 65: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'he0afab8c
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                                                
  data                         integral           32    'h9a49706f                                           
  address                      integral           32    'h40010000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    185                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 465: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'h9a49706f
  address       integral          32    'h40010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                                                
  data                         integral           32    'hb52b0607                                           
  address                      integral           32    'h40100000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    505                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'hb52b0607
  address       integral          32    'h40100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                                                
  data                         integral           32    'h31546c54                                           
  address                      integral           32    'h40110000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    665                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'h31546c54
  address       integral          32    'h40110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 835: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 835: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                                                
  data                         integral           32    'hec5a356                                            
  address                      integral           32    'h40000000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    835                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8308     
  dat           integral          32    'hec5a356 
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8281     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h8       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'he0afab8c
  wr_data_snoop              integral        32    'he0afab8c
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1175: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1175: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8187                                                
  data                         integral           32    'haaaa5555                                           
  address                      integral           32    'h41000000                                           
  request_type                 request_t          1     READ_REQ                                             
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    1175                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8260     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1375: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 1375: uvm_test_top.tb.vsequencer@@lru_otherproc_modified_seq [lru_otherproc_modified_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 1375: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   73
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    26
[cpu_driver_c]    16
[cpu_monitor_c]     4
[lru_otherproc_modified]     1
[lru_otherproc_modified_seq]     3
[system_bus_monitor_c]    19
Simulation complete via $finish(1) at time 1375 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_17/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_17/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_17/cov_work/scope/test/ies.vsof
Run 17 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.25626.1/vm_scan_28_0_42_0.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.25626.1/vm_scan_28_0_42_0.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.25626.1/vm_scan_28_0_42_0.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.25626.2/vm_scan_28_0_42_1.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.25626.2/vm_scan_28_0_42_1.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.25626.2/vm_scan_28_0_42_1.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:42:03 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:42:04 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:42:04 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 18 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_18 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_18 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 7699,10280 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 18
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru_otherproc_modified -define TEST4'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_18/.SRvSof/ncsim_2020_04_28_00_42_14.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test lru_otherproc_modified...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                lru_otherproc_modified   -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/lru_otherproc_modified.sv(26) @ 0: uvm_test_top [lru_otherproc_modified] Executing lru_otherproc_modified test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@lru_otherproc_modified_seq [lru_otherproc_modified_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@lru_otherproc_modified_seq [lru_otherproc_modified_seq] Main Processor=0	SP1=2	SP2=1
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                                                
  data                         integral           32    'he0afab8c                                           
  address                      integral           32    'h40000000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    0                                                    
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 65: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'he0afab8c
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                                                
  data                         integral           32    'h9a49706f                                           
  address                      integral           32    'h40010000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    185                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 465: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'h9a49706f
  address       integral          32    'h40010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                                                
  data                         integral           32    'hb52b0607                                           
  address                      integral           32    'h40100000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    505                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'hb52b0607
  address       integral          32    'h40100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                                                
  data                         integral           32    'h31546c54                                           
  address                      integral           32    'h40110000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    665                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'h31546c54
  address       integral          32    'h40110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 835: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 835: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                                                
  data                         integral           32    'hec5a356                                            
  address                      integral           32    'h40000000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    835                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8308     
  dat           integral          32    'hec5a356 
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8281     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h8       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'he0afab8c
  wr_data_snoop              integral        32    'he0afab8c
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1175: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1175: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8187                                                
  data                         integral           32    'haaaa5555                                           
  address                      integral           32    'h41000000                                           
  request_type                 request_t          1     READ_REQ                                             
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    1175                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8260     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1375: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 1375: uvm_test_top.tb.vsequencer@@lru_otherproc_modified_seq [lru_otherproc_modified_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 1375: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   73
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    26
[cpu_driver_c]    16
[cpu_monitor_c]     4
[lru_otherproc_modified]     1
[lru_otherproc_modified_seq]     3
[system_bus_monitor_c]    19
Simulation complete via $finish(1) at time 1375 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_18/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_18/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_18/cov_work/scope/test/ies.vsof
Run 18 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.35349.1/vm_scan_28_0_42_17.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.35349.1/vm_scan_28_0_42_17.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.35349.1/vm_scan_28_0_42_17.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.35349.2/vm_scan_28_0_42_18.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.35349.2/vm_scan_28_0_42_18.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.35349.2/vm_scan_28_0_42_18.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:42:20 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:42:21 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:42:21 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 19 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_19 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_19 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 7699,10280 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 19
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru_otherproc_modified -define TEST4'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_19/.SRvSof/ncsim_2020_04_28_00_42_31.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test lru_otherproc_modified...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                lru_otherproc_modified   -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/lru_otherproc_modified.sv(26) @ 0: uvm_test_top [lru_otherproc_modified] Executing lru_otherproc_modified test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@lru_otherproc_modified_seq [lru_otherproc_modified_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@lru_otherproc_modified_seq [lru_otherproc_modified_seq] Main Processor=0	SP1=2	SP2=1
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                                                
  data                         integral           32    'he0afab8c                                           
  address                      integral           32    'h40000000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    0                                                    
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 65: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'he0afab8c
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                                                
  data                         integral           32    'h9a49706f                                           
  address                      integral           32    'h40010000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    185                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 465: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'h9a49706f
  address       integral          32    'h40010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                                                
  data                         integral           32    'hb52b0607                                           
  address                      integral           32    'h40100000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    505                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'hb52b0607
  address       integral          32    'h40100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                                                
  data                         integral           32    'h31546c54                                           
  address                      integral           32    'h40110000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    665                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'h31546c54
  address       integral          32    'h40110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 835: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 835: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                                                
  data                         integral           32    'hec5a356                                            
  address                      integral           32    'h40000000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    835                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8308     
  dat           integral          32    'hec5a356 
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8281     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h8       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'he0afab8c
  wr_data_snoop              integral        32    'he0afab8c
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1175: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1175: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8187                                                
  data                         integral           32    'haaaa5555                                           
  address                      integral           32    'h41000000                                           
  request_type                 request_t          1     READ_REQ                                             
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    1175                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8260     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1375: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 1375: uvm_test_top.tb.vsequencer@@lru_otherproc_modified_seq [lru_otherproc_modified_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 1375: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   73
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    26
[cpu_driver_c]    16
[cpu_monitor_c]     4
[lru_otherproc_modified]     1
[lru_otherproc_modified_seq]     3
[system_bus_monitor_c]    19
Simulation complete via $finish(1) at time 1375 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_19/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_19/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_19/cov_work/scope/test/ies.vsof
Run 19 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.44896.1/vm_scan_28_0_42_34.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.44896.1/vm_scan_28_0_42_34.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.44896.1/vm_scan_28_0_42_34.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.44896.2/vm_scan_28_0_42_35.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.44896.2/vm_scan_28_0_42_35.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.44896.2/vm_scan_28_0_42_35.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:42:37 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:42:37 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:42:38 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 20 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_20 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_20 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 7699,10280 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 20
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru_otherproc_modified -define TEST4'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_20/.SRvSof/ncsim_2020_04_28_00_42_48.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test lru_otherproc_modified...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                lru_otherproc_modified   -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/lru_otherproc_modified.sv(26) @ 0: uvm_test_top [lru_otherproc_modified] Executing lru_otherproc_modified test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@lru_otherproc_modified_seq [lru_otherproc_modified_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@lru_otherproc_modified_seq [lru_otherproc_modified_seq] Main Processor=0	SP1=2	SP2=1
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                                                
  data                         integral           32    'he0afab8c                                           
  address                      integral           32    'h40000000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    0                                                    
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 65: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'he0afab8c
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                                                
  data                         integral           32    'h9a49706f                                           
  address                      integral           32    'h40010000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    185                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 465: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'h9a49706f
  address       integral          32    'h40010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 485: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                                                
  data                         integral           32    'hb52b0607                                           
  address                      integral           32    'h40100000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    505                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'hb52b0607
  address       integral          32    'h40100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                                                
  data                         integral           32    'h31546c54                                           
  address                      integral           32    'h40110000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    665                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'h31546c54
  address       integral          32    'h40110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 815: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 835: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 835: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                                                
  data                         integral           32    'hec5a356                                            
  address                      integral           32    'h40000000                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    835                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8308     
  dat           integral          32    'hec5a356 
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1155: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8281     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h8       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'he0afab8c
  wr_data_snoop              integral        32    'he0afab8c
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1175: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1175: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8187                                                
  data                         integral           32    'haaaa5555                                           
  address                      integral           32    'h41000000                                           
  request_type                 request_t          1     READ_REQ                                             
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    1175                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    lru_otherproc_modified_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.lru_otherproc_modified_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8260     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1375: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 1375: uvm_test_top.tb.vsequencer@@lru_otherproc_modified_seq [lru_otherproc_modified_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 1375: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   73
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    26
[cpu_driver_c]    16
[cpu_monitor_c]     4
[lru_otherproc_modified]     1
[lru_otherproc_modified_seq]     3
[system_bus_monitor_c]    19
Simulation complete via $finish(1) at time 1375 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_20/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_20/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_20/cov_work/scope/test/ies.vsof
Run 20 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 2 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.6231.1/vm_scan_28_0_42_51.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.6231.1/vm_scan_28_0_42_51.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.6231.1/vm_scan_28_0_42_51.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.6231.2/vm_scan_28_0_42_52.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.6231.2/vm_scan_28_0_42_52.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.6231.2/vm_scan_28_0_42_52.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:42:54 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:42:54 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:42:55 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 21 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_21 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_21 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 10280,12859 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 21
Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=lru_otherproc_shared -define TEST5'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_21/.SRvSof/ncvlog_2020_04_28_00_43_06.vsof
file: ../uvm/top.sv
        expected.bus_req_proc_num = i;
                                    |
ncvlog: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_21/cov_work/scope/test/ies.vsof
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		cpu_pkg
		top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

	Extracting FSMs for coverage:
		worklib.memory
		worklib.lrs_arbiter
		worklib.blk_hit_proc_md
		worklib.addr_segregator_proc
		worklib.free_blk_md
		worklib.access_blk_proc_md
		worklib.blk_to_be_accessed_md
		worklib.main_func_lv2
		worklib.cache_block_lv2
		worklib.lru_block_lv2
		worklib.cache_controller_lv2
		worklib.cache_wrapper_lv2
		worklib.lru_block_lv1
		worklib.mesi_fsm_lv1
		worklib.cache_controller_lv1_dl
		worklib.blk_hit_snoop_md
		worklib.addr_segregator_snoop
		worklib.access_blk_snoop_md
		worklib.blk_to_be_accessed_snoop_md
		worklib.main_func_lv1_dl
		worklib.cache_block_lv1_dl
		worklib.cache_wrapper_lv1_dl
		worklib.cache_controller_lv1_il
		worklib.main_func_lv1_il
		worklib.cache_block_lv1_il
		worklib.cache_wrapper_lv1_il
		worklib.cache_lv1_unicore
		worklib.cache_lv1_multicore
		worklib.cache_top
		worklib.top
	Total FSMs extracted = 0
        expected.bus_req_proc_num = i;
                                    |
ncelab: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	Building instance overlay tables: ...........
class sbus_packet_c extends uvm_sequence_item;
                  |
ncelab: *W,COVUCC (../uvm/sbus_packet_c.sv,12|18): Block and Expression coverage types are not supported inside SystemVerilog classes. Use CCF command to enable type-based block coverage. There may also be other such classes in the design.
......... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
ncelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
    integer i;
            |
ncelab: *W,COVUTA (../design/common/access_blk_proc_md.sv,31|12): Toggle coverage is not supported for SystemVerilog integer, real, string, dynamic array, sparse memory, and array of enum. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
    wire [MESI_WID - 1 : 0] cache_mesi [ASSOC - 1 : 0];
                                     |
ncelab: *W,COVMDD (../design/common/access_blk_proc_md.sv,32|37): Toggle coverage for bit, logic, reg, wire, and struct multi-dimensional static arrays and vectors is not supported by default. To enable toggle coverage on for these types specify 'set_toggle_scoring -sv_mda [<max_bit_base2_exponent>] [-sv_mda_of_struct]' ccf command in the coverage configuration file.
	Building instance specific data structures.
ncelab: *W,CGPIDF: Covergroup "per_instance" option , by default, is set as 0.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                     128      30
		Interfaces:                    9       3
		Verilog packages:              5       5
		Resolved nets:                 0       3
		Registers:                 21131   13077
		Scalar wires:                340       -
		Expanded wires:              472      20
		Vectored wires:              496       -
		Named events:                 77      58
		Always blocks:               451     223
		Initial blocks:              821     362
		Parallel blocks:              30      31
		Cont. assignments:           366     104
		Pseudo assignments:           29      23
		Assertions:                   75      48
		Covergroup Instances:          0       2
		SV Class declarations:       325     439
		SV Class specializations:    645     645
		Simulation timescale:        1ns
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_21/.SRvSof/ncsim_2020_04_28_00_43_08.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test lru_otherproc_shared...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                lru_otherproc_shared     -     @3274     
  tb                        env                      -     @3384     
    cpu[0]                  cpu_agent_c              -     @3422     
      driver                cpu_driver_c             -     @5232     
        rsp_port            uvm_analysis_port        -     @5383     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5334     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4560     
        mon_out             uvm_analysis_port        -     @4615     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4647     
        rsp_export          uvm_analysis_export      -     @4703     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3420     
      driver                cpu_driver_c             -     @6093     
        rsp_port            uvm_analysis_port        -     @6238     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6190     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5439     
        mon_out             uvm_analysis_port        -     @5487     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5517     
        rsp_export          uvm_analysis_export      -     @5573     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6113     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3452     
      driver                cpu_driver_c             -     @6941     
        rsp_port            uvm_analysis_port        -     @7086     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7038     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6287     
        mon_out             uvm_analysis_port        -     @6335     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6365     
        rsp_export          uvm_analysis_export      -     @6421     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6961     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3482     
      driver                cpu_driver_c             -     @7789     
        rsp_port            uvm_analysis_port        -     @7934     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7886     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @7135     
        mon_out             uvm_analysis_port        -     @7183     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @7213     
        rsp_export          uvm_analysis_export      -     @7269     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7809     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @4214     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @4331     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4382     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4431     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4480     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4529     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @4130     
      sbus_out              uvm_analysis_port        -     @4232     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3512     
      rsp_export            uvm_analysis_export      -     @3601     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @4151     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/lru_otherproc_shared.sv(26) @ 0: uvm_test_top [lru_otherproc_shared] Executing lru_otherproc_shared test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@lru_otherproc_shared_seq [lru_otherproc_shared_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@lru_otherproc_shared_seq [lru_otherproc_shared_seq] Main Processor=1	SP1=2	SP2=3
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                              
-----------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8412                                              
  data                         integral           32    'h1acb8386                                         
  address                      integral           32    'h40000000                                         
  request_type                 request_t          1     WRITE_REQ                                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                                         
  begin_time                   time               64    0                                                  
  depth                        int                32    'd2                                                
  parent sequence (name)       string             24    lru_otherproc_shared_seq                           
  parent sequence (full name)  string             51    uvm_test_top.tb.vsequencer.lru_otherproc_shared_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                   
-----------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8323     
  dat           integral          32    'h1acb8386
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 315: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 315: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8327     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 335: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 335: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                              
-----------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8233                                              
  data                         integral           32    'hd4654869                                         
  address                      integral           32    'h40010000                                         
  request_type                 request_t          1     WRITE_REQ                                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                                         
  begin_time                   time               64    335                                                
  depth                        int                32    'd2                                                
  parent sequence (name)       string             24    lru_otherproc_shared_seq                           
  parent sequence (full name)  string             51    uvm_test_top.tb.vsequencer.lru_otherproc_shared_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                   
-----------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 575: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8287     
  dat           integral          32    'hd4654869
  address       integral          32    'h40010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 575: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 575: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 575: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8331     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h40010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 595: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 595: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                              
-----------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8288                                              
  data                         integral           32    'hef46de00                                         
  address                      integral           32    'h40100000                                         
  request_type                 request_t          1     WRITE_REQ                                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                                         
  begin_time                   time               64    595                                                
  depth                        int                32    'd2                                                
  parent sequence (name)       string             24    lru_otherproc_shared_seq                           
  parent sequence (full name)  string             51    uvm_test_top.tb.vsequencer.lru_otherproc_shared_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                   
-----------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 885: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8254     
  dat           integral          32    'hef46de00
  address       integral          32    'h40100000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 885: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 885: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 885: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8283     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h40100000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 905: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 905: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                              
-----------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8362                                              
  data                         integral           32    'h6b70444d                                         
  address                      integral           32    'h40110000                                         
  request_type                 request_t          1     WRITE_REQ                                          
  access_cache_type            access_cache_t     1     DCACHE_ACC                                         
  begin_time                   time               64    905                                                
  depth                        int                32    'd2                                                
  parent sequence (name)       string             24    lru_otherproc_shared_seq                           
  parent sequence (full name)  string             51    uvm_test_top.tb.vsequencer.lru_otherproc_shared_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                   
-----------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 1175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 1205: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'h6b70444d
  address       integral          32    'h40110000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1205: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1205: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1205: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8244     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h40110000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1225: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1225: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                              
-----------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8390                                              
  data                         integral           32    'haaaa5555                                         
  address                      integral           32    'h40010000                                         
  request_type                 request_t          1     READ_REQ                                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                                         
  begin_time                   time               64    1225                                               
  depth                        int                32    'd2                                                
  parent sequence (name)       string             24    lru_otherproc_shared_seq                           
  parent sequence (full name)  string             51    uvm_test_top.tb.vsequencer.lru_otherproc_shared_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                   
-----------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1425: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1445: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8308     
  dat           integral          32    'hd4654869
  address       integral          32    'h40010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1445: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1445: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = d4654869 received = d4654869
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1445: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1445: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8281      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h40010000 
  bus_req_snoop              integral        4     'h2        
  req_serviced_by            serv_by_t       32    SERV_SNOOP1
  rd_data                    integral        32    'hd4654869 
  wr_data_snoop              integral        32    'hd4654869 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1465: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1465: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                              
-----------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8185                                              
  data                         integral           32    'haaaa5555                                         
  address                      integral           32    'h41000000                                         
  request_type                 request_t          1     READ_REQ                                           
  access_cache_type            access_cache_t     1     DCACHE_ACC                                         
  begin_time                   time               64    1465                                               
  depth                        int                32    'd2                                                
  parent sequence (name)       string             24    lru_otherproc_shared_seq                           
  parent sequence (full name)  string             51    uvm_test_top.tb.vsequencer.lru_otherproc_shared_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                   
-----------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 1655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 1755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 1765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 1785: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8260     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1785: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1785: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1785: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1785: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8371     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h41000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40000000
  proc_evict_dirty_blk_data  integral        32    'h1acb8386
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1805: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 1805: uvm_test_top.tb.vsequencer@@lru_otherproc_shared_seq [lru_otherproc_shared_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 1805: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   74
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    27
[cpu_driver_c]    16
[cpu_monitor_c]     4
[lru_otherproc_shared]     1
[lru_otherproc_shared_seq]     3
[system_bus_monitor_c]    19
Simulation complete via $finish(1) at time 1805 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_21/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_21/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/run_21/cov_work/scope/test/ies.vsof
Run 21 done.
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/ncvlog_2020_04_28_00_43_06.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/ncvlog_2020_04_28_00_43_06.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: total of 10 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.18037.1/vm_scan_28_0_43_11.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.18037.1/vm_scan_28_0_43_11.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.18037.1/vm_scan_28_0_43_11.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: total of 1 patterns extracted.
Wrote ./.vm_scan.hera3.ece.tamu.edu.18037.2/vm_scan_28_0_43_12.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.18037.2/vm_scan_28_0_43_12.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.18037.2/vm_scan_28_0_43_12.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
Apr 28, 2020 12:43:15 AM java_util_logging_Logger$info$1 call
INFO: Starting automation script
Apr 28, 2020 12:43:15 AM java_util_logging_Logger$info$1 call
INFO: ### Automation connection details: hera.ece.tamu.edu:8080:vmgr:session-id=164120 , wait:false
Apr 28, 2020 12:43:15 AM java_util_logging_Logger$info$1 call
INFO: nothing todo
rr_dispatch.pl: launching: /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/rr_run_wrapper.sh --session_name cpu_regress.agarwal.220196.20_04_28_00_36_39_8628 --chain_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0 --group_dir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test --run_id 22 --stop_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.stop_files/stop_run_22 --delete_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/.delete_files/delete_run_22 --run_env_file /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/chain_0/all_test/tests_env --offsets 10280,12859 --sch_offsets 0,0 --vsof /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_36_39_8628/cpu_regress.vsof --seed random --sv_seed random --e_seed random --sve_name
Running run no. 22
*** vm_run_with_timeout.pl: Stop file found. Stopping run.
Job stopped. Stopping Run!
