


ARM Macro Assembler    Page 1 


    1 00000000                 AREA             RESET,DATA,READONLY
    2 00000000                 EXPORT           __Vectors
    3 00000000         __Vectors
    4 00000000 10001000        DCD              0X10001000
    5 00000004 00000000        DCD              Reset_Handler
    6 00000008                 AREA             mycode,CODE,READONLY
    7 00000000                 ENTRY
    8 00000000                 EXPORT           Reset_Handler
    9 00000000         Reset_Handler
   10 00000000 4E0C            LDR              R6,=RESULT
   11 00000002 F04F 0200       MOV              R2,#0
   12 00000006 480B            LDR              R0,=VAL1
   13 00000008 6801            LDR              R1,[R0]
   14 0000000A         UP
   15 0000000A 290A            CMP              R1,#0x0A
   16 0000000C D304            BCC              STORE
   17 0000000E F1A1 010A       SUB              R1,#0x0A
   18 00000012 F102 0201       ADD              R2,#0x01
   19 00000016 E7F8            B                UP
   20 00000018         STORE
   21 00000018 F101 0130       ADD              R1,#0x30
   22 0000001C F806 1B01       STRB             R1,[R6],#1
   23 00000020 4611            MOV              R1,R2
   24 00000022 F04F 0200       MOV              R2,#0
   25 00000026 290A            CMP              R1,#0x0A
   26 00000028 D2EF            BCS              UP
   27 0000002A F101 0130       ADD              R1,#0x30
   28 0000002E 7031            STRB             R1,[R6]
   29 00000030         STOP
   30 00000030 E7FE            B                STOP
   31 00000032                 END
              00 00 00000000 
              00000000 
Command Line: --debug --xref --cpu=Cortex-M3 --apcs=interwork --depend=.\l3_q5.
d -o.\l3_q5.o -IC:\Keil\ARM\RV31\INC -IC:\Keil\ARM\CMSIS\Include -IC:\Keil\ARM\
Inc\NXP\LPC17xx --predefine="__EVAL SETA 1" --list=.\l3_q5.lst L3_q5.s
