Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Sep 19 15:20:32 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Fpga_and_MCU_Test1_wrapper_timing_summary_routed.rpt -pb Fpga_and_MCU_Test1_wrapper_timing_summary_routed.pb -rpx Fpga_and_MCU_Test1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Fpga_and_MCU_Test1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  65          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     70.692        0.000                      0                10403        0.021        0.000                      0                10403       41.160        0.000                       0                  3624  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        70.692        0.000                      0                 9223        0.021        0.000                      0                 9223       41.160        0.000                       0                  3624  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             74.428        0.000                      0                 1180        0.902        0.000                      0                 1180  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       70.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             70.692ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.601ns  (logic 3.061ns (24.292%)  route 9.540ns (75.708%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 88.145 - 83.330 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.563     5.107    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X40Y38         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419     5.526 f  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.824     6.350    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[4]
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.299     6.649 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46/O
                         net (fo=1, routed)           0.000     6.649    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.050 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.050    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.384 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.299    12.683    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X63Y59         LUT4 (Prop_lut4_I1_O)        0.303    12.986 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_428/O
                         net (fo=1, routed)           0.000    12.986    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_428_n_0
    SLICE_X63Y59         MUXF7 (Prop_muxf7_I1_O)      0.245    13.231 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_232/O
                         net (fo=1, routed)           0.000    13.231    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_232_n_0
    SLICE_X63Y59         MUXF8 (Prop_muxf8_I0_O)      0.104    13.335 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_91/O
                         net (fo=2, routed)           1.465    14.799    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_91_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I1_O)        0.316    15.115 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_31/O
                         net (fo=4, routed)           0.983    16.099    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_31_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.124    16.223 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_10/O
                         net (fo=1, routed)           0.000    16.223    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_10_n_0
    SLICE_X49Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    16.440 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_5/O
                         net (fo=1, routed)           0.969    17.409    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/in15[7]
    SLICE_X49Y42         LUT5 (Prop_lut5_I0_O)        0.299    17.708 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3/O
                         net (fo=1, routed)           0.000    17.708    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3_n_0
    SLICE_X49Y42         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.450    88.145    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X49Y42         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/C
                         clock pessimism              0.259    88.404    
                         clock uncertainty           -0.035    88.369    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)        0.031    88.400    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         88.400    
                         arrival time                         -17.708    
  -------------------------------------------------------------------
                         slack                                 70.692    

Slack (MET) :             70.963ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.328ns  (logic 3.061ns (24.829%)  route 9.267ns (75.171%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 88.145 - 83.330 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.563     5.107    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X40Y38         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419     5.526 f  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.824     6.350    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[4]
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.299     6.649 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46/O
                         net (fo=1, routed)           0.000     6.649    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.050 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.050    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.384 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.299    12.683    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X63Y59         LUT4 (Prop_lut4_I1_O)        0.303    12.986 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_428/O
                         net (fo=1, routed)           0.000    12.986    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_428_n_0
    SLICE_X63Y59         MUXF7 (Prop_muxf7_I1_O)      0.245    13.231 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_232/O
                         net (fo=1, routed)           0.000    13.231    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_232_n_0
    SLICE_X63Y59         MUXF8 (Prop_muxf8_I0_O)      0.104    13.335 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_91/O
                         net (fo=2, routed)           1.467    14.801    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_91_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I3_O)        0.316    15.117 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_13/O
                         net (fo=4, routed)           0.778    15.895    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_13_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.019 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_6/O
                         net (fo=1, routed)           0.000    16.019    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_6_n_0
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    16.236 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]_i_2/O
                         net (fo=1, routed)           0.900    17.136    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/in15[3]
    SLICE_X49Y42         LUT5 (Prop_lut5_I0_O)        0.299    17.435 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    17.435    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.450    88.145    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X49Y42         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/C
                         clock pessimism              0.259    88.404    
                         clock uncertainty           -0.035    88.369    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)        0.029    88.398    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         88.398    
                         arrival time                         -17.435    
  -------------------------------------------------------------------
                         slack                                 70.963    

Slack (MET) :             71.185ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.109ns  (logic 3.061ns (25.279%)  route 9.048ns (74.721%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 88.146 - 83.330 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.563     5.107    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X40Y38         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419     5.526 f  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.824     6.350    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[4]
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.299     6.649 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46/O
                         net (fo=1, routed)           0.000     6.649    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.050 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.050    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.384 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         4.659    12.043    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X58Y55         LUT4 (Prop_lut4_I1_O)        0.303    12.346 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_420/O
                         net (fo=1, routed)           0.000    12.346    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_420_n_0
    SLICE_X58Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    12.591 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_220/O
                         net (fo=1, routed)           0.000    12.591    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_220_n_0
    SLICE_X58Y55         MUXF8 (Prop_muxf8_I0_O)      0.104    12.695 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_87/O
                         net (fo=5, routed)           1.964    14.659    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_87_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.316    14.975 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_14/O
                         net (fo=3, routed)           0.829    15.804    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_14_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I5_O)        0.124    15.928 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_6/O
                         net (fo=1, routed)           0.000    15.928    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_6_n_0
    SLICE_X49Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    16.145 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]_i_2/O
                         net (fo=1, routed)           0.772    16.917    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/in15[4]
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.299    17.216 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    17.216    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1_n_0
    SLICE_X49Y43         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.451    88.146    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X49Y43         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/C
                         clock pessimism              0.259    88.405    
                         clock uncertainty           -0.035    88.370    
    SLICE_X49Y43         FDRE (Setup_fdre_C_D)        0.031    88.401    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         88.401    
                         arrival time                         -17.216    
  -------------------------------------------------------------------
                         slack                                 71.185    

Slack (MET) :             71.232ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.062ns  (logic 3.061ns (25.378%)  route 9.001ns (74.622%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 88.145 - 83.330 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.563     5.107    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X40Y38         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419     5.526 f  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.824     6.350    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[4]
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.299     6.649 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46/O
                         net (fo=1, routed)           0.000     6.649    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.050 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.050    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.384 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         4.659    12.043    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X58Y55         LUT4 (Prop_lut4_I1_O)        0.303    12.346 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_420/O
                         net (fo=1, routed)           0.000    12.346    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_420_n_0
    SLICE_X58Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    12.591 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_220/O
                         net (fo=1, routed)           0.000    12.591    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_220_n_0
    SLICE_X58Y55         MUXF8 (Prop_muxf8_I0_O)      0.104    12.695 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_87/O
                         net (fo=5, routed)           2.143    14.838    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_87_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.316    15.154 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_14/O
                         net (fo=1, routed)           0.604    15.758    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_14_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I1_O)        0.124    15.882 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_6/O
                         net (fo=1, routed)           0.000    15.882    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_6_n_0
    SLICE_X48Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    16.099 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]_i_2/O
                         net (fo=1, routed)           0.771    16.870    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/in15[1]
    SLICE_X49Y42         LUT5 (Prop_lut5_I0_O)        0.299    17.169 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    17.169    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.450    88.145    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X49Y42         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/C
                         clock pessimism              0.259    88.404    
                         clock uncertainty           -0.035    88.369    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)        0.032    88.401    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         88.401    
                         arrival time                         -17.169    
  -------------------------------------------------------------------
                         slack                                 71.232    

Slack (MET) :             71.370ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.923ns  (logic 3.061ns (25.674%)  route 8.862ns (74.326%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 88.145 - 83.330 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.563     5.107    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X40Y38         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419     5.526 f  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.824     6.350    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[4]
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.299     6.649 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46/O
                         net (fo=1, routed)           0.000     6.649    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.050 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.050    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.384 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.299    12.683    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X63Y59         LUT4 (Prop_lut4_I1_O)        0.303    12.986 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_428/O
                         net (fo=1, routed)           0.000    12.986    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_428_n_0
    SLICE_X63Y59         MUXF7 (Prop_muxf7_I1_O)      0.245    13.231 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_232/O
                         net (fo=1, routed)           0.000    13.231    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_232_n_0
    SLICE_X63Y59         MUXF8 (Prop_muxf8_I0_O)      0.104    13.335 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_91/O
                         net (fo=2, routed)           1.465    14.799    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_91_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I1_O)        0.316    15.115 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_31/O
                         net (fo=4, routed)           0.771    15.887    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_31_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.124    16.011 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_6/O
                         net (fo=1, routed)           0.000    16.011    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_6_n_0
    SLICE_X48Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    16.228 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]_i_2/O
                         net (fo=1, routed)           0.503    16.731    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/in15[5]
    SLICE_X49Y42         LUT5 (Prop_lut5_I0_O)        0.299    17.030 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    17.030    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.450    88.145    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X49Y42         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/C
                         clock pessimism              0.259    88.404    
                         clock uncertainty           -0.035    88.369    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)        0.031    88.400    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         88.400    
                         arrival time                         -17.030    
  -------------------------------------------------------------------
                         slack                                 71.370    

Slack (MET) :             71.443ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.884ns  (logic 2.881ns (24.243%)  route 9.003ns (75.757%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 88.146 - 83.330 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.563     5.107    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X40Y38         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419     5.526 f  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.824     6.350    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[4]
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.299     6.649 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46/O
                         net (fo=1, routed)           0.000     6.649    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.050 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.050    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.384 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.299    12.683    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X63Y59         LUT4 (Prop_lut4_I1_O)        0.303    12.986 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_428/O
                         net (fo=1, routed)           0.000    12.986    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_428_n_0
    SLICE_X63Y59         MUXF7 (Prop_muxf7_I1_O)      0.245    13.231 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_232/O
                         net (fo=1, routed)           0.000    13.231    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_232_n_0
    SLICE_X63Y59         MUXF8 (Prop_muxf8_I0_O)      0.104    13.335 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_91/O
                         net (fo=2, routed)           1.467    14.801    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_91_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I3_O)        0.316    15.117 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_13/O
                         net (fo=4, routed)           0.824    15.941    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_13_n_0
    SLICE_X50Y47         LUT5 (Prop_lut5_I0_O)        0.124    16.065 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_5/O
                         net (fo=1, routed)           0.590    16.655    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_5_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.124    16.779 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2/O
                         net (fo=1, routed)           0.000    16.779    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2_n_0
    SLICE_X48Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    16.991 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    16.991    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.451    88.146    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X48Y44         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/C
                         clock pessimism              0.259    88.405    
                         clock uncertainty           -0.035    88.370    
    SLICE_X48Y44         FDRE (Setup_fdre_C_D)        0.064    88.434    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         88.434    
                         arrival time                         -16.991    
  -------------------------------------------------------------------
                         slack                                 71.443    

Slack (MET) :             71.732ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.594ns  (logic 2.881ns (24.848%)  route 8.713ns (75.152%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 88.146 - 83.330 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.563     5.107    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X40Y38         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419     5.526 f  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.824     6.350    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[4]
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.299     6.649 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46/O
                         net (fo=1, routed)           0.000     6.649    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.050 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.050    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.384 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.299    12.683    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X63Y59         LUT4 (Prop_lut4_I1_O)        0.303    12.986 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_428/O
                         net (fo=1, routed)           0.000    12.986    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_428_n_0
    SLICE_X63Y59         MUXF7 (Prop_muxf7_I1_O)      0.245    13.231 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_232/O
                         net (fo=1, routed)           0.000    13.231    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_232_n_0
    SLICE_X63Y59         MUXF8 (Prop_muxf8_I0_O)      0.104    13.335 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_91/O
                         net (fo=2, routed)           1.467    14.801    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_91_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I3_O)        0.316    15.117 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_13/O
                         net (fo=4, routed)           0.533    15.650    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_13_n_0
    SLICE_X50Y47         LUT5 (Prop_lut5_I4_O)        0.124    15.774 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_5/O
                         net (fo=1, routed)           0.591    16.365    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_5_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    16.489 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2/O
                         net (fo=1, routed)           0.000    16.489    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2_n_0
    SLICE_X48Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    16.701 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.701    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.451    88.146    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X48Y43         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/C
                         clock pessimism              0.259    88.405    
                         clock uncertainty           -0.035    88.370    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.064    88.434    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         88.434    
                         arrival time                         -16.701    
  -------------------------------------------------------------------
                         slack                                 71.732    

Slack (MET) :             71.871ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.455ns  (logic 2.881ns (25.150%)  route 8.574ns (74.850%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 88.146 - 83.330 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.563     5.107    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X40Y38         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419     5.526 f  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.824     6.350    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[4]
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.299     6.649 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46/O
                         net (fo=1, routed)           0.000     6.649    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_46_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.050 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.050    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.384 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.299    12.683    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X63Y59         LUT4 (Prop_lut4_I1_O)        0.303    12.986 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_428/O
                         net (fo=1, routed)           0.000    12.986    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_428_n_0
    SLICE_X63Y59         MUXF7 (Prop_muxf7_I1_O)      0.245    13.231 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_232/O
                         net (fo=1, routed)           0.000    13.231    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_232_n_0
    SLICE_X63Y59         MUXF8 (Prop_muxf8_I0_O)      0.104    13.335 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_91/O
                         net (fo=2, routed)           1.465    14.799    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_91_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I1_O)        0.316    15.115 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_31/O
                         net (fo=4, routed)           0.509    15.624    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_31_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124    15.748 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_5/O
                         net (fo=1, routed)           0.478    16.226    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_5_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    16.350 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2/O
                         net (fo=1, routed)           0.000    16.350    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2_n_0
    SLICE_X49Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    16.562 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    16.562    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]_i_1_n_0
    SLICE_X49Y43         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.451    88.146    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X49Y43         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/C
                         clock pessimism              0.259    88.405    
                         clock uncertainty           -0.035    88.370    
    SLICE_X49Y43         FDRE (Setup_fdre_C_D)        0.064    88.434    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         88.434    
                         arrival time                         -16.562    
  -------------------------------------------------------------------
                         slack                                 71.871    

Slack (MET) :             72.946ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[182]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.580ns (5.912%)  route 9.231ns (94.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.621     5.165    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.621 f  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          2.978     8.599    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/rst
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.723 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_1/O
                         net (fo=691, routed)         6.253    14.976    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_1_n_0
    SLICE_X39Y58         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[182]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.434    88.128    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X39Y58         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[182]/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X39Y58         FDRE (Setup_fdre_C_R)       -0.429    87.921    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[182]
  -------------------------------------------------------------------
                         required time                         87.921    
                         arrival time                         -14.976    
  -------------------------------------------------------------------
                         slack                                 72.946    

Slack (MET) :             72.946ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[183]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 0.580ns (5.912%)  route 9.231ns (94.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.621     5.165    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.621 f  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          2.978     8.599    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/rst
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.124     8.723 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_1/O
                         net (fo=691, routed)         6.253    14.976    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_1_n_0
    SLICE_X39Y58         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[183]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.434    88.128    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X39Y58         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[183]/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X39Y58         FDRE (Setup_fdre_C_R)       -0.429    87.921    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[183]
  -------------------------------------------------------------------
                         required time                         87.921    
                         arrival time                         -14.976    
  -------------------------------------------------------------------
                         slack                                 72.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[91]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data_i_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.232ns (58.637%)  route 0.164ns (41.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.565     1.469    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X44Y49         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[91]/Q
                         net (fo=1, routed)           0.164     1.760    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data[91]
    SLICE_X44Y50         LUT2 (Prop_lut2_I1_O)        0.104     1.864 r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data_i[91]_i_1/O
                         net (fo=1, routed)           0.000     1.864    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data_i[91]_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data_i_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.833     1.982    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/clk
    SLICE_X44Y50         FDRE                                         r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data_i_reg[91]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.107     1.844    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data_i_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/HK_formatter_0/U0/HK_packet_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.828%)  route 0.220ns (54.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.565     1.469    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/clk
    SLICE_X45Y49         FDRE                                         r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/HK_packet_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/HK_packet_reg[8]/Q
                         net (fo=1, routed)           0.220     1.830    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data[8]
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i[8]_i_1/O
                         net (fo=1, routed)           0.000     1.875    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i[8]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.833     1.982    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X45Y50         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[8]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.092     1.829    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[156]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[156]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.595%)  route 0.224ns (61.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.564     1.468    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X36Y49         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[156]/Q
                         net (fo=1, routed)           0.224     1.833    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/i_gnss_data[156]
    SLICE_X36Y50         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.830     1.980    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X36Y50         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[156]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.046     1.781    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[156]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/HK_formatter_0/U0/HK_packet_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.156%)  route 0.200ns (46.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.564     1.468    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/clk
    SLICE_X37Y49         FDRE                                         r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/HK_packet_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/HK_packet_reg[59]/Q
                         net (fo=1, routed)           0.200     1.796    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data[59]
    SLICE_X37Y51         LUT2 (Prop_lut2_I0_O)        0.099     1.895 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i[59]_i_1/O
                         net (fo=1, routed)           0.000     1.895    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i[59]_i_1_n_0
    SLICE_X37Y51         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.830     1.980    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X37Y51         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[59]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.107     1.842    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/I2C_full_sensor_data_0/U0/o_i2c_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/I2Cmod_0/U0/addr_rw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.289%)  route 0.248ns (63.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.559     1.463    Fpga_and_MCU_Test1_i/I2C_full_sensor_data_0/U0/clk
    SLICE_X36Y36         FDRE                                         r  Fpga_and_MCU_Test1_i/I2C_full_sensor_data_0/U0/o_i2c_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  Fpga_and_MCU_Test1_i/I2C_full_sensor_data_0/U0/o_i2c_address_reg[4]/Q
                         net (fo=5, routed)           0.248     1.851    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/D[3]
    SLICE_X31Y35         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/addr_rw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.827     1.976    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X31Y35         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/addr_rw_reg[3]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)         0.070     1.796    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/addr_rw_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/HK_formatter_0/U0/HK_packet_reg[201]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[201]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.225ns (51.845%)  route 0.209ns (48.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.565     1.469    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/clk
    SLICE_X45Y49         FDRE                                         r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/HK_packet_reg[201]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/HK_packet_reg[201]/Q
                         net (fo=1, routed)           0.209     1.806    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data[201]
    SLICE_X47Y50         LUT2 (Prop_lut2_I0_O)        0.097     1.903 r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i[201]_i_1/O
                         net (fo=1, routed)           0.000     1.903    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i[201]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.833     1.982    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/clk
    SLICE_X47Y50         FDRE                                         r  Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[201]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.107     1.844    Fpga_and_MCU_Test1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[201]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[138]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data_i_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.623%)  route 0.240ns (56.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.565     1.469    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X44Y49         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[138]/Q
                         net (fo=1, routed)           0.240     1.850    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data[138]
    SLICE_X44Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.895 r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data_i[138]_i_1/O
                         net (fo=1, routed)           0.000     1.895    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data_i[138]_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data_i_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.833     1.982    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/clk
    SLICE_X44Y50         FDRE                                         r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data_i_reg[138]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.091     1.828    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data_i_reg[138]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[174]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[174]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.073%)  route 0.188ns (55.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.561     1.465    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X42Y53         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.148     1.613 r  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[174]/Q
                         net (fo=1, routed)           0.188     1.801    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/i_gnss_data[174]
    SLICE_X44Y49         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.835     1.984    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X44Y49         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[174]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X44Y49         FDCE (Hold_fdce_C_D)        -0.006     1.733    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[174]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/I2C_full_sensor_data_0/U0/o_i2c_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.601%)  route 0.241ns (56.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.559     1.463    Fpga_and_MCU_Test1_i/I2C_full_sensor_data_0/U0/clk
    SLICE_X37Y36         FDRE                                         r  Fpga_and_MCU_Test1_i/I2C_full_sensor_data_0/U0/o_i2c_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.604 f  Fpga_and_MCU_Test1_i/I2C_full_sensor_data_0/U0/o_i2c_ena_reg/Q
                         net (fo=11, routed)          0.241     1.844    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/ena
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.889 r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/FSM_onehot_state[0]_i_1_n_0
    SLICE_X33Y37         FDPE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.828     1.977    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X33Y37         FDPE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.250     1.727    
    SLICE_X33Y37         FDPE (Hold_fdpe_C_D)         0.091     1.818    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data_i_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/HK_formatter_0/U0/HK_packet_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.814%)  route 0.248ns (57.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.562     1.466    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/clk
    SLICE_X37Y50         FDRE                                         r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data_i_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/GNSS_data_i_reg[78]/Q
                         net (fo=1, routed)           0.248     1.855    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/in10[140]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.900 r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/HK_packet[140]_i_1/O
                         net (fo=1, routed)           0.000     1.900    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/HK_packet1_in[140]
    SLICE_X37Y49         FDRE                                         r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/HK_packet_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.833     1.982    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/clk
    SLICE_X37Y49         FDRE                                         r  Fpga_and_MCU_Test1_i/HK_formatter_0/U0/HK_packet_reg[140]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.091     1.828    Fpga_and_MCU_Test1_i/HK_formatter_0/U0/HK_packet_reg[140]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X53Y38   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X48Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[103]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X48Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[104]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X48Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X48Y28   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[106]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X48Y28   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[107]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X49Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[108]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X49Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[109]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X46Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X53Y38   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X53Y38   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X48Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[103]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X48Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[103]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X48Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[104]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X48Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[104]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X48Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X48Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X48Y28   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[106]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X48Y28   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[106]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X53Y38   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X53Y38   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X48Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[103]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X48Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[103]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X48Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[104]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X48Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[104]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X48Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X48Y30   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[105]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X48Y28   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[106]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X48Y28   Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[106]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       74.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.902ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.428ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[214]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 0.580ns (6.920%)  route 7.801ns (93.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 88.149 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.621     5.165    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          1.985     7.606    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X47Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.730 f  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         5.816    13.546    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X56Y47         FDCE                                         f  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[214]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.454    88.149    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X56Y47         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[214]/C
                         clock pessimism              0.179    88.328    
                         clock uncertainty           -0.035    88.293    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.319    87.974    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[214]
  -------------------------------------------------------------------
                         required time                         87.974    
                         arrival time                         -13.546    
  -------------------------------------------------------------------
                         slack                                 74.428    

Slack (MET) :             74.428ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[215]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 0.580ns (6.920%)  route 7.801ns (93.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 88.149 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.621     5.165    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          1.985     7.606    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X47Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.730 f  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         5.816    13.546    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X56Y47         FDCE                                         f  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[215]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.454    88.149    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X56Y47         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[215]/C
                         clock pessimism              0.179    88.328    
                         clock uncertainty           -0.035    88.293    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.319    87.974    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[215]
  -------------------------------------------------------------------
                         required time                         87.974    
                         arrival time                         -13.546    
  -------------------------------------------------------------------
                         slack                                 74.428    

Slack (MET) :             74.768ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[46]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 0.605ns (7.751%)  route 7.201ns (92.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.621     5.165    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          3.956     9.576    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X45Y31         LUT1 (Prop_lut1_I0_O)        0.149     9.725 f  Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.245    12.970    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X58Y35         FDCE                                         f  Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.513    88.208    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X58Y35         FDCE                                         r  Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[46]/C
                         clock pessimism              0.179    88.387    
                         clock uncertainty           -0.035    88.352    
    SLICE_X58Y35         FDCE (Recov_fdce_C_CLR)     -0.613    87.739    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[46]
  -------------------------------------------------------------------
                         required time                         87.739    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                 74.768    

Slack (MET) :             74.847ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[230]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 0.580ns (7.226%)  route 7.447ns (92.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.621     5.165    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          1.985     7.606    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X47Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.730 f  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         5.462    13.191    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X60Y48         FDCE                                         f  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[230]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.519    88.214    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X60Y48         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[230]/C
                         clock pessimism              0.179    88.393    
                         clock uncertainty           -0.035    88.358    
    SLICE_X60Y48         FDCE (Recov_fdce_C_CLR)     -0.319    88.039    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[230]
  -------------------------------------------------------------------
                         required time                         88.039    
                         arrival time                         -13.191    
  -------------------------------------------------------------------
                         slack                                 74.847    

Slack (MET) :             74.847ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[231]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 0.580ns (7.226%)  route 7.447ns (92.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.621     5.165    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          1.985     7.606    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X47Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.730 f  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         5.462    13.191    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X60Y48         FDCE                                         f  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[231]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.519    88.214    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X60Y48         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[231]/C
                         clock pessimism              0.179    88.393    
                         clock uncertainty           -0.035    88.358    
    SLICE_X60Y48         FDCE (Recov_fdce_C_CLR)     -0.319    88.039    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[231]
  -------------------------------------------------------------------
                         required time                         88.039    
                         arrival time                         -13.191    
  -------------------------------------------------------------------
                         slack                                 74.847    

Slack (MET) :             74.859ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 0.605ns (7.839%)  route 7.113ns (92.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 88.211 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.621     5.165    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          3.956     9.576    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X45Y31         LUT1 (Prop_lut1_I0_O)        0.149     9.725 f  Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.157    12.882    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X58Y39         FDCE                                         f  Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.516    88.211    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X58Y39         FDCE                                         r  Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]/C
                         clock pessimism              0.179    88.390    
                         clock uncertainty           -0.035    88.355    
    SLICE_X58Y39         FDCE (Recov_fdce_C_CLR)     -0.613    87.742    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[142]
  -------------------------------------------------------------------
                         required time                         87.742    
                         arrival time                         -12.882    
  -------------------------------------------------------------------
                         slack                                 74.859    

Slack (MET) :             74.859ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 0.605ns (7.839%)  route 7.113ns (92.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 88.211 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.621     5.165    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          3.956     9.576    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X45Y31         LUT1 (Prop_lut1_I0_O)        0.149     9.725 f  Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.157    12.882    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X58Y39         FDCE                                         f  Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.516    88.211    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X58Y39         FDCE                                         r  Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]/C
                         clock pessimism              0.179    88.390    
                         clock uncertainty           -0.035    88.355    
    SLICE_X58Y39         FDCE (Recov_fdce_C_CLR)     -0.613    87.742    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[143]
  -------------------------------------------------------------------
                         required time                         87.742    
                         arrival time                         -12.882    
  -------------------------------------------------------------------
                         slack                                 74.859    

Slack (MET) :             74.859ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 0.605ns (7.839%)  route 7.113ns (92.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 88.211 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.621     5.165    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          3.956     9.576    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X45Y31         LUT1 (Prop_lut1_I0_O)        0.149     9.725 f  Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.157    12.882    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X58Y39         FDCE                                         f  Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.516    88.211    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X58Y39         FDCE                                         r  Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]/C
                         clock pessimism              0.179    88.390    
                         clock uncertainty           -0.035    88.355    
    SLICE_X58Y39         FDCE (Recov_fdce_C_CLR)     -0.613    87.742    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[144]
  -------------------------------------------------------------------
                         required time                         87.742    
                         arrival time                         -12.882    
  -------------------------------------------------------------------
                         slack                                 74.859    

Slack (MET) :             74.859ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 0.605ns (7.839%)  route 7.113ns (92.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 88.211 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.621     5.165    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          3.956     9.576    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/reset_n
    SLICE_X45Y31         LUT1 (Prop_lut1_I0_O)        0.149     9.725 f  Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3/O
                         net (fo=200, routed)         3.157    12.882    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf[197]_i_3_n_0
    SLICE_X58Y39         FDCE                                         f  Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.516    88.211    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/sysclk
    SLICE_X58Y39         FDCE                                         r  Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]/C
                         clock pessimism              0.179    88.390    
                         clock uncertainty           -0.035    88.355    
    SLICE_X58Y39         FDCE (Recov_fdce_C_CLR)     -0.613    87.742    Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0/U0/BF_data_buf_reg[145]
  -------------------------------------------------------------------
                         required time                         87.742    
                         arrival time                         -12.882    
  -------------------------------------------------------------------
                         slack                                 74.859    

Slack (MET) :             74.915ns  (required time - arrival time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[272]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 0.580ns (7.367%)  route 7.293ns (92.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.621     5.165    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          1.985     7.606    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X47Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.730 f  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         5.308    13.037    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X58Y49         FDCE                                         f  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[272]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.519    88.214    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X58Y49         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[272]/C
                         clock pessimism              0.179    88.393    
                         clock uncertainty           -0.035    88.358    
    SLICE_X58Y49         FDCE (Recov_fdce_C_CLR)     -0.405    87.953    Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[272]
  -------------------------------------------------------------------
                         required time                         87.953    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                 74.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[194]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.993%)  route 0.660ns (78.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.589     1.493    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          0.451     2.085    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.130 f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=365, routed)         0.208     2.338    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X52Y59         FDCE                                         f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[194]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.833     1.983    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X52Y59         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[194]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X52Y59         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[194]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[114]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.539%)  route 0.678ns (78.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.589     1.493    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          0.451     2.085    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.130 f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=365, routed)         0.226     2.356    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X52Y57         FDCE                                         f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[114]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.833     1.983    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X52Y57         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[114]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X52Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[115]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.539%)  route 0.678ns (78.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.589     1.493    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          0.451     2.085    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.130 f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=365, routed)         0.226     2.356    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X52Y57         FDCE                                         f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[115]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.833     1.983    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X52Y57         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[115]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X52Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[147]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.539%)  route 0.678ns (78.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.589     1.493    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          0.451     2.085    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.130 f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=365, routed)         0.226     2.356    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X52Y57         FDCE                                         f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[147]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.833     1.983    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X52Y57         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[147]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X52Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[147]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[162]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.539%)  route 0.678ns (78.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.589     1.493    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          0.451     2.085    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.130 f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=365, routed)         0.226     2.356    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X52Y57         FDCE                                         f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[162]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.833     1.983    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X52Y57         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[162]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X52Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[162]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[163]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.539%)  route 0.678ns (78.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.589     1.493    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          0.451     2.085    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.130 f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=365, routed)         0.226     2.356    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X52Y57         FDCE                                         f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[163]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.833     1.983    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X52Y57         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[163]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X52Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[163]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.908%)  route 0.704ns (79.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.589     1.493    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          0.451     2.085    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.130 f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=365, routed)         0.252     2.382    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X50Y59         FDCE                                         f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.833     1.983    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X50Y59         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[18]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X50Y59         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.908%)  route 0.704ns (79.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.589     1.493    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          0.451     2.085    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.130 f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=365, routed)         0.252     2.382    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X50Y59         FDCE                                         f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.833     1.983    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X50Y59         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[19]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X50Y59         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[50]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.908%)  route 0.704ns (79.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.589     1.493    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          0.451     2.085    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.130 f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=365, routed)         0.252     2.382    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X50Y59         FDCE                                         f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.833     1.983    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X50Y59         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[50]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X50Y59         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[82]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.908%)  route 0.704ns (79.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.589     1.493    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=87, routed)          0.451     2.085    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/reset_n
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.130 f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf[383]_i_2/O
                         net (fo=365, routed)         0.252     2.382    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/p_0_in
    SLICE_X50Y59         FDCE                                         f  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.833     1.983    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X50Y59         FDCE                                         r  Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[82]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X50Y59         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    Fpga_and_MCU_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.946    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.541ns  (logic 4.536ns (43.031%)  route 6.005ns (56.969%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.560     5.104    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X30Y36         FDCE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDCE (Prop_fdce_C_Q)         0.478     5.582 r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.858     6.440    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[8]
    SLICE_X30Y38         LUT4 (Prop_lut4_I1_O)        0.327     6.767 f  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           5.147    11.914    SDA_iobuf/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.731    15.645 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    15.645    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.349ns  (logic 3.976ns (38.418%)  route 6.373ns (61.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.629     5.173    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X61Y33         FDRE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[4]/Q
                         net (fo=1, routed)           6.373    12.002    A_OBUF[4]
    A14                  OBUF (Prop_obuf_I_O)         3.520    15.522 r  A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.522    A[4]
    A14                                                               r  A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.172ns  (logic 4.119ns (40.491%)  route 6.053ns (59.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.631     5.175    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X62Y34         FDRE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.419     5.594 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[3]/Q
                         net (fo=1, routed)           6.053    11.647    A_OBUF[3]
    B15                  OBUF (Prop_obuf_I_O)         3.700    15.347 r  A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.347    A[3]
    B15                                                               r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.708ns  (logic 3.959ns (40.779%)  route 5.749ns (59.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.631     5.175    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X62Y34         FDRE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.456     5.631 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[2]/Q
                         net (fo=1, routed)           5.749    11.380    A_OBUF[2]
    A15                  OBUF (Prop_obuf_I_O)         3.503    14.883 r  A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.883    A[2]
    A15                                                               r  A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.501ns  (logic 3.961ns (41.689%)  route 5.540ns (58.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.629     5.173    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X61Y33         FDRE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[0]/Q
                         net (fo=1, routed)           5.540    11.169    A_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         3.505    14.674 r  A_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.674    A[0]
    C15                                                               r  A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.284ns  (logic 3.964ns (42.697%)  route 5.320ns (57.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.621     5.165    Fpga_and_MCU_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X63Y64         FDRE                                         r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  Fpga_and_MCU_Test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           5.320    10.941    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    14.449 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    14.449    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/led1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.162ns  (logic 4.010ns (43.770%)  route 5.152ns (56.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.632     5.176    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X60Y36         FDCE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.518     5.694 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/led1_reg/Q
                         net (fo=1, routed)           5.152    10.846    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    14.338 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    14.338    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/I2Cmod_0/U0/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.955ns  (logic 4.106ns (45.846%)  route 4.850ns (54.154%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.558     5.102    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X36Y34         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/scl_clk_reg/Q
                         net (fo=2, routed)           0.990     6.548    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/scl_clk
    SLICE_X38Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.672 f  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           3.860    10.532    SCL_iobuf/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.526    14.057 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    14.057    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.996ns  (logic 4.099ns (51.257%)  route 3.898ns (48.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.629     5.173    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X61Y33         FDRE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.419     5.592 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[1]/Q
                         net (fo=1, routed)           3.898     9.490    A_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.680    13.169 r  A_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.169    A[1]
    H1                                                                r  A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.804ns  (logic 3.961ns (50.753%)  route 3.843ns (49.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.629     5.173    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X61Y33         FDRE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/A_reg[6]/Q
                         net (fo=1, routed)           3.843     9.472    A_OBUF[6]
    J1                   OBUF (Prop_obuf_I_O)         3.505    12.977 r  A_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.977    A[6]
    J1                                                                r  A[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.584ns  (logic 1.005ns (63.462%)  route 0.579ns (36.538%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.587     1.491    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X65Y30         FDPE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.619 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[7]/Q
                         net (fo=1, routed)           0.579     2.197    gen_iobuf[7].iobuf_inst/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.074 r  gen_iobuf[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.074    DQ[7]
    U4                                                                r  DQ[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.589ns  (logic 1.006ns (63.324%)  route 0.583ns (36.676%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.587     1.491    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X65Y30         FDPE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.619 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[11]/Q
                         net (fo=1, routed)           0.583     2.201    gen_iobuf[11].iobuf_inst/T
    U2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.079 r  gen_iobuf[11].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.079    DQ[11]
    U2                                                                r  DQ[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.589ns  (logic 1.006ns (63.324%)  route 0.583ns (36.676%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.590     1.494    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X65Y33         FDPE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDPE (Prop_fdpe_C_Q)         0.128     1.622 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[13]/Q
                         net (fo=1, routed)           0.583     2.204    gen_iobuf[13].iobuf_inst/T
    U3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.082 r  gen_iobuf[13].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.082    DQ[13]
    U3                                                                r  DQ[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.600ns  (logic 1.005ns (62.821%)  route 0.595ns (37.179%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.591     1.495    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X65Y35         FDPE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDPE (Prop_fdpe_C_Q)         0.128     1.623 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[3]/Q
                         net (fo=1, routed)           0.595     2.217    gen_iobuf[3].iobuf_inst/T
    W3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.094 r  gen_iobuf[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.094    DQ[3]
    W3                                                                r  DQ[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 0.965ns (59.867%)  route 0.647ns (40.133%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.587     1.491    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X65Y30         FDPE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.632 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[6]/Q
                         net (fo=1, routed)           0.647     2.279    gen_iobuf[6].iobuf_inst/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.103 r  gen_iobuf[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.103    DQ[6]
    V4                                                                r  DQ[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.617ns  (logic 0.965ns (59.688%)  route 0.652ns (40.312%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.591     1.495    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X65Y35         FDPE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/Q
                         net (fo=1, routed)           0.652     2.287    gen_iobuf[4].iobuf_inst/T
    V3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.111 r  gen_iobuf[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.111    DQ[4]
    V3                                                                r  DQ[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.644ns  (logic 0.965ns (58.693%)  route 0.679ns (41.307%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.591     1.495    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X65Y35         FDPE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[2]/Q
                         net (fo=1, routed)           0.679     2.315    gen_iobuf[2].iobuf_inst/T
    V2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.139 r  gen_iobuf[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    DQ[2]
    V2                                                                r  DQ[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.670ns  (logic 0.965ns (57.768%)  route 0.705ns (42.232%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.591     1.495    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X65Y35         FDPE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[0]/Q
                         net (fo=1, routed)           0.705     2.341    gen_iobuf[0].iobuf_inst/T
    U1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.165 r  gen_iobuf[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.165    DQ[0]
    U1                                                                r  DQ[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.005ns (59.761%)  route 0.677ns (40.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.587     1.491    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X65Y30         FDPE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.619 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[15]/Q
                         net (fo=1, routed)           0.677     2.295    gen_iobuf[15].iobuf_inst/T
    W7                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.172 r  gen_iobuf[15].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.172    DQ[15]
    W7                                                                r  DQ[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.006ns (59.823%)  route 0.676ns (40.177%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.591     1.495    Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X65Y35         FDPE                                         r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDPE (Prop_fdpe_C_Q)         0.128     1.623 r  Fpga_and_MCU_Test1_i/RW_ROUTER4_0/U0/DQ_t_reg[1]/Q
                         net (fo=1, routed)           0.676     2.298    gen_iobuf[1].iobuf_inst/T
    W2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.176 r  gen_iobuf[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.176    DQ[1]
    W2                                                                r  DQ[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.075ns  (logic 1.581ns (22.346%)  route 5.494ns (77.654%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           5.494     6.951    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sda_i
    SLICE_X33Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.075 r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     7.075    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X33Y39         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.443     4.808    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X33Y39         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.941ns  (logic 1.581ns (22.775%)  route 5.360ns (77.225%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           5.360     6.817    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sda_i
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.941 r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     6.941    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[3]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.442     4.807    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X34Y39         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.931ns  (logic 1.581ns (22.808%)  route 5.350ns (77.192%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           5.350     6.807    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sda_i
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.931 r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     6.931    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[7]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.442     4.807    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X34Y39         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.782ns  (logic 1.581ns (23.311%)  route 5.201ns (76.689%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           5.201     6.658    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sda_i
    SLICE_X34Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.782 r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     6.782    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.443     4.808    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X34Y41         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[1]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.772ns  (logic 1.581ns (23.346%)  route 5.191ns (76.655%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           5.191     6.648    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sda_i
    SLICE_X34Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.772 r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     6.772    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.443     4.808    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X34Y41         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[2]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.388ns  (logic 1.581ns (24.749%)  route 4.807ns (75.251%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.807     6.264    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sda_i
    SLICE_X34Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.388 r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     6.388    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.443     4.808    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X34Y41         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[6]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.384ns  (logic 1.581ns (24.764%)  route 4.803ns (75.236%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.803     6.260    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sda_i
    SLICE_X34Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.384 r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     6.384    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[5]_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.443     4.808    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X34Y41         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[5]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 1.581ns (24.924%)  route 4.762ns (75.076%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.762     6.219    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sda_i
    SLICE_X30Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.343 r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     6.343    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X30Y39         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.443     4.808    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X30Y39         FDRE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/I2Cmod_0/U0/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.873ns  (logic 1.580ns (32.415%)  route 3.293ns (67.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_iobuf/IO
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  SCL_iobuf/IBUF/O
                         net (fo=1, routed)           3.293     4.749    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/scl_i
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.124     4.873 r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     4.873    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/stretch_i_1_n_0
    SLICE_X37Y34         FDCE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.439     4.804    Fpga_and_MCU_Test1_i/I2Cmod_0/U0/sysclk
    SLICE_X37Y34         FDCE                                         r  Fpga_and_MCU_Test1_i/I2Cmod_0/U0/stretch_reg/C

Slack:                    inf
  Source:                 uart_rx_from_mcu
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/UART_RXmod_1/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.553ns  (logic 1.481ns (41.679%)  route 2.072ns (58.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  uart_rx_from_mcu (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_from_mcu
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  uart_rx_from_mcu_IBUF_inst/O
                         net (fo=1, routed)           2.072     3.553    Fpga_and_MCU_Test1_i/UART_RXmod_1/U0/i_RX_Serial
    SLICE_X65Y67         FDRE                                         r  Fpga_and_MCU_Test1_i/UART_RXmod_1/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        1.501     4.865    Fpga_and_MCU_Test1_i/UART_RXmod_1/U0/sysclk
    SLICE_X65Y67         FDRE                                         r  Fpga_and_MCU_Test1_i/UART_RXmod_1/U0/r_RX_Data_R_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DQ[11]
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.216ns (39.185%)  route 0.336ns (60.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  DQ[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[11].iobuf_inst/IO
    U2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  gen_iobuf[11].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.336     0.552    Fpga_and_MCU_Test1_i/Read7_0/U0/DQ_i[11]
    SLICE_X65Y31         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.857     2.006    Fpga_and_MCU_Test1_i/Read7_0/U0/sysclk
    SLICE_X65Y31         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[11]/C

Slack:                    inf
  Source:                 DQ[13]
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.217ns (38.770%)  route 0.343ns (61.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  DQ[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[13].iobuf_inst/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  gen_iobuf[13].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.343     0.560    Fpga_and_MCU_Test1_i/Read7_0/U0/DQ_i[13]
    SLICE_X65Y31         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.857     2.006    Fpga_and_MCU_Test1_i/Read7_0/U0/sysclk
    SLICE_X65Y31         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[13]/C

Slack:                    inf
  Source:                 DQ[7]
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.212ns (35.097%)  route 0.393ns (64.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  DQ[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[7].iobuf_inst/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  gen_iobuf[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.393     0.605    Fpga_and_MCU_Test1_i/Read7_0/U0/DQ_i[7]
    SLICE_X65Y29         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.855     2.004    Fpga_and_MCU_Test1_i/Read7_0/U0/sysclk
    SLICE_X65Y29         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[7]/C

Slack:                    inf
  Source:                 DQ[5]
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.226ns (35.572%)  route 0.410ns (64.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  DQ[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[5].iobuf_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen_iobuf[5].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.410     0.637    Fpga_and_MCU_Test1_i/Read7_0/U0/DQ_i[5]
    SLICE_X65Y29         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.855     2.004    Fpga_and_MCU_Test1_i/Read7_0/U0/sysclk
    SLICE_X65Y29         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[5]/C

Slack:                    inf
  Source:                 DQ[1]
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.237ns (36.245%)  route 0.416ns (63.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  DQ[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[1].iobuf_inst/IO
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  gen_iobuf[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.416     0.653    Fpga_and_MCU_Test1_i/Read7_0/U0/DQ_i[1]
    SLICE_X65Y31         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.857     2.006    Fpga_and_MCU_Test1_i/Read7_0/U0/sysclk
    SLICE_X65Y31         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[1]/C

Slack:                    inf
  Source:                 DQ[9]
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.224ns (33.999%)  route 0.434ns (66.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  DQ[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[9].iobuf_inst/IO
    W4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  gen_iobuf[9].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.434     0.658    Fpga_and_MCU_Test1_i/Read7_0/U0/DQ_i[9]
    SLICE_X58Y29         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.853     2.002    Fpga_and_MCU_Test1_i/Read7_0/U0/sysclk
    SLICE_X58Y29         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[9]/C

Slack:                    inf
  Source:                 DQ[3]
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.239ns (35.858%)  route 0.427ns (64.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  DQ[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[3].iobuf_inst/IO
    W3                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  gen_iobuf[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.427     0.665    Fpga_and_MCU_Test1_i/Read7_0/U0/DQ_i[3]
    SLICE_X65Y31         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.857     2.006    Fpga_and_MCU_Test1_i/Read7_0/U0/sysclk
    SLICE_X65Y31         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[3]/C

Slack:                    inf
  Source:                 DQ[4]
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.222ns (33.142%)  route 0.447ns (66.858%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V3                                                0.000     0.000 r  DQ[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[4].iobuf_inst/IO
    V3                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  gen_iobuf[4].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.447     0.668    Fpga_and_MCU_Test1_i/Read7_0/U0/DQ_i[4]
    SLICE_X65Y31         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.857     2.006    Fpga_and_MCU_Test1_i/Read7_0/U0/sysclk
    SLICE_X65Y31         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[4]/C

Slack:                    inf
  Source:                 DQ[15]
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.224ns (33.380%)  route 0.447ns (66.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  DQ[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[15].iobuf_inst/IO
    W7                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  gen_iobuf[15].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.447     0.671    Fpga_and_MCU_Test1_i/Read7_0/U0/DQ_i[15]
    SLICE_X65Y31         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.857     2.006    Fpga_and_MCU_Test1_i/Read7_0/U0/sysclk
    SLICE_X65Y31         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[15]/C

Slack:                    inf
  Source:                 DQ[12]
                            (input port)
  Destination:            Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.242ns (34.624%)  route 0.457ns (65.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  DQ[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[12].iobuf_inst/IO
    W6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  gen_iobuf[12].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.457     0.700    Fpga_and_MCU_Test1_i/Read7_0/U0/DQ_i[12]
    SLICE_X58Y29         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3623, routed)        0.853     2.002    Fpga_and_MCU_Test1_i/Read7_0/U0/sysclk
    SLICE_X58Y29         FDRE                                         r  Fpga_and_MCU_Test1_i/Read7_0/U0/data_buf_reg[12]/C





