xload init_rect/_0_0std_0_0cells_0_0TIELOX1
box 14 9 20 12
paint ndiffusion
box 15 10 15 10
label "Y" right ndiffusion
box 14 28 20 31
paint pdiffusion
box 15 29 15 29
label "x" right pdiffusion
box 12 6 14 9
paint polysilicon
box 12 9 14 12
paint ntransistor
box 12 12 14 15
paint polysilicon
box 13 13 13 13
label "x" right polysilicon
box 12 25 14 28
paint polysilicon
box 13 26 13 26
label "x" right polysilicon
box 12 28 14 31
paint ptransistor
box 12 31 14 34
paint polysilicon
box 6 9 12 12
paint ndiffusion
box 7 10 7 10
label "GND" right ndiffusion
box 6 28 12 31
paint pdiffusion
box 7 29 7 29
label "Vdd" right pdiffusion
box 24 37 27 40
paint m1
box 25 38 25 38
label "GND" right m1
port class input
port make
box 6 10 9 13
paint m1
box 7 11 7 11
label "Y" right m1
port class output
port make
box 6 37 9 40
paint m1
box 7 38 7 38
label "Vdd" right m1
port class input
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
