<pre>name: asicworld_code_verilog_tutorial_tri_buf
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_tri_buf.v</a>

module tri_buf (
	a,
	b,
	enable
);
	input a;
	output b;
	input enable;
	wire b;
	assign b = (enable ? a : 1'bz);
endmodule
</pre>