
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.57

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: read_next (input port clocked by core_clock)
Endpoint: state[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.00    0.00    0.00    0.20 v read_next (in)
                                         read_next (net)
                  0.00    0.00    0.20 v _1152_/B (sky130_fd_sc_hd__nand2b_1)
     1    0.00    0.04    0.04    0.24 ^ _1152_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _0543_ (net)
                  0.04    0.00    0.24 ^ _1154_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.03    0.05    0.29 v _1154_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _0139_ (net)
                  0.03    0.00    0.29 v state[0]$_SDFF_PN0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.29   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[0]$_SDFF_PN0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.06   -0.06   library hold time
                                 -0.06   data required time
-----------------------------------------------------------------------------
                                 -0.06   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: mixed_output[16]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: test_failed (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mixed_output[16]$_SDFFE_PN0N_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.09    0.32    0.32 ^ mixed_output[16]$_SDFFE_PN0N_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         mixed_output[16] (net)
                  0.09    0.00    0.32 ^ _1160_/D (sky130_fd_sc_hd__nand4_1)
     1    0.00    0.06    0.09    0.41 v _1160_/Y (sky130_fd_sc_hd__nand4_1)
                                         _0548_ (net)
                  0.06    0.00    0.41 v _1164_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.51    0.92 v _1164_/X (sky130_fd_sc_hd__or4_1)
                                         _0552_ (net)
                  0.08    0.00    0.92 v _1167_/A (sky130_fd_sc_hd__nor3_1)
     1    0.00    0.14    0.18    1.10 ^ _1167_/Y (sky130_fd_sc_hd__nor3_1)
                                         _0555_ (net)
                  0.14    0.00    1.10 ^ _1182_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.02    0.13    1.23 ^ _1182_/X (sky130_fd_sc_hd__a31o_1)
                                         test_failed (net)
                  0.02    0.00    1.23 ^ test_failed (out)
                                  1.23   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  3.57   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: mixed_output[16]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: test_failed (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mixed_output[16]$_SDFFE_PN0N_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.09    0.32    0.32 ^ mixed_output[16]$_SDFFE_PN0N_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         mixed_output[16] (net)
                  0.09    0.00    0.32 ^ _1160_/D (sky130_fd_sc_hd__nand4_1)
     1    0.00    0.06    0.09    0.41 v _1160_/Y (sky130_fd_sc_hd__nand4_1)
                                         _0548_ (net)
                  0.06    0.00    0.41 v _1164_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.51    0.92 v _1164_/X (sky130_fd_sc_hd__or4_1)
                                         _0552_ (net)
                  0.08    0.00    0.92 v _1167_/A (sky130_fd_sc_hd__nor3_1)
     1    0.00    0.14    0.18    1.10 ^ _1167_/Y (sky130_fd_sc_hd__nor3_1)
                                         _0555_ (net)
                  0.14    0.00    1.10 ^ _1182_/A2 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.02    0.13    1.23 ^ _1182_/X (sky130_fd_sc_hd__a31o_1)
                                         test_failed (net)
                  0.02    0.00    1.23 ^ test_failed (out)
                                  1.23   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  3.57   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.18e-03   2.60e-05   1.15e-09   1.21e-03  88.6%
Combinational          8.37e-05   7.23e-05   1.46e-09   1.56e-04  11.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.27e-03   9.84e-05   2.61e-09   1.37e-03 100.0%
                          92.8%       7.2%       0.0%
