{"Source Block": ["hdl/library/common/up_hdmi_rx.v@133:143@HdlIdDef", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n  wire            up_vs_oos_s;\n  wire            up_hs_oos_s;\n  wire            up_vs_mismatch_s;\n"], "Clone Blocks": [["hdl/library/common/up_axis_dma_rx.v@122:132", "  reg             dma_start_2d = 'd0;\n  reg             dma_start = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n  wire            up_dma_status_s;\n"], ["hdl/library/common/up_axis_dma_tx.v@110:120", "  reg     [31:0]  up_rdata = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n\n  // decode block select\n"], ["hdl/library/common/up_adc_common.v@181:191", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n"], ["hdl/library/common/up_hdmi_rx.v@131:141", "  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n  wire            up_vs_oos_s;\n"], ["hdl/library/common/up_axis_dma_rx.v@125:135", "  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n  wire            up_dma_status_s;\n\n  // decode block select\n\n"], ["hdl/library/common/up_dac_common.v@180:190", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_mmcm_preset_s;\n  wire            up_xfer_done_s;\n  wire            up_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n"], ["hdl/library/common/up_hdmi_rx.v@134:144", "  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n  wire            up_vs_oos_s;\n  wire            up_hs_oos_s;\n  wire            up_vs_mismatch_s;\n  wire            up_hs_mismatch_s;\n"], ["hdl/library/common/up_hdmi_rx.v@132:142", "  reg     [31:0]  up_rdata = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n  wire            up_vs_oos_s;\n  wire            up_hs_oos_s;\n"], ["hdl/library/common/up_hdmi_rx.v@135:145", "\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n  wire            up_vs_oos_s;\n  wire            up_hs_oos_s;\n  wire            up_vs_mismatch_s;\n  wire            up_hs_mismatch_s;\n  wire    [15:0]  up_vs_s;\n"], ["hdl/library/common/up_axis_dma_tx.v@109:119", "  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n\n"], ["hdl/library/common/up_axis_dma_rx.v@124:134", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n  wire            up_dma_status_s;\n\n  // decode block select\n"], ["hdl/library/common/up_axis_dma_rx.v@123:133", "  reg             dma_start = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n  wire            up_dma_status_s;\n\n"]], "Diff Content": {"Delete": [[138, "  wire            up_preset_s;\n"]], "Add": []}}