
---------- Begin Simulation Statistics ----------
final_tick                               152457013000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 223873                       # Simulator instruction rate (inst/s)
host_mem_usage                                 884440                       # Number of bytes of host memory used
host_op_rate                                   412360                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.93                       # Real time elapsed on the host
host_tick_rate                            17065235128                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2000001                       # Number of instructions simulated
sim_ops                                       3683923                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.152457                       # Number of seconds simulated
sim_ticks                                152457013000                       # Number of ticks simulated
system.cachebus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cachebus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cachebus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cachebus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cachebus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cachebus.snoop_filter.tot_snoops             0                       # Total number of snoops made to the snoop filter.
system.cpu.Branches                            416867                       # Number of branches fetched
system.cpu.committedInsts                     2000001                       # Number of instructions committed
system.cpu.committedOps                       3683923                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      447419                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            69                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      218643                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            73                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2587560                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           353                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        152457013                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  152457013                       # Number of busy cycles
system.cpu.num_cc_register_reads              1995315                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1297499                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       309469                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 272041                       # Number of float alu accesses
system.cpu.num_fp_insts                        272041                       # number of float instructions
system.cpu.num_fp_register_reads               357051                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              226164                       # number of times the floating registers were written
system.cpu.num_func_calls                       78021                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               3530546                       # Number of integer alu accesses
system.cpu.num_int_insts                      3530546                       # number of integer instructions
system.cpu.num_int_register_reads             7012134                       # number of times the integer registers were read
system.cpu.num_int_register_writes            2973106                       # number of times the integer registers were written
system.cpu.num_load_insts                      446939                       # Number of load instructions
system.cpu.num_mem_refs                        665433                       # number of memory refs
system.cpu.num_store_insts                     218494                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 21798      0.59%      0.59% # Class of executed instruction
system.cpu.op_class::IntAlu                   2792958     75.81%     76.41% # Class of executed instruction
system.cpu.op_class::IntMult                    12786      0.35%     76.75% # Class of executed instruction
system.cpu.op_class::IntDiv                     81041      2.20%     78.95% # Class of executed instruction
system.cpu.op_class::FloatAdd                     474      0.01%     78.97% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.97% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.97% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.97% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.97% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.97% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.97% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.97% # Class of executed instruction
system.cpu.op_class::SimdAdd                      146      0.00%     78.97% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.97% # Class of executed instruction
system.cpu.op_class::SimdAlu                    14328      0.39%     79.36% # Class of executed instruction
system.cpu.op_class::SimdCmp                      378      0.01%     79.37% # Class of executed instruction
system.cpu.op_class::SimdCvt                     4812      0.13%     79.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                   10968      0.30%     79.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.80% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     79.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               25788      0.70%     80.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                9641      0.26%     80.76% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 236      0.01%     80.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              43167      1.17%     81.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.94% # Class of executed instruction
system.cpu.op_class::MemRead                   338182      9.18%     91.12% # Class of executed instruction
system.cpu.op_class::MemWrite                  183666      4.99%     96.10% # Class of executed instruction
system.cpu.op_class::FloatMemRead              108757      2.95%     99.05% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              34828      0.95%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    3683954                       # Class of executed instruction
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1074                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq             2850894                       # Transaction distribution
system.membus.trans_dist::ReadResp            2851282                       # Transaction distribution
system.membus.trans_dist::WriteReq             118137                       # Transaction distribution
system.membus.trans_dist::WriteResp            118137                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                73                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               73                       # Transaction distribution
system.membus.trans_dist::ReadExReq               683                       # Transaction distribution
system.membus.trans_dist::ReadExResp              683                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           389                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port      5175119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      5175119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.memobj.mem_side::system.mem_ctrl.port       763088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.memobj.mem_side::total       763088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         2146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::total         2146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5940353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port     20700472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     20700472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.memobj.mem_side::system.mem_ctrl.port      2836512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.memobj.mem_side::total      2836512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port        68672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::total        68672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23605656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2970176                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2970176    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2970176                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3088319000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          730259750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy         5880237750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5876250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 152457013000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst        20700472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2038810                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            22739282                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst     20700472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total       20700472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::.cpu.data       866310                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           866374                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst          2587559                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           264479                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total              2852038                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::.cpu.data          118137                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              118138                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          135779074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           13373016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              149152089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     135779074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         135779074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks             420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.cpu.data           5682323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5682743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks             420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         135779074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          19055339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             154834832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples   2587560.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    248891.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.032619270750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           308                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           308                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              5819927                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                4622                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      2852039                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      118138                       # Number of write requests accepted
system.mem_ctrl.readBursts                    2852039                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    118138                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                   20547                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                 113178                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0             190567                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1             393618                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2             223966                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3             122216                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              76322                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              28333                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6             112954                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              48744                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8             281735                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              10665                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             10978                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11            509865                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             19252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13            688786                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             90831                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             22660                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                975                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 21                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                376                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                292                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                282                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                304                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                240                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                209                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                279                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                282                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               306                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               755                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               164                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               105                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               169                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               169                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       28.83                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                    9602411750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                 14157460000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              62692886750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       3391.29                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 22141.29                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                   2550261                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     4358                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.07                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 87.86                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                   2245                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                    169                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                  30070                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                2818483                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1072                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                  1033                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                    49                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                 17814                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                 99241                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     1                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  2831464                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       28                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     308                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       281800                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     644.183165                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    437.788215                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    399.913718                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         46658     16.56%     16.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        26966      9.57%     26.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        17763      6.30%     32.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        17767      6.30%     38.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        14240      5.05%     43.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        11801      4.19%     47.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895        13307      4.72%     52.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         7469      2.65%     55.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151       125829     44.65%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        281800                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          308                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     5419.827922                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean    1667.920009                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   11885.511776                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-4095           250     81.17%     81.17% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-8191           19      6.17%     87.34% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::8192-12287            7      2.27%     89.61% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::12288-16383            3      0.97%     90.58% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::16384-20479            2      0.65%     91.23% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::20480-24575            4      1.30%     92.53% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::24576-28671            5      1.62%     94.16% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::28672-32767            2      0.65%     94.81% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::32768-36863            1      0.32%     95.13% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::36864-40959            1      0.32%     95.45% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::40960-45055            2      0.65%     96.10% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::45056-49151            6      1.95%     98.05% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::49152-53247            3      0.97%     99.03% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::65536-69631            2      0.65%     99.68% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::73728-77823            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            308                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          308                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               308    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            308                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM               181215488                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                  1315008                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   315392                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 22739290                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                866374                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                       1188.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          2.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     149.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       5.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          9.30                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      9.29                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.02                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   152456936000                       # Total gap between requests
system.mem_ctrl.avgGap                       51329.24                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst     20700480                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1892129                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.cpu.data        36983                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 135779126.146200954914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 12410901.688071247190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.cpu.data 242579.854296371399                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst      2587560                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       264479                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.cpu.data       118137                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst  56319236000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   6373650750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.cpu.data 2445509250000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     21765.38                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     24098.89                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.masterWriteAvgLat::.cpu.data  20700620.89                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     90.06                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy            1160771220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             616960740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy          11672272080                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            11635380                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      12034651200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       58861114980                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        8976238560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         93333644160                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         612.196463                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  22558947750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   5090800000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 124807265250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy             851287920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             452466465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           8544580800                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            14088780                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      12034651200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       62007178110                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        6326922240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         90231175515                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         591.846670                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  15670800750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   5090800000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 131695412250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 152457013000                       # Cumulative time (in ticks) in various power states
system.cache.demand_hits::.cpu.data            283095                       # number of demand (read+write) hits
system.cache.demand_hits::total                283095                       # number of demand (read+write) hits
system.cache.overall_hits::.cpu.data           283415                       # number of overall hits
system.cache.overall_hits::total               283415                       # number of overall hits
system.cache.demand_misses::.cpu.data            1070                       # number of demand (read+write) misses
system.cache.demand_misses::total                1070                       # number of demand (read+write) misses
system.cache.overall_misses::.cpu.data           1072                       # number of overall misses
system.cache.overall_misses::total               1072                       # number of overall misses
system.cache.demand_miss_latency::.cpu.data     72957000                       # number of demand (read+write) miss cycles
system.cache.demand_miss_latency::total      72957000                       # number of demand (read+write) miss cycles
system.cache.overall_miss_latency::.cpu.data     72957000                       # number of overall miss cycles
system.cache.overall_miss_latency::total     72957000                       # number of overall miss cycles
system.cache.demand_accesses::.cpu.data        284165                       # number of demand (read+write) accesses
system.cache.demand_accesses::total            284165                       # number of demand (read+write) accesses
system.cache.overall_accesses::.cpu.data       284487                       # number of overall (read+write) accesses
system.cache.overall_accesses::total           284487                       # number of overall (read+write) accesses
system.cache.demand_miss_rate::.cpu.data     0.003765                       # miss rate for demand accesses
system.cache.demand_miss_rate::total         0.003765                       # miss rate for demand accesses
system.cache.overall_miss_rate::.cpu.data     0.003768                       # miss rate for overall accesses
system.cache.overall_miss_rate::total        0.003768                       # miss rate for overall accesses
system.cache.demand_avg_miss_latency::.cpu.data 68184.112150                       # average overall miss latency
system.cache.demand_avg_miss_latency::total 68184.112150                       # average overall miss latency
system.cache.overall_avg_miss_latency::.cpu.data 68056.902985                       # average overall miss latency
system.cache.overall_avg_miss_latency::total 68056.902985                       # average overall miss latency
system.cache.blocked_cycles::no_mshrs               0                       # number of cycles access was blocked
system.cache.blocked_cycles::no_targets             0                       # number of cycles access was blocked
system.cache.blocked::no_mshrs                      0                       # number of cycles access was blocked
system.cache.blocked::no_targets                    0                       # number of cycles access was blocked
system.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache.writebacks::.writebacks                1                       # number of writebacks
system.cache.writebacks::total                      1                       # number of writebacks
system.cache.demand_mshr_misses::.cpu.data         1070                       # number of demand (read+write) MSHR misses
system.cache.demand_mshr_misses::total           1070                       # number of demand (read+write) MSHR misses
system.cache.overall_mshr_misses::.cpu.data         1072                       # number of overall MSHR misses
system.cache.overall_mshr_misses::total          1072                       # number of overall MSHR misses
system.cache.demand_mshr_miss_latency::.cpu.data     70817000                       # number of demand (read+write) MSHR miss cycles
system.cache.demand_mshr_miss_latency::total     70817000                       # number of demand (read+write) MSHR miss cycles
system.cache.overall_mshr_miss_latency::.cpu.data     70949000                       # number of overall MSHR miss cycles
system.cache.overall_mshr_miss_latency::total     70949000                       # number of overall MSHR miss cycles
system.cache.demand_mshr_miss_rate::.cpu.data     0.003765                       # mshr miss rate for demand accesses
system.cache.demand_mshr_miss_rate::total     0.003765                       # mshr miss rate for demand accesses
system.cache.overall_mshr_miss_rate::.cpu.data     0.003768                       # mshr miss rate for overall accesses
system.cache.overall_mshr_miss_rate::total     0.003768                       # mshr miss rate for overall accesses
system.cache.demand_avg_mshr_miss_latency::.cpu.data 66184.112150                       # average overall mshr miss latency
system.cache.demand_avg_mshr_miss_latency::total 66184.112150                       # average overall mshr miss latency
system.cache.overall_avg_mshr_miss_latency::.cpu.data 66183.768657                       # average overall mshr miss latency
system.cache.overall_avg_mshr_miss_latency::total 66183.768657                       # average overall mshr miss latency
system.cache.replacements                           2                       # number of replacements
system.cache.ReadReq_hits::.cpu.data           183303                       # number of ReadReq hits
system.cache.ReadReq_hits::total               183303                       # number of ReadReq hits
system.cache.ReadReq_misses::.cpu.data            387                       # number of ReadReq misses
system.cache.ReadReq_misses::total                387                       # number of ReadReq misses
system.cache.ReadReq_miss_latency::.cpu.data     26792000                       # number of ReadReq miss cycles
system.cache.ReadReq_miss_latency::total     26792000                       # number of ReadReq miss cycles
system.cache.ReadReq_accesses::.cpu.data       183690                       # number of ReadReq accesses(hits+misses)
system.cache.ReadReq_accesses::total           183690                       # number of ReadReq accesses(hits+misses)
system.cache.ReadReq_miss_rate::.cpu.data     0.002107                       # miss rate for ReadReq accesses
system.cache.ReadReq_miss_rate::total        0.002107                       # miss rate for ReadReq accesses
system.cache.ReadReq_avg_miss_latency::.cpu.data 69229.974160                       # average ReadReq miss latency
system.cache.ReadReq_avg_miss_latency::total 69229.974160                       # average ReadReq miss latency
system.cache.ReadReq_mshr_misses::.cpu.data          387                       # number of ReadReq MSHR misses
system.cache.ReadReq_mshr_misses::total           387                       # number of ReadReq MSHR misses
system.cache.ReadReq_mshr_miss_latency::.cpu.data     26018000                       # number of ReadReq MSHR miss cycles
system.cache.ReadReq_mshr_miss_latency::total     26018000                       # number of ReadReq MSHR miss cycles
system.cache.ReadReq_mshr_miss_rate::.cpu.data     0.002107                       # mshr miss rate for ReadReq accesses
system.cache.ReadReq_mshr_miss_rate::total     0.002107                       # mshr miss rate for ReadReq accesses
system.cache.ReadReq_avg_mshr_miss_latency::.cpu.data 67229.974160                       # average ReadReq mshr miss latency
system.cache.ReadReq_avg_mshr_miss_latency::total 67229.974160                       # average ReadReq mshr miss latency
system.cache.WriteReq_hits::.cpu.data           99792                       # number of WriteReq hits
system.cache.WriteReq_hits::total               99792                       # number of WriteReq hits
system.cache.WriteReq_misses::.cpu.data           683                       # number of WriteReq misses
system.cache.WriteReq_misses::total               683                       # number of WriteReq misses
system.cache.WriteReq_miss_latency::.cpu.data     46165000                       # number of WriteReq miss cycles
system.cache.WriteReq_miss_latency::total     46165000                       # number of WriteReq miss cycles
system.cache.WriteReq_accesses::.cpu.data       100475                       # number of WriteReq accesses(hits+misses)
system.cache.WriteReq_accesses::total          100475                       # number of WriteReq accesses(hits+misses)
system.cache.WriteReq_miss_rate::.cpu.data     0.006798                       # miss rate for WriteReq accesses
system.cache.WriteReq_miss_rate::total       0.006798                       # miss rate for WriteReq accesses
system.cache.WriteReq_avg_miss_latency::.cpu.data 67591.508053                       # average WriteReq miss latency
system.cache.WriteReq_avg_miss_latency::total 67591.508053                       # average WriteReq miss latency
system.cache.WriteReq_mshr_misses::.cpu.data          683                       # number of WriteReq MSHR misses
system.cache.WriteReq_mshr_misses::total          683                       # number of WriteReq MSHR misses
system.cache.WriteReq_mshr_miss_latency::.cpu.data     44799000                       # number of WriteReq MSHR miss cycles
system.cache.WriteReq_mshr_miss_latency::total     44799000                       # number of WriteReq MSHR miss cycles
system.cache.WriteReq_mshr_miss_rate::.cpu.data     0.006798                       # mshr miss rate for WriteReq accesses
system.cache.WriteReq_mshr_miss_rate::total     0.006798                       # mshr miss rate for WriteReq accesses
system.cache.WriteReq_avg_mshr_miss_latency::.cpu.data 65591.508053                       # average WriteReq mshr miss latency
system.cache.WriteReq_avg_mshr_miss_latency::total 65591.508053                       # average WriteReq mshr miss latency
system.cache.SoftPFReq_hits::.cpu.data            320                       # number of SoftPFReq hits
system.cache.SoftPFReq_hits::total                320                       # number of SoftPFReq hits
system.cache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cache.SoftPFReq_misses::total                2                       # number of SoftPFReq misses
system.cache.SoftPFReq_accesses::.cpu.data          322                       # number of SoftPFReq accesses(hits+misses)
system.cache.SoftPFReq_accesses::total            322                       # number of SoftPFReq accesses(hits+misses)
system.cache.SoftPFReq_miss_rate::.cpu.data     0.006211                       # miss rate for SoftPFReq accesses
system.cache.SoftPFReq_miss_rate::total      0.006211                       # miss rate for SoftPFReq accesses
system.cache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cache.SoftPFReq_mshr_miss_latency::.cpu.data       132000                       # number of SoftPFReq MSHR miss cycles
system.cache.SoftPFReq_mshr_miss_latency::total       132000                       # number of SoftPFReq MSHR miss cycles
system.cache.SoftPFReq_mshr_miss_rate::.cpu.data     0.006211                       # mshr miss rate for SoftPFReq accesses
system.cache.SoftPFReq_mshr_miss_rate::total     0.006211                       # mshr miss rate for SoftPFReq accesses
system.cache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        66000                       # average SoftPFReq mshr miss latency
system.cache.SoftPFReq_avg_mshr_miss_latency::total        66000                       # average SoftPFReq mshr miss latency
system.cache.power_state.pwrStateResidencyTicks::UNDEFINED 152457013000                       # Cumulative time (in ticks) in various power states
system.cache.tags.tagsinuse                333.787201                       # Cycle average of tags in use
system.cache.tags.total_refs                   284487                       # Total number of references to valid blocks.
system.cache.tags.sampled_refs                   1072                       # Sample count of references to valid blocks.
system.cache.tags.avg_refs                 265.379664                       # Average number of references to valid blocks.
system.cache.tags.warmup_cycle            91414401000                       # Cycle when the warmup percentage was hit.
system.cache.tags.occ_blocks::.cpu.data    333.787201                       # Average occupied blocks per requestor
system.cache.tags.occ_percent::.cpu.data     0.010186                       # Average percentage of cache occupancy
system.cache.tags.occ_percent::total         0.010186                       # Average percentage of cache occupancy
system.cache.tags.occ_task_id_blocks::1024         1070                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::4         1038                       # Occupied blocks per task id
system.cache.tags.occ_task_id_percent::1024     0.032654                       # Percentage of cache occupancy per task id
system.cache.tags.tag_accesses                 285559                       # Number of tag accesses
system.cache.tags.data_accesses                285559                       # Number of data accesses
system.cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 152457013000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cachebus.trans_dist::ReadReq            183690                       # Transaction distribution
system.cachebus.trans_dist::ReadResp           183690                       # Transaction distribution
system.cachebus.trans_dist::WriteReq           100475                       # Transaction distribution
system.cachebus.trans_dist::WriteResp          100475                       # Transaction distribution
system.cachebus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.cachebus.trans_dist::CleanEvict              1                       # Transaction distribution
system.cachebus.trans_dist::SoftPFReq             322                       # Transaction distribution
system.cachebus.trans_dist::SoftPFResp            322                       # Transaction distribution
system.cachebus.pkt_count_system.memobj.cache_side::system.cache.cpu_side       568974                       # Packet count per connected master and slave (bytes)
system.cachebus.pkt_size_system.memobj.cache_side::system.cache.cpu_side      1845633                       # Cumulative packet size per connected master and slave (bytes)
system.cachebus.snoops                              2                       # Total snoops (count)
system.cachebus.snoopTraffic                       64                       # Total snoop traffic (bytes)
system.cachebus.snoop_fanout::samples          284489                       # Request fanout histogram
system.cachebus.snoop_fanout::mean                  0                       # Request fanout histogram
system.cachebus.snoop_fanout::stdev                 0                       # Request fanout histogram
system.cachebus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cachebus.snoop_fanout::0                284489    100.00%    100.00% # Request fanout histogram
system.cachebus.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.cachebus.snoop_fanout::min_value             0                       # Request fanout histogram
system.cachebus.snoop_fanout::max_value             0                       # Request fanout histogram
system.cachebus.snoop_fanout::total            284489                       # Request fanout histogram
system.cachebus.reqLayer0.occupancy         384962000                       # Layer occupancy (ticks)
system.cachebus.reqLayer0.utilization             0.3                       # Layer utilization (%)
system.cachebus.respLayer0.occupancy        468499000                       # Layer occupancy (ticks)
system.cachebus.respLayer0.utilization            0.3                       # Layer utilization (%)
system.cachebus.power_state.pwrStateResidencyTicks::UNDEFINED 152457013000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 152457013000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 152457013000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 152457013000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
