{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695883014896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695883014912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 08:36:54 2023 " "Processing started: Thu Sep 28 08:36:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695883014912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883014912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avalon_pwm -c avalon_pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off avalon_pwm -c avalon_pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883014912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695883015554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695883015554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/avalon_cmpt.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/avalon_cmpt.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt " "Found entity 1: avalon_cmpt" {  } { { "avalon_cmpt/synthesis/avalon_cmpt.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/avalon_cmpt.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_cmpt/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_cmpt/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_irq_mapper " "Found entity 1: avalon_cmpt_irq_mapper" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_irq_mapper.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0 " "Found entity 1: avalon_cmpt_mm_interconnect_0" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_avalon_st_adapter " "Found entity 1: avalon_cmpt_mm_interconnect_0_avalon_st_adapter" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_rsp_mux " "Found entity 1: avalon_cmpt_mm_interconnect_0_rsp_mux" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025318 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_rsp_demux " "Found entity 1: avalon_cmpt_mm_interconnect_0_rsp_demux" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_cmd_mux " "Found entity 1: avalon_cmpt_mm_interconnect_0_cmd_mux" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_cmd_demux " "Found entity 1: avalon_cmpt_mm_interconnect_0_cmd_demux" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_cmpt_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at avalon_cmpt_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695883025318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_cmpt_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at avalon_cmpt_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695883025318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_router_002_default_decode " "Found entity 1: avalon_cmpt_mm_interconnect_0_router_002_default_decode" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025318 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_cmpt_mm_interconnect_0_router_002 " "Found entity 2: avalon_cmpt_mm_interconnect_0_router_002" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_cmpt_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at avalon_cmpt_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695883025318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_cmpt_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at avalon_cmpt_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695883025318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_router_default_decode " "Found entity 1: avalon_cmpt_mm_interconnect_0_router_default_decode" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025334 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_cmpt_mm_interconnect_0_router " "Found entity 2: avalon_cmpt_mm_interconnect_0_router" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "avalon_cmpt/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_cmpt/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_sysid_qsys_0 " "Found entity 1: avalon_cmpt_sysid_qsys_0" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_sysid_qsys_0.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_ram " "Found entity 1: avalon_cmpt_ram" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_ram.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_leds " "Found entity 1: avalon_cmpt_leds" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_leds.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_jtag_uart_0_sim_scfifo_w " "Found entity 1: avalon_cmpt_jtag_uart_0_sim_scfifo_w" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025349 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_cmpt_jtag_uart_0_scfifo_w " "Found entity 2: avalon_cmpt_jtag_uart_0_scfifo_w" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025349 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_cmpt_jtag_uart_0_sim_scfifo_r " "Found entity 3: avalon_cmpt_jtag_uart_0_sim_scfifo_r" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025349 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_cmpt_jtag_uart_0_scfifo_r " "Found entity 4: avalon_cmpt_jtag_uart_0_scfifo_r" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025349 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_cmpt_jtag_uart_0 " "Found entity 5: avalon_cmpt_jtag_uart_0" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu " "Found entity 1: avalon_cmpt_cpu" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu_cpu_register_bank_a_module " "Found entity 1: avalon_cmpt_cpu_cpu_register_bank_a_module" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_cmpt_cpu_cpu_register_bank_b_module " "Found entity 2: avalon_cmpt_cpu_cpu_register_bank_b_module" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_cmpt_cpu_cpu_nios2_oci_debug " "Found entity 3: avalon_cmpt_cpu_cpu_nios2_oci_debug" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_cmpt_cpu_cpu_nios2_oci_break " "Found entity 4: avalon_cmpt_cpu_cpu_nios2_oci_break" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_cmpt_cpu_cpu_nios2_oci_xbrk " "Found entity 5: avalon_cmpt_cpu_cpu_nios2_oci_xbrk" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "6 avalon_cmpt_cpu_cpu_nios2_oci_dbrk " "Found entity 6: avalon_cmpt_cpu_cpu_nios2_oci_dbrk" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "7 avalon_cmpt_cpu_cpu_nios2_oci_itrace " "Found entity 7: avalon_cmpt_cpu_cpu_nios2_oci_itrace" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "8 avalon_cmpt_cpu_cpu_nios2_oci_td_mode " "Found entity 8: avalon_cmpt_cpu_cpu_nios2_oci_td_mode" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "9 avalon_cmpt_cpu_cpu_nios2_oci_dtrace " "Found entity 9: avalon_cmpt_cpu_cpu_nios2_oci_dtrace" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "10 avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "11 avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "12 avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "13 avalon_cmpt_cpu_cpu_nios2_oci_fifo " "Found entity 13: avalon_cmpt_cpu_cpu_nios2_oci_fifo" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "14 avalon_cmpt_cpu_cpu_nios2_oci_pib " "Found entity 14: avalon_cmpt_cpu_cpu_nios2_oci_pib" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "15 avalon_cmpt_cpu_cpu_nios2_oci_im " "Found entity 15: avalon_cmpt_cpu_cpu_nios2_oci_im" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "16 avalon_cmpt_cpu_cpu_nios2_performance_monitors " "Found entity 16: avalon_cmpt_cpu_cpu_nios2_performance_monitors" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "17 avalon_cmpt_cpu_cpu_nios2_avalon_reg " "Found entity 17: avalon_cmpt_cpu_cpu_nios2_avalon_reg" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "18 avalon_cmpt_cpu_cpu_ociram_sp_ram_module " "Found entity 18: avalon_cmpt_cpu_cpu_ociram_sp_ram_module" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "19 avalon_cmpt_cpu_cpu_nios2_ocimem " "Found entity 19: avalon_cmpt_cpu_cpu_nios2_ocimem" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "20 avalon_cmpt_cpu_cpu_nios2_oci " "Found entity 20: avalon_cmpt_cpu_cpu_nios2_oci" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""} { "Info" "ISGN_ENTITY_NAME" "21 avalon_cmpt_cpu_cpu " "Found entity 21: avalon_cmpt_cpu_cpu" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu_cpu_debug_slave_sysclk " "Found entity 1: avalon_cmpt_cpu_cpu_debug_slave_sysclk" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu_cpu_debug_slave_tck " "Found entity 1: avalon_cmpt_cpu_cpu_debug_slave_tck" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_tck.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu_cpu_debug_slave_wrapper " "Found entity 1: avalon_cmpt_cpu_cpu_debug_slave_wrapper" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu_cpu_test_bench " "Found entity 1: avalon_cmpt_cpu_cpu_test_bench" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_test_bench.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_cmpt_boutons.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_cmpt_boutons.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_boutons " "Found entity 1: avalon_cmpt_boutons" {  } { { "avalon_cmpt/synthesis/submodules/avalon_cmpt_boutons.v" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_cmpt_boutons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_cmpt/synthesis/submodules/avalon_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm-arch_avalon_pwm " "Found design unit 1: avalon_pwm-arch_avalon_pwm" {  } { { "avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025761 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm " "Found entity 1: avalon_pwm" {  } { { "avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_cmpt/synthesis/submodules/avalon_pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm-arch_avalon_pwm " "Found design unit 1: avalon_pwm-arch_avalon_pwm" {  } { { "avalon_pwm.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_pwm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025761 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm " "Found entity 1: avalon_pwm" {  } { { "avalon_pwm.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_pwm_schema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file avalon_pwm_schema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm_schema " "Found entity 1: avalon_pwm_schema" {  } { { "avalon_pwm_schema.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_pwm_schema.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-arch_pwm " "Found design unit 1: pwm-arch_pwm" {  } { { "pwm.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/pwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025761 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883025761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avalon_pwm_schema " "Elaborating entity \"avalon_pwm_schema\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695883025824 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "avalon_cmpt inst " "Block or symbol \"avalon_cmpt\" of instance \"inst\" overlaps another block or symbol" {  } { { "avalon_pwm_schema.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_pwm_schema.bdf" { { 192 520 984 416 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1695883025824 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "boutons_export\[1..0\] avalon_cmpt inst \"clk\" " "Width mismatch in port \"boutons_export\[1..0\]\" of instance \"inst\" and type avalon_cmpt -- source is \"\"clk\"\"" {  } { { "avalon_pwm_schema.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_pwm_schema.bdf" { { 224 544 544 264 "" "" } { 224 536 544 224 "" "" } { 264 544 544 304 "" "" } { 304 520 544 304 "" "" } { 264 520 536 264 "" "" } { 264 536 544 264 "" "" } { 256 368 536 272 "clk" "" } { 192 520 984 416 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883025824 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "clk_clk avalon_cmpt inst " "Port \"clk_clk\" of type avalon_cmpt of instance \"inst\" is missing source signal" {  } { { "avalon_pwm_schema.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/avalon_pwm_schema.bdf" { { 224 544 544 264 "" "" } { 224 536 544 224 "" "" } { 264 544 544 304 "" "" } { 304 520 544 304 "" "" } { 264 520 536 264 "" "" } { 264 536 544 264 "" "" } { 192 520 984 416 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1695883025824 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695883025824 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/output_files/avalon_pwm.map.smsg " "Generated suppressed messages file D:/MASTER 2/BE_VHDL_23_G19/avalon_pwm/output_files/avalon_pwm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883025902 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695883027091 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 28 08:37:07 2023 " "Processing ended: Thu Sep 28 08:37:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695883027091 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695883027091 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695883027091 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883027091 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883027673 ""}
