net,length_um
clk,29.79µm
net5,25.74µm
controller_inst.pstate\[0\],21.17µm
controller_inst.pstate\[1\],19.65µm
clknet_0_clk,18.36µm
net10,18.18µm
net6,16.14µm
_02_,15.72µm
result[4],13.23µm
result[1],12.35µm
result[0],11.19µm
controller_inst.nstate\[1\],10.9µm
result[5],10.78µm
net1,9.94µm
net4,9.02µm
_00_,8.57µm
clknet_1_0__leaf_clk,8.1µm
net9,8.04µm
net8,7.81µm
result[6],6.21µm
_01_,5.56µm
result[2],5.07µm
reset,3.93µm
net2,3.9µm
net7,3.44µm
net11,2.96µm
controller_inst.nstate\[0\],2.3µm
clknet_1_1__leaf_clk,1.7µm
net3,1.14µm
_03_,0.92µm
