                6430 top Start Issuing Requests only now!!!!
                6440 L1 top cRqTransfer_new: 'h0 ; ProcRq { id: 'h00000000, addr: 'h0000000000010000, toState: M, op: St, byteEn: <V False True True True True True True False False True False False True False False True  >, data: TaggedData { tag: True, data: <V 'h5307a0dc1448d6dd 'h33cb55ca279d86ce  > }, amoInst: AmoInst { func: Minu, width: Word, aq: False, rl: False }, loadTags: False, pcHash: 'haaaa }
                6450 L1 top pipelineResp: PipeOut { cmd: tagged L1CRq 'h0, way: 'h0, pRqMiss: False, ram: RamData { info: CacheInfo { tag: 'h0000000000000, cs: I, dir: , owner: tagged Invalid , other:  }, line: CLine { tag: <V False True False True  >, data: <V <V 'haaaaaaaaaaaaaaaa 'haaaaaaaaaaaaaaaa  > <V 'haaaaaaaaaaaaaaaa 'haaaaaaaaaaaaaaaa  > <V 'haaaaaaaaaaaaaaaa 'haaaaaaaaaaaaaaaa  > <V 'haaaaaaaaaaaaaaaa 'haaaaaaaaaaaaaaaa  >  > } }, repInfo: , setAuxData: tagged Invalid  }
                6450 L1 top pipelineResp: cRq: 'h0 ; ProcRq { id: 'h00000000, addr: 'h0000000000010000, toState: M, op: St, byteEn: <V False True True True True True True False False True False False True False False True  >, data: TaggedData { tag: True, data: <V 'h5307a0dc1448d6dd 'h33cb55ca279d86ce  > }, amoInst: AmoInst { func: Minu, width: Word, aq: False, rl: False }, loadTags: False, pcHash: 'haaaa }
                6450 L1 top pipelineResp: cRq: no owner, miss no replace
                6470 L1 top sendRqToP: 'h0 ; ProcRq { id: 'h00000000, addr: 'h0000000000010000, toState: M, op: St, byteEn: <V False True True True True True True False False True False False True False False True  >, data: TaggedData { tag: True, data: <V 'h5307a0dc1448d6dd 'h33cb55ca279d86ce  > }, amoInst: AmoInst { func: Minu, width: Word, aq: False, rl: False }, loadTags: False, pcHash: 'haaaa } ; L1CRqSlot { way: 'h0, cs: I, repTag: 'h2aaaaaaaaaaaa, waitP: True } ; CRqMsg { addr: 'h0000000000010000, fromState: I, toState: M, canUpToE: True, id: 'h0, child: , isPrefetchRq: False }
                6540 LL top.memSys_llc_0 cRqTransfer_new_child: 'h0 ; CRqMsg { addr: 'h0000000000010000, fromState: I, toState: M, canUpToE: True, id: 'h0, child: 'h0, isPrefetchRq: False } ; LLRq { addr: 'h0000000000010000, fromState: I, toState: M, canUpToE: True, child: 'h0, byteEn: <V <V                  > <V                  > <V                  > <V                  >  >, id: tagged Child 'h0 }
                6560 LL top.memSys_llc_0 pipelineResp: PipeOut { cmd: tagged LLCRq 'h0, way: 'h0, pRqMiss: False, ram: RamData { info: CacheInfo { tag: 'h0000000000000, cs: I, dir: <V I I  >, owner: tagged Invalid , other:  }, line: CLine { tag: <V False True False True  >, data: <V <V 'haaaaaaaaaaaaaaaa 'haaaaaaaaaaaaaaaa  > <V 'haaaaaaaaaaaaaaaa 'haaaaaaaaaaaaaaaa  > <V 'haaaaaaaaaaaaaaaa 'haaaaaaaaaaaaaaaa  > <V 'haaaaaaaaaaaaaaaa 'haaaaaaaaaaaaaaaa  >  > } }, repInfo: , setAuxData:  }
                6560 LL top.memSys_llc_0 pipelineResp: cRq: 'h0 ; LLRq { addr: 'h0000000000010000, fromState: I, toState: M, canUpToE: True, child: 'h0, byteEn: <V <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  >  >, id: tagged Child 'h0 }
                6560 LL top.memSys_llc_0 pipelineResp: cRq: no owner, miss no replace: <V tagged Invalid  tagged Invalid   >
                6570 LL top.memSys_llc_0 sendToM: ToMemInfo { mshrIdx: 'h0, t: Ld } ; LLRq { addr: 'h0000000000010000, fromState: I, toState: M, canUpToE: True, child: 'h0, byteEn: <V <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  >  >, id: tagged Child 'h0 } ; LLCRqSlot { way: 'h0, repTag: 'h0aaaaaaaaaaaa, waitP: True, dirPend: <V tagged Invalid  tagged Invalid   > } ; tagged Invalid  ; False
                6570 LL top.memSys_llc_0 sendToM: load only: tagged Ld LdMemRq { addr: 'h0000000000010000, child: , id: LdMemRqId { refill: True, mshrIdx: 'h0 }, tag_req: False }
                6590 IdealDelayMem doLd Addr 0000000000010000
                9610 LL top.memSys_llc_0 mRsTransfer: MemRsMsg { data: CLine { tag: <V False False False False  >, data: <V <V 'h0000000000000000 'h0000000000000000  > <V 'h0000000000000000 'h0000000000000000  > <V 'h0000000000000000 'h0000000000000000  > <V 'h0000000000000000 'h0000000000000000  >  > }, child: , id: LdMemRqId { refill: True, mshrIdx: 'h0 } } ; LLRq { addr: 'h0000000000010000, fromState: I, toState: M, canUpToE: True, child: 'h0, byteEn: <V <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  >  >, id: tagged Child 'h0 } ; LLCRqSlot { way: 'h0, repTag: 'h0aaaaaaaaaaaa, waitP: True, dirPend: <V tagged Invalid  tagged Invalid   > } ; 
                9630 LL top.memSys_llc_0 pipelineResp: mRs: CRqOwner { mshrIdx: 'h0, replacing: False } ; LLRq { addr: 'h0000000000010000, fromState: I, toState: M, canUpToE: True, child: 'h0, byteEn: <V <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  >  >, id: tagged Child 'h0 } ; LLCRqSlot { way: 'h0, repTag: 'h0aaaaaaaaaaaa, waitP: True, dirPend: <V tagged Invalid  tagged Invalid   > }
                9630 LL top.memSys_llc_0 pipelineResp: cRq from child Hit func: 'h0 ; LLRq { addr: 'h0000000000010000, fromState: I, toState: M, canUpToE: True, child: 'h0, byteEn: <V <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  >  >, id: tagged Child 'h0 }
                9640 LL top.memSys_llc_0 sendRsToC: 'h0 ; LLRq { addr: 'h0000000000010000, fromState: I, toState: M, canUpToE: True, child: 'h0, byteEn: <V <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  > <V False True False True False True False True False True False True False True False True  >  >, id: tagged Child 'h0 } ; tagged Valid CLine { tag: <V False False False False  >, data: <V <V 'h0000000000000000 'h0000000000000000  > <V 'h0000000000000000 'h0000000000000000  > <V 'h0000000000000000 'h0000000000000000  > <V 'h0000000000000000 'h0000000000000000  >  > } ; M
                9710 L1 top pRsTransfer: PRsMsg { addr: 'h0000000000010000, toState: M, child: , data: tagged Valid CLine { tag: <V False False False False  >, data: <V <V 'h0000000000000000 'h0000000000000000  > <V 'h0000000000000000 'h0000000000000000  > <V 'h0000000000000000 'h0000000000000000  > <V 'h0000000000000000 'h0000000000000000  >  > }, id: 'h0 }
                9720 L1 top pipelineResp: PipeOut { cmd: tagged L1PRs , way: 'h0, pRqMiss: False, ram: RamData { info: CacheInfo { tag: 'h0000000000008, cs: M, dir: , owner: tagged Valid 'h0, other:  }, line: CLine { tag: <V False False False False  >, data: <V <V 'h0000000000000000 'h0000000000000000  > <V 'h0000000000000000 'h0000000000000000  > <V 'h0000000000000000 'h0000000000000000  > <V 'h0000000000000000 'h0000000000000000  >  > } }, repInfo: , setAuxData: tagged Invalid  }
                9720 L1 top pipelineResp: pRs: 
                9720 L1 top pipelineResp: Hit func: 'h0 ; ProcRq { id: 'h00000000, addr: 'h0000000000010000, toState: M, op: St, byteEn: <V False True True True True True True False False True False False True False False True  >, data: TaggedData { tag: True, data: <V 'h5307a0dc1448d6dd 'h33cb55ca279d86ce  > }, amoInst: AmoInst { func: Minu, width: Word, aq: False, rl: False }, loadTags: False, pcHash: 'haaaa }
                9720 L1 top pipelineResp: Hit func: update ram: CLine { tag: <V False False False False  >, data: <V <V 'haa00aa00aa00aa00 'haa00aa00aa00aa00  > <V 'haa00aa00aa00aa00 'haa00aa00aa00aa00  > <V 'haa00aa00aa00aa00 'haa00aa00aa00aa00  > <V 'haa00aa00aa00aa00 'haa00aa00aa00aa00  >  > } ; tagged Invalid 
