-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus Prime Version 17.0 (Build Build 595 04/25/2017)
-- Created on Fri Feb 01 11:26:08 2019

FUNCTION vga (CLOCK_50, bgr_data_raw[23..0], KEY)
	WITH (pixel_row_size, pixel_column_size)
	RETURNS (bgr_data_raw_data_Clk, address_bgr_data_raw[18..0], row[8..0], column[9..0], bgr_data_raw_Clk, FPGA_I2C_SCLK, FPGA_I2C_SDAT, VGA_B[7..0], VGA_BLANK_N, VGA_CLK, VGA_G[7..0], VGA_HS, VGA_R[7..0], VGA_VS);
