Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 7a6af63c4e1042518d90f85bb5fa1d87 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot choose_seg_tb_behav xil_defaultlib.choose_seg_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port data1 [/home/strawberrylin/gitrepository/VerilogCourseDesign/mathclockdesign/course_design_1.srcs/sim_1/new/choose_seg_tb.v:30]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port data7 [/home/strawberrylin/gitrepository/VerilogCourseDesign/mathclockdesign/course_design_1.srcs/sim_1/new/choose_seg_tb.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dclock_1000HZ
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.choose_seg
Compiling module xil_defaultlib.choose_seg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot choose_seg_tb_behav
