{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Coroutines\n",
    "\n",
    "Pythons async/await coroutines were the initial motivation for **Co**HDL. Coroutines are functions that can suspend and resume their execution. CoHDL translates coroutines into VHDL state machines. This translation process is completely deterministic and makes it possible to describe sequential processes clock cycle accurate."
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## async/await\n",
    "\n",
    "The `async` keyword turns functions into coroutines. Only `asnyc def` functions can use `await` expressions in the function body.\n",
    "\n",
    "For CoHDL there are two different types of await expression:\n",
    "\n",
    "* awaiting primitive expressions\n",
    "\n",
    "    When the argument of `await` is a Signal/Variable/Temporary, the coroutines execution is suspended, until that argument becomes truthy (non-zero). Each wait takes at least one clock cycle even if the argument is already true. `await` expressions define wait states, the code between two awaits is executed once when transitioning from one wait to the next. These primitive awaits are the building blocks for more complex sequential processes.\n",
    "* awaiting coroutine functions\n",
    "\n",
    "    When the argument of `await` is itself a coroutine, CoHDL treats that expression similar to a normal function call. The function body - that may contain nested `await` expressions - is translated and inlined at the call site."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity Counter is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    step : in std_logic;\n",
      "    output : out unsigned(1 downto 0)\n",
      "    );\n",
      "end Counter;\n",
      "\n",
      "\n",
      "architecture arch_Counter of Counter is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_output : unsigned(1 downto 0);\n",
      "  type state_coroutine_process is (state_0, state_1, state_2, state_3);\n",
      "  signal s_coroutine_process : state_coroutine_process := state_0;\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  output <= buffer_output;\n",
      "  \n",
      "\n",
      "  coroutine_process: process(clk)\n",
      "    variable temp : std_logic;\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      case s_coroutine_process is\n",
      "        when state_0 =>\n",
      "          if step = '1' then\n",
      "            s_coroutine_process <= state_1;\n",
      "            buffer_output <= unsigned'(\"00\");\n",
      "          end if;\n",
      "        when state_1 =>\n",
      "          if step = '1' then\n",
      "            s_coroutine_process <= state_2;\n",
      "            buffer_output <= unsigned'(\"01\");\n",
      "          end if;\n",
      "        when state_2 =>\n",
      "          temp := not (step);\n",
      "          if temp = '1' then\n",
      "            s_coroutine_process <= state_3;\n",
      "            buffer_output <= unsigned'(\"10\");\n",
      "          end if;\n",
      "        when state_3 =>\n",
      "          if step = '1' then\n",
      "            s_coroutine_process <= state_0;\n",
      "            buffer_output <= unsigned'(\"11\");\n",
      "          end if;\n",
      "        when others =>\n",
      "          null;\n",
      "      end case;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_Counter;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Bit, Unsigned, expr\n",
    "from cohdl import std\n",
    "\n",
    "async def coro_fn(step, output):\n",
    "    await step\n",
    "    output <<= \"01\"\n",
    "    # The argument of await is evaluated before\n",
    "    # it is awaited. CoHDL provides the builtin\n",
    "    # expr to await an entire expression.\n",
    "    # The following statement will block until\n",
    "    # step becomes false.\n",
    "    await expr(~step)\n",
    "    output <<= \"10\"\n",
    "    await step\n",
    "\n",
    "class Counter(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    step = Port.input(Bit)\n",
    "\n",
    "    output = Port.output(Unsigned[2])\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "\n",
    "        @std.sequential(clk)\n",
    "        async def coroutine_process():\n",
    "            await self.step\n",
    "            self.output <<= \"00\"\n",
    "\n",
    "            # use the coro_fn coroutine\n",
    "            # this call will take multiple clock cycles\n",
    "            await coro_fn(self.step, self.output)\n",
    "            self.output <<= \"11\"\n",
    "\n",
    "print(std.VhdlCompiler.to_string(Counter))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## while loops\n",
    "\n",
    "While loops are used to describe repeating sequences of states. Like `await`-expressions `while`-loops can only be used in `async` functions. The body of while loops is translated into states, and transitions back to the beginning of the loop are added to all states that reach the end of the loop body. \n",
    "\n",
    "Each occurrence of `while` starts a new state - even if the condition is false it takes at least one clock cycle to step over the loop."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity SerialReceiver is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    start : in std_logic;\n",
      "    input : in std_logic;\n",
      "    new_output : out std_logic;\n",
      "    output : out std_logic_vector(7 downto 0)\n",
      "    );\n",
      "end SerialReceiver;\n",
      "\n",
      "\n",
      "architecture arch_SerialReceiver of SerialReceiver is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_new_output : std_logic := '0';\n",
      "  signal buffer_output : std_logic_vector(7 downto 0);\n",
      "  type state_coroutine_process is (state_0, state_1);\n",
      "  signal s_coroutine_process : state_coroutine_process := state_0;\n",
      "  signal sig : unsigned(2 downto 0);\n",
      "  signal sig1 : std_logic_vector(7 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  new_output <= buffer_new_output;\n",
      "  output <= buffer_output;\n",
      "  \n",
      "\n",
      "  coroutine_process: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable temp1 : unsigned(2 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      buffer_new_output <= '0';\n",
      "      case s_coroutine_process is\n",
      "        when state_0 =>\n",
      "          if start = '1' then\n",
      "            s_coroutine_process <= state_1;\n",
      "            sig <= unsigned'(\"111\");\n",
      "          end if;\n",
      "        when state_1 =>\n",
      "          temp := (sig /= 0);\n",
      "          if temp then\n",
      "            s_coroutine_process <= state_1;\n",
      "            sig1(7 downto 1) <= std_logic_vector(sig1(6 downto 0));\n",
      "            sig1(0) <= input;\n",
      "            temp1 := (sig) - (1);\n",
      "            sig <= temp1;\n",
      "          else\n",
      "            s_coroutine_process <= state_0;\n",
      "            buffer_output <= sig1;\n",
      "            buffer_new_output <= '1';\n",
      "          end if;\n",
      "        when others =>\n",
      "          null;\n",
      "      end case;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_SerialReceiver;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Bit, Unsigned, BitVector, Signal\n",
    "from cohdl import std\n",
    "\n",
    "class SerialReceiver(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    \n",
    "    start = Port.input(Bit)\n",
    "    input = Port.input(Bit)\n",
    "\n",
    "    new_output = Port.output(Bit, default=False)\n",
    "    output = Port.output(BitVector[8])\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "\n",
    "        @std.sequential(clk)\n",
    "        async def coroutine_process():\n",
    "            await self.start\n",
    "\n",
    "            cnt = Signal[Unsigned[3]](7)\n",
    "            buffer = Signal[BitVector[8]]()\n",
    "\n",
    "            # transition happens in this line\n",
    "            # the while condition will be evaluated\n",
    "            # in the next clock cycle\n",
    "            while cnt:\n",
    "                buffer[7:1] <<= buffer[6:0]\n",
    "                buffer[0] <<= self.input\n",
    "                cnt <<= cnt - 1\n",
    "                # cohdl inserts a transition back\n",
    "                # to the loop start in this line\n",
    "            \n",
    "            self.output <<= buffer\n",
    "            self.new_output ^= True\n",
    "\n",
    "print(std.VhdlCompiler.to_string(SerialReceiver))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "While loops can also be used as an alternative to await expressions, with the additional ability to customize signal states during the wait period. Awaiting a Signal/Temporary is effectively syntactic sugar for a while loop with an empty body."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity Counter is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    step : in std_logic;\n",
      "    output : out unsigned(1 downto 0)\n",
      "    );\n",
      "end Counter;\n",
      "\n",
      "\n",
      "architecture arch_Counter of Counter is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_output : unsigned(1 downto 0);\n",
      "  type state_coroutine_process is (state_0, state_1, state_2);\n",
      "  signal s_coroutine_process : state_coroutine_process := state_0;\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  output <= buffer_output;\n",
      "  \n",
      "\n",
      "  coroutine_process: process(clk)\n",
      "    variable temp : std_logic;\n",
      "    variable temp1 : boolean;\n",
      "    variable temp2 : std_logic;\n",
      "    variable temp3 : boolean;\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      case s_coroutine_process is\n",
      "        when state_0 =>\n",
      "          if step = '1' then\n",
      "            s_coroutine_process <= state_1;\n",
      "            buffer_output <= unsigned'(\"00\");\n",
      "          end if;\n",
      "        when state_1 =>\n",
      "          temp := not (step);\n",
      "          temp1 := temp = '1';\n",
      "          if temp1 then\n",
      "            s_coroutine_process <= state_1;\n",
      "          else\n",
      "            s_coroutine_process <= state_2;\n",
      "            buffer_output <= unsigned'(\"01\");\n",
      "          end if;\n",
      "        when state_2 =>\n",
      "          temp2 := not (step);\n",
      "          temp3 := temp2 = '1';\n",
      "          if temp3 then\n",
      "            s_coroutine_process <= state_2;\n",
      "            buffer_output <= unsigned'(\"10\");\n",
      "          else\n",
      "            s_coroutine_process <= state_0;\n",
      "            buffer_output <= unsigned'(\"11\");\n",
      "          end if;\n",
      "        when others =>\n",
      "          null;\n",
      "      end case;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_Counter;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Bit, Unsigned\n",
    "from cohdl import std\n",
    "\n",
    "class Counter(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    step = Port.input(Bit)\n",
    "\n",
    "    output = Port.output(Unsigned[2])\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "\n",
    "        @std.sequential(clk)\n",
    "        async def coroutine_process():\n",
    "            # wait until step becomes truthy\n",
    "            # do nothing else\n",
    "            await self.step\n",
    "\n",
    "            self.output <<= \"00\"\n",
    "\n",
    "            # wait until step becomes truthy\n",
    "            # do nothing else (equivalent to first await expression)\n",
    "            while ~self.step:\n",
    "                pass\n",
    "            \n",
    "            self.output <<= \"01\"\n",
    "\n",
    "            # wait until step becomes truthy\n",
    "            # and define the state of output while waiting\n",
    "            while ~self.step:\n",
    "                self.output <<= \"10\"\n",
    "            \n",
    "            self.output <<= \"11\"\n",
    "\n",
    "print(std.VhdlCompiler.to_string(Counter))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## break/continue\n",
    "\n",
    "`await primitive` and while-loops are the only statements that introduce new states. `break` and `continue` \n",
    "\n",
    "When the compiler encounters a `break` statement, it replaces it with a copy of all code, following the while-loop until and including the next transition. This has the effect of ignoring the loop condition, immediately performing the actions below the loop and jumping to the next state.\n",
    "\n",
    "`continue` statements work similar. The code, at the start of the loop, including the condition is duplicated at the continue-location. This is only possible, when there is a transition between the loop-start and the `continue` statement. Otherwise the compiler produces an error because the duplicated code would contain the `continue` statement itself, leading to infinite recursion. For runtime variable loop conditions, the code immediately after the loop is duplicated as well incase the condition is false and the loop exits."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleBreak is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    step : in std_logic;\n",
      "    break_loop : in std_logic;\n",
      "    output : out unsigned(3 downto 0)\n",
      "    );\n",
      "end ExampleBreak;\n",
      "\n",
      "\n",
      "architecture arch_ExampleBreak of ExampleBreak is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_output : unsigned(3 downto 0);\n",
      "  type state_coroutine_process is (state_0, state_1);\n",
      "  signal s_coroutine_process : state_coroutine_process := state_0;\n",
      "  signal cnt : unsigned(3 downto 0) := unsigned'(\"0000\");\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  output <= buffer_output;\n",
      "  \n",
      "\n",
      "  coroutine_process: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable temp1 : unsigned(3 downto 0);\n",
      "    variable temp2 : boolean;\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      case s_coroutine_process is\n",
      "        when state_0 =>\n",
      "          if step = '1' then\n",
      "            s_coroutine_process <= state_1;\n",
      "            cnt <= unsigned'(\"1111\");\n",
      "          end if;\n",
      "        when state_1 =>\n",
      "          temp := (cnt /= 0);\n",
      "          if temp then\n",
      "            buffer_output <= cnt;\n",
      "            temp1 := (cnt) - (1);\n",
      "            cnt <= temp1;\n",
      "            temp2 := break_loop = '1';\n",
      "            if temp2 then\n",
      "              s_coroutine_process <= state_0;\n",
      "              -- statement after the while loop\n",
      "              buffer_output <= unsigned'(\"0000\");\n",
      "            else\n",
      "              s_coroutine_process <= state_1;\n",
      "            end if;\n",
      "          else\n",
      "            s_coroutine_process <= state_0;\n",
      "            -- statement after the while loop\n",
      "            buffer_output <= unsigned'(\"0000\");\n",
      "          end if;\n",
      "        when others =>\n",
      "          null;\n",
      "      end case;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_ExampleBreak;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Bit, Unsigned\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleBreak(Entity):\n",
    "    \"\"\"\n",
    "    Waits for `step` to become true. Then output the sequence 15,14,13,...1,0.\n",
    "    When `break_loop` is set, the sequence is stopped early.\n",
    "    When the sequence is done the output returns to 0.\n",
    "    \"\"\"\n",
    "\n",
    "    clk = Port.input(Bit)\n",
    "    step = Port.input(Bit)\n",
    "    break_loop = Port.input(Bit)\n",
    "\n",
    "    output = Port.output(Unsigned[4])\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "\n",
    "        @std.sequential(clk)\n",
    "        async def coroutine_process(\n",
    "            cnt = Signal[Unsigned[4]](0)\n",
    "        ):\n",
    "            await self.step\n",
    "            cnt <<= 15\n",
    "\n",
    "            while cnt:\n",
    "                self.output <<= cnt\n",
    "                cnt <<= cnt - 1\n",
    "            \n",
    "                if self.break_loop:\n",
    "                    break\n",
    "                    # The break statement is replaced with the code below the loop.\n",
    "                    # Comment and assignment to self.output and the transition appear twice\n",
    "                    # in the generated VHDL.\n",
    "            \n",
    "            std.comment(\"statement after the while loop\")\n",
    "            self.output <<= 0\n",
    "            # implicit transition back to the start of coroutine_process\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleBreak))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleContinue is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    step : in std_logic;\n",
      "    continue_loop : in std_logic;\n",
      "    output : out unsigned(3 downto 0)\n",
      "    );\n",
      "end ExampleContinue;\n",
      "\n",
      "\n",
      "architecture arch_ExampleContinue of ExampleContinue is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_output : unsigned(3 downto 0);\n",
      "  type state_coroutine_process is (state_0, state_1, state_2);\n",
      "  signal s_coroutine_process : state_coroutine_process := state_0;\n",
      "  signal cnt : unsigned(3 downto 0) := unsigned'(\"0000\");\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  output <= buffer_output;\n",
      "  \n",
      "\n",
      "  coroutine_process: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable temp1 : unsigned(3 downto 0);\n",
      "    variable temp2 : boolean;\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      case s_coroutine_process is\n",
      "        when state_0 =>\n",
      "          if step = '1' then\n",
      "            s_coroutine_process <= state_1;\n",
      "            cnt <= unsigned'(\"1111\");\n",
      "          end if;\n",
      "        when state_1 =>\n",
      "          temp := (cnt /= 0);\n",
      "          if temp then\n",
      "            s_coroutine_process <= state_2;\n",
      "            -- statement at start of while loop\n",
      "            buffer_output <= cnt;\n",
      "            temp1 := (cnt) - (1);\n",
      "            cnt <= temp1;\n",
      "          else\n",
      "            s_coroutine_process <= state_0;\n",
      "            -- statement after the while loop\n",
      "            buffer_output <= unsigned'(\"0000\");\n",
      "          end if;\n",
      "        when state_2 =>\n",
      "          if step = '1' then\n",
      "            temp2 := continue_loop = '1';\n",
      "            if temp2 then\n",
      "              temp := (cnt /= 0);\n",
      "              if temp then\n",
      "                s_coroutine_process <= state_2;\n",
      "                -- statement at start of while loop\n",
      "                buffer_output <= cnt;\n",
      "                temp1 := (cnt) - (1);\n",
      "                cnt <= temp1;\n",
      "              else\n",
      "                s_coroutine_process <= state_0;\n",
      "                -- statement after the while loop\n",
      "                buffer_output <= unsigned'(\"0000\");\n",
      "              end if;\n",
      "            else\n",
      "              s_coroutine_process <= state_1;\n",
      "            end if;\n",
      "          end if;\n",
      "        when others =>\n",
      "          null;\n",
      "      end case;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_ExampleContinue;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Bit, Unsigned\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleContinue(Entity):\n",
    "    \"\"\"\n",
    "    Waits for `step` to become true. Then output the sequence 15,14,13,...1,0.\n",
    "    The sequence only advances, when `step` is true.\n",
    "    When `continue_loop` is set, the sequence is generated faster because\n",
    "    the loop condition is skipped.\n",
    "    When the sequence is done the output returns to 0.\n",
    "    \"\"\"\n",
    "\n",
    "    clk = Port.input(Bit)\n",
    "    step = Port.input(Bit)\n",
    "    continue_loop = Port.input(Bit)\n",
    "\n",
    "    output = Port.output(Unsigned[4])\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "\n",
    "        @std.sequential(clk)\n",
    "        async def coroutine_process(\n",
    "            cnt = Signal[Unsigned[4]](0)\n",
    "        ):\n",
    "            await self.step\n",
    "            cnt <<= 15\n",
    "\n",
    "            while cnt:\n",
    "                std.comment(\"statement at start of while loop\")\n",
    "                self.output <<= cnt\n",
    "                cnt <<= cnt - 1\n",
    "\n",
    "                await self.step\n",
    "            \n",
    "                if self.continue_loop:\n",
    "                    continue\n",
    "            \n",
    "            std.comment(\"statement after the while loop\")\n",
    "            self.output <<= 0\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleContinue))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "One application for `continue` statements are sequential contexts, that must return to an initial state before new data is processed. The next code block demonstrates this by implementing a simplified, AXI like interface.\n",
    "\n",
    "A transaction starts, when the bus master defines `data` and sets `valid` to `1`.\n",
    "The transaction is acknowledged using the `ready` signal. `ready` can be set before data arrives.\n",
    "\n",
    "For optimal performance, `ready` must be set while waiting for `valid`. While data is processed, `ready` is set to `0` to stall the interface. Once all data is processed, `ready` should immediately return to the `1` state."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleContinue is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    a_ready : out std_logic;\n",
      "    a_valid : in std_logic;\n",
      "    a_data : in std_logic_vector(31 downto 0);\n",
      "    b_ready : out std_logic;\n",
      "    b_valid : in std_logic;\n",
      "    b_data : in std_logic_vector(31 downto 0);\n",
      "    c_ready : out std_logic;\n",
      "    c_valid : in std_logic;\n",
      "    c_data : in std_logic_vector(31 downto 0);\n",
      "    d_ready : out std_logic;\n",
      "    d_valid : in std_logic;\n",
      "    d_data : in std_logic_vector(31 downto 0);\n",
      "    a_processed_data : out std_logic_vector(31 downto 0);\n",
      "    b_processed_data : out std_logic_vector(31 downto 0);\n",
      "    c_processed_data : out std_logic_vector(31 downto 0);\n",
      "    d_processed_data : out std_logic_vector(31 downto 0)\n",
      "    );\n",
      "end ExampleContinue;\n",
      "\n",
      "\n",
      "architecture arch_ExampleContinue of ExampleContinue is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_a_ready : std_logic;\n",
      "  signal buffer_b_ready : std_logic;\n",
      "  signal buffer_c_ready : std_logic;\n",
      "  signal buffer_d_ready : std_logic;\n",
      "  signal buffer_a_processed_data : std_logic_vector(31 downto 0);\n",
      "  signal buffer_b_processed_data : std_logic_vector(31 downto 0);\n",
      "  signal buffer_c_processed_data : std_logic_vector(31 downto 0);\n",
      "  signal buffer_d_processed_data : std_logic_vector(31 downto 0);\n",
      "  type state_simple_coroutine is (state_0, state_1);\n",
      "  signal s_simple_coroutine : state_simple_coroutine := state_0;\n",
      "  type state_using_continue is (state_0, state_1);\n",
      "  signal s_using_continue : state_using_continue := state_0;\n",
      "  type state_longer_example is (state_0, state_1, state_2);\n",
      "  signal s_longer_example : state_longer_example := state_0;\n",
      "  signal inp : std_logic_vector(31 downto 0);\n",
      "  signal sig : unsigned(2 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  a_ready <= buffer_a_ready;\n",
      "  b_ready <= buffer_b_ready;\n",
      "  c_ready <= buffer_c_ready;\n",
      "  d_ready <= buffer_d_ready;\n",
      "  a_processed_data <= buffer_a_processed_data;\n",
      "  b_processed_data <= buffer_b_processed_data;\n",
      "  c_processed_data <= buffer_c_processed_data;\n",
      "  d_processed_data <= buffer_d_processed_data;\n",
      "  \n",
      "\n",
      "  -- Primitive example.\n",
      "  -- Since the incoming data is processed in a single clock cycle,\n",
      "  -- the ready signal can be tied to true.\n",
      "  no_delay: process(clk)\n",
      "    variable temp : boolean;\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      buffer_a_ready <= '1';\n",
      "      temp := a_valid = '1';\n",
      "      if temp then\n",
      "        buffer_a_processed_data <= a_data;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  -- We can also implement the process using an await expression.\n",
      "  -- The disadvantage of this approach is, that we introduce a state transition.\n",
      "  -- Consequently, one transaction takes two clock cycles.\n",
      "  simple_coroutine: process(clk)\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      case s_simple_coroutine is\n",
      "        when state_0 =>\n",
      "          s_simple_coroutine <= state_1;\n",
      "          buffer_b_ready <= '1';\n",
      "        when state_1 =>\n",
      "          if b_valid = '1' then\n",
      "            s_simple_coroutine <= state_0;\n",
      "            buffer_b_ready <= '0';\n",
      "            buffer_b_processed_data <= b_data;\n",
      "          end if;\n",
      "        when others =>\n",
      "          null;\n",
      "      end case;\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  -- By wrapping the interface in a while-true-continue loop,\n",
      "  -- we skip over the transition at the end for the while-body.\n",
      "  -- This coroutine can process one transaction per clock cycle.\n",
      "  -- The advantage compared to the first example is, that this pattern\n",
      "  -- scales to more complex designed with data processing that stretches\n",
      "  -- multiple clock cycles.\n",
      "  using_continue: process(clk)\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      case s_using_continue is\n",
      "        when state_0 =>\n",
      "          s_using_continue <= state_1;\n",
      "          buffer_c_ready <= '1';\n",
      "        when state_1 =>\n",
      "          if c_valid = '1' then\n",
      "            buffer_c_ready <= '0';\n",
      "            buffer_c_processed_data <= c_data;\n",
      "            s_using_continue <= state_1;\n",
      "            buffer_c_ready <= '1';\n",
      "          end if;\n",
      "        when others =>\n",
      "          null;\n",
      "      end case;\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  -- As we have seen in the previous example, we can use the continue statement\n",
      "  -- to return to the ready state without the usual transition at the end of the loop.\n",
      "  -- This allows us to define a skeleton implementation of the interface and\n",
      "  -- reuse it for arbitrary data processing tasks without any\n",
      "  -- additional clock cycles.\n",
      "  longer_example: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable temp1 : unsigned(2 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      case s_longer_example is\n",
      "        when state_0 =>\n",
      "          s_longer_example <= state_1;\n",
      "          -- start of loop is duplicated to immediately set ready once the process is done\n",
      "          buffer_d_ready <= '1';\n",
      "        when state_1 =>\n",
      "          if d_valid = '1' then\n",
      "            s_longer_example <= state_2;\n",
      "            buffer_d_ready <= '0';\n",
      "            -- data processing starts here\n",
      "            inp <= d_data;\n",
      "            sig <= unsigned'(\"100\");\n",
      "          end if;\n",
      "        when state_2 =>\n",
      "          temp := (sig /= 0);\n",
      "          if temp then\n",
      "            s_longer_example <= state_2;\n",
      "            temp1 := (sig) - (1);\n",
      "            sig <= temp1;\n",
      "          else\n",
      "            buffer_d_processed_data <= inp;\n",
      "            -- data processing is done here\n",
      "            s_longer_example <= state_1;\n",
      "            -- start of loop is duplicated to immediately set ready once the process is done\n",
      "            buffer_d_ready <= '1';\n",
      "          end if;\n",
      "        when others =>\n",
      "          null;\n",
      "      end case;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_ExampleContinue;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Bit\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleContinue(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "\n",
    "    a_ready = Port.output(Bit)\n",
    "    a_valid = Port.input(Bit)\n",
    "    a_data = Port.input(BitVector[32])\n",
    "\n",
    "    b_ready = Port.output(Bit)\n",
    "    b_valid = Port.input(Bit)\n",
    "    b_data = Port.input(BitVector[32])\n",
    "\n",
    "    c_ready = Port.output(Bit)\n",
    "    c_valid = Port.input(Bit)\n",
    "    c_data = Port.input(BitVector[32])\n",
    "\n",
    "    d_ready = Port.output(Bit)\n",
    "    d_valid = Port.input(Bit)\n",
    "    d_data = Port.input(BitVector[32])\n",
    "\n",
    "    a_processed_data = Port.output(BitVector[32])\n",
    "    b_processed_data = Port.output(BitVector[32])\n",
    "    c_processed_data = Port.output(BitVector[32])\n",
    "    d_processed_data = Port.output(BitVector[32])\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "\n",
    "        @std.sequential(clk, comment=[\n",
    "            \"Primitive example.\",\n",
    "            \"Since the incoming data is processed in a single clock cycle,\",\n",
    "            \"the ready signal can be tied to true.\"\n",
    "        ])\n",
    "        def no_delay():\n",
    "            self.a_ready <<= True\n",
    "\n",
    "            if self.a_valid:\n",
    "                self.a_processed_data <<= self.a_data\n",
    "        \n",
    "        @std.sequential(clk, comment=[\n",
    "            \"We can also implement the process using an await expression.\",\n",
    "            \"The disadvantage of this approach is, that we introduce a state transition.\",\n",
    "            \"Consequently, one transaction takes two clock cycles.\"\n",
    "        ])\n",
    "        async def simple_coroutine():\n",
    "            self.b_ready <<= True\n",
    "            await self.b_valid\n",
    "            self.b_ready <<= False\n",
    "\n",
    "            self.b_processed_data <<= self.b_data\n",
    "        \n",
    "        @std.sequential(clk, comment=[\n",
    "            \"By wrapping the interface in a while-true-continue loop,\",\n",
    "            \"we skip over the transition at the end for the while-body.\",\n",
    "            \"This coroutine can process one transaction per clock cycle.\",\n",
    "            \"The advantage compared to the first example is, that this pattern\",\n",
    "            \"scales to more complex designed with data processing that stretches\",\n",
    "            \"multiple clock cycles.\"\n",
    "        ])\n",
    "        async def using_continue():\n",
    "\n",
    "            while True:\n",
    "                self.c_ready <<= True\n",
    "                await self.c_valid\n",
    "                self.c_ready <<= False\n",
    "                self.c_processed_data <<= self.c_data\n",
    "                continue\n",
    "        \n",
    "        async def some_complex_data_processing(inp):\n",
    "            # Perform some task, that takes multiple clock cycles (example, write to slow interface).\n",
    "            # For simplicity we just wait for some time.\n",
    "            # std.wait_for is effectively a while-loop that counts to the given value.\n",
    "            await std.wait_for(5)\n",
    "            return inp\n",
    "        \n",
    "        @std.sequential(clk, comment=[\n",
    "            \"As we have seen in the previous example, we can use the continue statement\",\n",
    "            \"to return to the ready state without the usual transition at the end of the loop.\",\n",
    "            \"This allows us to define a skeleton implementation of the interface and\",\n",
    "            \"reuse it for arbitrary data processing tasks without any\",\n",
    "            \"additional clock cycles.\"\n",
    "        ])\n",
    "        async def longer_example():\n",
    "\n",
    "            while True:\n",
    "                std.comment(\"start of loop is duplicated to immediately set ready once the process is done\")\n",
    "                self.d_ready <<= True\n",
    "\n",
    "                await self.d_valid\n",
    "                self.d_ready <<= False\n",
    "\n",
    "                std.comment(\"data processing starts here\")\n",
    "                self.d_processed_data <<= await some_complex_data_processing(Signal(self.d_data))\n",
    "                std.comment(\"data processing is done here\")\n",
    "                continue\n",
    "\n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleContinue))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## coroutines and classes\n",
    "\n",
    "Coroutines can be members of classes. This is used by the SerialTransmitter class to define sequential send logic that operates on the transmit signal of a serial interface. To keep the example simple there is no synchronization logic. The same basic structure could also be used for more complex interfaces such as AXI or Wishbone."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity TransmitterExample is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    reset : in std_logic;\n",
      "    data : in std_logic_vector(7 downto 0);\n",
      "    tx : out std_logic\n",
      "    );\n",
      "end TransmitterExample;\n",
      "\n",
      "\n",
      "architecture arch_TransmitterExample of TransmitterExample is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_tx : std_logic;\n",
      "  type state_proc_use_transmitter is (state_0, state_1);\n",
      "  signal s_proc_use_transmitter : state_proc_use_transmitter := state_0;\n",
      "  signal sig : unsigned(3 downto 0);\n",
      "  signal sig1 : std_logic_vector(7 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  tx <= buffer_tx;\n",
      "  \n",
      "\n",
      "  proc_use_transmitter: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable temp1 : unsigned(3 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        s_proc_use_transmitter <= state_0;\n",
      "      else\n",
      "        case s_proc_use_transmitter is\n",
      "          when state_0 =>\n",
      "            s_proc_use_transmitter <= state_1;\n",
      "            sig <= unsigned'(\"1000\");\n",
      "            sig1 <= data;\n",
      "          when state_1 =>\n",
      "            temp := (sig /= 0);\n",
      "            if temp then\n",
      "              s_proc_use_transmitter <= state_1;\n",
      "              temp1 := (sig) - (1);\n",
      "              sig <= temp1;\n",
      "              buffer_tx <= sig1(0);\n",
      "              sig1(6 downto 0) <= std_logic_vector(sig1(7 downto 1));\n",
      "            else\n",
      "              s_proc_use_transmitter <= state_0;\n",
      "            end if;\n",
      "          when others =>\n",
      "            null;\n",
      "        end case;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_TransmitterExample;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Bit, Unsigned, BitVector, Signal\n",
    "from cohdl import std\n",
    "\n",
    "# The SerialTransmitter class wraps a single bit\n",
    "# transmit signal and defines a coroutine method\n",
    "# send, that serializes and sends one byte of data\n",
    "class SerialTransmitter:\n",
    "    def __init__(self, tx: Signal[Bit]):\n",
    "        self._tx = tx\n",
    "    \n",
    "    # serialize data and send it via the single bit tx signal\n",
    "    # this coroutine will return after 8 clock cycles\n",
    "    async def send(self, data: Signal[BitVector[8]]):\n",
    "        cnt = Signal[Unsigned[4]](8)\n",
    "        buffer = Signal(data)\n",
    "\n",
    "        while cnt:\n",
    "            cnt <<= cnt - 1\n",
    "            self._tx <<= buffer[0]\n",
    "            buffer[6:0] <<= buffer[7:1]\n",
    "\n",
    "\n",
    "class TransmitterExample(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    reset = Port.input(Bit)\n",
    "\n",
    "    data = Port.input(BitVector[8])\n",
    "    tx = Port.output(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "        reset = std.Reset(self.reset)\n",
    "\n",
    "        transmitter = SerialTransmitter(self.tx)\n",
    "\n",
    "        @std.sequential(clk, reset)\n",
    "        async def proc_use_transmitter():\n",
    "            # perform the transmitter send operation\n",
    "            # this coroutine call will take 8 clock cycles\n",
    "            await transmitter.send(self.data)\n",
    "\n",
    "\n",
    "print(std.VhdlCompiler.to_string(TransmitterExample))\n"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## alternative implementation\n",
    "\n",
    "The following example show an alternative implementation of the SerialTransmitter class. It defines a separate sequential context for the serialization process, where the send method is not longer a coroutine. Instead, the send method forwards the given data alongside a start signal to the other process."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity TransmitterExample is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    reset : in std_logic;\n",
      "    data : in std_logic_vector(7 downto 0);\n",
      "    tx : out std_logic\n",
      "    );\n",
      "end TransmitterExample;\n",
      "\n",
      "\n",
      "architecture arch_TransmitterExample of TransmitterExample is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_tx : std_logic;\n",
      "  type state_proc_serial_transmitter is (state_0, state_1);\n",
      "  signal s_proc_serial_transmitter : state_proc_serial_transmitter := state_0;\n",
      "  signal sig : boolean := false;\n",
      "  signal sig1 : boolean := false;\n",
      "  signal sig2 : std_logic_vector(7 downto 0);\n",
      "  signal val : std_logic_vector(7 downto 0);\n",
      "  signal sig3 : unsigned(3 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  tx <= buffer_tx;\n",
      "  \n",
      "\n",
      "  proc_serial_transmitter: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable temp1 : boolean;\n",
      "    variable temp2 : boolean;\n",
      "    variable temp3 : unsigned(3 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        s_proc_serial_transmitter <= state_0;\n",
      "        sig <= false;\n",
      "      else\n",
      "        case s_proc_serial_transmitter is\n",
      "          when state_0 =>\n",
      "            temp := sig1;\n",
      "            temp1 := not (temp);\n",
      "            if temp1 then\n",
      "              s_proc_serial_transmitter <= state_0;\n",
      "              sig <= true;\n",
      "            else\n",
      "              s_proc_serial_transmitter <= state_1;\n",
      "              sig <= false;\n",
      "              sig2 <= val;\n",
      "              sig3 <= unsigned'(\"1000\");\n",
      "            end if;\n",
      "          when state_1 =>\n",
      "            temp2 := (sig3 /= 0);\n",
      "            if temp2 then\n",
      "              s_proc_serial_transmitter <= state_1;\n",
      "              temp3 := (sig3) - (1);\n",
      "              sig3 <= temp3;\n",
      "              buffer_tx <= sig2(0);\n",
      "              sig2(6 downto 0) <= std_logic_vector(sig2(7 downto 1));\n",
      "            else\n",
      "              s_proc_serial_transmitter <= state_0;\n",
      "            end if;\n",
      "          when others =>\n",
      "            null;\n",
      "        end case;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  proc_use_transmitter: process(clk)\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        sig1 <= false;\n",
      "      else\n",
      "        sig1 <= false;\n",
      "        if sig then\n",
      "          assert sig;\n",
      "          val <= data;\n",
      "          sig1 <= true;\n",
      "        end if;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_TransmitterExample;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Bit, Unsigned, BitVector, Signal\n",
    "from cohdl import std\n",
    "\n",
    "# In this version of SerialTransmitter\n",
    "# the serialization logic is defined in its own\n",
    "# sequential context. send only transfers data\n",
    "# to that context and sets a start signal.\n",
    "class SerialTransmitter:\n",
    "    def __init__(self, clk, reset, tx):\n",
    "        # define local signals\n",
    "        self._start = Signal[bool](False)\n",
    "        self._data = Signal[BitVector[8]]()\n",
    "        self._ready = Signal[bool](False)\n",
    "\n",
    "        @std.sequential(clk, reset)\n",
    "        async def proc_serial_transmitter():\n",
    "            # wait for start signal\n",
    "            while not self._start:\n",
    "                self._ready <<= True\n",
    "            self._ready <<= False\n",
    "\n",
    "            # create a local copy of the data to send\n",
    "            buffer = Signal(self._data)\n",
    "            cnt = Signal[Unsigned[4]](8)\n",
    "\n",
    "            while cnt:\n",
    "                cnt <<= cnt - 1\n",
    "                tx.next = buffer[0]\n",
    "                buffer[6:0] <<= buffer[7:1]\n",
    "    \n",
    "    def ready(self):\n",
    "        return self._ready\n",
    "    \n",
    "    # not a coroutine, this method\n",
    "    # starts the transmit sequence in the parallel\n",
    "    # sequential context\n",
    "    def send(self, data):\n",
    "        # assert, that send only gets called when\n",
    "        # the transmitter is ready\n",
    "        assert self._ready\n",
    "        self._data <<= data\n",
    "        self._start ^= True\n",
    "\n",
    "\n",
    "class TransmitterExample(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    reset = Port.input(Bit)\n",
    "\n",
    "    data = Port.input(BitVector[8])\n",
    "    tx = Port.output(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "        reset = std.Reset(self.reset)\n",
    "\n",
    "        transmitter = SerialTransmitter(clk, reset, self.tx)\n",
    "\n",
    "        @std.sequential(clk, reset)\n",
    "        async def proc_use_transmitter():\n",
    "            await transmitter.ready()\n",
    "            transmitter.send(self.data)\n",
    "            # this process can do some other work for up to 8 clock cycles\n",
    "            # before the transmitter becomes ready again\n",
    "\n",
    "\n",
    "print(std.VhdlCompiler.to_string(TransmitterExample))\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.4"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "60ab8bcd754584b08389d6b054437a32e700a496bfd0359bc451192bf91e662c"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
