# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1000 6.4e-05 2048 0.12 1800 284672 79.7453 35.0597 1525.88 1044.89 2685.77 2685.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1000 6.4e-05 2048 0.12 1800 283392 80.4868 35.0808 1751.4 1044.58 2911.75 2911.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1000 6.4e-05 2048 0.12 1800 284160 79.7884 35.0335 1829.75 1044.09 2988.87 2989.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1000 6.4e-05 2048 0.12 1800 285696 79.808 35.0863 1718.78 1047.7 2881.57 2881.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1000 6.4e-05 2048 0.12 1800 284800 80.6774 35.1879 1732.51 1047.57 2896.15 2896.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1000 6.4e-05 2048 0.12 1800 279552 80.1126 34.8978 1744.41 1038.38 2897.99 2898.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1000 6.4e-05 2048 0.12 1800 280320 80.4937 34.9742 1754.93 1040.75 2911.35 2911.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1000 6.4e-05 2048 0.12 1800 282624 80.3515 35.0102 1712.33 1044.96 2872.85 2873.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1000 6.4e-05 2048 0.12 1800 282624 79.2957 34.8792 1727.31 1038.73 2880.41 2880.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1000 6.4e-05 2048 0.12 1800 281600 81.0058 35.1474 1840.9 1048.45 3005.69 3005.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1000 6.4e-05 2048 0.12 1800 278528 79.6985 34.7607 2130.11 1033.57 3278.33 3278.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1000 6.4e-05 2048 0.12 1800 285696 79.9643 35.1463 1505.86 1046.57 2667.75 2667.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1000 6.4e-05 2048 0.12 1800 285440 80.4213 35.1538 1522.38 1048 2686.17 2686.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1000 6.4e-05 2048 0.12 1800 285696 80.0288 35.1253 1511.72 1046.33 2673.41 2673.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1000 6.4e-05 2048 0.12 1800 283136 80.2337 35.1177 1537.74 1043.91 2697.21 2697.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1000 6.4e-05 2048 0.12 1800 284672 79.6732 35.0283 1566.43 1044.05 2725.38 2725.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1000 6.4e-05 2048 0.12 1800 283392 80.414 35.0986 1782.99 1045.49 2944.2 2944.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1000 6.4e-05 2048 0.12 1800 284160 79.7749 35.0527 1746.99 1043.95 2905.97 2906.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1000 6.4e-05 2048 0.12 1800 285696 79.7111 35.0802 1869.78 1046.72 3031.5 3031.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1000 6.4e-05 2048 0.12 1800 284800 80.5698 35.1928 1846.83 1047.4 3010.2 3010.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1000 6.4e-05 2048 0.12 1800 279552 80.0623 34.9234 1830.07 1039.29 2984.55 2984.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1000 6.4e-05 2048 0.12 1800 280320 80.465 34.9941 1802.33 1040.6 2958.6 2958.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1000 6.4e-05 2048 0.12 1800 282624 80.2689 34.9983 1742.69 1043.82 2901.97 2902.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1000 6.4e-05 2048 0.12 1800 282624 79.2346 34.9019 2033.78 1038.76 3186.87 3187.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1000 6.4e-05 2048 0.12 1800 281600 80.9939 35.2376 2034.01 1047.72 3198.16 3198.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1000 6.4e-05 2048 0.12 1800 278528 79.6874 34.7423 1835.47 1033.59 2983.68 2983.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1000 6.4e-05 2048 0.12 1800 284672 80.2164 35.0985 1422.83 1046.3 2584.65 2584.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1000 6.4e-05 2048 0.12 1800 284160 80.7087 35.3834 1598.04 1047.28 2761.62 2761.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1000 6.4e-05 2048 0.12 1800 284160 80.5889 35.168 1490.2 1047.6 2653.75 2653.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1000 6.4e-05 2048 0.12 1800 283136 80.1881 35.3048 1507.07 1044.17 2666.94 2667.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1000 6.4e-05 2048 0.12 1800 282624 80.3354 34.9858 1504.81 1044.76 2665.1 2665.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1000 6.4e-05 2048 0.12 1800 283392 80.3871 35.1533 1874.37 1045.47 3035.58 3035.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1000 6.4e-05 2048 0.12 1800 281088 79.6155 34.8815 1296.24 1038.63 2449.57 2449.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1000 6.4e-05 2048 0.12 1800 281600 80.4128 35.0822 1792.97 1044.8 2953.47 2953.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1000 6.4e-05 2048 0.12 1800 281600 80.2686 35.0406 1255.09 1045.15 2415.75 2415.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1000 6.4e-05 2048 0.12 1800 282624 80.5053 35.0589 1685.51 1047.72 2849 2849.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1000 6.4e-05 2048 0.12 1800 276480 80.6962 34.9656 1182.64 1038.9 2337.39 2337.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1000 6.4e-05 2048 0.12 1800 284800 80.5594 35.1815 1776.01 1047.19 2939.14 2939.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1000 6.4e-05 2048 0.12 1800 281600 80.9999 35.1507 1239.52 1048.57 2404.44 2404.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1000 6.4e-05 2048 0.12 1800 279552 80.0722 35.0571 2227.7 1039.51 3382.54 3382.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1000 6.4e-05 2048 0.12 1800 279552 79.9727 34.9363 1450.29 1038.85 2604.23 2604.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1000 6.4e-05 2048 0.12 1800 280320 80.5156 34.9936 2133.48 1040.35 3289.54 3289.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1000 6.4e-05 2048 0.12 1800 276480 79.967 34.741 1430.15 1031.5 2576.56 2576.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1000 6.4e-05 2048 0.12 1800 282624 80.2595 34.9901 2086.23 1044.84 3246.52 3246.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1000 6.4e-05 2048 0.12 1800 278528 79.6895 34.8069 1388.25 1033.57 2536.51 2536.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1000 6.4e-05 2048 0.12 1800 276480 80.7062 34.9411 1784.85 1039.5 2940.2 2940.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1000 6.4e-05 2048 0.12 1800 270336 80.0244 34.2795 1229.7 1022.73 2366.94 2367.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1000 6.4e-05 2048 0.12 1800 281600 80.9759 35.3116 1888.56 1048.57 3053.62 3053.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1000 6.4e-05 2048 0.12 1800 268800 81.9992 34.7218 1287.48 1031.04 2435.45 2435.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1000 6.4e-05 2048 0.12 1800 284672 80.19 35.0689 1403.66 1047.45 2566.58 2566.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1000 6.4e-05 2048 0.12 1800 284160 80.7514 35.2584 1485.21 1047.26 2648.69 2648.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1000 6.4e-05 2048 0.12 1800 284160 80.4947 35.1908 1465.42 1047.38 2628.68 2628.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1000 6.4e-05 2048 0.12 1800 282624 80.5343 35.0986 937.801 1046.7 2100.33 2100.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1000 6.4e-05 2048 0.12 1800 283136 80.1032 35.0633 1680.11 1044.18 2839.66 2839.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1000 6.4e-05 2048 0.12 1800 279552 80.0675 34.9344 1052.48 1039.29 2206.98 2207.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1000 6.4e-05 2048 0.12 1800 282624 80.222 34.9962 1613.37 1043.86 2772.64 2772.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1000 6.4e-05 2048 0.12 1800 282624 80.2581 35.0618 1061.58 1045.06 2222.15 2222.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1000 6.4e-05 2048 0.12 1800 283392 80.3876 35.2133 1793.52 1044.61 2953.94 2954.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1000 6.4e-05 2048 0.12 1800 281088 79.6285 34.9266 1246.77 1038.76 2400.29 2400.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1000 6.4e-05 2048 0.12 1800 281600 80.4221 35.0868 1689.69 1043.85 2849.24 2849.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1000 6.4e-05 2048 0.12 1800 281600 80.2639 35.0903 1213.43 1045.13 2374.11 2374.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1000 6.4e-05 2048 0.12 1800 282624 80.4836 35.0879 2181.74 1046.72 3344.24 3344.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1000 6.4e-05 2048 0.12 1800 276480 80.6816 35.0106 1362.3 1038.87 2517.07 2517.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1000 6.4e-05 2048 0.12 1800 284800 80.5798 35.3158 2157.08 1047.41 3320.59 3320.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1000 6.4e-05 2048 0.12 1800 281600 81.0028 35.1736 1449.44 1048.56 2614.38 2614.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1000 6.4e-05 2048 0.12 1800 279552 80.0791 35.0725 2074.59 1039.51 3229.48 3229.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1000 6.4e-05 2048 0.12 1800 279552 79.9863 34.8922 1375.67 1038.61 2529.35 2529.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1000 6.4e-05 2048 0.12 1800 280320 80.4767 34.991 2018.93 1041.38 3175.97 3176.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1000 6.4e-05 2048 0.12 1800 276480 79.9617 34.7497 1289.58 1030.51 2434.99 2435.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1000 6.4e-05 2048 0.12 1800 282624 80.2544 35.0371 1948.07 1044.06 3107.63 3107.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1000 6.4e-05 2048 0.12 1800 278528 79.6789 34.7792 1292.43 1033.21 2440.29 2440.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1000 6.4e-05 2048 0.12 1800 284672 80.1203 35.1375 1589.4 1047.43 2752.27 2752.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1000 6.4e-05 2048 0.12 1800 285440 80.3492 35.1602 1434.25 1047.21 2597.17 2597.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1000 6.4e-05 2048 0.12 1800 284160 79.7396 35.0359 922.675 1043.94 2081.59 2081.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1000 6.4e-05 2048 0.12 1800 284160 80.5112 35.1947 1519.15 1046.77 2681.82 2681.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1000 6.4e-05 2048 0.12 1800 282624 80.5433 35.0679 972.413 1046.88 2135.1 2135.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1000 6.4e-05 2048 0.12 1800 283136 80.0718 35.058 1631.4 1043.17 2789.9 2790.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1000 6.4e-05 2048 0.12 1800 279552 80.0798 34.8796 1011 1039.49 2165.64 2165.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1000 6.4e-05 2048 0.12 1800 282624 80.2476 35.0453 1676.01 1044.55 2836.05 2836.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1000 6.4e-05 2048 0.12 1800 282624 80.2613 34.9927 1098.6 1045.05 2259.1 2259.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1000 6.4e-05 2048 0.12 1800 283392 80.3914 35.1113 1786.17 1044.6 2946.47 2946.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1000 6.4e-05 2048 0.12 1800 281088 79.6231 35.0601 1275.42 1038.61 2428.91 2429.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1000 6.4e-05 2048 0.12 1800 284160 79.6876 35.0235 1743.59 1043.68 2902.19 2902.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1000 6.4e-05 2048 0.12 1800 281600 80.2974 34.9938 1218.59 1044.92 2379.01 2379.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1000 6.4e-05 2048 0.12 1800 282624 80.4658 35.0761 2114 1047.52 3277.26 3277.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1000 6.4e-05 2048 0.12 1800 276480 80.6943 34.8727 1388.16 1039.61 2543.53 2543.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1000 6.4e-05 2048 0.12 1800 284800 80.5602 35.2076 2128.86 1048.42 3293.25 3293.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1000 6.4e-05 2048 0.12 1800 281600 80.9629 35.1949 1414.53 1048.69 2579.57 2579.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1000 6.4e-05 2048 0.12 1800 279552 80.0621 34.8815 2028.6 1038.69 3182.44 3182.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1000 6.4e-05 2048 0.12 1800 279552 79.9977 34.896 1336.58 1038.99 2490.67 2490.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1000 6.4e-05 2048 0.12 1800 280320 80.466 35.1044 1973.19 1041.6 3130.57 3130.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1000 6.4e-05 2048 0.12 1800 276480 79.9769 34.73 1290.24 1030.78 2435.93 2436.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1000 6.4e-05 2048 0.12 1800 282624 80.242 35.0309 1904.44 1045.05 3064.97 3065.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1000 6.4e-05 2048 0.12 1800 278528 79.6902 34.7264 1323.95 1034.16 2472.73 2472.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1000 6.4e-05 2048 0.12 1824 283648 80.4605 35.2031 1407.08 1056.82 2579.78 2579.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1000 6.4e-05 2048 0.12 1824 282624 80.2788 34.9753 903.362 1043.9 2062.71 2062.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1000 6.4e-05 2048 0.12 1824 284160 80.7793 35.1949 1440.22 1047.27 2603.66 2603.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1000 6.4e-05 2048 0.12 1824 281600 80.4538 35.0633 917.303 1044.93 2077.95 2078.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1000 6.4e-05 2048 0.12 1824 284160 80.4152 35.1367 1562.95 1047.58 2726.28 2726.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1000 6.4e-05 2048 0.12 1824 282624 80.443 35.0893 997.168 1047.72 2160.62 2160.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1000 6.4e-05 2048 0.12 1824 281344 80.6646 35.1089 1523.83 1043.2 2683 2683.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1000 6.4e-05 2048 0.12 1824 279552 80.0874 35.0897 964.582 1038.28 2118.24 2118.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1000 6.4e-05 2048 0.12 1824 279552 80.2394 34.9594 792.048 1038.67 1946.11 1946.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1000 6.4e-05 2048 0.12 1824 282624 80.2539 35.0846 1535.09 1044.89 2695.52 2695.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1000 6.4e-05 2048 0.12 1824 282624 80.2665 35.0085 1023.32 1044.22 2183.01 2183.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1000 6.4e-05 2048 0.12 1824 276480 80.6983 34.9027 833.94 1038.68 1988.43 1988.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1000 6.4e-05 2048 0.12 1824 283392 80.3804 35.124 2220.21 1045.49 3381.39 3381.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1000 6.4e-05 2048 0.12 1824 281088 79.6162 34.9389 1384.98 1039.49 2539.23 2539.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1000 6.4e-05 2048 0.12 1824 276480 80.8966 34.9912 1125.95 1039.56 2281.6 2281.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1000 6.4e-05 2048 0.12 1824 281600 80.3962 35.0208 2050.58 1043.77 3209.95 3210.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1000 6.4e-05 2048 0.12 1824 281600 80.2581 35.1211 1385.32 1044.15 2545.04 2545.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1000 6.4e-05 2048 0.12 1824 276480 79.9775 34.7873 1138.26 1031.37 2284.6 2284.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1000 6.4e-05 2048 0.12 1824 282624 80.4756 35.0713 1955.4 1047.51 3118.65 3118.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1000 6.4e-05 2048 0.12 1824 276480 80.7216 34.8749 1241.86 1039.71 2397.37 2397.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1000 6.4e-05 2048 0.12 1824 276480 80.6389 35.0823 1084.38 1039.01 2239.32 2239.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1000 6.4e-05 2048 0.12 1824 281600 80.9965 35.1841 1921.5 1048.29 3086.17 3086.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1000 6.4e-05 2048 0.12 1824 281600 80.9997 35.1867 1332.09 1047.68 2496.15 2496.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1000 6.4e-05 2048 0.12 1824 268800 82.1535 34.7815 1058.8 1031.46 2207.39 2207.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1000 6.4e-05 2048 0.12 1824 279552 80.0827 34.8907 1847.13 1039.26 3001.56 3001.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1000 6.4e-05 2048 0.12 1824 279552 79.9803 35.0166 1291.47 1038.95 2445.62 2445.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1000 6.4e-05 2048 0.12 1824 279552 80.2194 35.0515 1064.76 1039.92 2220.14 2220.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1000 6.4e-05 2048 0.12 1824 280320 80.4891 34.9962 1815.76 1041.01 2972.45 2972.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1000 6.4e-05 2048 0.12 1824 276480 79.9455 34.9635 1289.05 1030.81 2434.96 2435.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1000 6.4e-05 2048 0.12 1824 264960 81.434 34.3726 1018.82 1020.65 2155.47 2155.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1000 6.4e-05 2048 0.12 1824 282624 80.2214 34.9984 1846.5 1044.84 3006.76 3006.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1000 6.4e-05 2048 0.12 1824 278528 79.7013 34.7527 1233.53 1033.58 2381.77 2381.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1000 6.4e-05 2048 0.12 1824 270336 79.9806 34.2793 1084.26 1022.71 2221.43 2221.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1000 6.4e-05 2048 0.12 1800 284672 80.1225 35.0761 1421.14 1046.54 2583.08 2583.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1000 6.4e-05 2048 0.12 1800 282624 80.2439 34.986 904.796 1043.66 2063.89 2064.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1000 6.4e-05 2048 0.12 1800 284160 80.6661 35.1724 1598.13 1047.28 2761.45 2761.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1000 6.4e-05 2048 0.12 1800 281600 80.4139 35.0823 1015.8 1044.65 2176.15 2176.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1000 6.4e-05 2048 0.12 1800 280320 80.4788 35.1115 829.624 1040.6 1986.01 1986.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1000 6.4e-05 2048 0.12 1800 284160 80.4459 35.1287 1484.97 1047.36 2648.11 2648.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1000 6.4e-05 2048 0.12 1800 282624 80.4976 35.0576 969.05 1047.73 2132.54 2132.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1000 6.4e-05 2048 0.12 1800 281088 79.6163 34.9635 791.16 1038.77 1944.71 1944.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1000 6.4e-05 2048 0.12 1800 283136 80.0609 35.0822 2121.76 1044.09 3281.19 3281.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1000 6.4e-05 2048 0.12 1800 279552 80.0717 34.963 1320.8 1039.3 2475.33 2475.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1000 6.4e-05 2048 0.12 1800 279552 80.2264 35.027 1074.05 1039.66 2229.16 2229.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1000 6.4e-05 2048 0.12 1800 282624 80.226 35.0361 1969.18 1044.68 3129.33 3129.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1000 6.4e-05 2048 0.12 1800 282624 80.2653 34.9987 1246.71 1044.32 2406.5 2406.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1000 6.4e-05 2048 0.12 1800 276480 80.7044 34.9758 994.236 1039.63 2149.74 2149.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1000 6.4e-05 2048 0.12 1800 283392 80.3758 35.1744 2028.14 1044.6 3188.49 3188.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1000 6.4e-05 2048 0.12 1800 281088 79.5987 34.9136 1311.9 1038.39 2465 2465.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1000 6.4e-05 2048 0.12 1800 276480 80.8846 34.9225 1137.51 1038.79 2292.32 2292.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1000 6.4e-05 2048 0.12 1800 276480 80.6072 34.9043 1011.2 1039.74 2166.65 2166.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1000 6.4e-05 2048 0.12 1800 281600 80.3778 35.0249 1892.49 1044.9 3052.99 3053.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1000 6.4e-05 2048 0.12 1800 281600 80.2489 35.1388 1284.3 1044.89 2444.78 2444.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1000 6.4e-05 2048 0.12 1800 276480 79.9525 34.7827 1059.4 1031.74 2206.09 2206.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1000 6.4e-05 2048 0.12 1800 276480 81.7385 35.0945 1045.62 1044.8 2207.45 2207.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1000 6.4e-05 2048 0.12 1800 282624 80.4441 35.074 1787.88 1046.74 2950.34 2950.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1000 6.4e-05 2048 0.12 1800 276480 80.6471 34.9006 1247.39 1039.72 2402.85 2403.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1000 6.4e-05 2048 0.12 1800 276480 80.5812 34.859 1029.23 1039.16 2184.02 2184.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1000 6.4e-05 2048 0.12 1800 270336 79.9989 34.2776 948.068 1022.81 2085.35 2085.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1000 6.4e-05 2048 0.12 1800 284800 80.5193 35.1822 1868.63 1047.22 3031.76 3031.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1000 6.4e-05 2048 0.12 1800 281600 80.9692 35.1519 1262.19 1048.77 2427.28 2427.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1000 6.4e-05 2048 0.12 1800 278400 79.7824 34.794 1081.03 1031.7 2227.51 2227.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1000 6.4e-05 2048 0.12 1800 268800 82.0174 34.7771 958.303 1032.43 2107.72 2107.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1000 6.4e-05 2048 0.12 1824 282624 80.4846 35.0495 1536.69 1046.57 2698.99 2699.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1000 6.4e-05 2048 0.12 1824 280576 80.4797 35.0257 981.69 1045.25 2142.64 2142.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1000 6.4e-05 2048 0.12 1824 282624 80.4637 35.1407 820.664 1046.72 1983.19 1983.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1000 6.4e-05 2048 0.12 1824 282880 80.8289 35.1514 1487.49 1047.69 2651.36 2651.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1000 6.4e-05 2048 0.12 1824 281600 80.4225 35.0461 972.767 1044.09 2132.52 2132.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1000 6.4e-05 2048 0.12 1824 280320 80.481 34.9849 790.256 1050.6 1956.52 1956.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1000 6.4e-05 2048 0.12 1824 282624 80.5892 35.1252 2078.83 1047.76 3242.52 3242.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1000 6.4e-05 2048 0.12 1824 282624 80.4532 35.0616 1309.48 1046.89 2472.08 2472.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1000 6.4e-05 2048 0.12 1824 276480 80.7036 34.8885 1033.15 1039.47 2188.4 2188.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1000 6.4e-05 2048 0.12 1824 276480 80.7031 35.0889 873.815 1039.54 2029.34 2029.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1000 6.4e-05 2048 0.12 1824 281344 80.573 35.0624 1913.2 1044.08 3073.11 3073.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1000 6.4e-05 2048 0.12 1824 279552 80.0849 34.9 1201.51 1039.4 2356.1 2356.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1000 6.4e-05 2048 0.12 1824 279552 80.2219 34.9518 989.004 1039.09 2143.46 2143.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1000 6.4e-05 2048 0.12 1824 279552 79.9861 34.9026 889.538 1039.81 2044.44 2044.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1000 6.4e-05 2048 0.12 1824 280576 80.5168 34.9925 1836.35 1044.76 2996.82 2996.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1000 6.4e-05 2048 0.12 1824 278528 80.9114 35.0039 1179.24 1044.94 2340.3 2340.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1000 6.4e-05 2048 0.12 1824 276480 80.6723 34.8471 976.456 1038.47 2130.65 2130.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1000 6.4e-05 2048 0.12 1824 270336 81.7618 34.798 843.569 1034.65 1994.98 1995.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1000 6.4e-05 2048 0.12 1824 281088 80.7356 35.0761 1809.96 1044.59 2970.56 2970.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1000 6.4e-05 2048 0.12 1824 276480 80.7229 34.9743 1243.15 1038.6 2397.64 2397.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1000 6.4e-05 2048 0.12 1824 276480 80.9185 34.9752 1052.92 1039.79 2208.8 2208.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1000 6.4e-05 2048 0.12 1824 276480 80.6172 34.9795 1056.53 1039.76 2212.09 2212.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1000 6.4e-05 2048 0.12 1824 281600 80.4021 35.0851 1798.75 1043.91 2958.35 2958.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1000 6.4e-05 2048 0.12 1824 281600 80.2785 35.1235 1290.65 1045.09 2451.35 2451.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1000 6.4e-05 2048 0.12 1824 276480 79.9643 34.7044 1047.04 1030.64 2192.54 2192.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1000 6.4e-05 2048 0.12 1824 276480 81.7709 35.0003 979.014 1045.44 2141.43 2141.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1000 6.4e-05 2048 0.12 1800 283648 80.3621 35.0474 1601.47 1047.42 2764.5 2764.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1000 6.4e-05 2048 0.12 1800 282624 80.1867 35.1208 1012.86 1044.63 2173 2173.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1000 6.4e-05 2048 0.12 1800 282624 80.4648 35.074 832.623 1046.88 1995.24 1995.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1000 6.4e-05 2048 0.12 1800 284160 80.6421 35.1642 1490.75 1047.26 2654.01 2654.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1000 6.4e-05 2048 0.12 1800 281600 80.4477 35.1622 950.465 1044.1 2110.38 2110.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1000 6.4e-05 2048 0.12 1800 280320 80.4788 35.0159 788.158 1040.54 1944.38 1944.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1000 6.4e-05 2048 0.12 1800 281600 80.3083 35.039 681.583 1054.38 1851.51 1851.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1000 6.4e-05 2048 0.12 1800 282624 80.5748 35.1732 2026.44 1046.41 3188.8 3188.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1000 6.4e-05 2048 0.12 1800 282624 80.4495 35.1173 1263.65 1046.73 2426.14 2426.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1000 6.4e-05 2048 0.12 1800 276480 80.7077 34.8959 1007.45 1039.35 2162.6 2162.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1000 6.4e-05 2048 0.12 1800 276480 80.6921 34.8938 857.43 1039.72 2012.93 2013.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1000 6.4e-05 2048 0.12 1800 281344 80.5543 35.1684 1846.17 1043.33 3005.44 3005.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1000 6.4e-05 2048 0.12 1800 279552 80.07 34.902 1168.75 1039.32 2323.66 2323.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1000 6.4e-05 2048 0.12 1800 279552 80.2298 34.919 959.603 1039.66 2114.61 2114.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1000 6.4e-05 2048 0.12 1800 279552 79.9863 34.9162 863.66 1039.55 2018.31 2018.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1000 6.4e-05 2048 0.12 1800 282624 80.2237 35.0842 1834.51 1044.76 2994.78 2994.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1000 6.4e-05 2048 0.12 1800 282624 80.2683 34.9933 1192.39 1045.19 2353.07 2353.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1000 6.4e-05 2048 0.12 1800 276480 80.6839 34.8673 982.551 1038.9 2137.2 2137.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1000 6.4e-05 2048 0.12 1800 278528 79.6778 34.7424 872.992 1033.28 2020.88 2021.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1000 6.4e-05 2048 0.12 1800 281088 80.7317 35.0984 1876.54 1044.6 3037.17 3037.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1000 6.4e-05 2048 0.12 1800 276480 80.6928 34.8983 1314.95 1039.49 2470.24 2470.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1000 6.4e-05 2048 0.12 1800 276480 80.918 35.0696 1082.93 1039.56 2238.67 2238.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1000 6.4e-05 2048 0.12 1800 276480 80.6226 34.9614 1032.37 1039.99 2188.13 2188.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1000 6.4e-05 2048 0.12 1800 264960 81.4108 34.3056 904.875 1021.51 2042.3 2042.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1000 6.4e-05 2048 0.12 1800 281600 80.3944 35.0331 1821.12 1043.91 2980.65 2980.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1000 6.4e-05 2048 0.12 1800 281600 80.2955 35.0012 1258.82 1045.14 2419.44 2419.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1000 6.4e-05 2048 0.12 1800 276480 79.9868 34.8255 1048.24 1031.62 2194.87 2195.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1000 6.4e-05 2048 0.12 1800 276480 81.7524 35.0286 968.32 1044.59 2129.89 2130.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1000 6.4e-05 2048 0.12 1800 268800 82.0013 34.8065 901.069 1032.02 2050.1 2050.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1000 6.4e-05 2048 0.12 1800 284672 80.0974 35.1109 1473.48 1046.52 2635.42 2635.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1000 6.4e-05 2048 0.12 1800 282624 80.2068 34.9853 962.49 1044.78 2122.67 2122.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1000 6.4e-05 2048 0.12 1800 282624 80.5113 35.0787 778.6 1047.49 1941.88 1942.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1000 6.4e-05 2048 0.12 1800 282624 80.274 35.0124 675.347 1044.26 1835.08 1835.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1000 6.4e-05 2048 0.12 1800 284160 80.5913 35.178 2040.21 1047.26 3203.45 3203.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1000 6.4e-05 2048 0.12 1800 281600 80.4134 35.0363 1258.83 1044.11 2418.6 2418.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1000 6.4e-05 2048 0.12 1800 280320 80.4863 34.9827 1021.73 1041.84 2179.24 2179.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1000 6.4e-05 2048 0.12 1800 281600 80.2832 35.0033 869.7 1045.01 2030.2 2030.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1000 6.4e-05 2048 0.12 1800 284160 80.3639 35.0904 1869.67 1047.57 3032.89 3033.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1000 6.4e-05 2048 0.12 1800 282624 80.4999 35.2381 1169.56 1046.45 2331.95 2332.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1000 6.4e-05 2048 0.12 1800 281088 79.6288 34.8876 955.11 1038.99 2108.81 2108.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1000 6.4e-05 2048 0.12 1800 276480 80.7032 34.9081 849.733 1039.87 2005.41 2005.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1000 6.4e-05 2048 0.12 1800 276480 79.9744 35.0433 735.845 1032.01 1883.07 1883.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1000 6.4e-05 2048 0.12 1800 283136 80.0605 35.1191 1778.47 1044.3 2938.14 2938.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1000 6.4e-05 2048 0.12 1800 279552 80.0741 34.8959 1119.98 1038.6 2273.76 2273.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1000 6.4e-05 2048 0.12 1800 279552 80.199 34.9738 937.21 1039.98 2092.57 2092.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1000 6.4e-05 2048 0.12 1800 279552 79.967 34.8774 824.288 1038.83 1978.16 1978.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1000 6.4e-05 2048 0.12 1800 277760 80.2021 34.9284 723.441 1034.31 1873.08 1873.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1000 6.4e-05 2048 0.12 1800 282624 80.211 34.9995 1676.29 1045.15 2836.85 2836.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1000 6.4e-05 2048 0.12 1800 282624 80.276 35.0496 1136.38 1045.31 2297.22 2297.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1000 6.4e-05 2048 0.12 1800 276480 80.6822 34.8956 924.423 1038.73 2078.92 2079.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1000 6.4e-05 2048 0.12 1800 278528 79.7079 34.7338 855.044 1034.67 2004.36 2004.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1000 6.4e-05 2048 0.12 1800 276480 81.7531 35.0136 775.982 1045.45 1938.39 1938.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1000 6.4e-05 2048 0.12 1856 283648 80.383 35.0618 1481.67 1047.55 2644.87 2645.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1000 6.4e-05 2048 0.12 1856 282624 80.2253 35.055 948.95 1043.66 2108.09 2108.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1000 6.4e-05 2048 0.12 1856 282624 80.5002 35.1584 782.267 1046.73 1944.85 1945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1000 6.4e-05 2048 0.12 1856 282624 80.2701 35.0295 677.574 1043.82 1836.9 1837.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1000 6.4e-05 2048 0.12 1856 284160 80.561 35.1374 2006.38 1047.23 3169.52 3169.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1000 6.4e-05 2048 0.12 1856 281600 80.4241 35.0728 1215.87 1044.69 2376.25 2376.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1000 6.4e-05 2048 0.12 1856 280320 80.4884 34.9867 1000.69 1041.47 2157.84 2158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1000 6.4e-05 2048 0.12 1856 281600 80.3023 35.0614 862.254 1045.01 2022.84 2023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1000 6.4e-05 2048 0.12 1856 281600 81.0081 35.2233 787.539 1047.67 1951.65 1951.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1000 6.4e-05 2048 0.12 1856 282624 80.5441 35.1156 1839.27 1046.38 3001.5 3001.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1000 6.4e-05 2048 0.12 1856 282624 80.4676 35.1887 1150.16 1047.71 2313.73 2313.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1000 6.4e-05 2048 0.12 1856 276480 80.7493 34.9701 925.454 1038.79 2080.15 2080.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1000 6.4e-05 2048 0.12 1856 276480 80.6663 34.9208 825.191 1039.62 1980.59 1980.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1000 6.4e-05 2048 0.12 1856 276480 79.9899 34.721 723.219 1031.49 1869.63 1869.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1000 6.4e-05 2048 0.12 1856 281344 80.5572 35.156 1721.53 1044.17 2881.61 2881.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1000 6.4e-05 2048 0.12 1856 279552 80.0712 34.9184 1084.55 1039.41 2239.15 2239.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1000 6.4e-05 2048 0.12 1856 279552 80.2343 34.9973 917.561 1039.06 2072.05 2072.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1000 6.4e-05 2048 0.12 1856 279552 80.0175 34.8737 808.09 1039.17 1962.35 1962.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1000 6.4e-05 2048 0.12 1856 277760 80.2296 34.968 709.948 1034.36 1859.7 1859.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1000 6.4e-05 2048 0.12 1856 282624 80.2092 34.9962 1693.27 1043.91 2852.59 2852.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1000 6.4e-05 2048 0.12 1856 282624 80.2572 35.0324 1136.07 1043.82 2295.38 2295.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1000 6.4e-05 2048 0.12 1856 276480 80.6989 34.8508 920.962 1039.47 2076.19 2076.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1000 6.4e-05 2048 0.12 1856 278528 79.6963 34.7567 848.043 1033.42 1996.12 1996.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1000 6.4e-05 2048 0.12 1856 276480 81.7159 35.1814 776.524 1044.71 1938.34 1938.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1000 6.4e-05 2048 0.12 1856 270336 79.9775 34.3163 716.287 1022.66 1853.43 1853.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1000 6.4e-05 2048 0.12 1920 279040 81.6144 35.0843 2167.45 1046.49 3330.84 3331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1000 6.4e-05 2048 0.12 1920 278528 81.4979 35.0599 1683.25 1047.41 2847.42 2847.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1000 6.4e-05 2048 0.12 1920 276480 81.5774 35.0737 1083.4 1044.66 2244.92 2245.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1000 6.4e-05 2048 0.12 1920 276480 82.0627 35.0746 883.136 1047.67 2048.13 2048.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1000 6.4e-05 2048 0.12 1920 274432 82.2401 34.9998 782.9 1044.08 1944.41 1944.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1000 6.4e-05 2048 0.12 1920 276480 81.5506 35.108 725.54 1045.12 1887.52 1887.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1000 6.4e-05 2048 0.12 1920 270336 82.3764 34.891 654.619 1039.6 1811.68 1811.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1000 6.4e-05 2048 0.12 1920 272384 81.888 34.8544 622.86 1039.68 1779.48 1779.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1000 6.4e-05 2048 0.12 1920 270336 81.7824 34.818 585.495 1034.4 1736.7 1736.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1000 6.4e-05 2048 0.12 1800 279552 80.1799 34.8618 1700.59 1039.8 2855.63 2855.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1000 6.4e-05 2048 0.12 1856 279552 80.182 34.9546 1703.25 1038.82 2857.41 2857.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1000 6.4e-05 2048 0.12 1800 277760 80.357 35.0106 1748.31 1033.94 2897.83 2897.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1000 6.4e-05 2048 0.12 1824 277760 80.4338 34.8775 1773.4 1035.15 2924.06 2924.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1000 6.4e-05 2048 0.12 1824 282624 80.4413 35.0085 1778.28 1044.93 2938.86 2939.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1000 6.4e-05 2048 0.12 1824 276480 79.8859 34.9304 972.396 1031.31 2118.72 2118.87
