// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_entry153.h"
#include "dense_resource_3.h"
#include "relu_1.h"
#include "dense_resource_1.h"
#include "relu.h"
#include "dense_resource.h"
#include "relu_2.h"
#include "dense_resource_2.h"
#include "softmax_latency.h"
#include "fifo_w256_d2_A.h"
#include "fifo_w16_d2_A.h"
#include "fifo_w6_d2_A.h"
#include "start_for_dense_rpcA.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 19
    sc_in< sc_lv<256> > fc1_input_V;
    sc_out< sc_lv<16> > layer13_out_0_V;
    sc_out< sc_lv<16> > layer13_out_1_V;
    sc_out< sc_lv<16> > layer13_out_2_V;
    sc_out< sc_lv<16> > layer13_out_3_V;
    sc_out< sc_lv<16> > layer13_out_4_V;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > fc1_input_V_ap_vld;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > layer13_out_0_V_ap_vld;
    sc_out< sc_logic > layer13_out_1_V_ap_vld;
    sc_out< sc_logic > layer13_out_2_V_ap_vld;
    sc_out< sc_logic > layer13_out_3_V_ap_vld;
    sc_out< sc_logic > layer13_out_4_V_ap_vld;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    myproject_entry153* myproject_entry153_U0;
    dense_resource_3* dense_resource_3_U0;
    relu_1* relu_1_U0;
    dense_resource_1* dense_resource_1_U0;
    relu* relu_U0;
    dense_resource* dense_resource_U0;
    relu_2* relu_2_U0;
    dense_resource_2* dense_resource_2_U0;
    softmax_latency* softmax_latency_U0;
    fifo_w256_d2_A* fc1_input_V_c_U;
    fifo_w16_d2_A* layer2_out_0_V_1_U;
    fifo_w16_d2_A* layer2_out_1_V_1_U;
    fifo_w16_d2_A* layer2_out_2_V_1_U;
    fifo_w16_d2_A* layer2_out_3_V_1_U;
    fifo_w16_d2_A* layer2_out_4_V_1_U;
    fifo_w16_d2_A* layer2_out_5_V_1_U;
    fifo_w16_d2_A* layer2_out_6_V_1_U;
    fifo_w16_d2_A* layer2_out_7_V_1_U;
    fifo_w16_d2_A* layer2_out_8_V_1_U;
    fifo_w16_d2_A* layer2_out_9_V_1_U;
    fifo_w16_d2_A* layer2_out_10_V_1_U;
    fifo_w16_d2_A* layer2_out_11_V_1_U;
    fifo_w16_d2_A* layer2_out_12_V_1_U;
    fifo_w16_d2_A* layer2_out_13_V_1_U;
    fifo_w16_d2_A* layer2_out_14_V_1_U;
    fifo_w16_d2_A* layer2_out_15_V_1_U;
    fifo_w16_d2_A* layer2_out_16_V_1_U;
    fifo_w16_d2_A* layer2_out_17_V_1_U;
    fifo_w16_d2_A* layer2_out_18_V_1_U;
    fifo_w16_d2_A* layer2_out_19_V_1_U;
    fifo_w16_d2_A* layer2_out_20_V_1_U;
    fifo_w16_d2_A* layer2_out_21_V_1_U;
    fifo_w16_d2_A* layer2_out_22_V_1_U;
    fifo_w16_d2_A* layer2_out_23_V_1_U;
    fifo_w16_d2_A* layer2_out_24_V_1_U;
    fifo_w16_d2_A* layer2_out_25_V_1_U;
    fifo_w16_d2_A* layer2_out_26_V_1_U;
    fifo_w16_d2_A* layer2_out_27_V_1_U;
    fifo_w16_d2_A* layer2_out_28_V_1_U;
    fifo_w16_d2_A* layer2_out_29_V_1_U;
    fifo_w16_d2_A* layer2_out_30_V_1_U;
    fifo_w16_d2_A* layer2_out_31_V_1_U;
    fifo_w16_d2_A* layer2_out_32_V_1_U;
    fifo_w16_d2_A* layer2_out_33_V_1_U;
    fifo_w16_d2_A* layer2_out_34_V_1_U;
    fifo_w16_d2_A* layer2_out_35_V_1_U;
    fifo_w16_d2_A* layer2_out_36_V_1_U;
    fifo_w16_d2_A* layer2_out_37_V_1_U;
    fifo_w16_d2_A* layer2_out_38_V_1_U;
    fifo_w16_d2_A* layer2_out_39_V_1_U;
    fifo_w16_d2_A* layer2_out_40_V_1_U;
    fifo_w16_d2_A* layer2_out_41_V_1_U;
    fifo_w16_d2_A* layer2_out_42_V_1_U;
    fifo_w16_d2_A* layer2_out_43_V_1_U;
    fifo_w16_d2_A* layer2_out_44_V_1_U;
    fifo_w16_d2_A* layer2_out_45_V_1_U;
    fifo_w16_d2_A* layer2_out_46_V_1_U;
    fifo_w16_d2_A* layer2_out_47_V_1_U;
    fifo_w16_d2_A* layer2_out_48_V_1_U;
    fifo_w16_d2_A* layer2_out_49_V_1_U;
    fifo_w16_d2_A* layer2_out_50_V_1_U;
    fifo_w16_d2_A* layer2_out_51_V_1_U;
    fifo_w16_d2_A* layer2_out_52_V_1_U;
    fifo_w16_d2_A* layer2_out_53_V_1_U;
    fifo_w16_d2_A* layer2_out_54_V_1_U;
    fifo_w16_d2_A* layer2_out_55_V_1_U;
    fifo_w16_d2_A* layer2_out_56_V_1_U;
    fifo_w16_d2_A* layer2_out_57_V_1_U;
    fifo_w16_d2_A* layer2_out_58_V_1_U;
    fifo_w16_d2_A* layer2_out_59_V_1_U;
    fifo_w16_d2_A* layer2_out_60_V_1_U;
    fifo_w16_d2_A* layer2_out_61_V_1_U;
    fifo_w16_d2_A* layer2_out_62_V_1_U;
    fifo_w16_d2_A* layer2_out_63_V_1_U;
    fifo_w6_d2_A* layer4_out_0_V_1_U;
    fifo_w6_d2_A* layer4_out_1_V_1_U;
    fifo_w6_d2_A* layer4_out_2_V_1_U;
    fifo_w6_d2_A* layer4_out_3_V_1_U;
    fifo_w6_d2_A* layer4_out_4_V_1_U;
    fifo_w6_d2_A* layer4_out_5_V_1_U;
    fifo_w6_d2_A* layer4_out_6_V_1_U;
    fifo_w6_d2_A* layer4_out_7_V_1_U;
    fifo_w6_d2_A* layer4_out_8_V_1_U;
    fifo_w6_d2_A* layer4_out_9_V_1_U;
    fifo_w6_d2_A* layer4_out_10_V_1_U;
    fifo_w6_d2_A* layer4_out_11_V_1_U;
    fifo_w6_d2_A* layer4_out_12_V_1_U;
    fifo_w6_d2_A* layer4_out_13_V_1_U;
    fifo_w6_d2_A* layer4_out_14_V_1_U;
    fifo_w6_d2_A* layer4_out_15_V_1_U;
    fifo_w6_d2_A* layer4_out_16_V_1_U;
    fifo_w6_d2_A* layer4_out_17_V_1_U;
    fifo_w6_d2_A* layer4_out_18_V_1_U;
    fifo_w6_d2_A* layer4_out_19_V_1_U;
    fifo_w6_d2_A* layer4_out_20_V_1_U;
    fifo_w6_d2_A* layer4_out_21_V_1_U;
    fifo_w6_d2_A* layer4_out_22_V_1_U;
    fifo_w6_d2_A* layer4_out_23_V_1_U;
    fifo_w6_d2_A* layer4_out_24_V_1_U;
    fifo_w6_d2_A* layer4_out_25_V_1_U;
    fifo_w6_d2_A* layer4_out_26_V_1_U;
    fifo_w6_d2_A* layer4_out_27_V_1_U;
    fifo_w6_d2_A* layer4_out_28_V_1_U;
    fifo_w6_d2_A* layer4_out_29_V_1_U;
    fifo_w6_d2_A* layer4_out_30_V_1_U;
    fifo_w6_d2_A* layer4_out_31_V_1_U;
    fifo_w6_d2_A* layer4_out_32_V_1_U;
    fifo_w6_d2_A* layer4_out_33_V_1_U;
    fifo_w6_d2_A* layer4_out_34_V_1_U;
    fifo_w6_d2_A* layer4_out_35_V_1_U;
    fifo_w6_d2_A* layer4_out_36_V_1_U;
    fifo_w6_d2_A* layer4_out_37_V_1_U;
    fifo_w6_d2_A* layer4_out_38_V_1_U;
    fifo_w6_d2_A* layer4_out_39_V_1_U;
    fifo_w6_d2_A* layer4_out_40_V_1_U;
    fifo_w6_d2_A* layer4_out_41_V_1_U;
    fifo_w6_d2_A* layer4_out_42_V_1_U;
    fifo_w6_d2_A* layer4_out_43_V_1_U;
    fifo_w6_d2_A* layer4_out_44_V_1_U;
    fifo_w6_d2_A* layer4_out_45_V_1_U;
    fifo_w6_d2_A* layer4_out_46_V_1_U;
    fifo_w6_d2_A* layer4_out_47_V_1_U;
    fifo_w6_d2_A* layer4_out_48_V_1_U;
    fifo_w6_d2_A* layer4_out_49_V_1_U;
    fifo_w6_d2_A* layer4_out_50_V_1_U;
    fifo_w6_d2_A* layer4_out_51_V_1_U;
    fifo_w6_d2_A* layer4_out_52_V_1_U;
    fifo_w6_d2_A* layer4_out_53_V_1_U;
    fifo_w6_d2_A* layer4_out_54_V_1_U;
    fifo_w6_d2_A* layer4_out_55_V_1_U;
    fifo_w6_d2_A* layer4_out_56_V_1_U;
    fifo_w6_d2_A* layer4_out_57_V_1_U;
    fifo_w6_d2_A* layer4_out_58_V_1_U;
    fifo_w6_d2_A* layer4_out_59_V_1_U;
    fifo_w6_d2_A* layer4_out_60_V_1_U;
    fifo_w6_d2_A* layer4_out_61_V_1_U;
    fifo_w6_d2_A* layer4_out_62_V_1_U;
    fifo_w6_d2_A* layer4_out_63_V_1_U;
    fifo_w16_d2_A* layer5_out_0_V_1_U;
    fifo_w16_d2_A* layer5_out_1_V_1_U;
    fifo_w16_d2_A* layer5_out_2_V_1_U;
    fifo_w16_d2_A* layer5_out_3_V_1_U;
    fifo_w16_d2_A* layer5_out_4_V_1_U;
    fifo_w16_d2_A* layer5_out_5_V_1_U;
    fifo_w16_d2_A* layer5_out_6_V_1_U;
    fifo_w16_d2_A* layer5_out_7_V_1_U;
    fifo_w16_d2_A* layer5_out_8_V_1_U;
    fifo_w16_d2_A* layer5_out_9_V_1_U;
    fifo_w16_d2_A* layer5_out_10_V_1_U;
    fifo_w16_d2_A* layer5_out_11_V_1_U;
    fifo_w16_d2_A* layer5_out_12_V_1_U;
    fifo_w16_d2_A* layer5_out_13_V_1_U;
    fifo_w16_d2_A* layer5_out_14_V_1_U;
    fifo_w16_d2_A* layer5_out_15_V_1_U;
    fifo_w16_d2_A* layer5_out_16_V_1_U;
    fifo_w16_d2_A* layer5_out_17_V_1_U;
    fifo_w16_d2_A* layer5_out_18_V_1_U;
    fifo_w16_d2_A* layer5_out_19_V_1_U;
    fifo_w16_d2_A* layer5_out_20_V_1_U;
    fifo_w16_d2_A* layer5_out_21_V_1_U;
    fifo_w16_d2_A* layer5_out_22_V_1_U;
    fifo_w16_d2_A* layer5_out_23_V_1_U;
    fifo_w16_d2_A* layer5_out_24_V_1_U;
    fifo_w16_d2_A* layer5_out_25_V_1_U;
    fifo_w16_d2_A* layer5_out_26_V_1_U;
    fifo_w16_d2_A* layer5_out_27_V_1_U;
    fifo_w16_d2_A* layer5_out_28_V_1_U;
    fifo_w16_d2_A* layer5_out_29_V_1_U;
    fifo_w16_d2_A* layer5_out_30_V_1_U;
    fifo_w16_d2_A* layer5_out_31_V_1_U;
    fifo_w6_d2_A* layer7_out_0_V_1_U;
    fifo_w6_d2_A* layer7_out_1_V_1_U;
    fifo_w6_d2_A* layer7_out_2_V_1_U;
    fifo_w6_d2_A* layer7_out_3_V_1_U;
    fifo_w6_d2_A* layer7_out_4_V_1_U;
    fifo_w6_d2_A* layer7_out_5_V_1_U;
    fifo_w6_d2_A* layer7_out_6_V_1_U;
    fifo_w6_d2_A* layer7_out_7_V_1_U;
    fifo_w6_d2_A* layer7_out_8_V_1_U;
    fifo_w6_d2_A* layer7_out_9_V_1_U;
    fifo_w6_d2_A* layer7_out_10_V_1_U;
    fifo_w6_d2_A* layer7_out_11_V_1_U;
    fifo_w6_d2_A* layer7_out_12_V_1_U;
    fifo_w6_d2_A* layer7_out_13_V_1_U;
    fifo_w6_d2_A* layer7_out_14_V_1_U;
    fifo_w6_d2_A* layer7_out_15_V_1_U;
    fifo_w6_d2_A* layer7_out_16_V_1_U;
    fifo_w6_d2_A* layer7_out_17_V_1_U;
    fifo_w6_d2_A* layer7_out_18_V_1_U;
    fifo_w6_d2_A* layer7_out_19_V_1_U;
    fifo_w6_d2_A* layer7_out_20_V_1_U;
    fifo_w6_d2_A* layer7_out_21_V_1_U;
    fifo_w6_d2_A* layer7_out_22_V_1_U;
    fifo_w6_d2_A* layer7_out_23_V_1_U;
    fifo_w6_d2_A* layer7_out_24_V_1_U;
    fifo_w6_d2_A* layer7_out_25_V_1_U;
    fifo_w6_d2_A* layer7_out_26_V_1_U;
    fifo_w6_d2_A* layer7_out_27_V_1_U;
    fifo_w6_d2_A* layer7_out_28_V_1_U;
    fifo_w6_d2_A* layer7_out_29_V_1_U;
    fifo_w6_d2_A* layer7_out_30_V_1_U;
    fifo_w6_d2_A* layer7_out_31_V_1_U;
    fifo_w16_d2_A* layer8_out_0_V_1_U;
    fifo_w16_d2_A* layer8_out_1_V_1_U;
    fifo_w16_d2_A* layer8_out_2_V_1_U;
    fifo_w16_d2_A* layer8_out_3_V_1_U;
    fifo_w16_d2_A* layer8_out_4_V_1_U;
    fifo_w16_d2_A* layer8_out_5_V_1_U;
    fifo_w16_d2_A* layer8_out_6_V_1_U;
    fifo_w16_d2_A* layer8_out_7_V_1_U;
    fifo_w16_d2_A* layer8_out_8_V_1_U;
    fifo_w16_d2_A* layer8_out_9_V_1_U;
    fifo_w16_d2_A* layer8_out_10_V_1_U;
    fifo_w16_d2_A* layer8_out_11_V_1_U;
    fifo_w16_d2_A* layer8_out_12_V_1_U;
    fifo_w16_d2_A* layer8_out_13_V_1_U;
    fifo_w16_d2_A* layer8_out_14_V_1_U;
    fifo_w16_d2_A* layer8_out_15_V_1_U;
    fifo_w16_d2_A* layer8_out_16_V_1_U;
    fifo_w16_d2_A* layer8_out_17_V_1_U;
    fifo_w16_d2_A* layer8_out_18_V_1_U;
    fifo_w16_d2_A* layer8_out_19_V_1_U;
    fifo_w16_d2_A* layer8_out_20_V_1_U;
    fifo_w16_d2_A* layer8_out_21_V_1_U;
    fifo_w16_d2_A* layer8_out_22_V_1_U;
    fifo_w16_d2_A* layer8_out_23_V_1_U;
    fifo_w16_d2_A* layer8_out_24_V_1_U;
    fifo_w16_d2_A* layer8_out_25_V_1_U;
    fifo_w16_d2_A* layer8_out_26_V_1_U;
    fifo_w16_d2_A* layer8_out_27_V_1_U;
    fifo_w16_d2_A* layer8_out_28_V_1_U;
    fifo_w16_d2_A* layer8_out_29_V_1_U;
    fifo_w16_d2_A* layer8_out_30_V_1_U;
    fifo_w16_d2_A* layer8_out_31_V_1_U;
    fifo_w6_d2_A* layer10_out_0_V_1_U;
    fifo_w6_d2_A* layer10_out_1_V_1_U;
    fifo_w6_d2_A* layer10_out_2_V_1_U;
    fifo_w6_d2_A* layer10_out_3_V_1_U;
    fifo_w6_d2_A* layer10_out_4_V_1_U;
    fifo_w6_d2_A* layer10_out_5_V_1_U;
    fifo_w6_d2_A* layer10_out_6_V_1_U;
    fifo_w6_d2_A* layer10_out_7_V_1_U;
    fifo_w6_d2_A* layer10_out_8_V_1_U;
    fifo_w6_d2_A* layer10_out_9_V_1_U;
    fifo_w6_d2_A* layer10_out_10_V_1_U;
    fifo_w6_d2_A* layer10_out_11_V_1_U;
    fifo_w6_d2_A* layer10_out_12_V_1_U;
    fifo_w6_d2_A* layer10_out_13_V_1_U;
    fifo_w6_d2_A* layer10_out_14_V_1_U;
    fifo_w6_d2_A* layer10_out_15_V_1_U;
    fifo_w6_d2_A* layer10_out_16_V_1_U;
    fifo_w6_d2_A* layer10_out_17_V_1_U;
    fifo_w6_d2_A* layer10_out_18_V_1_U;
    fifo_w6_d2_A* layer10_out_19_V_1_U;
    fifo_w6_d2_A* layer10_out_20_V_1_U;
    fifo_w6_d2_A* layer10_out_21_V_1_U;
    fifo_w6_d2_A* layer10_out_22_V_1_U;
    fifo_w6_d2_A* layer10_out_23_V_1_U;
    fifo_w6_d2_A* layer10_out_24_V_1_U;
    fifo_w6_d2_A* layer10_out_25_V_1_U;
    fifo_w6_d2_A* layer10_out_26_V_1_U;
    fifo_w6_d2_A* layer10_out_27_V_1_U;
    fifo_w6_d2_A* layer10_out_28_V_1_U;
    fifo_w6_d2_A* layer10_out_29_V_1_U;
    fifo_w6_d2_A* layer10_out_30_V_1_U;
    fifo_w6_d2_A* layer10_out_31_V_1_U;
    fifo_w16_d2_A* layer11_out_0_V_1_U;
    fifo_w16_d2_A* layer11_out_1_V_1_U;
    fifo_w16_d2_A* layer11_out_2_V_1_U;
    fifo_w16_d2_A* layer11_out_3_V_1_U;
    fifo_w16_d2_A* layer11_out_4_V_1_U;
    start_for_dense_rpcA* start_for_dense_rpcA_U;
    sc_signal< sc_logic > myproject_entry153_U0_ap_start;
    sc_signal< sc_logic > myproject_entry153_U0_ap_done;
    sc_signal< sc_logic > myproject_entry153_U0_ap_continue;
    sc_signal< sc_logic > myproject_entry153_U0_ap_idle;
    sc_signal< sc_logic > myproject_entry153_U0_ap_ready;
    sc_signal< sc_logic > myproject_entry153_U0_start_out;
    sc_signal< sc_logic > myproject_entry153_U0_start_write;
    sc_signal< sc_lv<256> > myproject_entry153_U0_fc1_input_V_c_din;
    sc_signal< sc_logic > myproject_entry153_U0_fc1_input_V_c_write;
    sc_signal< sc_logic > dense_resource_3_U0_ap_start;
    sc_signal< sc_logic > dense_resource_3_U0_ap_done;
    sc_signal< sc_logic > dense_resource_3_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_3_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_3_U0_ap_ready;
    sc_signal< sc_logic > dense_resource_3_U0_data_V_read;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_0_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_0_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_1_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_1_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_2_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_2_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_3_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_3_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_4_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_4_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_5_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_5_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_6_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_6_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_7_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_7_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_8_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_8_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_9_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_9_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_10_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_10_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_11_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_11_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_12_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_12_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_13_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_13_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_14_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_14_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_15_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_15_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_16_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_16_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_17_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_17_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_18_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_18_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_19_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_19_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_20_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_20_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_21_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_21_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_22_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_22_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_23_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_23_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_24_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_24_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_25_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_25_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_26_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_26_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_27_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_27_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_28_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_28_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_29_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_29_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_30_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_30_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_31_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_31_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_32_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_32_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_33_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_33_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_34_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_34_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_35_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_35_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_36_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_36_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_37_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_37_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_38_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_38_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_39_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_39_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_40_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_40_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_41_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_41_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_42_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_42_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_43_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_43_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_44_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_44_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_45_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_45_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_46_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_46_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_47_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_47_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_48_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_48_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_49_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_49_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_50_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_50_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_51_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_51_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_52_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_52_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_53_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_53_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_54_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_54_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_55_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_55_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_56_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_56_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_57_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_57_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_58_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_58_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_59_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_59_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_60_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_60_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_61_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_61_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_62_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_62_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_3_U0_res_63_V;
    sc_signal< sc_logic > dense_resource_3_U0_res_63_V_ap_vld;
    sc_signal< sc_logic > ap_channel_done_layer2_out_63_V_1;
    sc_signal< sc_logic > layer2_out_63_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_63_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_63_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_62_V_1;
    sc_signal< sc_logic > layer2_out_62_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_62_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_62_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_61_V_1;
    sc_signal< sc_logic > layer2_out_61_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_61_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_61_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_60_V_1;
    sc_signal< sc_logic > layer2_out_60_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_60_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_60_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_59_V_1;
    sc_signal< sc_logic > layer2_out_59_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_59_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_59_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_58_V_1;
    sc_signal< sc_logic > layer2_out_58_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_58_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_58_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_57_V_1;
    sc_signal< sc_logic > layer2_out_57_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_57_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_57_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_56_V_1;
    sc_signal< sc_logic > layer2_out_56_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_56_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_56_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_55_V_1;
    sc_signal< sc_logic > layer2_out_55_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_55_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_55_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_54_V_1;
    sc_signal< sc_logic > layer2_out_54_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_54_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_54_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_53_V_1;
    sc_signal< sc_logic > layer2_out_53_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_53_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_53_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_52_V_1;
    sc_signal< sc_logic > layer2_out_52_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_52_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_52_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_51_V_1;
    sc_signal< sc_logic > layer2_out_51_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_51_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_51_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_50_V_1;
    sc_signal< sc_logic > layer2_out_50_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_50_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_50_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_49_V_1;
    sc_signal< sc_logic > layer2_out_49_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_49_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_49_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_48_V_1;
    sc_signal< sc_logic > layer2_out_48_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_48_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_48_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_47_V_1;
    sc_signal< sc_logic > layer2_out_47_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_47_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_47_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_46_V_1;
    sc_signal< sc_logic > layer2_out_46_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_46_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_46_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_45_V_1;
    sc_signal< sc_logic > layer2_out_45_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_45_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_45_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_44_V_1;
    sc_signal< sc_logic > layer2_out_44_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_44_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_44_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_43_V_1;
    sc_signal< sc_logic > layer2_out_43_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_43_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_43_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_42_V_1;
    sc_signal< sc_logic > layer2_out_42_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_42_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_42_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_41_V_1;
    sc_signal< sc_logic > layer2_out_41_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_41_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_41_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_40_V_1;
    sc_signal< sc_logic > layer2_out_40_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_40_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_40_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_39_V_1;
    sc_signal< sc_logic > layer2_out_39_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_39_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_39_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_38_V_1;
    sc_signal< sc_logic > layer2_out_38_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_38_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_38_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_37_V_1;
    sc_signal< sc_logic > layer2_out_37_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_37_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_37_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_36_V_1;
    sc_signal< sc_logic > layer2_out_36_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_36_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_36_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_35_V_1;
    sc_signal< sc_logic > layer2_out_35_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_35_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_35_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_34_V_1;
    sc_signal< sc_logic > layer2_out_34_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_34_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_34_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_33_V_1;
    sc_signal< sc_logic > layer2_out_33_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_33_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_33_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_32_V_1;
    sc_signal< sc_logic > layer2_out_32_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_32_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_32_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_31_V_1;
    sc_signal< sc_logic > layer2_out_31_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_31_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_31_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_30_V_1;
    sc_signal< sc_logic > layer2_out_30_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_30_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_30_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_29_V_1;
    sc_signal< sc_logic > layer2_out_29_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_29_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_29_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_28_V_1;
    sc_signal< sc_logic > layer2_out_28_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_28_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_28_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_27_V_1;
    sc_signal< sc_logic > layer2_out_27_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_27_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_27_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_26_V_1;
    sc_signal< sc_logic > layer2_out_26_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_26_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_26_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_25_V_1;
    sc_signal< sc_logic > layer2_out_25_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_25_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_25_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_24_V_1;
    sc_signal< sc_logic > layer2_out_24_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_24_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_24_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_23_V_1;
    sc_signal< sc_logic > layer2_out_23_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_23_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_23_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_22_V_1;
    sc_signal< sc_logic > layer2_out_22_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_22_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_22_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_21_V_1;
    sc_signal< sc_logic > layer2_out_21_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_21_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_21_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_20_V_1;
    sc_signal< sc_logic > layer2_out_20_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_20_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_20_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_19_V_1;
    sc_signal< sc_logic > layer2_out_19_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_19_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_19_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_18_V_1;
    sc_signal< sc_logic > layer2_out_18_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_18_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_18_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_17_V_1;
    sc_signal< sc_logic > layer2_out_17_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_17_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_17_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_16_V_1;
    sc_signal< sc_logic > layer2_out_16_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_16_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_16_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_15_V_1;
    sc_signal< sc_logic > layer2_out_15_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_15_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_15_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_14_V_1;
    sc_signal< sc_logic > layer2_out_14_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_14_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_14_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_13_V_1;
    sc_signal< sc_logic > layer2_out_13_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_13_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_13_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_12_V_1;
    sc_signal< sc_logic > layer2_out_12_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_12_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_12_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_11_V_1;
    sc_signal< sc_logic > layer2_out_11_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_11_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_11_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_10_V_1;
    sc_signal< sc_logic > layer2_out_10_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_10_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_10_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_9_V_1;
    sc_signal< sc_logic > layer2_out_9_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_9_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_9_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_8_V_1;
    sc_signal< sc_logic > layer2_out_8_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_8_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_8_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_7_V_1;
    sc_signal< sc_logic > layer2_out_7_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_7_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_7_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_6_V_1;
    sc_signal< sc_logic > layer2_out_6_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_6_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_6_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_5_V_1;
    sc_signal< sc_logic > layer2_out_5_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_5_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_5_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_4_V_1;
    sc_signal< sc_logic > layer2_out_4_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_4_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_4_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_3_V_1;
    sc_signal< sc_logic > layer2_out_3_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_3_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_3_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_2_V_1;
    sc_signal< sc_logic > layer2_out_2_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_2_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_2_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_1_V_1;
    sc_signal< sc_logic > layer2_out_1_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_1_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_1_V_1;
    sc_signal< sc_logic > ap_channel_done_layer2_out_0_V_1;
    sc_signal< sc_logic > layer2_out_0_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_0_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_0_V_1;
    sc_signal< sc_logic > relu_1_U0_ap_start;
    sc_signal< sc_logic > relu_1_U0_ap_done;
    sc_signal< sc_logic > relu_1_U0_ap_continue;
    sc_signal< sc_logic > relu_1_U0_ap_idle;
    sc_signal< sc_logic > relu_1_U0_ap_ready;
    sc_signal< sc_lv<6> > relu_1_U0_res_0_V;
    sc_signal< sc_logic > relu_1_U0_res_0_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_1_V;
    sc_signal< sc_logic > relu_1_U0_res_1_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_2_V;
    sc_signal< sc_logic > relu_1_U0_res_2_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_3_V;
    sc_signal< sc_logic > relu_1_U0_res_3_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_4_V;
    sc_signal< sc_logic > relu_1_U0_res_4_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_5_V;
    sc_signal< sc_logic > relu_1_U0_res_5_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_6_V;
    sc_signal< sc_logic > relu_1_U0_res_6_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_7_V;
    sc_signal< sc_logic > relu_1_U0_res_7_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_8_V;
    sc_signal< sc_logic > relu_1_U0_res_8_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_9_V;
    sc_signal< sc_logic > relu_1_U0_res_9_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_10_V;
    sc_signal< sc_logic > relu_1_U0_res_10_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_11_V;
    sc_signal< sc_logic > relu_1_U0_res_11_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_12_V;
    sc_signal< sc_logic > relu_1_U0_res_12_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_13_V;
    sc_signal< sc_logic > relu_1_U0_res_13_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_14_V;
    sc_signal< sc_logic > relu_1_U0_res_14_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_15_V;
    sc_signal< sc_logic > relu_1_U0_res_15_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_16_V;
    sc_signal< sc_logic > relu_1_U0_res_16_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_17_V;
    sc_signal< sc_logic > relu_1_U0_res_17_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_18_V;
    sc_signal< sc_logic > relu_1_U0_res_18_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_19_V;
    sc_signal< sc_logic > relu_1_U0_res_19_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_20_V;
    sc_signal< sc_logic > relu_1_U0_res_20_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_21_V;
    sc_signal< sc_logic > relu_1_U0_res_21_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_22_V;
    sc_signal< sc_logic > relu_1_U0_res_22_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_23_V;
    sc_signal< sc_logic > relu_1_U0_res_23_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_24_V;
    sc_signal< sc_logic > relu_1_U0_res_24_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_25_V;
    sc_signal< sc_logic > relu_1_U0_res_25_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_26_V;
    sc_signal< sc_logic > relu_1_U0_res_26_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_27_V;
    sc_signal< sc_logic > relu_1_U0_res_27_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_28_V;
    sc_signal< sc_logic > relu_1_U0_res_28_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_29_V;
    sc_signal< sc_logic > relu_1_U0_res_29_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_30_V;
    sc_signal< sc_logic > relu_1_U0_res_30_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_31_V;
    sc_signal< sc_logic > relu_1_U0_res_31_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_32_V;
    sc_signal< sc_logic > relu_1_U0_res_32_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_33_V;
    sc_signal< sc_logic > relu_1_U0_res_33_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_34_V;
    sc_signal< sc_logic > relu_1_U0_res_34_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_35_V;
    sc_signal< sc_logic > relu_1_U0_res_35_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_36_V;
    sc_signal< sc_logic > relu_1_U0_res_36_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_37_V;
    sc_signal< sc_logic > relu_1_U0_res_37_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_38_V;
    sc_signal< sc_logic > relu_1_U0_res_38_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_39_V;
    sc_signal< sc_logic > relu_1_U0_res_39_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_40_V;
    sc_signal< sc_logic > relu_1_U0_res_40_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_41_V;
    sc_signal< sc_logic > relu_1_U0_res_41_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_42_V;
    sc_signal< sc_logic > relu_1_U0_res_42_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_43_V;
    sc_signal< sc_logic > relu_1_U0_res_43_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_44_V;
    sc_signal< sc_logic > relu_1_U0_res_44_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_45_V;
    sc_signal< sc_logic > relu_1_U0_res_45_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_46_V;
    sc_signal< sc_logic > relu_1_U0_res_46_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_47_V;
    sc_signal< sc_logic > relu_1_U0_res_47_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_48_V;
    sc_signal< sc_logic > relu_1_U0_res_48_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_49_V;
    sc_signal< sc_logic > relu_1_U0_res_49_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_50_V;
    sc_signal< sc_logic > relu_1_U0_res_50_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_51_V;
    sc_signal< sc_logic > relu_1_U0_res_51_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_52_V;
    sc_signal< sc_logic > relu_1_U0_res_52_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_53_V;
    sc_signal< sc_logic > relu_1_U0_res_53_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_54_V;
    sc_signal< sc_logic > relu_1_U0_res_54_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_55_V;
    sc_signal< sc_logic > relu_1_U0_res_55_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_56_V;
    sc_signal< sc_logic > relu_1_U0_res_56_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_57_V;
    sc_signal< sc_logic > relu_1_U0_res_57_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_58_V;
    sc_signal< sc_logic > relu_1_U0_res_58_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_59_V;
    sc_signal< sc_logic > relu_1_U0_res_59_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_60_V;
    sc_signal< sc_logic > relu_1_U0_res_60_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_61_V;
    sc_signal< sc_logic > relu_1_U0_res_61_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_62_V;
    sc_signal< sc_logic > relu_1_U0_res_62_V_ap_vld;
    sc_signal< sc_lv<6> > relu_1_U0_res_63_V;
    sc_signal< sc_logic > relu_1_U0_res_63_V_ap_vld;
    sc_signal< sc_logic > ap_channel_done_layer4_out_63_V_1;
    sc_signal< sc_logic > layer4_out_63_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_63_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_63_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_62_V_1;
    sc_signal< sc_logic > layer4_out_62_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_62_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_62_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_61_V_1;
    sc_signal< sc_logic > layer4_out_61_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_61_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_61_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_60_V_1;
    sc_signal< sc_logic > layer4_out_60_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_60_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_60_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_59_V_1;
    sc_signal< sc_logic > layer4_out_59_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_59_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_59_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_58_V_1;
    sc_signal< sc_logic > layer4_out_58_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_58_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_58_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_57_V_1;
    sc_signal< sc_logic > layer4_out_57_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_57_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_57_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_56_V_1;
    sc_signal< sc_logic > layer4_out_56_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_56_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_56_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_55_V_1;
    sc_signal< sc_logic > layer4_out_55_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_55_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_55_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_54_V_1;
    sc_signal< sc_logic > layer4_out_54_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_54_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_54_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_53_V_1;
    sc_signal< sc_logic > layer4_out_53_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_53_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_53_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_52_V_1;
    sc_signal< sc_logic > layer4_out_52_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_52_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_52_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_51_V_1;
    sc_signal< sc_logic > layer4_out_51_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_51_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_51_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_50_V_1;
    sc_signal< sc_logic > layer4_out_50_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_50_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_50_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_49_V_1;
    sc_signal< sc_logic > layer4_out_49_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_49_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_49_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_48_V_1;
    sc_signal< sc_logic > layer4_out_48_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_48_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_48_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_47_V_1;
    sc_signal< sc_logic > layer4_out_47_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_47_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_47_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_46_V_1;
    sc_signal< sc_logic > layer4_out_46_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_46_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_46_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_45_V_1;
    sc_signal< sc_logic > layer4_out_45_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_45_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_45_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_44_V_1;
    sc_signal< sc_logic > layer4_out_44_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_44_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_44_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_43_V_1;
    sc_signal< sc_logic > layer4_out_43_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_43_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_43_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_42_V_1;
    sc_signal< sc_logic > layer4_out_42_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_42_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_42_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_41_V_1;
    sc_signal< sc_logic > layer4_out_41_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_41_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_41_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_40_V_1;
    sc_signal< sc_logic > layer4_out_40_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_40_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_40_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_39_V_1;
    sc_signal< sc_logic > layer4_out_39_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_39_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_39_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_38_V_1;
    sc_signal< sc_logic > layer4_out_38_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_38_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_38_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_37_V_1;
    sc_signal< sc_logic > layer4_out_37_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_37_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_37_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_36_V_1;
    sc_signal< sc_logic > layer4_out_36_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_36_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_36_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_35_V_1;
    sc_signal< sc_logic > layer4_out_35_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_35_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_35_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_34_V_1;
    sc_signal< sc_logic > layer4_out_34_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_34_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_34_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_33_V_1;
    sc_signal< sc_logic > layer4_out_33_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_33_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_33_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_32_V_1;
    sc_signal< sc_logic > layer4_out_32_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_32_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_32_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_31_V_1;
    sc_signal< sc_logic > layer4_out_31_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_31_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_31_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_30_V_1;
    sc_signal< sc_logic > layer4_out_30_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_30_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_30_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_29_V_1;
    sc_signal< sc_logic > layer4_out_29_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_29_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_29_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_28_V_1;
    sc_signal< sc_logic > layer4_out_28_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_28_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_28_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_27_V_1;
    sc_signal< sc_logic > layer4_out_27_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_27_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_27_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_26_V_1;
    sc_signal< sc_logic > layer4_out_26_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_26_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_26_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_25_V_1;
    sc_signal< sc_logic > layer4_out_25_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_25_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_25_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_24_V_1;
    sc_signal< sc_logic > layer4_out_24_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_24_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_24_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_23_V_1;
    sc_signal< sc_logic > layer4_out_23_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_23_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_23_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_22_V_1;
    sc_signal< sc_logic > layer4_out_22_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_22_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_22_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_21_V_1;
    sc_signal< sc_logic > layer4_out_21_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_21_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_21_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_20_V_1;
    sc_signal< sc_logic > layer4_out_20_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_20_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_20_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_19_V_1;
    sc_signal< sc_logic > layer4_out_19_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_19_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_19_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_18_V_1;
    sc_signal< sc_logic > layer4_out_18_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_18_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_18_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_17_V_1;
    sc_signal< sc_logic > layer4_out_17_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_17_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_17_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_16_V_1;
    sc_signal< sc_logic > layer4_out_16_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_16_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_16_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_15_V_1;
    sc_signal< sc_logic > layer4_out_15_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_15_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_15_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_14_V_1;
    sc_signal< sc_logic > layer4_out_14_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_14_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_14_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_13_V_1;
    sc_signal< sc_logic > layer4_out_13_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_13_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_13_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_12_V_1;
    sc_signal< sc_logic > layer4_out_12_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_12_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_12_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_11_V_1;
    sc_signal< sc_logic > layer4_out_11_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_11_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_11_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_10_V_1;
    sc_signal< sc_logic > layer4_out_10_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_10_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_10_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_9_V_1;
    sc_signal< sc_logic > layer4_out_9_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_9_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_9_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_8_V_1;
    sc_signal< sc_logic > layer4_out_8_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_8_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_8_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_7_V_1;
    sc_signal< sc_logic > layer4_out_7_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_7_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_7_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_6_V_1;
    sc_signal< sc_logic > layer4_out_6_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_6_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_6_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_5_V_1;
    sc_signal< sc_logic > layer4_out_5_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_5_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_5_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_4_V_1;
    sc_signal< sc_logic > layer4_out_4_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_4_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_4_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_3_V_1;
    sc_signal< sc_logic > layer4_out_3_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_3_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_3_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_2_V_1;
    sc_signal< sc_logic > layer4_out_2_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_2_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_2_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_1_V_1;
    sc_signal< sc_logic > layer4_out_1_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_1_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_1_V_1;
    sc_signal< sc_logic > ap_channel_done_layer4_out_0_V_1;
    sc_signal< sc_logic > layer4_out_0_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_0_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_0_V_1;
    sc_signal< sc_logic > dense_resource_1_U0_ap_start;
    sc_signal< sc_logic > dense_resource_1_U0_ap_done;
    sc_signal< sc_logic > dense_resource_1_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_1_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_1_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_0_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_0_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_1_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_1_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_2_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_2_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_3_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_3_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_4_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_4_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_5_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_5_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_6_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_6_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_7_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_7_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_8_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_8_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_9_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_9_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_10_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_10_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_11_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_11_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_12_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_12_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_13_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_13_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_14_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_14_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_15_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_15_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_16_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_16_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_17_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_17_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_18_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_18_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_19_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_19_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_20_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_20_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_21_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_21_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_22_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_22_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_23_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_23_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_24_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_24_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_25_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_25_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_26_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_26_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_27_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_27_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_28_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_28_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_29_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_29_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_30_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_30_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_1_U0_res_31_V;
    sc_signal< sc_logic > dense_resource_1_U0_res_31_V_ap_vld;
    sc_signal< sc_logic > ap_channel_done_layer5_out_31_V_1;
    sc_signal< sc_logic > layer5_out_31_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_31_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_31_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_30_V_1;
    sc_signal< sc_logic > layer5_out_30_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_30_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_30_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_29_V_1;
    sc_signal< sc_logic > layer5_out_29_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_29_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_29_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_28_V_1;
    sc_signal< sc_logic > layer5_out_28_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_28_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_28_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_27_V_1;
    sc_signal< sc_logic > layer5_out_27_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_27_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_27_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_26_V_1;
    sc_signal< sc_logic > layer5_out_26_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_26_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_26_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_25_V_1;
    sc_signal< sc_logic > layer5_out_25_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_25_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_25_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_24_V_1;
    sc_signal< sc_logic > layer5_out_24_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_24_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_24_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_23_V_1;
    sc_signal< sc_logic > layer5_out_23_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_23_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_23_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_22_V_1;
    sc_signal< sc_logic > layer5_out_22_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_22_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_22_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_21_V_1;
    sc_signal< sc_logic > layer5_out_21_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_21_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_21_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_20_V_1;
    sc_signal< sc_logic > layer5_out_20_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_20_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_20_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_19_V_1;
    sc_signal< sc_logic > layer5_out_19_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_19_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_19_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_18_V_1;
    sc_signal< sc_logic > layer5_out_18_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_18_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_18_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_17_V_1;
    sc_signal< sc_logic > layer5_out_17_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_17_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_17_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_16_V_1;
    sc_signal< sc_logic > layer5_out_16_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_16_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_16_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_15_V_1;
    sc_signal< sc_logic > layer5_out_15_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_15_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_15_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_14_V_1;
    sc_signal< sc_logic > layer5_out_14_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_14_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_14_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_13_V_1;
    sc_signal< sc_logic > layer5_out_13_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_13_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_13_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_12_V_1;
    sc_signal< sc_logic > layer5_out_12_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_12_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_12_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_11_V_1;
    sc_signal< sc_logic > layer5_out_11_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_11_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_11_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_10_V_1;
    sc_signal< sc_logic > layer5_out_10_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_10_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_10_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_9_V_1;
    sc_signal< sc_logic > layer5_out_9_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_9_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_9_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_8_V_1;
    sc_signal< sc_logic > layer5_out_8_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_8_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_8_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_7_V_1;
    sc_signal< sc_logic > layer5_out_7_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_7_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_7_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_6_V_1;
    sc_signal< sc_logic > layer5_out_6_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_6_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_6_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_5_V_1;
    sc_signal< sc_logic > layer5_out_5_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_5_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_5_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_4_V_1;
    sc_signal< sc_logic > layer5_out_4_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_4_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_4_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_3_V_1;
    sc_signal< sc_logic > layer5_out_3_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_3_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_3_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_2_V_1;
    sc_signal< sc_logic > layer5_out_2_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_2_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_2_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_1_V_1;
    sc_signal< sc_logic > layer5_out_1_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_1_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_1_V_1;
    sc_signal< sc_logic > ap_channel_done_layer5_out_0_V_1;
    sc_signal< sc_logic > layer5_out_0_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_0_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_0_V_1;
    sc_signal< sc_logic > relu_U0_ap_start;
    sc_signal< sc_logic > relu_U0_ap_done;
    sc_signal< sc_logic > relu_U0_ap_continue;
    sc_signal< sc_logic > relu_U0_ap_idle;
    sc_signal< sc_logic > relu_U0_ap_ready;
    sc_signal< sc_lv<6> > relu_U0_res_0_V;
    sc_signal< sc_logic > relu_U0_res_0_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_1_V;
    sc_signal< sc_logic > relu_U0_res_1_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_2_V;
    sc_signal< sc_logic > relu_U0_res_2_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_3_V;
    sc_signal< sc_logic > relu_U0_res_3_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_4_V;
    sc_signal< sc_logic > relu_U0_res_4_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_5_V;
    sc_signal< sc_logic > relu_U0_res_5_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_6_V;
    sc_signal< sc_logic > relu_U0_res_6_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_7_V;
    sc_signal< sc_logic > relu_U0_res_7_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_8_V;
    sc_signal< sc_logic > relu_U0_res_8_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_9_V;
    sc_signal< sc_logic > relu_U0_res_9_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_10_V;
    sc_signal< sc_logic > relu_U0_res_10_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_11_V;
    sc_signal< sc_logic > relu_U0_res_11_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_12_V;
    sc_signal< sc_logic > relu_U0_res_12_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_13_V;
    sc_signal< sc_logic > relu_U0_res_13_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_14_V;
    sc_signal< sc_logic > relu_U0_res_14_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_15_V;
    sc_signal< sc_logic > relu_U0_res_15_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_16_V;
    sc_signal< sc_logic > relu_U0_res_16_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_17_V;
    sc_signal< sc_logic > relu_U0_res_17_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_18_V;
    sc_signal< sc_logic > relu_U0_res_18_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_19_V;
    sc_signal< sc_logic > relu_U0_res_19_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_20_V;
    sc_signal< sc_logic > relu_U0_res_20_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_21_V;
    sc_signal< sc_logic > relu_U0_res_21_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_22_V;
    sc_signal< sc_logic > relu_U0_res_22_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_23_V;
    sc_signal< sc_logic > relu_U0_res_23_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_24_V;
    sc_signal< sc_logic > relu_U0_res_24_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_25_V;
    sc_signal< sc_logic > relu_U0_res_25_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_26_V;
    sc_signal< sc_logic > relu_U0_res_26_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_27_V;
    sc_signal< sc_logic > relu_U0_res_27_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_28_V;
    sc_signal< sc_logic > relu_U0_res_28_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_29_V;
    sc_signal< sc_logic > relu_U0_res_29_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_30_V;
    sc_signal< sc_logic > relu_U0_res_30_V_ap_vld;
    sc_signal< sc_lv<6> > relu_U0_res_31_V;
    sc_signal< sc_logic > relu_U0_res_31_V_ap_vld;
    sc_signal< sc_logic > ap_channel_done_layer7_out_31_V_1;
    sc_signal< sc_logic > layer7_out_31_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_31_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_31_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_30_V_1;
    sc_signal< sc_logic > layer7_out_30_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_30_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_30_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_29_V_1;
    sc_signal< sc_logic > layer7_out_29_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_29_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_29_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_28_V_1;
    sc_signal< sc_logic > layer7_out_28_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_28_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_28_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_27_V_1;
    sc_signal< sc_logic > layer7_out_27_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_27_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_27_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_26_V_1;
    sc_signal< sc_logic > layer7_out_26_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_26_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_26_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_25_V_1;
    sc_signal< sc_logic > layer7_out_25_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_25_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_25_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_24_V_1;
    sc_signal< sc_logic > layer7_out_24_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_24_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_24_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_23_V_1;
    sc_signal< sc_logic > layer7_out_23_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_23_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_23_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_22_V_1;
    sc_signal< sc_logic > layer7_out_22_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_22_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_22_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_21_V_1;
    sc_signal< sc_logic > layer7_out_21_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_21_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_21_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_20_V_1;
    sc_signal< sc_logic > layer7_out_20_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_20_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_20_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_19_V_1;
    sc_signal< sc_logic > layer7_out_19_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_19_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_19_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_18_V_1;
    sc_signal< sc_logic > layer7_out_18_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_18_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_18_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_17_V_1;
    sc_signal< sc_logic > layer7_out_17_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_17_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_17_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_16_V_1;
    sc_signal< sc_logic > layer7_out_16_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_16_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_16_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_15_V_1;
    sc_signal< sc_logic > layer7_out_15_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_15_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_15_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_14_V_1;
    sc_signal< sc_logic > layer7_out_14_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_14_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_14_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_13_V_1;
    sc_signal< sc_logic > layer7_out_13_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_13_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_13_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_12_V_1;
    sc_signal< sc_logic > layer7_out_12_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_12_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_12_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_11_V_1;
    sc_signal< sc_logic > layer7_out_11_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_11_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_11_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_10_V_1;
    sc_signal< sc_logic > layer7_out_10_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_10_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_10_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_9_V_1;
    sc_signal< sc_logic > layer7_out_9_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_9_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_9_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_8_V_1;
    sc_signal< sc_logic > layer7_out_8_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_8_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_8_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_7_V_1;
    sc_signal< sc_logic > layer7_out_7_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_7_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_7_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_6_V_1;
    sc_signal< sc_logic > layer7_out_6_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_6_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_6_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_5_V_1;
    sc_signal< sc_logic > layer7_out_5_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_5_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_5_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_4_V_1;
    sc_signal< sc_logic > layer7_out_4_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_4_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_4_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_3_V_1;
    sc_signal< sc_logic > layer7_out_3_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_3_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_3_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_2_V_1;
    sc_signal< sc_logic > layer7_out_2_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_2_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_2_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_1_V_1;
    sc_signal< sc_logic > layer7_out_1_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_1_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_1_V_1;
    sc_signal< sc_logic > ap_channel_done_layer7_out_0_V_1;
    sc_signal< sc_logic > layer7_out_0_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_0_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_0_V_1;
    sc_signal< sc_logic > dense_resource_U0_ap_start;
    sc_signal< sc_logic > dense_resource_U0_ap_done;
    sc_signal< sc_logic > dense_resource_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_U0_res_0_V;
    sc_signal< sc_logic > dense_resource_U0_res_0_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_1_V;
    sc_signal< sc_logic > dense_resource_U0_res_1_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_2_V;
    sc_signal< sc_logic > dense_resource_U0_res_2_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_3_V;
    sc_signal< sc_logic > dense_resource_U0_res_3_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_4_V;
    sc_signal< sc_logic > dense_resource_U0_res_4_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_5_V;
    sc_signal< sc_logic > dense_resource_U0_res_5_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_6_V;
    sc_signal< sc_logic > dense_resource_U0_res_6_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_7_V;
    sc_signal< sc_logic > dense_resource_U0_res_7_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_8_V;
    sc_signal< sc_logic > dense_resource_U0_res_8_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_9_V;
    sc_signal< sc_logic > dense_resource_U0_res_9_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_10_V;
    sc_signal< sc_logic > dense_resource_U0_res_10_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_11_V;
    sc_signal< sc_logic > dense_resource_U0_res_11_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_12_V;
    sc_signal< sc_logic > dense_resource_U0_res_12_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_13_V;
    sc_signal< sc_logic > dense_resource_U0_res_13_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_14_V;
    sc_signal< sc_logic > dense_resource_U0_res_14_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_15_V;
    sc_signal< sc_logic > dense_resource_U0_res_15_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_16_V;
    sc_signal< sc_logic > dense_resource_U0_res_16_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_17_V;
    sc_signal< sc_logic > dense_resource_U0_res_17_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_18_V;
    sc_signal< sc_logic > dense_resource_U0_res_18_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_19_V;
    sc_signal< sc_logic > dense_resource_U0_res_19_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_20_V;
    sc_signal< sc_logic > dense_resource_U0_res_20_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_21_V;
    sc_signal< sc_logic > dense_resource_U0_res_21_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_22_V;
    sc_signal< sc_logic > dense_resource_U0_res_22_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_23_V;
    sc_signal< sc_logic > dense_resource_U0_res_23_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_24_V;
    sc_signal< sc_logic > dense_resource_U0_res_24_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_25_V;
    sc_signal< sc_logic > dense_resource_U0_res_25_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_26_V;
    sc_signal< sc_logic > dense_resource_U0_res_26_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_27_V;
    sc_signal< sc_logic > dense_resource_U0_res_27_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_28_V;
    sc_signal< sc_logic > dense_resource_U0_res_28_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_29_V;
    sc_signal< sc_logic > dense_resource_U0_res_29_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_30_V;
    sc_signal< sc_logic > dense_resource_U0_res_30_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_U0_res_31_V;
    sc_signal< sc_logic > dense_resource_U0_res_31_V_ap_vld;
    sc_signal< sc_logic > ap_channel_done_layer8_out_31_V_1;
    sc_signal< sc_logic > layer8_out_31_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_31_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_31_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_30_V_1;
    sc_signal< sc_logic > layer8_out_30_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_30_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_30_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_29_V_1;
    sc_signal< sc_logic > layer8_out_29_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_29_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_29_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_28_V_1;
    sc_signal< sc_logic > layer8_out_28_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_28_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_28_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_27_V_1;
    sc_signal< sc_logic > layer8_out_27_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_27_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_27_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_26_V_1;
    sc_signal< sc_logic > layer8_out_26_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_26_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_26_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_25_V_1;
    sc_signal< sc_logic > layer8_out_25_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_25_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_25_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_24_V_1;
    sc_signal< sc_logic > layer8_out_24_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_24_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_24_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_23_V_1;
    sc_signal< sc_logic > layer8_out_23_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_23_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_23_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_22_V_1;
    sc_signal< sc_logic > layer8_out_22_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_22_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_22_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_21_V_1;
    sc_signal< sc_logic > layer8_out_21_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_21_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_21_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_20_V_1;
    sc_signal< sc_logic > layer8_out_20_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_20_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_20_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_19_V_1;
    sc_signal< sc_logic > layer8_out_19_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_19_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_19_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_18_V_1;
    sc_signal< sc_logic > layer8_out_18_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_18_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_18_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_17_V_1;
    sc_signal< sc_logic > layer8_out_17_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_17_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_17_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_16_V_1;
    sc_signal< sc_logic > layer8_out_16_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_16_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_16_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_15_V_1;
    sc_signal< sc_logic > layer8_out_15_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_15_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_15_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_14_V_1;
    sc_signal< sc_logic > layer8_out_14_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_14_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_14_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_13_V_1;
    sc_signal< sc_logic > layer8_out_13_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_13_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_13_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_12_V_1;
    sc_signal< sc_logic > layer8_out_12_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_12_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_12_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_11_V_1;
    sc_signal< sc_logic > layer8_out_11_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_11_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_11_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_10_V_1;
    sc_signal< sc_logic > layer8_out_10_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_10_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_10_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_9_V_1;
    sc_signal< sc_logic > layer8_out_9_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_9_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_9_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_8_V_1;
    sc_signal< sc_logic > layer8_out_8_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_8_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_8_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_7_V_1;
    sc_signal< sc_logic > layer8_out_7_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_7_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_7_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_6_V_1;
    sc_signal< sc_logic > layer8_out_6_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_6_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_6_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_5_V_1;
    sc_signal< sc_logic > layer8_out_5_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_5_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_5_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_4_V_1;
    sc_signal< sc_logic > layer8_out_4_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_4_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_4_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_3_V_1;
    sc_signal< sc_logic > layer8_out_3_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_3_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_3_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_2_V_1;
    sc_signal< sc_logic > layer8_out_2_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_2_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_2_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_1_V_1;
    sc_signal< sc_logic > layer8_out_1_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_1_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_1_V_1;
    sc_signal< sc_logic > ap_channel_done_layer8_out_0_V_1;
    sc_signal< sc_logic > layer8_out_0_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_0_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_0_V_1;
    sc_signal< sc_logic > relu_2_U0_ap_start;
    sc_signal< sc_logic > relu_2_U0_ap_done;
    sc_signal< sc_logic > relu_2_U0_ap_continue;
    sc_signal< sc_logic > relu_2_U0_ap_idle;
    sc_signal< sc_logic > relu_2_U0_ap_ready;
    sc_signal< sc_lv<6> > relu_2_U0_res_0_V;
    sc_signal< sc_logic > relu_2_U0_res_0_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_1_V;
    sc_signal< sc_logic > relu_2_U0_res_1_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_2_V;
    sc_signal< sc_logic > relu_2_U0_res_2_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_3_V;
    sc_signal< sc_logic > relu_2_U0_res_3_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_4_V;
    sc_signal< sc_logic > relu_2_U0_res_4_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_5_V;
    sc_signal< sc_logic > relu_2_U0_res_5_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_6_V;
    sc_signal< sc_logic > relu_2_U0_res_6_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_7_V;
    sc_signal< sc_logic > relu_2_U0_res_7_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_8_V;
    sc_signal< sc_logic > relu_2_U0_res_8_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_9_V;
    sc_signal< sc_logic > relu_2_U0_res_9_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_10_V;
    sc_signal< sc_logic > relu_2_U0_res_10_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_11_V;
    sc_signal< sc_logic > relu_2_U0_res_11_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_12_V;
    sc_signal< sc_logic > relu_2_U0_res_12_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_13_V;
    sc_signal< sc_logic > relu_2_U0_res_13_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_14_V;
    sc_signal< sc_logic > relu_2_U0_res_14_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_15_V;
    sc_signal< sc_logic > relu_2_U0_res_15_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_16_V;
    sc_signal< sc_logic > relu_2_U0_res_16_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_17_V;
    sc_signal< sc_logic > relu_2_U0_res_17_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_18_V;
    sc_signal< sc_logic > relu_2_U0_res_18_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_19_V;
    sc_signal< sc_logic > relu_2_U0_res_19_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_20_V;
    sc_signal< sc_logic > relu_2_U0_res_20_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_21_V;
    sc_signal< sc_logic > relu_2_U0_res_21_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_22_V;
    sc_signal< sc_logic > relu_2_U0_res_22_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_23_V;
    sc_signal< sc_logic > relu_2_U0_res_23_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_24_V;
    sc_signal< sc_logic > relu_2_U0_res_24_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_25_V;
    sc_signal< sc_logic > relu_2_U0_res_25_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_26_V;
    sc_signal< sc_logic > relu_2_U0_res_26_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_27_V;
    sc_signal< sc_logic > relu_2_U0_res_27_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_28_V;
    sc_signal< sc_logic > relu_2_U0_res_28_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_29_V;
    sc_signal< sc_logic > relu_2_U0_res_29_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_30_V;
    sc_signal< sc_logic > relu_2_U0_res_30_V_ap_vld;
    sc_signal< sc_lv<6> > relu_2_U0_res_31_V;
    sc_signal< sc_logic > relu_2_U0_res_31_V_ap_vld;
    sc_signal< sc_logic > ap_channel_done_layer10_out_31_V_1;
    sc_signal< sc_logic > layer10_out_31_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_31_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_31_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_30_V_1;
    sc_signal< sc_logic > layer10_out_30_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_30_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_30_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_29_V_1;
    sc_signal< sc_logic > layer10_out_29_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_29_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_29_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_28_V_1;
    sc_signal< sc_logic > layer10_out_28_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_28_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_28_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_27_V_1;
    sc_signal< sc_logic > layer10_out_27_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_27_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_27_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_26_V_1;
    sc_signal< sc_logic > layer10_out_26_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_26_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_26_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_25_V_1;
    sc_signal< sc_logic > layer10_out_25_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_25_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_25_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_24_V_1;
    sc_signal< sc_logic > layer10_out_24_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_24_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_24_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_23_V_1;
    sc_signal< sc_logic > layer10_out_23_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_23_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_23_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_22_V_1;
    sc_signal< sc_logic > layer10_out_22_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_22_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_22_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_21_V_1;
    sc_signal< sc_logic > layer10_out_21_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_21_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_21_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_20_V_1;
    sc_signal< sc_logic > layer10_out_20_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_20_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_20_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_19_V_1;
    sc_signal< sc_logic > layer10_out_19_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_19_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_19_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_18_V_1;
    sc_signal< sc_logic > layer10_out_18_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_18_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_18_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_17_V_1;
    sc_signal< sc_logic > layer10_out_17_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_17_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_17_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_16_V_1;
    sc_signal< sc_logic > layer10_out_16_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_16_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_16_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_15_V_1;
    sc_signal< sc_logic > layer10_out_15_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_15_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_15_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_14_V_1;
    sc_signal< sc_logic > layer10_out_14_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_14_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_14_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_13_V_1;
    sc_signal< sc_logic > layer10_out_13_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_13_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_13_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_12_V_1;
    sc_signal< sc_logic > layer10_out_12_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_12_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_12_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_11_V_1;
    sc_signal< sc_logic > layer10_out_11_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_11_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_11_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_10_V_1;
    sc_signal< sc_logic > layer10_out_10_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_10_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_10_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_9_V_1;
    sc_signal< sc_logic > layer10_out_9_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_9_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_9_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_8_V_1;
    sc_signal< sc_logic > layer10_out_8_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_8_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_8_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_7_V_1;
    sc_signal< sc_logic > layer10_out_7_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_7_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_7_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_6_V_1;
    sc_signal< sc_logic > layer10_out_6_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_6_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_6_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_5_V_1;
    sc_signal< sc_logic > layer10_out_5_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_5_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_5_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_4_V_1;
    sc_signal< sc_logic > layer10_out_4_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_4_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_4_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_3_V_1;
    sc_signal< sc_logic > layer10_out_3_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_3_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_3_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_2_V_1;
    sc_signal< sc_logic > layer10_out_2_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_2_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_2_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_1_V_1;
    sc_signal< sc_logic > layer10_out_1_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_1_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_1_V_1;
    sc_signal< sc_logic > ap_channel_done_layer10_out_0_V_1;
    sc_signal< sc_logic > layer10_out_0_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_0_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_0_V_1;
    sc_signal< sc_logic > dense_resource_2_U0_ap_start;
    sc_signal< sc_logic > dense_resource_2_U0_ap_done;
    sc_signal< sc_logic > dense_resource_2_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_2_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_2_U0_ap_ready;
    sc_signal< sc_lv<16> > dense_resource_2_U0_res_0_V;
    sc_signal< sc_logic > dense_resource_2_U0_res_0_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_2_U0_res_1_V;
    sc_signal< sc_logic > dense_resource_2_U0_res_1_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_2_U0_res_2_V;
    sc_signal< sc_logic > dense_resource_2_U0_res_2_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_2_U0_res_3_V;
    sc_signal< sc_logic > dense_resource_2_U0_res_3_V_ap_vld;
    sc_signal< sc_lv<16> > dense_resource_2_U0_res_4_V;
    sc_signal< sc_logic > dense_resource_2_U0_res_4_V_ap_vld;
    sc_signal< sc_logic > ap_channel_done_layer11_out_4_V_1;
    sc_signal< sc_logic > layer11_out_4_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer11_out_4_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer11_out_4_V_1;
    sc_signal< sc_logic > ap_channel_done_layer11_out_3_V_1;
    sc_signal< sc_logic > layer11_out_3_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer11_out_3_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer11_out_3_V_1;
    sc_signal< sc_logic > ap_channel_done_layer11_out_2_V_1;
    sc_signal< sc_logic > layer11_out_2_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer11_out_2_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer11_out_2_V_1;
    sc_signal< sc_logic > ap_channel_done_layer11_out_1_V_1;
    sc_signal< sc_logic > layer11_out_1_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer11_out_1_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer11_out_1_V_1;
    sc_signal< sc_logic > ap_channel_done_layer11_out_0_V_1;
    sc_signal< sc_logic > layer11_out_0_V_1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer11_out_0_V_1;
    sc_signal< sc_logic > ap_sync_channel_write_layer11_out_0_V_1;
    sc_signal< sc_logic > softmax_latency_U0_ap_start;
    sc_signal< sc_logic > softmax_latency_U0_ap_done;
    sc_signal< sc_logic > softmax_latency_U0_ap_continue;
    sc_signal< sc_logic > softmax_latency_U0_ap_idle;
    sc_signal< sc_logic > softmax_latency_U0_ap_ready;
    sc_signal< sc_lv<16> > softmax_latency_U0_res_0_V;
    sc_signal< sc_logic > softmax_latency_U0_res_0_V_ap_vld;
    sc_signal< sc_lv<16> > softmax_latency_U0_res_1_V;
    sc_signal< sc_logic > softmax_latency_U0_res_1_V_ap_vld;
    sc_signal< sc_lv<16> > softmax_latency_U0_res_2_V;
    sc_signal< sc_logic > softmax_latency_U0_res_2_V_ap_vld;
    sc_signal< sc_lv<16> > softmax_latency_U0_res_3_V;
    sc_signal< sc_logic > softmax_latency_U0_res_3_V_ap_vld;
    sc_signal< sc_lv<16> > softmax_latency_U0_res_4_V;
    sc_signal< sc_logic > softmax_latency_U0_res_4_V_ap_vld;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > fc1_input_V_c_full_n;
    sc_signal< sc_lv<256> > fc1_input_V_c_dout;
    sc_signal< sc_logic > fc1_input_V_c_empty_n;
    sc_signal< sc_lv<16> > layer2_out_0_V_1_dout;
    sc_signal< sc_logic > layer2_out_0_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_1_V_1_dout;
    sc_signal< sc_logic > layer2_out_1_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_2_V_1_dout;
    sc_signal< sc_logic > layer2_out_2_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_3_V_1_dout;
    sc_signal< sc_logic > layer2_out_3_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_4_V_1_dout;
    sc_signal< sc_logic > layer2_out_4_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_5_V_1_dout;
    sc_signal< sc_logic > layer2_out_5_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_6_V_1_dout;
    sc_signal< sc_logic > layer2_out_6_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_7_V_1_dout;
    sc_signal< sc_logic > layer2_out_7_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_8_V_1_dout;
    sc_signal< sc_logic > layer2_out_8_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_9_V_1_dout;
    sc_signal< sc_logic > layer2_out_9_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_10_V_1_dout;
    sc_signal< sc_logic > layer2_out_10_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_11_V_1_dout;
    sc_signal< sc_logic > layer2_out_11_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_12_V_1_dout;
    sc_signal< sc_logic > layer2_out_12_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_13_V_1_dout;
    sc_signal< sc_logic > layer2_out_13_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_14_V_1_dout;
    sc_signal< sc_logic > layer2_out_14_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_15_V_1_dout;
    sc_signal< sc_logic > layer2_out_15_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_16_V_1_dout;
    sc_signal< sc_logic > layer2_out_16_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_17_V_1_dout;
    sc_signal< sc_logic > layer2_out_17_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_18_V_1_dout;
    sc_signal< sc_logic > layer2_out_18_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_19_V_1_dout;
    sc_signal< sc_logic > layer2_out_19_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_20_V_1_dout;
    sc_signal< sc_logic > layer2_out_20_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_21_V_1_dout;
    sc_signal< sc_logic > layer2_out_21_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_22_V_1_dout;
    sc_signal< sc_logic > layer2_out_22_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_23_V_1_dout;
    sc_signal< sc_logic > layer2_out_23_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_24_V_1_dout;
    sc_signal< sc_logic > layer2_out_24_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_25_V_1_dout;
    sc_signal< sc_logic > layer2_out_25_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_26_V_1_dout;
    sc_signal< sc_logic > layer2_out_26_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_27_V_1_dout;
    sc_signal< sc_logic > layer2_out_27_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_28_V_1_dout;
    sc_signal< sc_logic > layer2_out_28_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_29_V_1_dout;
    sc_signal< sc_logic > layer2_out_29_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_30_V_1_dout;
    sc_signal< sc_logic > layer2_out_30_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_31_V_1_dout;
    sc_signal< sc_logic > layer2_out_31_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_32_V_1_dout;
    sc_signal< sc_logic > layer2_out_32_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_33_V_1_dout;
    sc_signal< sc_logic > layer2_out_33_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_34_V_1_dout;
    sc_signal< sc_logic > layer2_out_34_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_35_V_1_dout;
    sc_signal< sc_logic > layer2_out_35_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_36_V_1_dout;
    sc_signal< sc_logic > layer2_out_36_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_37_V_1_dout;
    sc_signal< sc_logic > layer2_out_37_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_38_V_1_dout;
    sc_signal< sc_logic > layer2_out_38_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_39_V_1_dout;
    sc_signal< sc_logic > layer2_out_39_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_40_V_1_dout;
    sc_signal< sc_logic > layer2_out_40_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_41_V_1_dout;
    sc_signal< sc_logic > layer2_out_41_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_42_V_1_dout;
    sc_signal< sc_logic > layer2_out_42_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_43_V_1_dout;
    sc_signal< sc_logic > layer2_out_43_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_44_V_1_dout;
    sc_signal< sc_logic > layer2_out_44_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_45_V_1_dout;
    sc_signal< sc_logic > layer2_out_45_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_46_V_1_dout;
    sc_signal< sc_logic > layer2_out_46_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_47_V_1_dout;
    sc_signal< sc_logic > layer2_out_47_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_48_V_1_dout;
    sc_signal< sc_logic > layer2_out_48_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_49_V_1_dout;
    sc_signal< sc_logic > layer2_out_49_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_50_V_1_dout;
    sc_signal< sc_logic > layer2_out_50_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_51_V_1_dout;
    sc_signal< sc_logic > layer2_out_51_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_52_V_1_dout;
    sc_signal< sc_logic > layer2_out_52_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_53_V_1_dout;
    sc_signal< sc_logic > layer2_out_53_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_54_V_1_dout;
    sc_signal< sc_logic > layer2_out_54_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_55_V_1_dout;
    sc_signal< sc_logic > layer2_out_55_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_56_V_1_dout;
    sc_signal< sc_logic > layer2_out_56_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_57_V_1_dout;
    sc_signal< sc_logic > layer2_out_57_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_58_V_1_dout;
    sc_signal< sc_logic > layer2_out_58_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_59_V_1_dout;
    sc_signal< sc_logic > layer2_out_59_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_60_V_1_dout;
    sc_signal< sc_logic > layer2_out_60_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_61_V_1_dout;
    sc_signal< sc_logic > layer2_out_61_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_62_V_1_dout;
    sc_signal< sc_logic > layer2_out_62_V_1_empty_n;
    sc_signal< sc_lv<16> > layer2_out_63_V_1_dout;
    sc_signal< sc_logic > layer2_out_63_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_0_V_1_dout;
    sc_signal< sc_logic > layer4_out_0_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_1_V_1_dout;
    sc_signal< sc_logic > layer4_out_1_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_2_V_1_dout;
    sc_signal< sc_logic > layer4_out_2_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_3_V_1_dout;
    sc_signal< sc_logic > layer4_out_3_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_4_V_1_dout;
    sc_signal< sc_logic > layer4_out_4_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_5_V_1_dout;
    sc_signal< sc_logic > layer4_out_5_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_6_V_1_dout;
    sc_signal< sc_logic > layer4_out_6_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_7_V_1_dout;
    sc_signal< sc_logic > layer4_out_7_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_8_V_1_dout;
    sc_signal< sc_logic > layer4_out_8_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_9_V_1_dout;
    sc_signal< sc_logic > layer4_out_9_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_10_V_1_dout;
    sc_signal< sc_logic > layer4_out_10_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_11_V_1_dout;
    sc_signal< sc_logic > layer4_out_11_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_12_V_1_dout;
    sc_signal< sc_logic > layer4_out_12_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_13_V_1_dout;
    sc_signal< sc_logic > layer4_out_13_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_14_V_1_dout;
    sc_signal< sc_logic > layer4_out_14_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_15_V_1_dout;
    sc_signal< sc_logic > layer4_out_15_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_16_V_1_dout;
    sc_signal< sc_logic > layer4_out_16_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_17_V_1_dout;
    sc_signal< sc_logic > layer4_out_17_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_18_V_1_dout;
    sc_signal< sc_logic > layer4_out_18_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_19_V_1_dout;
    sc_signal< sc_logic > layer4_out_19_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_20_V_1_dout;
    sc_signal< sc_logic > layer4_out_20_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_21_V_1_dout;
    sc_signal< sc_logic > layer4_out_21_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_22_V_1_dout;
    sc_signal< sc_logic > layer4_out_22_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_23_V_1_dout;
    sc_signal< sc_logic > layer4_out_23_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_24_V_1_dout;
    sc_signal< sc_logic > layer4_out_24_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_25_V_1_dout;
    sc_signal< sc_logic > layer4_out_25_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_26_V_1_dout;
    sc_signal< sc_logic > layer4_out_26_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_27_V_1_dout;
    sc_signal< sc_logic > layer4_out_27_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_28_V_1_dout;
    sc_signal< sc_logic > layer4_out_28_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_29_V_1_dout;
    sc_signal< sc_logic > layer4_out_29_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_30_V_1_dout;
    sc_signal< sc_logic > layer4_out_30_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_31_V_1_dout;
    sc_signal< sc_logic > layer4_out_31_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_32_V_1_dout;
    sc_signal< sc_logic > layer4_out_32_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_33_V_1_dout;
    sc_signal< sc_logic > layer4_out_33_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_34_V_1_dout;
    sc_signal< sc_logic > layer4_out_34_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_35_V_1_dout;
    sc_signal< sc_logic > layer4_out_35_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_36_V_1_dout;
    sc_signal< sc_logic > layer4_out_36_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_37_V_1_dout;
    sc_signal< sc_logic > layer4_out_37_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_38_V_1_dout;
    sc_signal< sc_logic > layer4_out_38_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_39_V_1_dout;
    sc_signal< sc_logic > layer4_out_39_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_40_V_1_dout;
    sc_signal< sc_logic > layer4_out_40_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_41_V_1_dout;
    sc_signal< sc_logic > layer4_out_41_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_42_V_1_dout;
    sc_signal< sc_logic > layer4_out_42_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_43_V_1_dout;
    sc_signal< sc_logic > layer4_out_43_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_44_V_1_dout;
    sc_signal< sc_logic > layer4_out_44_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_45_V_1_dout;
    sc_signal< sc_logic > layer4_out_45_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_46_V_1_dout;
    sc_signal< sc_logic > layer4_out_46_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_47_V_1_dout;
    sc_signal< sc_logic > layer4_out_47_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_48_V_1_dout;
    sc_signal< sc_logic > layer4_out_48_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_49_V_1_dout;
    sc_signal< sc_logic > layer4_out_49_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_50_V_1_dout;
    sc_signal< sc_logic > layer4_out_50_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_51_V_1_dout;
    sc_signal< sc_logic > layer4_out_51_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_52_V_1_dout;
    sc_signal< sc_logic > layer4_out_52_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_53_V_1_dout;
    sc_signal< sc_logic > layer4_out_53_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_54_V_1_dout;
    sc_signal< sc_logic > layer4_out_54_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_55_V_1_dout;
    sc_signal< sc_logic > layer4_out_55_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_56_V_1_dout;
    sc_signal< sc_logic > layer4_out_56_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_57_V_1_dout;
    sc_signal< sc_logic > layer4_out_57_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_58_V_1_dout;
    sc_signal< sc_logic > layer4_out_58_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_59_V_1_dout;
    sc_signal< sc_logic > layer4_out_59_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_60_V_1_dout;
    sc_signal< sc_logic > layer4_out_60_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_61_V_1_dout;
    sc_signal< sc_logic > layer4_out_61_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_62_V_1_dout;
    sc_signal< sc_logic > layer4_out_62_V_1_empty_n;
    sc_signal< sc_lv<6> > layer4_out_63_V_1_dout;
    sc_signal< sc_logic > layer4_out_63_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_0_V_1_dout;
    sc_signal< sc_logic > layer5_out_0_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_1_V_1_dout;
    sc_signal< sc_logic > layer5_out_1_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_2_V_1_dout;
    sc_signal< sc_logic > layer5_out_2_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_3_V_1_dout;
    sc_signal< sc_logic > layer5_out_3_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_4_V_1_dout;
    sc_signal< sc_logic > layer5_out_4_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_5_V_1_dout;
    sc_signal< sc_logic > layer5_out_5_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_6_V_1_dout;
    sc_signal< sc_logic > layer5_out_6_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_7_V_1_dout;
    sc_signal< sc_logic > layer5_out_7_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_8_V_1_dout;
    sc_signal< sc_logic > layer5_out_8_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_9_V_1_dout;
    sc_signal< sc_logic > layer5_out_9_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_10_V_1_dout;
    sc_signal< sc_logic > layer5_out_10_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_11_V_1_dout;
    sc_signal< sc_logic > layer5_out_11_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_12_V_1_dout;
    sc_signal< sc_logic > layer5_out_12_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_13_V_1_dout;
    sc_signal< sc_logic > layer5_out_13_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_14_V_1_dout;
    sc_signal< sc_logic > layer5_out_14_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_15_V_1_dout;
    sc_signal< sc_logic > layer5_out_15_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_16_V_1_dout;
    sc_signal< sc_logic > layer5_out_16_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_17_V_1_dout;
    sc_signal< sc_logic > layer5_out_17_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_18_V_1_dout;
    sc_signal< sc_logic > layer5_out_18_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_19_V_1_dout;
    sc_signal< sc_logic > layer5_out_19_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_20_V_1_dout;
    sc_signal< sc_logic > layer5_out_20_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_21_V_1_dout;
    sc_signal< sc_logic > layer5_out_21_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_22_V_1_dout;
    sc_signal< sc_logic > layer5_out_22_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_23_V_1_dout;
    sc_signal< sc_logic > layer5_out_23_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_24_V_1_dout;
    sc_signal< sc_logic > layer5_out_24_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_25_V_1_dout;
    sc_signal< sc_logic > layer5_out_25_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_26_V_1_dout;
    sc_signal< sc_logic > layer5_out_26_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_27_V_1_dout;
    sc_signal< sc_logic > layer5_out_27_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_28_V_1_dout;
    sc_signal< sc_logic > layer5_out_28_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_29_V_1_dout;
    sc_signal< sc_logic > layer5_out_29_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_30_V_1_dout;
    sc_signal< sc_logic > layer5_out_30_V_1_empty_n;
    sc_signal< sc_lv<16> > layer5_out_31_V_1_dout;
    sc_signal< sc_logic > layer5_out_31_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_0_V_1_dout;
    sc_signal< sc_logic > layer7_out_0_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_1_V_1_dout;
    sc_signal< sc_logic > layer7_out_1_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_2_V_1_dout;
    sc_signal< sc_logic > layer7_out_2_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_3_V_1_dout;
    sc_signal< sc_logic > layer7_out_3_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_4_V_1_dout;
    sc_signal< sc_logic > layer7_out_4_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_5_V_1_dout;
    sc_signal< sc_logic > layer7_out_5_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_6_V_1_dout;
    sc_signal< sc_logic > layer7_out_6_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_7_V_1_dout;
    sc_signal< sc_logic > layer7_out_7_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_8_V_1_dout;
    sc_signal< sc_logic > layer7_out_8_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_9_V_1_dout;
    sc_signal< sc_logic > layer7_out_9_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_10_V_1_dout;
    sc_signal< sc_logic > layer7_out_10_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_11_V_1_dout;
    sc_signal< sc_logic > layer7_out_11_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_12_V_1_dout;
    sc_signal< sc_logic > layer7_out_12_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_13_V_1_dout;
    sc_signal< sc_logic > layer7_out_13_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_14_V_1_dout;
    sc_signal< sc_logic > layer7_out_14_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_15_V_1_dout;
    sc_signal< sc_logic > layer7_out_15_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_16_V_1_dout;
    sc_signal< sc_logic > layer7_out_16_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_17_V_1_dout;
    sc_signal< sc_logic > layer7_out_17_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_18_V_1_dout;
    sc_signal< sc_logic > layer7_out_18_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_19_V_1_dout;
    sc_signal< sc_logic > layer7_out_19_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_20_V_1_dout;
    sc_signal< sc_logic > layer7_out_20_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_21_V_1_dout;
    sc_signal< sc_logic > layer7_out_21_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_22_V_1_dout;
    sc_signal< sc_logic > layer7_out_22_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_23_V_1_dout;
    sc_signal< sc_logic > layer7_out_23_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_24_V_1_dout;
    sc_signal< sc_logic > layer7_out_24_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_25_V_1_dout;
    sc_signal< sc_logic > layer7_out_25_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_26_V_1_dout;
    sc_signal< sc_logic > layer7_out_26_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_27_V_1_dout;
    sc_signal< sc_logic > layer7_out_27_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_28_V_1_dout;
    sc_signal< sc_logic > layer7_out_28_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_29_V_1_dout;
    sc_signal< sc_logic > layer7_out_29_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_30_V_1_dout;
    sc_signal< sc_logic > layer7_out_30_V_1_empty_n;
    sc_signal< sc_lv<6> > layer7_out_31_V_1_dout;
    sc_signal< sc_logic > layer7_out_31_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_0_V_1_dout;
    sc_signal< sc_logic > layer8_out_0_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_1_V_1_dout;
    sc_signal< sc_logic > layer8_out_1_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_2_V_1_dout;
    sc_signal< sc_logic > layer8_out_2_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_3_V_1_dout;
    sc_signal< sc_logic > layer8_out_3_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_4_V_1_dout;
    sc_signal< sc_logic > layer8_out_4_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_5_V_1_dout;
    sc_signal< sc_logic > layer8_out_5_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_6_V_1_dout;
    sc_signal< sc_logic > layer8_out_6_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_7_V_1_dout;
    sc_signal< sc_logic > layer8_out_7_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_8_V_1_dout;
    sc_signal< sc_logic > layer8_out_8_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_9_V_1_dout;
    sc_signal< sc_logic > layer8_out_9_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_10_V_1_dout;
    sc_signal< sc_logic > layer8_out_10_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_11_V_1_dout;
    sc_signal< sc_logic > layer8_out_11_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_12_V_1_dout;
    sc_signal< sc_logic > layer8_out_12_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_13_V_1_dout;
    sc_signal< sc_logic > layer8_out_13_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_14_V_1_dout;
    sc_signal< sc_logic > layer8_out_14_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_15_V_1_dout;
    sc_signal< sc_logic > layer8_out_15_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_16_V_1_dout;
    sc_signal< sc_logic > layer8_out_16_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_17_V_1_dout;
    sc_signal< sc_logic > layer8_out_17_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_18_V_1_dout;
    sc_signal< sc_logic > layer8_out_18_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_19_V_1_dout;
    sc_signal< sc_logic > layer8_out_19_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_20_V_1_dout;
    sc_signal< sc_logic > layer8_out_20_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_21_V_1_dout;
    sc_signal< sc_logic > layer8_out_21_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_22_V_1_dout;
    sc_signal< sc_logic > layer8_out_22_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_23_V_1_dout;
    sc_signal< sc_logic > layer8_out_23_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_24_V_1_dout;
    sc_signal< sc_logic > layer8_out_24_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_25_V_1_dout;
    sc_signal< sc_logic > layer8_out_25_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_26_V_1_dout;
    sc_signal< sc_logic > layer8_out_26_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_27_V_1_dout;
    sc_signal< sc_logic > layer8_out_27_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_28_V_1_dout;
    sc_signal< sc_logic > layer8_out_28_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_29_V_1_dout;
    sc_signal< sc_logic > layer8_out_29_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_30_V_1_dout;
    sc_signal< sc_logic > layer8_out_30_V_1_empty_n;
    sc_signal< sc_lv<16> > layer8_out_31_V_1_dout;
    sc_signal< sc_logic > layer8_out_31_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_0_V_1_dout;
    sc_signal< sc_logic > layer10_out_0_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_1_V_1_dout;
    sc_signal< sc_logic > layer10_out_1_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_2_V_1_dout;
    sc_signal< sc_logic > layer10_out_2_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_3_V_1_dout;
    sc_signal< sc_logic > layer10_out_3_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_4_V_1_dout;
    sc_signal< sc_logic > layer10_out_4_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_5_V_1_dout;
    sc_signal< sc_logic > layer10_out_5_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_6_V_1_dout;
    sc_signal< sc_logic > layer10_out_6_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_7_V_1_dout;
    sc_signal< sc_logic > layer10_out_7_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_8_V_1_dout;
    sc_signal< sc_logic > layer10_out_8_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_9_V_1_dout;
    sc_signal< sc_logic > layer10_out_9_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_10_V_1_dout;
    sc_signal< sc_logic > layer10_out_10_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_11_V_1_dout;
    sc_signal< sc_logic > layer10_out_11_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_12_V_1_dout;
    sc_signal< sc_logic > layer10_out_12_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_13_V_1_dout;
    sc_signal< sc_logic > layer10_out_13_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_14_V_1_dout;
    sc_signal< sc_logic > layer10_out_14_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_15_V_1_dout;
    sc_signal< sc_logic > layer10_out_15_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_16_V_1_dout;
    sc_signal< sc_logic > layer10_out_16_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_17_V_1_dout;
    sc_signal< sc_logic > layer10_out_17_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_18_V_1_dout;
    sc_signal< sc_logic > layer10_out_18_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_19_V_1_dout;
    sc_signal< sc_logic > layer10_out_19_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_20_V_1_dout;
    sc_signal< sc_logic > layer10_out_20_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_21_V_1_dout;
    sc_signal< sc_logic > layer10_out_21_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_22_V_1_dout;
    sc_signal< sc_logic > layer10_out_22_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_23_V_1_dout;
    sc_signal< sc_logic > layer10_out_23_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_24_V_1_dout;
    sc_signal< sc_logic > layer10_out_24_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_25_V_1_dout;
    sc_signal< sc_logic > layer10_out_25_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_26_V_1_dout;
    sc_signal< sc_logic > layer10_out_26_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_27_V_1_dout;
    sc_signal< sc_logic > layer10_out_27_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_28_V_1_dout;
    sc_signal< sc_logic > layer10_out_28_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_29_V_1_dout;
    sc_signal< sc_logic > layer10_out_29_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_30_V_1_dout;
    sc_signal< sc_logic > layer10_out_30_V_1_empty_n;
    sc_signal< sc_lv<6> > layer10_out_31_V_1_dout;
    sc_signal< sc_logic > layer10_out_31_V_1_empty_n;
    sc_signal< sc_lv<16> > layer11_out_0_V_1_dout;
    sc_signal< sc_logic > layer11_out_0_V_1_empty_n;
    sc_signal< sc_lv<16> > layer11_out_1_V_1_dout;
    sc_signal< sc_logic > layer11_out_1_V_1_empty_n;
    sc_signal< sc_lv<16> > layer11_out_2_V_1_dout;
    sc_signal< sc_logic > layer11_out_2_V_1_empty_n;
    sc_signal< sc_lv<16> > layer11_out_3_V_1_dout;
    sc_signal< sc_logic > layer11_out_3_V_1_empty_n;
    sc_signal< sc_lv<16> > layer11_out_4_V_1_dout;
    sc_signal< sc_logic > layer11_out_4_V_1_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_dense_resource_3_U0_din;
    sc_signal< sc_logic > start_for_dense_resource_3_U0_full_n;
    sc_signal< sc_lv<1> > start_for_dense_resource_3_U0_dout;
    sc_signal< sc_logic > start_for_dense_resource_3_U0_empty_n;
    sc_signal< sc_logic > dense_resource_3_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_3_U0_start_write;
    sc_signal< sc_logic > relu_1_U0_start_full_n;
    sc_signal< sc_logic > relu_1_U0_start_write;
    sc_signal< sc_logic > dense_resource_1_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_1_U0_start_write;
    sc_signal< sc_logic > relu_U0_start_full_n;
    sc_signal< sc_logic > relu_U0_start_write;
    sc_signal< sc_logic > dense_resource_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_U0_start_write;
    sc_signal< sc_logic > relu_2_U0_start_full_n;
    sc_signal< sc_logic > relu_2_U0_start_write;
    sc_signal< sc_logic > dense_resource_2_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_2_U0_start_write;
    sc_signal< sc_logic > softmax_latency_U0_start_full_n;
    sc_signal< sc_logic > softmax_latency_U0_start_write;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_channel_done_layer10_out_0_V_1();
    void thread_ap_channel_done_layer10_out_10_V_1();
    void thread_ap_channel_done_layer10_out_11_V_1();
    void thread_ap_channel_done_layer10_out_12_V_1();
    void thread_ap_channel_done_layer10_out_13_V_1();
    void thread_ap_channel_done_layer10_out_14_V_1();
    void thread_ap_channel_done_layer10_out_15_V_1();
    void thread_ap_channel_done_layer10_out_16_V_1();
    void thread_ap_channel_done_layer10_out_17_V_1();
    void thread_ap_channel_done_layer10_out_18_V_1();
    void thread_ap_channel_done_layer10_out_19_V_1();
    void thread_ap_channel_done_layer10_out_1_V_1();
    void thread_ap_channel_done_layer10_out_20_V_1();
    void thread_ap_channel_done_layer10_out_21_V_1();
    void thread_ap_channel_done_layer10_out_22_V_1();
    void thread_ap_channel_done_layer10_out_23_V_1();
    void thread_ap_channel_done_layer10_out_24_V_1();
    void thread_ap_channel_done_layer10_out_25_V_1();
    void thread_ap_channel_done_layer10_out_26_V_1();
    void thread_ap_channel_done_layer10_out_27_V_1();
    void thread_ap_channel_done_layer10_out_28_V_1();
    void thread_ap_channel_done_layer10_out_29_V_1();
    void thread_ap_channel_done_layer10_out_2_V_1();
    void thread_ap_channel_done_layer10_out_30_V_1();
    void thread_ap_channel_done_layer10_out_31_V_1();
    void thread_ap_channel_done_layer10_out_3_V_1();
    void thread_ap_channel_done_layer10_out_4_V_1();
    void thread_ap_channel_done_layer10_out_5_V_1();
    void thread_ap_channel_done_layer10_out_6_V_1();
    void thread_ap_channel_done_layer10_out_7_V_1();
    void thread_ap_channel_done_layer10_out_8_V_1();
    void thread_ap_channel_done_layer10_out_9_V_1();
    void thread_ap_channel_done_layer11_out_0_V_1();
    void thread_ap_channel_done_layer11_out_1_V_1();
    void thread_ap_channel_done_layer11_out_2_V_1();
    void thread_ap_channel_done_layer11_out_3_V_1();
    void thread_ap_channel_done_layer11_out_4_V_1();
    void thread_ap_channel_done_layer2_out_0_V_1();
    void thread_ap_channel_done_layer2_out_10_V_1();
    void thread_ap_channel_done_layer2_out_11_V_1();
    void thread_ap_channel_done_layer2_out_12_V_1();
    void thread_ap_channel_done_layer2_out_13_V_1();
    void thread_ap_channel_done_layer2_out_14_V_1();
    void thread_ap_channel_done_layer2_out_15_V_1();
    void thread_ap_channel_done_layer2_out_16_V_1();
    void thread_ap_channel_done_layer2_out_17_V_1();
    void thread_ap_channel_done_layer2_out_18_V_1();
    void thread_ap_channel_done_layer2_out_19_V_1();
    void thread_ap_channel_done_layer2_out_1_V_1();
    void thread_ap_channel_done_layer2_out_20_V_1();
    void thread_ap_channel_done_layer2_out_21_V_1();
    void thread_ap_channel_done_layer2_out_22_V_1();
    void thread_ap_channel_done_layer2_out_23_V_1();
    void thread_ap_channel_done_layer2_out_24_V_1();
    void thread_ap_channel_done_layer2_out_25_V_1();
    void thread_ap_channel_done_layer2_out_26_V_1();
    void thread_ap_channel_done_layer2_out_27_V_1();
    void thread_ap_channel_done_layer2_out_28_V_1();
    void thread_ap_channel_done_layer2_out_29_V_1();
    void thread_ap_channel_done_layer2_out_2_V_1();
    void thread_ap_channel_done_layer2_out_30_V_1();
    void thread_ap_channel_done_layer2_out_31_V_1();
    void thread_ap_channel_done_layer2_out_32_V_1();
    void thread_ap_channel_done_layer2_out_33_V_1();
    void thread_ap_channel_done_layer2_out_34_V_1();
    void thread_ap_channel_done_layer2_out_35_V_1();
    void thread_ap_channel_done_layer2_out_36_V_1();
    void thread_ap_channel_done_layer2_out_37_V_1();
    void thread_ap_channel_done_layer2_out_38_V_1();
    void thread_ap_channel_done_layer2_out_39_V_1();
    void thread_ap_channel_done_layer2_out_3_V_1();
    void thread_ap_channel_done_layer2_out_40_V_1();
    void thread_ap_channel_done_layer2_out_41_V_1();
    void thread_ap_channel_done_layer2_out_42_V_1();
    void thread_ap_channel_done_layer2_out_43_V_1();
    void thread_ap_channel_done_layer2_out_44_V_1();
    void thread_ap_channel_done_layer2_out_45_V_1();
    void thread_ap_channel_done_layer2_out_46_V_1();
    void thread_ap_channel_done_layer2_out_47_V_1();
    void thread_ap_channel_done_layer2_out_48_V_1();
    void thread_ap_channel_done_layer2_out_49_V_1();
    void thread_ap_channel_done_layer2_out_4_V_1();
    void thread_ap_channel_done_layer2_out_50_V_1();
    void thread_ap_channel_done_layer2_out_51_V_1();
    void thread_ap_channel_done_layer2_out_52_V_1();
    void thread_ap_channel_done_layer2_out_53_V_1();
    void thread_ap_channel_done_layer2_out_54_V_1();
    void thread_ap_channel_done_layer2_out_55_V_1();
    void thread_ap_channel_done_layer2_out_56_V_1();
    void thread_ap_channel_done_layer2_out_57_V_1();
    void thread_ap_channel_done_layer2_out_58_V_1();
    void thread_ap_channel_done_layer2_out_59_V_1();
    void thread_ap_channel_done_layer2_out_5_V_1();
    void thread_ap_channel_done_layer2_out_60_V_1();
    void thread_ap_channel_done_layer2_out_61_V_1();
    void thread_ap_channel_done_layer2_out_62_V_1();
    void thread_ap_channel_done_layer2_out_63_V_1();
    void thread_ap_channel_done_layer2_out_6_V_1();
    void thread_ap_channel_done_layer2_out_7_V_1();
    void thread_ap_channel_done_layer2_out_8_V_1();
    void thread_ap_channel_done_layer2_out_9_V_1();
    void thread_ap_channel_done_layer4_out_0_V_1();
    void thread_ap_channel_done_layer4_out_10_V_1();
    void thread_ap_channel_done_layer4_out_11_V_1();
    void thread_ap_channel_done_layer4_out_12_V_1();
    void thread_ap_channel_done_layer4_out_13_V_1();
    void thread_ap_channel_done_layer4_out_14_V_1();
    void thread_ap_channel_done_layer4_out_15_V_1();
    void thread_ap_channel_done_layer4_out_16_V_1();
    void thread_ap_channel_done_layer4_out_17_V_1();
    void thread_ap_channel_done_layer4_out_18_V_1();
    void thread_ap_channel_done_layer4_out_19_V_1();
    void thread_ap_channel_done_layer4_out_1_V_1();
    void thread_ap_channel_done_layer4_out_20_V_1();
    void thread_ap_channel_done_layer4_out_21_V_1();
    void thread_ap_channel_done_layer4_out_22_V_1();
    void thread_ap_channel_done_layer4_out_23_V_1();
    void thread_ap_channel_done_layer4_out_24_V_1();
    void thread_ap_channel_done_layer4_out_25_V_1();
    void thread_ap_channel_done_layer4_out_26_V_1();
    void thread_ap_channel_done_layer4_out_27_V_1();
    void thread_ap_channel_done_layer4_out_28_V_1();
    void thread_ap_channel_done_layer4_out_29_V_1();
    void thread_ap_channel_done_layer4_out_2_V_1();
    void thread_ap_channel_done_layer4_out_30_V_1();
    void thread_ap_channel_done_layer4_out_31_V_1();
    void thread_ap_channel_done_layer4_out_32_V_1();
    void thread_ap_channel_done_layer4_out_33_V_1();
    void thread_ap_channel_done_layer4_out_34_V_1();
    void thread_ap_channel_done_layer4_out_35_V_1();
    void thread_ap_channel_done_layer4_out_36_V_1();
    void thread_ap_channel_done_layer4_out_37_V_1();
    void thread_ap_channel_done_layer4_out_38_V_1();
    void thread_ap_channel_done_layer4_out_39_V_1();
    void thread_ap_channel_done_layer4_out_3_V_1();
    void thread_ap_channel_done_layer4_out_40_V_1();
    void thread_ap_channel_done_layer4_out_41_V_1();
    void thread_ap_channel_done_layer4_out_42_V_1();
    void thread_ap_channel_done_layer4_out_43_V_1();
    void thread_ap_channel_done_layer4_out_44_V_1();
    void thread_ap_channel_done_layer4_out_45_V_1();
    void thread_ap_channel_done_layer4_out_46_V_1();
    void thread_ap_channel_done_layer4_out_47_V_1();
    void thread_ap_channel_done_layer4_out_48_V_1();
    void thread_ap_channel_done_layer4_out_49_V_1();
    void thread_ap_channel_done_layer4_out_4_V_1();
    void thread_ap_channel_done_layer4_out_50_V_1();
    void thread_ap_channel_done_layer4_out_51_V_1();
    void thread_ap_channel_done_layer4_out_52_V_1();
    void thread_ap_channel_done_layer4_out_53_V_1();
    void thread_ap_channel_done_layer4_out_54_V_1();
    void thread_ap_channel_done_layer4_out_55_V_1();
    void thread_ap_channel_done_layer4_out_56_V_1();
    void thread_ap_channel_done_layer4_out_57_V_1();
    void thread_ap_channel_done_layer4_out_58_V_1();
    void thread_ap_channel_done_layer4_out_59_V_1();
    void thread_ap_channel_done_layer4_out_5_V_1();
    void thread_ap_channel_done_layer4_out_60_V_1();
    void thread_ap_channel_done_layer4_out_61_V_1();
    void thread_ap_channel_done_layer4_out_62_V_1();
    void thread_ap_channel_done_layer4_out_63_V_1();
    void thread_ap_channel_done_layer4_out_6_V_1();
    void thread_ap_channel_done_layer4_out_7_V_1();
    void thread_ap_channel_done_layer4_out_8_V_1();
    void thread_ap_channel_done_layer4_out_9_V_1();
    void thread_ap_channel_done_layer5_out_0_V_1();
    void thread_ap_channel_done_layer5_out_10_V_1();
    void thread_ap_channel_done_layer5_out_11_V_1();
    void thread_ap_channel_done_layer5_out_12_V_1();
    void thread_ap_channel_done_layer5_out_13_V_1();
    void thread_ap_channel_done_layer5_out_14_V_1();
    void thread_ap_channel_done_layer5_out_15_V_1();
    void thread_ap_channel_done_layer5_out_16_V_1();
    void thread_ap_channel_done_layer5_out_17_V_1();
    void thread_ap_channel_done_layer5_out_18_V_1();
    void thread_ap_channel_done_layer5_out_19_V_1();
    void thread_ap_channel_done_layer5_out_1_V_1();
    void thread_ap_channel_done_layer5_out_20_V_1();
    void thread_ap_channel_done_layer5_out_21_V_1();
    void thread_ap_channel_done_layer5_out_22_V_1();
    void thread_ap_channel_done_layer5_out_23_V_1();
    void thread_ap_channel_done_layer5_out_24_V_1();
    void thread_ap_channel_done_layer5_out_25_V_1();
    void thread_ap_channel_done_layer5_out_26_V_1();
    void thread_ap_channel_done_layer5_out_27_V_1();
    void thread_ap_channel_done_layer5_out_28_V_1();
    void thread_ap_channel_done_layer5_out_29_V_1();
    void thread_ap_channel_done_layer5_out_2_V_1();
    void thread_ap_channel_done_layer5_out_30_V_1();
    void thread_ap_channel_done_layer5_out_31_V_1();
    void thread_ap_channel_done_layer5_out_3_V_1();
    void thread_ap_channel_done_layer5_out_4_V_1();
    void thread_ap_channel_done_layer5_out_5_V_1();
    void thread_ap_channel_done_layer5_out_6_V_1();
    void thread_ap_channel_done_layer5_out_7_V_1();
    void thread_ap_channel_done_layer5_out_8_V_1();
    void thread_ap_channel_done_layer5_out_9_V_1();
    void thread_ap_channel_done_layer7_out_0_V_1();
    void thread_ap_channel_done_layer7_out_10_V_1();
    void thread_ap_channel_done_layer7_out_11_V_1();
    void thread_ap_channel_done_layer7_out_12_V_1();
    void thread_ap_channel_done_layer7_out_13_V_1();
    void thread_ap_channel_done_layer7_out_14_V_1();
    void thread_ap_channel_done_layer7_out_15_V_1();
    void thread_ap_channel_done_layer7_out_16_V_1();
    void thread_ap_channel_done_layer7_out_17_V_1();
    void thread_ap_channel_done_layer7_out_18_V_1();
    void thread_ap_channel_done_layer7_out_19_V_1();
    void thread_ap_channel_done_layer7_out_1_V_1();
    void thread_ap_channel_done_layer7_out_20_V_1();
    void thread_ap_channel_done_layer7_out_21_V_1();
    void thread_ap_channel_done_layer7_out_22_V_1();
    void thread_ap_channel_done_layer7_out_23_V_1();
    void thread_ap_channel_done_layer7_out_24_V_1();
    void thread_ap_channel_done_layer7_out_25_V_1();
    void thread_ap_channel_done_layer7_out_26_V_1();
    void thread_ap_channel_done_layer7_out_27_V_1();
    void thread_ap_channel_done_layer7_out_28_V_1();
    void thread_ap_channel_done_layer7_out_29_V_1();
    void thread_ap_channel_done_layer7_out_2_V_1();
    void thread_ap_channel_done_layer7_out_30_V_1();
    void thread_ap_channel_done_layer7_out_31_V_1();
    void thread_ap_channel_done_layer7_out_3_V_1();
    void thread_ap_channel_done_layer7_out_4_V_1();
    void thread_ap_channel_done_layer7_out_5_V_1();
    void thread_ap_channel_done_layer7_out_6_V_1();
    void thread_ap_channel_done_layer7_out_7_V_1();
    void thread_ap_channel_done_layer7_out_8_V_1();
    void thread_ap_channel_done_layer7_out_9_V_1();
    void thread_ap_channel_done_layer8_out_0_V_1();
    void thread_ap_channel_done_layer8_out_10_V_1();
    void thread_ap_channel_done_layer8_out_11_V_1();
    void thread_ap_channel_done_layer8_out_12_V_1();
    void thread_ap_channel_done_layer8_out_13_V_1();
    void thread_ap_channel_done_layer8_out_14_V_1();
    void thread_ap_channel_done_layer8_out_15_V_1();
    void thread_ap_channel_done_layer8_out_16_V_1();
    void thread_ap_channel_done_layer8_out_17_V_1();
    void thread_ap_channel_done_layer8_out_18_V_1();
    void thread_ap_channel_done_layer8_out_19_V_1();
    void thread_ap_channel_done_layer8_out_1_V_1();
    void thread_ap_channel_done_layer8_out_20_V_1();
    void thread_ap_channel_done_layer8_out_21_V_1();
    void thread_ap_channel_done_layer8_out_22_V_1();
    void thread_ap_channel_done_layer8_out_23_V_1();
    void thread_ap_channel_done_layer8_out_24_V_1();
    void thread_ap_channel_done_layer8_out_25_V_1();
    void thread_ap_channel_done_layer8_out_26_V_1();
    void thread_ap_channel_done_layer8_out_27_V_1();
    void thread_ap_channel_done_layer8_out_28_V_1();
    void thread_ap_channel_done_layer8_out_29_V_1();
    void thread_ap_channel_done_layer8_out_2_V_1();
    void thread_ap_channel_done_layer8_out_30_V_1();
    void thread_ap_channel_done_layer8_out_31_V_1();
    void thread_ap_channel_done_layer8_out_3_V_1();
    void thread_ap_channel_done_layer8_out_4_V_1();
    void thread_ap_channel_done_layer8_out_5_V_1();
    void thread_ap_channel_done_layer8_out_6_V_1();
    void thread_ap_channel_done_layer8_out_7_V_1();
    void thread_ap_channel_done_layer8_out_8_V_1();
    void thread_ap_channel_done_layer8_out_9_V_1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_layer10_out_0_V_1();
    void thread_ap_sync_channel_write_layer10_out_10_V_1();
    void thread_ap_sync_channel_write_layer10_out_11_V_1();
    void thread_ap_sync_channel_write_layer10_out_12_V_1();
    void thread_ap_sync_channel_write_layer10_out_13_V_1();
    void thread_ap_sync_channel_write_layer10_out_14_V_1();
    void thread_ap_sync_channel_write_layer10_out_15_V_1();
    void thread_ap_sync_channel_write_layer10_out_16_V_1();
    void thread_ap_sync_channel_write_layer10_out_17_V_1();
    void thread_ap_sync_channel_write_layer10_out_18_V_1();
    void thread_ap_sync_channel_write_layer10_out_19_V_1();
    void thread_ap_sync_channel_write_layer10_out_1_V_1();
    void thread_ap_sync_channel_write_layer10_out_20_V_1();
    void thread_ap_sync_channel_write_layer10_out_21_V_1();
    void thread_ap_sync_channel_write_layer10_out_22_V_1();
    void thread_ap_sync_channel_write_layer10_out_23_V_1();
    void thread_ap_sync_channel_write_layer10_out_24_V_1();
    void thread_ap_sync_channel_write_layer10_out_25_V_1();
    void thread_ap_sync_channel_write_layer10_out_26_V_1();
    void thread_ap_sync_channel_write_layer10_out_27_V_1();
    void thread_ap_sync_channel_write_layer10_out_28_V_1();
    void thread_ap_sync_channel_write_layer10_out_29_V_1();
    void thread_ap_sync_channel_write_layer10_out_2_V_1();
    void thread_ap_sync_channel_write_layer10_out_30_V_1();
    void thread_ap_sync_channel_write_layer10_out_31_V_1();
    void thread_ap_sync_channel_write_layer10_out_3_V_1();
    void thread_ap_sync_channel_write_layer10_out_4_V_1();
    void thread_ap_sync_channel_write_layer10_out_5_V_1();
    void thread_ap_sync_channel_write_layer10_out_6_V_1();
    void thread_ap_sync_channel_write_layer10_out_7_V_1();
    void thread_ap_sync_channel_write_layer10_out_8_V_1();
    void thread_ap_sync_channel_write_layer10_out_9_V_1();
    void thread_ap_sync_channel_write_layer11_out_0_V_1();
    void thread_ap_sync_channel_write_layer11_out_1_V_1();
    void thread_ap_sync_channel_write_layer11_out_2_V_1();
    void thread_ap_sync_channel_write_layer11_out_3_V_1();
    void thread_ap_sync_channel_write_layer11_out_4_V_1();
    void thread_ap_sync_channel_write_layer2_out_0_V_1();
    void thread_ap_sync_channel_write_layer2_out_10_V_1();
    void thread_ap_sync_channel_write_layer2_out_11_V_1();
    void thread_ap_sync_channel_write_layer2_out_12_V_1();
    void thread_ap_sync_channel_write_layer2_out_13_V_1();
    void thread_ap_sync_channel_write_layer2_out_14_V_1();
    void thread_ap_sync_channel_write_layer2_out_15_V_1();
    void thread_ap_sync_channel_write_layer2_out_16_V_1();
    void thread_ap_sync_channel_write_layer2_out_17_V_1();
    void thread_ap_sync_channel_write_layer2_out_18_V_1();
    void thread_ap_sync_channel_write_layer2_out_19_V_1();
    void thread_ap_sync_channel_write_layer2_out_1_V_1();
    void thread_ap_sync_channel_write_layer2_out_20_V_1();
    void thread_ap_sync_channel_write_layer2_out_21_V_1();
    void thread_ap_sync_channel_write_layer2_out_22_V_1();
    void thread_ap_sync_channel_write_layer2_out_23_V_1();
    void thread_ap_sync_channel_write_layer2_out_24_V_1();
    void thread_ap_sync_channel_write_layer2_out_25_V_1();
    void thread_ap_sync_channel_write_layer2_out_26_V_1();
    void thread_ap_sync_channel_write_layer2_out_27_V_1();
    void thread_ap_sync_channel_write_layer2_out_28_V_1();
    void thread_ap_sync_channel_write_layer2_out_29_V_1();
    void thread_ap_sync_channel_write_layer2_out_2_V_1();
    void thread_ap_sync_channel_write_layer2_out_30_V_1();
    void thread_ap_sync_channel_write_layer2_out_31_V_1();
    void thread_ap_sync_channel_write_layer2_out_32_V_1();
    void thread_ap_sync_channel_write_layer2_out_33_V_1();
    void thread_ap_sync_channel_write_layer2_out_34_V_1();
    void thread_ap_sync_channel_write_layer2_out_35_V_1();
    void thread_ap_sync_channel_write_layer2_out_36_V_1();
    void thread_ap_sync_channel_write_layer2_out_37_V_1();
    void thread_ap_sync_channel_write_layer2_out_38_V_1();
    void thread_ap_sync_channel_write_layer2_out_39_V_1();
    void thread_ap_sync_channel_write_layer2_out_3_V_1();
    void thread_ap_sync_channel_write_layer2_out_40_V_1();
    void thread_ap_sync_channel_write_layer2_out_41_V_1();
    void thread_ap_sync_channel_write_layer2_out_42_V_1();
    void thread_ap_sync_channel_write_layer2_out_43_V_1();
    void thread_ap_sync_channel_write_layer2_out_44_V_1();
    void thread_ap_sync_channel_write_layer2_out_45_V_1();
    void thread_ap_sync_channel_write_layer2_out_46_V_1();
    void thread_ap_sync_channel_write_layer2_out_47_V_1();
    void thread_ap_sync_channel_write_layer2_out_48_V_1();
    void thread_ap_sync_channel_write_layer2_out_49_V_1();
    void thread_ap_sync_channel_write_layer2_out_4_V_1();
    void thread_ap_sync_channel_write_layer2_out_50_V_1();
    void thread_ap_sync_channel_write_layer2_out_51_V_1();
    void thread_ap_sync_channel_write_layer2_out_52_V_1();
    void thread_ap_sync_channel_write_layer2_out_53_V_1();
    void thread_ap_sync_channel_write_layer2_out_54_V_1();
    void thread_ap_sync_channel_write_layer2_out_55_V_1();
    void thread_ap_sync_channel_write_layer2_out_56_V_1();
    void thread_ap_sync_channel_write_layer2_out_57_V_1();
    void thread_ap_sync_channel_write_layer2_out_58_V_1();
    void thread_ap_sync_channel_write_layer2_out_59_V_1();
    void thread_ap_sync_channel_write_layer2_out_5_V_1();
    void thread_ap_sync_channel_write_layer2_out_60_V_1();
    void thread_ap_sync_channel_write_layer2_out_61_V_1();
    void thread_ap_sync_channel_write_layer2_out_62_V_1();
    void thread_ap_sync_channel_write_layer2_out_63_V_1();
    void thread_ap_sync_channel_write_layer2_out_6_V_1();
    void thread_ap_sync_channel_write_layer2_out_7_V_1();
    void thread_ap_sync_channel_write_layer2_out_8_V_1();
    void thread_ap_sync_channel_write_layer2_out_9_V_1();
    void thread_ap_sync_channel_write_layer4_out_0_V_1();
    void thread_ap_sync_channel_write_layer4_out_10_V_1();
    void thread_ap_sync_channel_write_layer4_out_11_V_1();
    void thread_ap_sync_channel_write_layer4_out_12_V_1();
    void thread_ap_sync_channel_write_layer4_out_13_V_1();
    void thread_ap_sync_channel_write_layer4_out_14_V_1();
    void thread_ap_sync_channel_write_layer4_out_15_V_1();
    void thread_ap_sync_channel_write_layer4_out_16_V_1();
    void thread_ap_sync_channel_write_layer4_out_17_V_1();
    void thread_ap_sync_channel_write_layer4_out_18_V_1();
    void thread_ap_sync_channel_write_layer4_out_19_V_1();
    void thread_ap_sync_channel_write_layer4_out_1_V_1();
    void thread_ap_sync_channel_write_layer4_out_20_V_1();
    void thread_ap_sync_channel_write_layer4_out_21_V_1();
    void thread_ap_sync_channel_write_layer4_out_22_V_1();
    void thread_ap_sync_channel_write_layer4_out_23_V_1();
    void thread_ap_sync_channel_write_layer4_out_24_V_1();
    void thread_ap_sync_channel_write_layer4_out_25_V_1();
    void thread_ap_sync_channel_write_layer4_out_26_V_1();
    void thread_ap_sync_channel_write_layer4_out_27_V_1();
    void thread_ap_sync_channel_write_layer4_out_28_V_1();
    void thread_ap_sync_channel_write_layer4_out_29_V_1();
    void thread_ap_sync_channel_write_layer4_out_2_V_1();
    void thread_ap_sync_channel_write_layer4_out_30_V_1();
    void thread_ap_sync_channel_write_layer4_out_31_V_1();
    void thread_ap_sync_channel_write_layer4_out_32_V_1();
    void thread_ap_sync_channel_write_layer4_out_33_V_1();
    void thread_ap_sync_channel_write_layer4_out_34_V_1();
    void thread_ap_sync_channel_write_layer4_out_35_V_1();
    void thread_ap_sync_channel_write_layer4_out_36_V_1();
    void thread_ap_sync_channel_write_layer4_out_37_V_1();
    void thread_ap_sync_channel_write_layer4_out_38_V_1();
    void thread_ap_sync_channel_write_layer4_out_39_V_1();
    void thread_ap_sync_channel_write_layer4_out_3_V_1();
    void thread_ap_sync_channel_write_layer4_out_40_V_1();
    void thread_ap_sync_channel_write_layer4_out_41_V_1();
    void thread_ap_sync_channel_write_layer4_out_42_V_1();
    void thread_ap_sync_channel_write_layer4_out_43_V_1();
    void thread_ap_sync_channel_write_layer4_out_44_V_1();
    void thread_ap_sync_channel_write_layer4_out_45_V_1();
    void thread_ap_sync_channel_write_layer4_out_46_V_1();
    void thread_ap_sync_channel_write_layer4_out_47_V_1();
    void thread_ap_sync_channel_write_layer4_out_48_V_1();
    void thread_ap_sync_channel_write_layer4_out_49_V_1();
    void thread_ap_sync_channel_write_layer4_out_4_V_1();
    void thread_ap_sync_channel_write_layer4_out_50_V_1();
    void thread_ap_sync_channel_write_layer4_out_51_V_1();
    void thread_ap_sync_channel_write_layer4_out_52_V_1();
    void thread_ap_sync_channel_write_layer4_out_53_V_1();
    void thread_ap_sync_channel_write_layer4_out_54_V_1();
    void thread_ap_sync_channel_write_layer4_out_55_V_1();
    void thread_ap_sync_channel_write_layer4_out_56_V_1();
    void thread_ap_sync_channel_write_layer4_out_57_V_1();
    void thread_ap_sync_channel_write_layer4_out_58_V_1();
    void thread_ap_sync_channel_write_layer4_out_59_V_1();
    void thread_ap_sync_channel_write_layer4_out_5_V_1();
    void thread_ap_sync_channel_write_layer4_out_60_V_1();
    void thread_ap_sync_channel_write_layer4_out_61_V_1();
    void thread_ap_sync_channel_write_layer4_out_62_V_1();
    void thread_ap_sync_channel_write_layer4_out_63_V_1();
    void thread_ap_sync_channel_write_layer4_out_6_V_1();
    void thread_ap_sync_channel_write_layer4_out_7_V_1();
    void thread_ap_sync_channel_write_layer4_out_8_V_1();
    void thread_ap_sync_channel_write_layer4_out_9_V_1();
    void thread_ap_sync_channel_write_layer5_out_0_V_1();
    void thread_ap_sync_channel_write_layer5_out_10_V_1();
    void thread_ap_sync_channel_write_layer5_out_11_V_1();
    void thread_ap_sync_channel_write_layer5_out_12_V_1();
    void thread_ap_sync_channel_write_layer5_out_13_V_1();
    void thread_ap_sync_channel_write_layer5_out_14_V_1();
    void thread_ap_sync_channel_write_layer5_out_15_V_1();
    void thread_ap_sync_channel_write_layer5_out_16_V_1();
    void thread_ap_sync_channel_write_layer5_out_17_V_1();
    void thread_ap_sync_channel_write_layer5_out_18_V_1();
    void thread_ap_sync_channel_write_layer5_out_19_V_1();
    void thread_ap_sync_channel_write_layer5_out_1_V_1();
    void thread_ap_sync_channel_write_layer5_out_20_V_1();
    void thread_ap_sync_channel_write_layer5_out_21_V_1();
    void thread_ap_sync_channel_write_layer5_out_22_V_1();
    void thread_ap_sync_channel_write_layer5_out_23_V_1();
    void thread_ap_sync_channel_write_layer5_out_24_V_1();
    void thread_ap_sync_channel_write_layer5_out_25_V_1();
    void thread_ap_sync_channel_write_layer5_out_26_V_1();
    void thread_ap_sync_channel_write_layer5_out_27_V_1();
    void thread_ap_sync_channel_write_layer5_out_28_V_1();
    void thread_ap_sync_channel_write_layer5_out_29_V_1();
    void thread_ap_sync_channel_write_layer5_out_2_V_1();
    void thread_ap_sync_channel_write_layer5_out_30_V_1();
    void thread_ap_sync_channel_write_layer5_out_31_V_1();
    void thread_ap_sync_channel_write_layer5_out_3_V_1();
    void thread_ap_sync_channel_write_layer5_out_4_V_1();
    void thread_ap_sync_channel_write_layer5_out_5_V_1();
    void thread_ap_sync_channel_write_layer5_out_6_V_1();
    void thread_ap_sync_channel_write_layer5_out_7_V_1();
    void thread_ap_sync_channel_write_layer5_out_8_V_1();
    void thread_ap_sync_channel_write_layer5_out_9_V_1();
    void thread_ap_sync_channel_write_layer7_out_0_V_1();
    void thread_ap_sync_channel_write_layer7_out_10_V_1();
    void thread_ap_sync_channel_write_layer7_out_11_V_1();
    void thread_ap_sync_channel_write_layer7_out_12_V_1();
    void thread_ap_sync_channel_write_layer7_out_13_V_1();
    void thread_ap_sync_channel_write_layer7_out_14_V_1();
    void thread_ap_sync_channel_write_layer7_out_15_V_1();
    void thread_ap_sync_channel_write_layer7_out_16_V_1();
    void thread_ap_sync_channel_write_layer7_out_17_V_1();
    void thread_ap_sync_channel_write_layer7_out_18_V_1();
    void thread_ap_sync_channel_write_layer7_out_19_V_1();
    void thread_ap_sync_channel_write_layer7_out_1_V_1();
    void thread_ap_sync_channel_write_layer7_out_20_V_1();
    void thread_ap_sync_channel_write_layer7_out_21_V_1();
    void thread_ap_sync_channel_write_layer7_out_22_V_1();
    void thread_ap_sync_channel_write_layer7_out_23_V_1();
    void thread_ap_sync_channel_write_layer7_out_24_V_1();
    void thread_ap_sync_channel_write_layer7_out_25_V_1();
    void thread_ap_sync_channel_write_layer7_out_26_V_1();
    void thread_ap_sync_channel_write_layer7_out_27_V_1();
    void thread_ap_sync_channel_write_layer7_out_28_V_1();
    void thread_ap_sync_channel_write_layer7_out_29_V_1();
    void thread_ap_sync_channel_write_layer7_out_2_V_1();
    void thread_ap_sync_channel_write_layer7_out_30_V_1();
    void thread_ap_sync_channel_write_layer7_out_31_V_1();
    void thread_ap_sync_channel_write_layer7_out_3_V_1();
    void thread_ap_sync_channel_write_layer7_out_4_V_1();
    void thread_ap_sync_channel_write_layer7_out_5_V_1();
    void thread_ap_sync_channel_write_layer7_out_6_V_1();
    void thread_ap_sync_channel_write_layer7_out_7_V_1();
    void thread_ap_sync_channel_write_layer7_out_8_V_1();
    void thread_ap_sync_channel_write_layer7_out_9_V_1();
    void thread_ap_sync_channel_write_layer8_out_0_V_1();
    void thread_ap_sync_channel_write_layer8_out_10_V_1();
    void thread_ap_sync_channel_write_layer8_out_11_V_1();
    void thread_ap_sync_channel_write_layer8_out_12_V_1();
    void thread_ap_sync_channel_write_layer8_out_13_V_1();
    void thread_ap_sync_channel_write_layer8_out_14_V_1();
    void thread_ap_sync_channel_write_layer8_out_15_V_1();
    void thread_ap_sync_channel_write_layer8_out_16_V_1();
    void thread_ap_sync_channel_write_layer8_out_17_V_1();
    void thread_ap_sync_channel_write_layer8_out_18_V_1();
    void thread_ap_sync_channel_write_layer8_out_19_V_1();
    void thread_ap_sync_channel_write_layer8_out_1_V_1();
    void thread_ap_sync_channel_write_layer8_out_20_V_1();
    void thread_ap_sync_channel_write_layer8_out_21_V_1();
    void thread_ap_sync_channel_write_layer8_out_22_V_1();
    void thread_ap_sync_channel_write_layer8_out_23_V_1();
    void thread_ap_sync_channel_write_layer8_out_24_V_1();
    void thread_ap_sync_channel_write_layer8_out_25_V_1();
    void thread_ap_sync_channel_write_layer8_out_26_V_1();
    void thread_ap_sync_channel_write_layer8_out_27_V_1();
    void thread_ap_sync_channel_write_layer8_out_28_V_1();
    void thread_ap_sync_channel_write_layer8_out_29_V_1();
    void thread_ap_sync_channel_write_layer8_out_2_V_1();
    void thread_ap_sync_channel_write_layer8_out_30_V_1();
    void thread_ap_sync_channel_write_layer8_out_31_V_1();
    void thread_ap_sync_channel_write_layer8_out_3_V_1();
    void thread_ap_sync_channel_write_layer8_out_4_V_1();
    void thread_ap_sync_channel_write_layer8_out_5_V_1();
    void thread_ap_sync_channel_write_layer8_out_6_V_1();
    void thread_ap_sync_channel_write_layer8_out_7_V_1();
    void thread_ap_sync_channel_write_layer8_out_8_V_1();
    void thread_ap_sync_channel_write_layer8_out_9_V_1();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_dense_resource_1_U0_ap_continue();
    void thread_dense_resource_1_U0_ap_start();
    void thread_dense_resource_1_U0_start_full_n();
    void thread_dense_resource_1_U0_start_write();
    void thread_dense_resource_2_U0_ap_continue();
    void thread_dense_resource_2_U0_ap_start();
    void thread_dense_resource_2_U0_start_full_n();
    void thread_dense_resource_2_U0_start_write();
    void thread_dense_resource_3_U0_ap_continue();
    void thread_dense_resource_3_U0_ap_start();
    void thread_dense_resource_3_U0_start_full_n();
    void thread_dense_resource_3_U0_start_write();
    void thread_dense_resource_U0_ap_continue();
    void thread_dense_resource_U0_ap_start();
    void thread_dense_resource_U0_start_full_n();
    void thread_dense_resource_U0_start_write();
    void thread_layer13_out_0_V();
    void thread_layer13_out_0_V_ap_vld();
    void thread_layer13_out_1_V();
    void thread_layer13_out_1_V_ap_vld();
    void thread_layer13_out_2_V();
    void thread_layer13_out_2_V_ap_vld();
    void thread_layer13_out_3_V();
    void thread_layer13_out_3_V_ap_vld();
    void thread_layer13_out_4_V();
    void thread_layer13_out_4_V_ap_vld();
    void thread_myproject_entry153_U0_ap_continue();
    void thread_myproject_entry153_U0_ap_start();
    void thread_relu_1_U0_ap_continue();
    void thread_relu_1_U0_ap_start();
    void thread_relu_1_U0_start_full_n();
    void thread_relu_1_U0_start_write();
    void thread_relu_2_U0_ap_continue();
    void thread_relu_2_U0_ap_start();
    void thread_relu_2_U0_start_full_n();
    void thread_relu_2_U0_start_write();
    void thread_relu_U0_ap_continue();
    void thread_relu_U0_ap_start();
    void thread_relu_U0_start_full_n();
    void thread_relu_U0_start_write();
    void thread_softmax_latency_U0_ap_continue();
    void thread_softmax_latency_U0_ap_start();
    void thread_softmax_latency_U0_start_full_n();
    void thread_softmax_latency_U0_start_write();
    void thread_start_for_dense_resource_3_U0_din();
};

}

using namespace ap_rtl;

#endif
