
*** Running vivado
    with args -log Das_Blinkenlights.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Das_Blinkenlights.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Das_Blinkenlights.tcl -notrace
Command: synth_design -top Das_Blinkenlights -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11020
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1110.250 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Das_Blinkenlights' [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/sources_1/new/Sources.v:21]
INFO: [Synth 8-6157] synthesizing module 'Counter' [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/sources_1/new/Sources.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (1#1) [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/sources_1/new/Sources.v:30]
INFO: [Synth 8-6157] synthesizing module 'Blink_OOOO' [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/sources_1/new/Sources.v:46]
INFO: [Synth 8-6155] done synthesizing module 'Blink_OOOO' (2#1) [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/sources_1/new/Sources.v:46]
INFO: [Synth 8-6155] done synthesizing module 'Das_Blinkenlights' (3#1) [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/sources_1/new/Sources.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1132.547 ; gain = 22.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1132.547 ; gain = 22.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1132.547 ; gain = 22.297
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1132.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[0]'. [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[1]'. [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[2]'. [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Das_Blinkenlights_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Das_Blinkenlights_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1210.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1210.055 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1210.055 ; gain = 99.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1210.055 ; gain = 99.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1210.055 ; gain = 99.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1210.055 ; gain = 99.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1210.055 ; gain = 99.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1225.051 ; gain = 114.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1225.125 ; gain = 114.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1244.211 ; gain = 133.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1250.012 ; gain = 139.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1250.012 ; gain = 139.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1250.012 ; gain = 139.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1250.012 ; gain = 139.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1250.012 ; gain = 139.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1250.012 ; gain = 139.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT4   |     6|
|6     |LUT6   |     1|
|7     |FDRE   |    25|
|8     |IBUF   |     1|
|9     |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1250.012 ; gain = 139.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1250.012 ; gain = 62.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1250.012 ; gain = 139.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1262.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1267.426 ; gain = 157.176
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Payton/Vivado_Projects/Blink_OneOnOneOff_FPRAClass2/Blink_OneOnOneOff_FPRAClass2.runs/synth_1/Das_Blinkenlights.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Das_Blinkenlights_utilization_synth.rpt -pb Das_Blinkenlights_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 15 16:39:29 2022...
