Synopsys Actel Technology Mapper, Version mapact, Build 729R, Built Jun 20 2012 09:47:40
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03M-SP1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF258 |Gated clock conversion disabled 
@N: MF547 |Generated clock conversion disabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)



Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 107MB)

@W: MO111 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":4185:0:4185:5|Register bit CAHBLTOI0I is always 0, optimizing ...
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Removing sequential instance CAHBLTIO0I of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTO0OI_1_0_0_0_1_0_0(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":691:0:691:5|Removing sequential instance CAHBLTIO0l[1:0] of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTllO0_1_0_0_4294967280s_0_0(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":335:0:335:9|Removing instance CAHBLTO1I0 of view:COREAHBLITE_LIB.CAHBLTlI1_CAHBLTO1I0(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":349:0:349:5|Removing sequential instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0I0l.CAHBLTIOl0.CAHBLTl11l[15:0] of view:PrimLib.dffre(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":16397:0:16397:10|Removing instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0O0l of view:COREAHBLITE_LIB.CAHBLTl0Il_CAHBLTI0O0l(verilog) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 108MB)

@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[4] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOO0I[2] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[31] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[30] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[29] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[28] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[27] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[26] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[25] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[24] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[23] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[22] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[21] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[20] is always 0, optimizing ...
@N:"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst cntrWaitQuiet[2:0]
@N:"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst bitsRead[3:0]
@N:"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst cntrWaitTrailing[2:0]
Encoding state machine CAHBLTllOI[7:0] (netlist:statemachine)
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":314:0:314:8|Register bit CAHBLTllOI[1] is always 0, optimizing ...
@N:"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\cr_int.v":116:0:116:5|Found counter in view:work.cr_int(verilog) inst ac_counter[3:0]
@N:"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\cr_int.v":91:0:91:5|Found counter in view:work.cr_int(verilog) inst op_counter[3:0]
@W: MO161 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\stonyman.v":117:0:117:5|Register bit startAdcCapture is always 1, optimizing ...

 Ram Decomposition Statistics for cachedValue[7:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
Encoding state machine state[6:0] (netlist:statemachine)
original code -> new code
   0000 -> 0000000
   0001 -> 0000011
   0010 -> 0000101
   0011 -> 0001001
   0100 -> 0010001
   0101 -> 0100001
   0110 -> 1000001
Encoding state machine substate[14:0] (netlist:statemachine)
original code -> new code
   0000 -> 000000000000000
   0001 -> 000000000000011
   0010 -> 000000000000101
   0011 -> 000000000001001
   0100 -> 000000000010001
   0101 -> 000000000100001
   0110 -> 000000001000001
   0111 -> 000000010000001
   1000 -> 000000100000001
   1001 -> 000001000000001
   1010 -> 000010000000001
   1011 -> 000100000000001
   1100 -> 001000000000001
   1101 -> 010000000000001
   1110 -> 100000000000001
@N: MF238 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\stonyman.v":374:48:374:76|Found 8-bit incrementor, 'un2_cachedValue_1[7:0]'
@N: MF239 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\stonyman.v":141:27:141:40|Found 32-bit decrementor, 'un5_counterWait_1[31:0]'
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[16] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1610:0:1610:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIlIl is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Register bit conversionComplete is always 0, optimizing ...

Finished factoring (Time elapsed 0h:00m:02s; Memory used current: 116MB peak: 116MB)

@W: MO161 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Register bit adc081s101_0.cs is always 1, optimizing ...
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Removing sequential instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[11] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Removing sequential instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[10] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\stonyman.v":117:0:117:5|Removing sequential instance stonyman_0.pixelout[0] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\stonyman.v":117:0:117:5|Removing sequential instance stonyman_0.pixelout[1] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\stonyman.v":117:0:117:5|Removing sequential instance stonyman_0.pixelout[2] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\stonyman.v":117:0:117:5|Removing sequential instance stonyman_0.pixelout[3] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\stonyman.v":117:0:117:5|Removing sequential instance stonyman_0.pixelout[4] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\stonyman.v":117:0:117:5|Removing sequential instance stonyman_0.pixelout[5] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\stonyman.v":117:0:117:5|Removing sequential instance stonyman_0.pixelout[6] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\stonyman.v":117:0:117:5|Removing sequential instance stonyman_0.pixelout[7] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.cntrWaitLeading[1] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.cntrWaitLeading[0] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.dataout[7] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.dataout[6] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.dataout[5] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.dataout[4] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.dataout[3] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.dataout[2] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.dataout[1] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.dataout[0] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.cntrWaitQuiet[2] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.cntrWaitQuiet[1] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.cntrWaitQuiet[0] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.cntrWaitTrailing[2] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.cntrWaitTrailing[1] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.cntrWaitTrailing[0] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.bitsRead[3] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.bitsRead[2] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.bitsRead[1] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance adc081s101_0.bitsRead[0] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:02s; Memory used current: 113MB peak: 117MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:02s; Memory used current: 111MB peak: 118MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:02s; Memory used current: 112MB peak: 118MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:07s; Memory used current: 121MB peak: 122MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:07s; Memory used current: 121MB peak: 122MB)


Finished preparing to map (Time elapsed 0h:00m:07s; Memory used current: 121MB peak: 122MB)

@N: FP130 |Promoting Net MSS_CORE2_0_M2F_RESET_N on CLKINT  I_800 
@N: FP130 |Promoting Net SCLK_c on CLKINT  clkgenerator_0.SCLK_inferred_clock 
@N: FP130 |Promoting Net stonyman_0.N_2345 on CLKINT  I_801 

Finished technology mapping (Time elapsed 0h:00m:07s; Memory used current: 140MB peak: 142MB)


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:08s; Memory used current: 140MB peak: 142MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Time elapsed 0h:00m:08s; Memory used current: 140MB peak: 142MB)

Writing Analyst data base Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\synthesis\TOPLEVEL.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:08s; Memory used current: 137MB peak: 142MB)

Writing EDIF Netlist and constraint files
F-2012.03M-SP1 

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:08s; Memory used current: 139MB peak: 142MB)

@W: MT246 :"z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":96:15:96:22|Blackbox MSS_XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock MSS_CORE2_0.MSS_CCC_0.FAB_CLK with period 25.00ns 
@W: MT420 |Found inferred clock clkgenerator|SCLK_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:SCLK"



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Feb 26 03:56:22 2013
#


Top view:               TOPLEVEL
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    40.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    Z:\russ\private\research\insight\git\hw\smartfusion\impl\meyesight\constraint\synthesis.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -8.611

                                     Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                       Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_CCC_0.FAB_CLK        40.0 MHz      44.0 MHz      25.000        22.709        2.291      declared     default_clkgroup_0 
clkgenerator|SCLK_inferred_clock     80.0 MHz      47.4 MHz      12.500        21.111        -8.611     inferred     Inferred_clkgroup_0
System                               80.0 MHz      171.5 MHz     12.500        5.831         6.669      system       system_clkgroup    
========================================================================================================================================





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------
System                            System                            |  12.500      6.669   |  No paths    -      |  No paths    -      |  No paths    -    
System                            MSS_CORE2_0.MSS_CCC_0.FAB_CLK     |  25.000      4.953   |  No paths    -      |  No paths    -      |  No paths    -    
System                            clkgenerator|SCLK_inferred_clock  |  12.500      -0.858  |  No paths    -      |  No paths    -      |  No paths    -    
MSS_CORE2_0.MSS_CCC_0.FAB_CLK     System                            |  25.000      17.202  |  No paths    -      |  No paths    -      |  No paths    -    
MSS_CORE2_0.MSS_CCC_0.FAB_CLK     MSS_CORE2_0.MSS_CCC_0.FAB_CLK     |  25.000      2.291   |  No paths    -      |  No paths    -      |  No paths    -    
clkgenerator|SCLK_inferred_clock  clkgenerator|SCLK_inferred_clock  |  12.500      -8.611  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MSS_CORE2_0.MSS_CCC_0.FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                                  Arrival          
Instance                                                 Reference                         Type         Pin     Net                Time        Slack
                                                         Clock                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I         MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1C0       Q       CAHBLTOI0I         0.737       2.291
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[18]     MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1E1C0     Q       CAHBLTI1lI[18]     0.737       4.287
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[19]     MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1E1C0     Q       CAHBLTI1lI[19]     0.580       4.672
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I         MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1C0       Q       CAHBLTIO0I         0.737       6.012
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[16]     MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1E1C0     Q       CAHBLTI1lI[16]     0.737       6.804
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[17]     MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1E1C0     Q       CAHBLTI1lI[17]     0.580       7.188
psram_cr_0.ahb0.haddr_reg[8]                             MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1         Q       haddr_reg[8]       0.737       7.605
psram_cr_0.ahb0.haddr_reg[5]                             MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1         Q       haddr_reg[5]       0.580       7.909
psram_cr_0.ahb0.haddr_reg[1]                             MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1         Q       haddr_reg[1]       0.580       8.003
psram_cr_0.ahb0.haddr_reg[7]                             MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1         Q       haddr_reg[7]       0.580       8.052
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                Required          
Instance                         Reference                         Type     Pin     Net                  Time         Slack
                                 Clock                                                                                     
---------------------------------------------------------------------------------------------------------------------------
psram_cr_0.ahb0.haddr_reg[0]     MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1     D       haddr_reg_RNO[0]     24.461       2.291
psram_cr_0.ahb0.haddr_reg[1]     MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1     D       haddr_reg_RNO[1]     24.461       2.291
psram_cr_0.ahb0.haddr_reg[2]     MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1     D       haddr_reg_RNO[2]     24.461       2.291
psram_cr_0.ahb0.haddr_reg[3]     MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1     D       haddr_reg_RNO[3]     24.461       2.291
psram_cr_0.ahb0.haddr_reg[4]     MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1     D       haddr_reg_RNO[4]     24.461       2.291
psram_cr_0.ahb0.haddr_reg[5]     MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1     D       haddr_reg_RNO[5]     24.461       2.291
psram_cr_0.ahb0.haddr_reg[6]     MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1     D       haddr_reg_RNO[6]     24.461       2.291
psram_cr_0.ahb0.haddr_reg[7]     MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1     D       haddr_reg_RNO[7]     24.461       2.291
psram_cr_0.ahb0.haddr_reg[8]     MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1     D       haddr_reg_RNO[8]     24.461       2.291
psram_cr_0.ahb0.haddr_reg[9]     MSS_CORE2_0.MSS_CCC_0.FAB_CLK     DFN1     D       haddr_reg_RNO[9]     24.461       2.291
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      22.171
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.291

    Number of logic level(s):                12
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            psram_cr_0.ahb0.haddr_reg[0] / D
    The start point is clocked by            MSS_CORE2_0.MSS_CCC_0.FAB_CLK [rising] on pin CLK
    The end   point is clocked by            MSS_CORE2_0.MSS_CCC_0.FAB_CLK [rising] on pin CLK

Instance / Net                                                                             Pin      Pin               Arrival     No. of    
Name                                                                            Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0     Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net        -        -       2.494     -           25        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2        S        In      -         3.231       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2        Y        Out     0.396     3.627       -         
CAHBLTI0ll[18]                                                                  Net        -        -       2.037     -           13        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A      A        In      -         5.664       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A      Y        Out     0.627     6.291       -         
N_79                                                                            Net        -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B      B        In      -         7.475       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B      Y        Out     0.627     8.102       -         
CAHBLTl1II_0[7]                                                                 Net        -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B      A        In      -         8.909       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B      Y        Out     0.514     9.423       -         
CAHBLTO1lII                                                                     Net        -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A       A        In      -         11.062      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A       Y        Out     0.466     11.528      -         
N_94                                                                            Net        -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI1O0l.CAHBLTlI0l.CAHBLTllOI_RNI8HUL4[2]         OA1C       B        In      -         11.914      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI1O0l.CAHBLTlI0l.CAHBLTllOI_RNI8HUL4[2]         OA1C       Y        Out     0.900     12.814      -         
N_104                                                                           Net        -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI1O0l.CAHBLTlI0l.CAHBLTllOI_RNIBDP89[2]         OR2B       B        In      -         13.200      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI1O0l.CAHBLTlI0l.CAHBLTllOI_RNIBDP89[2]         OR2B       Y        Out     0.516     13.716      -         
CAHBLTOO0l[1]                                                                   Net        -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI1O0l.CAHBLTlI0l.CAHBLTllOI_RNITMUB9[6]         NOR2A      A        In      -         14.522      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI1O0l.CAHBLTlI0l.CAHBLTllOI_RNITMUB9[6]         NOR2A      Y        Out     0.627     15.150      -         
CAHBLTI1Il6                                                                     Net        -        -       1.776     -           11        
psram_cr_0.ahb0.hready_reg_RNIQ3IRN                                             NOR2B      B        In      -         16.926      -         
psram_cr_0.ahb0.hready_reg_RNIQ3IRN                                             NOR2B      Y        Out     0.627     17.553      -         
hwrite_reg4                                                                     Net        -        -       0.386     -           2         
psram_cr_0.ahb0.fsm_RNIHEQUN                                                    NOR2A      A        In      -         17.939      -         
psram_cr_0.ahb0.fsm_RNIHEQUN                                                    NOR2A      Y        Out     0.627     18.566      -         
fsm_0_sqmuxa                                                                    Net        -        -       1.994     -           12        
psram_cr_0.ahb0.haddr_reg_RNO_0[0]                                              MX2        S        In      -         20.560      -         
psram_cr_0.ahb0.haddr_reg_RNO_0[0]                                              MX2        Y        Out     0.480     21.039      -         
N_169                                                                           Net        -        -       0.322     -           1         
psram_cr_0.ahb0.haddr_reg_RNO[0]                                                NOR2B      A        In      -         21.361      -         
psram_cr_0.ahb0.haddr_reg_RNO[0]                                                NOR2B      Y        Out     0.488     21.849      -         
haddr_reg_RNO[0]                                                                Net        -        -       0.322     -           1         
psram_cr_0.ahb0.haddr_reg[0]                                                    DFN1       D        In      -         22.171      -         
============================================================================================================================================
Total path delay (propagation time + setup) of 22.709 is 8.173(36.0%) logic and 14.536(64.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clkgenerator|SCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                  Arrival           
Instance                       Reference                            Type     Pin     Net                 Time        Slack 
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterWait[31]     clkgenerator|SCLK_inferred_clock     DFN1     Q       counterWait[31]     0.580       -8.611
stonyman_0.counterWait[28]     clkgenerator|SCLK_inferred_clock     DFN1     Q       counterWait[28]     0.580       -8.499
stonyman_0.counterWait[30]     clkgenerator|SCLK_inferred_clock     DFN1     Q       counterWait[30]     0.580       -8.460
stonyman_0.counterWait[26]     clkgenerator|SCLK_inferred_clock     DFN1     Q       counterWait[26]     0.580       -8.235
stonyman_0.counterWait[27]     clkgenerator|SCLK_inferred_clock     DFN1     Q       counterWait[27]     0.580       -8.197
stonyman_0.counterWait[7]      clkgenerator|SCLK_inferred_clock     DFN1     Q       counterWait[7]      0.737       -8.100
stonyman_0.counterWait[6]      clkgenerator|SCLK_inferred_clock     DFN1     Q       counterWait[6]      0.737       -8.074
stonyman_0.counterWait[3]      clkgenerator|SCLK_inferred_clock     DFN1     Q       counterWait[3]      0.580       -8.058
stonyman_0.counterWait[4]      clkgenerator|SCLK_inferred_clock     DFN1     Q       counterWait[4]      0.580       -8.055
stonyman_0.counterWait[29]     clkgenerator|SCLK_inferred_clock     DFN1     Q       counterWait[29]     0.580       -7.989
===========================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                      Required           
Instance                       Reference                            Type     Pin     Net                     Time         Slack 
                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterWait[13]     clkgenerator|SCLK_inferred_clock     DFN1     D       N_10                    11.927       -8.611
stonyman_0.counterWait[14]     clkgenerator|SCLK_inferred_clock     DFN1     D       N_12                    11.927       -8.611
stonyman_0.counterWait[16]     clkgenerator|SCLK_inferred_clock     DFN1     D       counterWait_RNO[16]     11.927       -8.611
stonyman_0.counterWait[26]     clkgenerator|SCLK_inferred_clock     DFN1     D       counterWait_RNO[26]     11.927       -8.611
stonyman_0.counterWait[30]     clkgenerator|SCLK_inferred_clock     DFN1     D       counterWait_RNO[30]     11.927       -8.611
stonyman_0.counterWait[10]     clkgenerator|SCLK_inferred_clock     DFN1     D       counterWait_RNO[10]     11.927       -7.404
stonyman_0.counterWait[1]      clkgenerator|SCLK_inferred_clock     DFN1     D       counterWait_81[1]       11.961       -7.378
stonyman_0.counterWait[15]     clkgenerator|SCLK_inferred_clock     DFN1     D       counterWait_RNO[15]     11.961       -6.996
stonyman_0.counterWait[19]     clkgenerator|SCLK_inferred_clock     DFN1     D       N_30                    11.961       -6.761
stonyman_0.counterWait[24]     clkgenerator|SCLK_inferred_clock     DFN1     D       counterWait_RNO[24]     11.927       -6.746
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      20.537
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.611

    Number of logic level(s):                12
    Starting point:                          stonyman_0.counterWait[31] / Q
    Ending point:                            stonyman_0.counterWait[13] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
stonyman_0.counterWait[31]                     DFN1       Q        Out     0.580     0.580       -         
counterWait[31]                                Net        -        -       1.423     -           6         
stonyman_0.counterWait_RNIL9IH[30]             OR2        B        In      -         2.004       -         
stonyman_0.counterWait_RNIL9IH[30]             OR2        Y        Out     0.514     2.518       -         
counterWait10_16                               Net        -        -       1.184     -           4         
stonyman_0.counterWait_RNIVEHV1[2]             NOR3A      C        In      -         3.702       -         
stonyman_0.counterWait_RNIVEHV1[2]             NOR3A      Y        Out     0.641     4.343       -         
state_tr0_i_a2_4_0                             Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNI1JP23[2]             NOR2B      A        In      -         4.665       -         
stonyman_0.counterWait_RNI1JP23[2]             NOR2B      Y        Out     0.514     5.179       -         
state_tr0_i_a2_4                               Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNI29VS4[25]            NOR3C      C        In      -         5.500       -         
stonyman_0.counterWait_RNI29VS4[25]            NOR3C      Y        Out     0.641     6.142       -         
state_tr0_i_a2_1                               Net        -        -       1.776     -           11        
stonyman_0.counterWait_RNIC9HK9[20]            NOR2B      B        In      -         7.918       -         
stonyman_0.counterWait_RNIC9HK9[20]            NOR2B      Y        Out     0.627     8.545       -         
counterWait_RNIC9HK9[20]                       Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNIC9HK9_0[20]          CLKINT     A        In      -         8.867       -         
stonyman_0.counterWait_RNIC9HK9_0[20]          CLKINT     Y        Out     0.174     9.041       -         
N_2345                                         Net        -        -       1.601     -           57        
stonyman_0.state_i_RNIDBTK9_0[0]               NOR2       B        In      -         10.641      -         
stonyman_0.state_i_RNIDBTK9_0[0]               NOR2       Y        Out     0.646     11.288      -         
state_i_RNIDBTK9_0[0]                          Net        -        -       0.322     -           1         
stonyman_0.state_i_RNIN1B1P[0]                 NOR2       B        In      -         11.609      -         
stonyman_0.state_i_RNIN1B1P[0]                 NOR2       Y        Out     0.514     12.124      -         
counterWait_81_0_iv_i_o2_1tt_13_m3_i_0_N_4     Net        -        -       3.276     -           56        
stonyman_0.substate_RNIHL8D01[5]               OR3A       B        In      -         15.400      -         
stonyman_0.substate_RNIHL8D01[5]               OR3A       Y        Out     0.714     16.114      -         
counterWait_81_0_iv_i_o2_1tt_13_N_5            Net        -        -       0.322     -           1         
stonyman_0.substate_RNII3KUM2[5]               NOR3B      B        In      -         16.436      -         
stonyman_0.substate_RNII3KUM2[5]               NOR3B      Y        Out     0.607     17.042      -         
N_71_i                                         Net        -        -       1.279     -           5         
stonyman_0.counterWait_RNO_0[13]               AOI1       B        In      -         18.321      -         
stonyman_0.counterWait_RNO_0[13]               AOI1       Y        Out     0.931     19.253      -         
N_104                                          Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNO[13]                 NOR3       B        In      -         19.574      -         
stonyman_0.counterWait_RNO[13]                 NOR3       Y        Out     0.641     20.216      -         
N_10                                           Net        -        -       0.322     -           1         
stonyman_0.counterWait[13]                     DFN1       D        In      -         20.537      -         
===========================================================================================================
Total path delay (propagation time + setup) of 21.111 is 8.321(39.4%) logic and 12.790(60.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      20.537
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.611

    Number of logic level(s):                12
    Starting point:                          stonyman_0.counterWait[31] / Q
    Ending point:                            stonyman_0.counterWait[26] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
stonyman_0.counterWait[31]                     DFN1       Q        Out     0.580     0.580       -         
counterWait[31]                                Net        -        -       1.423     -           6         
stonyman_0.counterWait_RNIL9IH[30]             OR2        B        In      -         2.004       -         
stonyman_0.counterWait_RNIL9IH[30]             OR2        Y        Out     0.514     2.518       -         
counterWait10_16                               Net        -        -       1.184     -           4         
stonyman_0.counterWait_RNIVEHV1[2]             NOR3A      C        In      -         3.702       -         
stonyman_0.counterWait_RNIVEHV1[2]             NOR3A      Y        Out     0.641     4.343       -         
state_tr0_i_a2_4_0                             Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNI1JP23[2]             NOR2B      A        In      -         4.665       -         
stonyman_0.counterWait_RNI1JP23[2]             NOR2B      Y        Out     0.514     5.179       -         
state_tr0_i_a2_4                               Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNI29VS4[25]            NOR3C      C        In      -         5.500       -         
stonyman_0.counterWait_RNI29VS4[25]            NOR3C      Y        Out     0.641     6.142       -         
state_tr0_i_a2_1                               Net        -        -       1.776     -           11        
stonyman_0.counterWait_RNIC9HK9[20]            NOR2B      B        In      -         7.918       -         
stonyman_0.counterWait_RNIC9HK9[20]            NOR2B      Y        Out     0.627     8.545       -         
counterWait_RNIC9HK9[20]                       Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNIC9HK9_0[20]          CLKINT     A        In      -         8.867       -         
stonyman_0.counterWait_RNIC9HK9_0[20]          CLKINT     Y        Out     0.174     9.041       -         
N_2345                                         Net        -        -       1.601     -           57        
stonyman_0.state_i_RNIDBTK9_0[0]               NOR2       B        In      -         10.641      -         
stonyman_0.state_i_RNIDBTK9_0[0]               NOR2       Y        Out     0.646     11.288      -         
state_i_RNIDBTK9_0[0]                          Net        -        -       0.322     -           1         
stonyman_0.state_i_RNIN1B1P[0]                 NOR2       B        In      -         11.609      -         
stonyman_0.state_i_RNIN1B1P[0]                 NOR2       Y        Out     0.514     12.124      -         
counterWait_81_0_iv_i_o2_1tt_13_m3_i_0_N_4     Net        -        -       3.276     -           56        
stonyman_0.substate_RNIHL8D01[5]               OR3A       B        In      -         15.400      -         
stonyman_0.substate_RNIHL8D01[5]               OR3A       Y        Out     0.714     16.114      -         
counterWait_81_0_iv_i_o2_1tt_13_N_5            Net        -        -       0.322     -           1         
stonyman_0.substate_RNII3KUM2[5]               NOR3B      B        In      -         16.436      -         
stonyman_0.substate_RNII3KUM2[5]               NOR3B      Y        Out     0.607     17.042      -         
N_71_i                                         Net        -        -       1.279     -           5         
stonyman_0.counterWait_RNO_0[26]               AOI1       B        In      -         18.321      -         
stonyman_0.counterWait_RNO_0[26]               AOI1       Y        Out     0.931     19.253      -         
N_111                                          Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNO[26]                 NOR3       B        In      -         19.574      -         
stonyman_0.counterWait_RNO[26]                 NOR3       Y        Out     0.641     20.216      -         
counterWait_RNO[26]                            Net        -        -       0.322     -           1         
stonyman_0.counterWait[26]                     DFN1       D        In      -         20.537      -         
===========================================================================================================
Total path delay (propagation time + setup) of 21.111 is 8.321(39.4%) logic and 12.790(60.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      20.537
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.611

    Number of logic level(s):                12
    Starting point:                          stonyman_0.counterWait[31] / Q
    Ending point:                            stonyman_0.counterWait[16] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
stonyman_0.counterWait[31]                     DFN1       Q        Out     0.580     0.580       -         
counterWait[31]                                Net        -        -       1.423     -           6         
stonyman_0.counterWait_RNIL9IH[30]             OR2        B        In      -         2.004       -         
stonyman_0.counterWait_RNIL9IH[30]             OR2        Y        Out     0.514     2.518       -         
counterWait10_16                               Net        -        -       1.184     -           4         
stonyman_0.counterWait_RNIVEHV1[2]             NOR3A      C        In      -         3.702       -         
stonyman_0.counterWait_RNIVEHV1[2]             NOR3A      Y        Out     0.641     4.343       -         
state_tr0_i_a2_4_0                             Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNI1JP23[2]             NOR2B      A        In      -         4.665       -         
stonyman_0.counterWait_RNI1JP23[2]             NOR2B      Y        Out     0.514     5.179       -         
state_tr0_i_a2_4                               Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNI29VS4[25]            NOR3C      C        In      -         5.500       -         
stonyman_0.counterWait_RNI29VS4[25]            NOR3C      Y        Out     0.641     6.142       -         
state_tr0_i_a2_1                               Net        -        -       1.776     -           11        
stonyman_0.counterWait_RNIC9HK9[20]            NOR2B      B        In      -         7.918       -         
stonyman_0.counterWait_RNIC9HK9[20]            NOR2B      Y        Out     0.627     8.545       -         
counterWait_RNIC9HK9[20]                       Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNIC9HK9_0[20]          CLKINT     A        In      -         8.867       -         
stonyman_0.counterWait_RNIC9HK9_0[20]          CLKINT     Y        Out     0.174     9.041       -         
N_2345                                         Net        -        -       1.601     -           57        
stonyman_0.state_i_RNIDBTK9_0[0]               NOR2       B        In      -         10.641      -         
stonyman_0.state_i_RNIDBTK9_0[0]               NOR2       Y        Out     0.646     11.288      -         
state_i_RNIDBTK9_0[0]                          Net        -        -       0.322     -           1         
stonyman_0.state_i_RNIN1B1P[0]                 NOR2       B        In      -         11.609      -         
stonyman_0.state_i_RNIN1B1P[0]                 NOR2       Y        Out     0.514     12.124      -         
counterWait_81_0_iv_i_o2_1tt_13_m3_i_0_N_4     Net        -        -       3.276     -           56        
stonyman_0.substate_RNIHL8D01[5]               OR3A       B        In      -         15.400      -         
stonyman_0.substate_RNIHL8D01[5]               OR3A       Y        Out     0.714     16.114      -         
counterWait_81_0_iv_i_o2_1tt_13_N_5            Net        -        -       0.322     -           1         
stonyman_0.substate_RNII3KUM2[5]               NOR3B      B        In      -         16.436      -         
stonyman_0.substate_RNII3KUM2[5]               NOR3B      Y        Out     0.607     17.042      -         
N_71_i                                         Net        -        -       1.279     -           5         
stonyman_0.counterWait_RNO_0[16]               AOI1       B        In      -         18.321      -         
stonyman_0.counterWait_RNO_0[16]               AOI1       Y        Out     0.931     19.253      -         
N_109                                          Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNO[16]                 NOR3       B        In      -         19.574      -         
stonyman_0.counterWait_RNO[16]                 NOR3       Y        Out     0.641     20.216      -         
counterWait_RNO[16]                            Net        -        -       0.322     -           1         
stonyman_0.counterWait[16]                     DFN1       D        In      -         20.537      -         
===========================================================================================================
Total path delay (propagation time + setup) of 21.111 is 8.321(39.4%) logic and 12.790(60.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      20.537
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.611

    Number of logic level(s):                12
    Starting point:                          stonyman_0.counterWait[31] / Q
    Ending point:                            stonyman_0.counterWait[30] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
stonyman_0.counterWait[31]                     DFN1       Q        Out     0.580     0.580       -         
counterWait[31]                                Net        -        -       1.423     -           6         
stonyman_0.counterWait_RNIL9IH[30]             OR2        B        In      -         2.004       -         
stonyman_0.counterWait_RNIL9IH[30]             OR2        Y        Out     0.514     2.518       -         
counterWait10_16                               Net        -        -       1.184     -           4         
stonyman_0.counterWait_RNIVEHV1[2]             NOR3A      C        In      -         3.702       -         
stonyman_0.counterWait_RNIVEHV1[2]             NOR3A      Y        Out     0.641     4.343       -         
state_tr0_i_a2_4_0                             Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNI1JP23[2]             NOR2B      A        In      -         4.665       -         
stonyman_0.counterWait_RNI1JP23[2]             NOR2B      Y        Out     0.514     5.179       -         
state_tr0_i_a2_4                               Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNI29VS4[25]            NOR3C      C        In      -         5.500       -         
stonyman_0.counterWait_RNI29VS4[25]            NOR3C      Y        Out     0.641     6.142       -         
state_tr0_i_a2_1                               Net        -        -       1.776     -           11        
stonyman_0.counterWait_RNIC9HK9[20]            NOR2B      B        In      -         7.918       -         
stonyman_0.counterWait_RNIC9HK9[20]            NOR2B      Y        Out     0.627     8.545       -         
counterWait_RNIC9HK9[20]                       Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNIC9HK9_0[20]          CLKINT     A        In      -         8.867       -         
stonyman_0.counterWait_RNIC9HK9_0[20]          CLKINT     Y        Out     0.174     9.041       -         
N_2345                                         Net        -        -       1.601     -           57        
stonyman_0.state_i_RNIDBTK9_0[0]               NOR2       B        In      -         10.641      -         
stonyman_0.state_i_RNIDBTK9_0[0]               NOR2       Y        Out     0.646     11.288      -         
state_i_RNIDBTK9_0[0]                          Net        -        -       0.322     -           1         
stonyman_0.state_i_RNIN1B1P[0]                 NOR2       B        In      -         11.609      -         
stonyman_0.state_i_RNIN1B1P[0]                 NOR2       Y        Out     0.514     12.124      -         
counterWait_81_0_iv_i_o2_1tt_13_m3_i_0_N_4     Net        -        -       3.276     -           56        
stonyman_0.substate_RNIHL8D01[5]               OR3A       B        In      -         15.400      -         
stonyman_0.substate_RNIHL8D01[5]               OR3A       Y        Out     0.714     16.114      -         
counterWait_81_0_iv_i_o2_1tt_13_N_5            Net        -        -       0.322     -           1         
stonyman_0.substate_RNII3KUM2[5]               NOR3B      B        In      -         16.436      -         
stonyman_0.substate_RNII3KUM2[5]               NOR3B      Y        Out     0.607     17.042      -         
N_71_i                                         Net        -        -       1.279     -           5         
stonyman_0.counterWait_RNO_0[30]               AOI1       B        In      -         18.321      -         
stonyman_0.counterWait_RNO_0[30]               AOI1       Y        Out     0.931     19.253      -         
N_113                                          Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNO[30]                 NOR3       B        In      -         19.574      -         
stonyman_0.counterWait_RNO[30]                 NOR3       Y        Out     0.641     20.216      -         
counterWait_RNO[30]                            Net        -        -       0.322     -           1         
stonyman_0.counterWait[30]                     DFN1       D        In      -         20.537      -         
===========================================================================================================
Total path delay (propagation time + setup) of 21.111 is 8.321(39.4%) logic and 12.790(60.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      20.537
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.611

    Number of logic level(s):                12
    Starting point:                          stonyman_0.counterWait[31] / Q
    Ending point:                            stonyman_0.counterWait[14] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
stonyman_0.counterWait[31]                     DFN1       Q        Out     0.580     0.580       -         
counterWait[31]                                Net        -        -       1.423     -           6         
stonyman_0.counterWait_RNIL9IH[30]             OR2        B        In      -         2.004       -         
stonyman_0.counterWait_RNIL9IH[30]             OR2        Y        Out     0.514     2.518       -         
counterWait10_16                               Net        -        -       1.184     -           4         
stonyman_0.counterWait_RNIVEHV1[2]             NOR3A      C        In      -         3.702       -         
stonyman_0.counterWait_RNIVEHV1[2]             NOR3A      Y        Out     0.641     4.343       -         
state_tr0_i_a2_4_0                             Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNI1JP23[2]             NOR2B      A        In      -         4.665       -         
stonyman_0.counterWait_RNI1JP23[2]             NOR2B      Y        Out     0.514     5.179       -         
state_tr0_i_a2_4                               Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNI29VS4[25]            NOR3C      C        In      -         5.500       -         
stonyman_0.counterWait_RNI29VS4[25]            NOR3C      Y        Out     0.641     6.142       -         
state_tr0_i_a2_1                               Net        -        -       1.776     -           11        
stonyman_0.counterWait_RNIC9HK9[20]            NOR2B      B        In      -         7.918       -         
stonyman_0.counterWait_RNIC9HK9[20]            NOR2B      Y        Out     0.627     8.545       -         
counterWait_RNIC9HK9[20]                       Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNIC9HK9_0[20]          CLKINT     A        In      -         8.867       -         
stonyman_0.counterWait_RNIC9HK9_0[20]          CLKINT     Y        Out     0.174     9.041       -         
N_2345                                         Net        -        -       1.601     -           57        
stonyman_0.state_i_RNIDBTK9_0[0]               NOR2       B        In      -         10.641      -         
stonyman_0.state_i_RNIDBTK9_0[0]               NOR2       Y        Out     0.646     11.288      -         
state_i_RNIDBTK9_0[0]                          Net        -        -       0.322     -           1         
stonyman_0.state_i_RNIN1B1P[0]                 NOR2       B        In      -         11.609      -         
stonyman_0.state_i_RNIN1B1P[0]                 NOR2       Y        Out     0.514     12.124      -         
counterWait_81_0_iv_i_o2_1tt_13_m3_i_0_N_4     Net        -        -       3.276     -           56        
stonyman_0.substate_RNIHL8D01[5]               OR3A       B        In      -         15.400      -         
stonyman_0.substate_RNIHL8D01[5]               OR3A       Y        Out     0.714     16.114      -         
counterWait_81_0_iv_i_o2_1tt_13_N_5            Net        -        -       0.322     -           1         
stonyman_0.substate_RNII3KUM2[5]               NOR3B      B        In      -         16.436      -         
stonyman_0.substate_RNII3KUM2[5]               NOR3B      Y        Out     0.607     17.042      -         
N_71_i                                         Net        -        -       1.279     -           5         
stonyman_0.counterWait_RNO_0[14]               AOI1       B        In      -         18.321      -         
stonyman_0.counterWait_RNO_0[14]               AOI1       Y        Out     0.931     19.253      -         
N_107                                          Net        -        -       0.322     -           1         
stonyman_0.counterWait_RNO[14]                 NOR3       B        In      -         19.574      -         
stonyman_0.counterWait_RNO[14]                 NOR3       Y        Out     0.641     20.216      -         
N_12                                           Net        -        -       0.322     -           1         
stonyman_0.counterWait[14]                     DFN1       D        In      -         20.537      -         
===========================================================================================================
Total path delay (propagation time + setup) of 21.111 is 8.321(39.4%) logic and 12.790(60.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                                    Arrival           
Instance                           Reference     Type           Pin              Net                                           Time        Slack 
                                   Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        M2FRESETn        MSS_ADLIB_INST_M2FRESETn                      0.000       -0.858
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[18]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[18]     0.000       4.953 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[19]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[19]     0.000       5.205 
MSS_CORE2_0.MSS_CCC_0.I_XTLOSC     System        MSS_XTLOSC     CLKOUT           N_CLKA_XTLOSC                                 0.000       6.669 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHTRANS[1]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HTRANS[1]     0.000       6.742 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[16]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[16]     0.000       7.470 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[17]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[17]     0.000       7.722 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHLOCK         MSS_CORE2_0_MSS_MASTER_AHB_LITE_HLOCK         0.000       10.523
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        EMCCLK           MSS_ADLIB_INST_EMCCLK                         0.000       12.179
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHSIZE[1]      MSS_CORE2_0_MSS_MASTER_AHB_LITE_HSIZE[1]      0.000       15.405
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                      Required           
Instance                            Reference     Type          Pin        Net                    Time         Slack 
                                    Clock                                                                            
---------------------------------------------------------------------------------------------------------------------
stonyman_0.state_i[0]               System        DFN1          D          state_ns_i[0]          11.927       -0.858
stonyman_0.substate_i_0[0]          System        DFN1          D          substate_ns_i[0]       11.927       0.966 
stonyman_0.cachedPOINTER[2]         System        DFN1          D          N_18                   11.961       2.014 
stonyman_0.cachedValue_tile.I_1     System        RAM512X18     RADDR2     N_18                   12.219       2.271 
stonyman_0.cachedPOINTER[1]         System        DFN1          D          N_16                   11.961       2.824 
stonyman_0.cachedValue_tile.I_1     System        RAM512X18     RADDR1     N_16                   12.219       3.081 
stonyman_0.cachedPOINTER[0]         System        DFN1          D          N_14                   11.961       3.725 
stonyman_0.cachedValue_tile.I_1     System        RAM512X18     RADDR0     N_14                   12.219       3.983 
stonyman_0.counterWait[0]           System        DFN1          D          counterWait_RNO[0]     11.927       4.128 
stonyman_0.counterWait[13]          System        DFN1          D          N_10                   11.927       4.745 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      12.784
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.858

    Number of logic level(s):                11
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.state_i[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                     Pin           Pin               Arrival     No. of    
Name                                   Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST             MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn               Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863     CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863     CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                Net         -             -       1.601     -           320       
stonyman_0.state_RNIC4B7[2]            OR2A        B             In      -         2.096       -         
stonyman_0.state_RNIC4B7[2]            OR2A        Y             Out     0.646     2.743       -         
N_1779                                 Net         -             -       1.279     -           5         
stonyman_0.state_RNIP8ME[2]            NOR2B       B             In      -         4.022       -         
stonyman_0.state_RNIP8ME[2]            NOR2B       Y             Out     0.627     4.649       -         
state_ns_i_0_a2_2_5_tz[0]              Net         -             -       0.806     -           3         
stonyman_0.state_i_RNO_55[0]           AO1         C             In      -         5.455       -         
stonyman_0.state_i_RNO_55[0]           AO1         Y             Out     0.633     6.088       -         
state_ns_i_0_a2_2_1[0]                 Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_41[0]           OA1         C             In      -         6.410       -         
stonyman_0.state_i_RNO_41[0]           OA1         Y             Out     0.666     7.075       -         
state_ns_i_0_a2_0_1[0]                 Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_28[0]           NOR3C       A             In      -         7.397       -         
stonyman_0.state_i_RNO_28[0]           NOR3C       Y             Out     0.464     7.861       -         
state_ns_i_0_a2_0_10[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_21[0]           NOR3C       C             In      -         8.182       -         
stonyman_0.state_i_RNO_21[0]           NOR3C       Y             Out     0.641     8.823       -         
state_ns_i_0_a2_0_13[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_12[0]           NOR3C       B             In      -         9.145       -         
stonyman_0.state_i_RNO_12[0]           NOR3C       Y             Out     0.607     9.752       -         
state_ns_i_0_a2_0_17[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_6[0]            NOR3C       A             In      -         10.073      -         
stonyman_0.state_i_RNO_6[0]            NOR3C       Y             Out     0.464     10.537      -         
state_ns_i_0_a2_0_22[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_1[0]            NOR3C       C             In      -         10.858      -         
stonyman_0.state_i_RNO_1[0]            NOR3C       Y             Out     0.641     11.500      -         
state_ns_i_0_a2_0_25[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO[0]              NOR3C       C             In      -         11.821      -         
stonyman_0.state_i_RNO[0]              NOR3C       Y             Out     0.641     12.463      -         
state_ns_i[0]                          Net         -             -       0.322     -           1         
stonyman_0.state_i[0]                  DFN1        D             In      -         12.784      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.358 is 6.778(50.7%) logic and 6.580(49.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      12.671
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.745

    Number of logic level(s):                11
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.state_i[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                     Pin           Pin               Arrival     No. of    
Name                                   Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST             MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn               Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863     CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863     CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                Net         -             -       1.601     -           320       
stonyman_0.state_RNID4B7[3]            OR2A        B             In      -         2.096       -         
stonyman_0.state_RNID4B7[3]            OR2A        Y             Out     0.646     2.743       -         
N_1780                                 Net         -             -       1.279     -           5         
stonyman_0.state_RNIP8ME[2]            NOR2B       A             In      -         4.022       -         
stonyman_0.state_RNIP8ME[2]            NOR2B       Y             Out     0.514     4.536       -         
state_ns_i_0_a2_2_5_tz[0]              Net         -             -       0.806     -           3         
stonyman_0.state_i_RNO_55[0]           AO1         C             In      -         5.343       -         
stonyman_0.state_i_RNO_55[0]           AO1         Y             Out     0.633     5.975       -         
state_ns_i_0_a2_2_1[0]                 Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_41[0]           OA1         C             In      -         6.297       -         
stonyman_0.state_i_RNO_41[0]           OA1         Y             Out     0.666     6.962       -         
state_ns_i_0_a2_0_1[0]                 Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_28[0]           NOR3C       A             In      -         7.284       -         
stonyman_0.state_i_RNO_28[0]           NOR3C       Y             Out     0.464     7.748       -         
state_ns_i_0_a2_0_10[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_21[0]           NOR3C       C             In      -         8.069       -         
stonyman_0.state_i_RNO_21[0]           NOR3C       Y             Out     0.641     8.710       -         
state_ns_i_0_a2_0_13[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_12[0]           NOR3C       B             In      -         9.032       -         
stonyman_0.state_i_RNO_12[0]           NOR3C       Y             Out     0.607     9.639       -         
state_ns_i_0_a2_0_17[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_6[0]            NOR3C       A             In      -         9.960       -         
stonyman_0.state_i_RNO_6[0]            NOR3C       Y             Out     0.464     10.424      -         
state_ns_i_0_a2_0_22[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_1[0]            NOR3C       C             In      -         10.746      -         
stonyman_0.state_i_RNO_1[0]            NOR3C       Y             Out     0.641     11.387      -         
state_ns_i_0_a2_0_25[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO[0]              NOR3C       C             In      -         11.708      -         
stonyman_0.state_i_RNO[0]              NOR3C       Y             Out     0.641     12.350      -         
state_ns_i[0]                          Net         -             -       0.322     -           1         
stonyman_0.state_i[0]                  DFN1        D             In      -         12.671      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.245 is 6.665(50.3%) logic and 6.580(49.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      11.945
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.018

    Number of logic level(s):                12
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.state_i[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                     Pin           Pin               Arrival     No. of    
Name                                   Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST             MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn               Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863     CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863     CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                Net         -             -       1.601     -           320       
stonyman_0.state_RNIG4B7[6]            OR2A        B             In      -         2.096       -         
stonyman_0.state_RNIG4B7[6]            OR2A        Y             Out     0.646     2.743       -         
N_2260                                 Net         -             -       0.386     -           2         
stonyman_0.state_i_RNO_61[0]           NOR3C       C             In      -         3.128       -         
stonyman_0.state_i_RNO_61[0]           NOR3C       Y             Out     0.641     3.770       -         
state_ns_i_0_a2_0_a2_0_9_1[0]          Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_58[0]           NOR2B       A             In      -         4.091       -         
stonyman_0.state_i_RNO_58[0]           NOR2B       Y             Out     0.514     4.606       -         
state_ns_i_0_a2_0_a2_0_9_2[0]          Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_50[0]           OA1         C             In      -         4.927       -         
stonyman_0.state_i_RNO_50[0]           OA1         Y             Out     0.666     5.593       -         
state_ns_i_0_a2_0_a2_0_9_4[0]          Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_35[0]           NOR3C       A             In      -         5.914       -         
stonyman_0.state_i_RNO_35[0]           NOR3C       Y             Out     0.464     6.378       -         
state_ns_i_0_a2_0_a2_0_9_6[0]          Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_25[0]           AO1         A             In      -         6.700       -         
stonyman_0.state_i_RNO_25[0]           AO1         Y             Out     0.464     7.164       -         
state_ns_i_tz_tz_tz[0]                 Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_20[0]           NOR3C       C             In      -         7.485       -         
stonyman_0.state_i_RNO_20[0]           NOR3C       Y             Out     0.641     8.126       -         
state_ns_i_0_a2_0_14[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_12[0]           NOR3C       A             In      -         8.448       -         
stonyman_0.state_i_RNO_12[0]           NOR3C       Y             Out     0.464     8.912       -         
state_ns_i_0_a2_0_17[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_6[0]            NOR3C       A             In      -         9.233       -         
stonyman_0.state_i_RNO_6[0]            NOR3C       Y             Out     0.464     9.697       -         
state_ns_i_0_a2_0_22[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_1[0]            NOR3C       C             In      -         10.019      -         
stonyman_0.state_i_RNO_1[0]            NOR3C       Y             Out     0.641     10.660      -         
state_ns_i_0_a2_0_25[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO[0]              NOR3C       C             In      -         10.982      -         
stonyman_0.state_i_RNO[0]              NOR3C       Y             Out     0.641     11.623      -         
state_ns_i[0]                          Net         -             -       0.322     -           1         
stonyman_0.state_i[0]                  DFN1        D             In      -         11.945      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.518 is 6.995(55.9%) logic and 5.523(44.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      11.797
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.130

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.state_i[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                     Pin           Pin               Arrival     No. of    
Name                                   Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST             MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn               Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863     CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863     CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                Net         -             -       1.601     -           320       
stonyman_0.state_RNIC4B7[2]            OR2A        B             In      -         2.096       -         
stonyman_0.state_RNIC4B7[2]            OR2A        Y             Out     0.646     2.743       -         
N_1779                                 Net         -             -       1.279     -           5         
stonyman_0.state_RNIP8ME[2]            NOR2B       B             In      -         4.022       -         
stonyman_0.state_RNIP8ME[2]            NOR2B       Y             Out     0.627     4.649       -         
state_ns_i_0_a2_2_5_tz[0]              Net         -             -       0.806     -           3         
stonyman_0.state_i_RNO_40[0]           AO1         C             In      -         5.455       -         
stonyman_0.state_i_RNO_40[0]           AO1         Y             Out     0.633     6.088       -         
state_ns_i_0_a2_0_2[0]                 Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_26[0]           NOR3C       C             In      -         6.410       -         
stonyman_0.state_i_RNO_26[0]           NOR3C       Y             Out     0.641     7.051       -         
state_ns_i_0_a2_0_7[0]                 Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_21[0]           NOR3C       A             In      -         7.372       -         
stonyman_0.state_i_RNO_21[0]           NOR3C       Y             Out     0.464     7.836       -         
state_ns_i_0_a2_0_13[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_12[0]           NOR3C       B             In      -         8.158       -         
stonyman_0.state_i_RNO_12[0]           NOR3C       Y             Out     0.607     8.764       -         
state_ns_i_0_a2_0_17[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_6[0]            NOR3C       A             In      -         9.086       -         
stonyman_0.state_i_RNO_6[0]            NOR3C       Y             Out     0.464     9.550       -         
state_ns_i_0_a2_0_22[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_1[0]            NOR3C       C             In      -         9.871       -         
stonyman_0.state_i_RNO_1[0]            NOR3C       Y             Out     0.641     10.513      -         
state_ns_i_0_a2_0_25[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO[0]              NOR3C       C             In      -         10.834      -         
stonyman_0.state_i_RNO[0]              NOR3C       Y             Out     0.641     11.476      -         
state_ns_i[0]                          Net         -             -       0.322     -           1         
stonyman_0.state_i[0]                  DFN1        D             In      -         11.797      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.371 is 6.112(49.4%) logic and 6.258(50.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      11.684
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.243

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.state_i[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                     Pin           Pin               Arrival     No. of    
Name                                   Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST             MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn               Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863     CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863     CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                Net         -             -       1.601     -           320       
stonyman_0.state_RNID4B7[3]            OR2A        B             In      -         2.096       -         
stonyman_0.state_RNID4B7[3]            OR2A        Y             Out     0.646     2.743       -         
N_1780                                 Net         -             -       1.279     -           5         
stonyman_0.state_RNIP8ME[2]            NOR2B       A             In      -         4.022       -         
stonyman_0.state_RNIP8ME[2]            NOR2B       Y             Out     0.514     4.536       -         
state_ns_i_0_a2_2_5_tz[0]              Net         -             -       0.806     -           3         
stonyman_0.state_i_RNO_40[0]           AO1         C             In      -         5.343       -         
stonyman_0.state_i_RNO_40[0]           AO1         Y             Out     0.633     5.975       -         
state_ns_i_0_a2_0_2[0]                 Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_26[0]           NOR3C       C             In      -         6.297       -         
stonyman_0.state_i_RNO_26[0]           NOR3C       Y             Out     0.641     6.938       -         
state_ns_i_0_a2_0_7[0]                 Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_21[0]           NOR3C       A             In      -         7.259       -         
stonyman_0.state_i_RNO_21[0]           NOR3C       Y             Out     0.464     7.723       -         
state_ns_i_0_a2_0_13[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_12[0]           NOR3C       B             In      -         8.045       -         
stonyman_0.state_i_RNO_12[0]           NOR3C       Y             Out     0.607     8.651       -         
state_ns_i_0_a2_0_17[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_6[0]            NOR3C       A             In      -         8.973       -         
stonyman_0.state_i_RNO_6[0]            NOR3C       Y             Out     0.464     9.437       -         
state_ns_i_0_a2_0_22[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO_1[0]            NOR3C       C             In      -         9.758       -         
stonyman_0.state_i_RNO_1[0]            NOR3C       Y             Out     0.641     10.400      -         
state_ns_i_0_a2_0_25[0]                Net         -             -       0.322     -           1         
stonyman_0.state_i_RNO[0]              NOR3C       C             In      -         10.721      -         
stonyman_0.state_i_RNO[0]              NOR3C       Y             Out     0.641     11.363      -         
state_ns_i[0]                          Net         -             -       0.322     -           1         
stonyman_0.state_i[0]                  DFN1        D             In      -         11.684      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.257 is 5.999(48.9%) logic and 6.258(51.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F500M3G_FBGA484_Std
Report for cell TOPLEVEL.verilog
  Core Cell usage:
              cell count     area count*area
              AND2     5      1.0        5.0
              AND3     6      1.0        6.0
               AO1    81      1.0       81.0
              AO1A    35      1.0       35.0
              AO1B    14      1.0       14.0
              AO1C     4      1.0        4.0
              AO1D     1      1.0        1.0
              AOI1    11      1.0       11.0
             AOI1B     2      1.0        2.0
              AX1A     1      1.0        1.0
              AX1E     2      1.0        2.0
            CLKINT     3      0.0        0.0
               GND    15      0.0        0.0
               INV     2      1.0        2.0
           MSS_AHB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2   158      1.0      158.0
              MX2A     3      1.0        3.0
              MX2B    84      1.0       84.0
              MX2C     7      1.0        7.0
              NOR2    80      1.0       80.0
             NOR2A   119      1.0      119.0
             NOR2B   388      1.0      388.0
              NOR3    34      1.0       34.0
             NOR3A    72      1.0       72.0
             NOR3B    71      1.0       71.0
             NOR3C   124      1.0      124.0
               OA1    24      1.0       24.0
              OA1A    11      1.0       11.0
              OA1B    10      1.0       10.0
              OA1C    10      1.0       10.0
              OAI1     4      1.0        4.0
               OR2    86      1.0       86.0
              OR2A    43      1.0       43.0
              OR2B    15      1.0       15.0
               OR3   107      1.0      107.0
              OR3A    19      1.0       19.0
              OR3B    35      1.0       35.0
              OR3C     2      1.0        2.0
            PLLINT     1      0.0        0.0
               VCC    15      0.0        0.0
               XA1     1      1.0        1.0
              XA1A     1      1.0        1.0
              XA1B     1      1.0        1.0
              XA1C     1      1.0        1.0
             XNOR2    32      1.0       32.0
               XO1     1      1.0        1.0
              XOR2    13      1.0       13.0


              DFN1   260      1.0      260.0
            DFN1C0     9      1.0        9.0
          DFN1E0C0    33      1.0       33.0
            DFN1E1    36      1.0       36.0
          DFN1E1C0    24      1.0       24.0
            DFN1P0     1      1.0        1.0
         RAM512X18     1      0.0        0.0
                   -----          ----------
             TOTAL  2120              2083.0


  IO Cell usage:
              cell count
             BIBUF    16
         BIBUF_MSS     1
             INBUF     1
         INBUF_MSS     6
        MSS_XTLOSC     1
            OUTBUF    50
        OUTBUF_MSS     5
                   -----
             TOTAL    80


Core Cells         : 2083 of 11520 (18%)
IO Cells           : 80

  RAM/ROM Usage Summary
Block Rams : 1 of 24 (4%)

Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:08s; Memory used current: 45MB peak: 142MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Tue Feb 26 03:56:22 2013

###########################################################]
