// Seed: 1601020365
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6, id_7;
  wire id_8;
endmodule
macromodule module_1 (
    output tri0 id_0
    , id_3,
    input  wire id_1
);
  wire id_4 = id_3;
  module_0(
      id_3, id_3, id_4, id_3, id_3
  ); id_5(
      1, 1
  );
endmodule
module module_2;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
  uwire id_2;
  assign id_2 = 1;
endmodule
module module_3 (
    input supply0 id_0,
    output wor id_1,
    input supply1 id_2,
    output wire id_3,
    input supply1 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wand id_10,
    input wand id_11,
    input wor id_12
);
  tri0 id_14;
  assign id_14 = 1;
  uwire id_15 = id_11 && id_12;
  module_0(
      id_14, id_15, id_15, id_14, id_14
  );
endmodule
