{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512433558524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512433558534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 16:25:57 2017 " "Processing started: Mon Dec 04 16:25:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512433558534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512433558534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPEN391_Project -c CPEN391_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPEN391_Project -c CPEN391_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512433558534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512433569255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexTo7SegmentDisplay-bhvr " "Found design unit 1: HexTo7SegmentDisplay-bhvr" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/HexTo7SegmentDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577696 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexTo7SegmentDisplay " "Found entity 1: HexTo7SegmentDisplay" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/HexTo7SegmentDisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colourpallette_2portram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colourpallette_2portram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colourpallette_2portram-SYN " "Found design unit 1: colourpallette_2portram-SYN" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577696 ""} { "Info" "ISGN_ENTITY_NAME" "1 ColourPallette_2PortRam " "Found entity 1: ColourPallette_2PortRam" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videoramframebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file videoramframebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 videoramframebuffer-SYN " "Found design unit 1: videoramframebuffer-SYN" {  } { { "VideoRamFrameBuffer.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577706 ""} { "Info" "ISGN_ENTITY_NAME" "1 VideoRamFrameBuffer " "Found entity 1: VideoRamFrameBuffer" {  } { { "VideoRamFrameBuffer.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_and_video_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphics_and_video_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Graphics_and_Video_Controller " "Found entity 1: Graphics_and_Video_Controller" {  } { { "Graphics_and_Video_Controller.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicsframebuffermemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphicsframebuffermemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsFrameBufferMemory " "Found entity 1: GraphicsFrameBufferMemory" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsFrameBufferMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_CLOCK_GEN-rtl " "Found design unit 1: VGA_CLOCK_GEN-rtl" {  } { { "VGA_CLOCK_GEN.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577706 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLOCK_GEN " "Found entity 1: VGA_CLOCK_GEN" {  } { { "VGA_CLOCK_GEN.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clock_gen/vga_clock_gen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clock_gen/vga_clock_gen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLOCK_GEN_0002 " "Found entity 1: VGA_CLOCK_GEN_0002" {  } { { "VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_port_connections.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpio_port_connections.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO_Port_Connections " "Found entity 1: GPIO_Port_Connections" {  } { { "GPIO_Port_Connections.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GPIO_Port_Connections.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristateoutput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristateoutput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TriStateOutput-rtl " "Found design unit 1: TriStateOutput-rtl" {  } { { "TriStateOutput.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/TriStateOutput.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577716 ""} { "Info" "ISGN_ENTITY_NAME" "1 TriStateOutput " "Found entity 1: TriStateOutput" {  } { { "TriStateOutput.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/TriStateOutput.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicscontroller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file graphicscontroller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsController_Verilog " "Found entity 1: GraphicsController_Verilog" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicslcd_controller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file graphicslcd_controller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsLCD_Controller_Verilog " "Found entity 1: GraphicsLCD_Controller_Verilog" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsLCD_Controller_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramaddressmapper_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file ramaddressmapper_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamAddressMapper_Verilog " "Found entity 1: RamAddressMapper_Verilog" {  } { { "RamAddressMapper_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/RamAddressMapper_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadatamux_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadatamux_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADataMux_Verilog " "Found entity 1: VGADataMux_Verilog" {  } { { "VGADataMux_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/VGADataMux_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/cpen391_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/cpen391_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer " "Found entity 1: CPEN391_Computer" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "CPEN391_Computer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_irq_mapper_001 " "Found entity 1: CPEN391_Computer_irq_mapper_001" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_irq_mapper_001.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_irq_mapper " "Found entity 1: CPEN391_Computer_irq_mapper" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_irq_mapper.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1 " "Found entity 1: CPEN391_Computer_mm_interconnect_1" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577746 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_rsp_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_rsp_mux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_rsp_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_rsp_demux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_cmd_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_cmd_mux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_cmd_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_cmd_demux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577756 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_router_001_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_1_router_001_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577766 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_1_router_001 " "Found entity 2: CPEN391_Computer_mm_interconnect_1_router_001" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_router_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_1_router_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577766 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_1_router " "Found entity 2: CPEN391_Computer_mm_interconnect_1_router" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "CPEN391_Computer/synthesis/submodules/credit_producer.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0 " "Found entity 1: CPEN391_Computer_mm_interconnect_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_mux_002 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_mux_002" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_mux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_demux_013 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux_013" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux_013.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux_013.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_demux_002 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux_002" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_demux_001 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux_001" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_mux_013 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux_013" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_013.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_013.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_mux_002 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux_002" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_mux_001 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux_001" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_demux_002 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_demux_002" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_demux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577846 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577846 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577846 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577846 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_018.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_018.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_018_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_018_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577856 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_018 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_018" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_009_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_009_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577866 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_009 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_009" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_008_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_008_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577866 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_008 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_008" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_007_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_007_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577866 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_007 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_007" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_006_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_006_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577866 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_006 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_006" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_005_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_005_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577866 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_005 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_005" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_003_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_003_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577876 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_003 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_003" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_002_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577876 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_002 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_002" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512433577876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577876 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/bit_flipper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/bit_flipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_flipper " "Found entity 1: bit_flipper" {  } { { "CPEN391_Computer/synthesis/submodules/bit_flipper.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/bit_flipper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_System_PLL " "Found entity 1: CPEN391_Computer_System_PLL" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "CPEN391_Computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_System_PLL_sys_pll " "Found entity 1: CPEN391_Computer_System_PLL_sys_pll" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_SysID " "Found entity 1: CPEN391_Computer_SysID" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SysID.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SysID.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_Slider_Switches " "Found entity 1: CPEN391_Computer_Slider_Switches" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Slider_Switches.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Slider_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_SDRAM_input_efifo_module " "Found entity 1: CPEN391_Computer_SDRAM_input_efifo_module" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577896 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_SDRAM " "Found entity 2: CPEN391_Computer_SDRAM" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577896 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CPEN391_Computer_SDRAM_test_component.v(234) " "Verilog HDL warning at CPEN391_Computer_SDRAM_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512433577906 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CPEN391_Computer_SDRAM_test_component.v(235) " "Verilog HDL warning at CPEN391_Computer_SDRAM_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512433577906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_SDRAM_test_component_ram_module " "Found entity 1: CPEN391_Computer_SDRAM_test_component_ram_module" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577906 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_SDRAM_test_component " "Found entity 2: CPEN391_Computer_SDRAM_test_component" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_PushButtons " "Found entity 1: CPEN391_Computer_PushButtons" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_PushButtons.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_PushButtons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_Onchip_SRAM " "Found entity 1: CPEN391_Computer_Onchip_SRAM" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_LEDS " "Found entity 1: CPEN391_Computer_LEDS" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LEDS.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_up_character_lcd_communication.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_up_character_lcd_communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_communication " "Found entity 1: altera_up_character_lcd_communication" {  } { { "CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_up_character_lcd_initialization.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_up_character_lcd_initialization.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_initialization " "Found entity 1: altera_up_character_lcd_initialization" {  } { { "CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_initialization.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_initialization.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_lcd_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_lcd_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_LCD_0 " "Found entity 1: CPEN391_Computer_LCD_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_jtag_uart_for_arm_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_jtag_uart_for_arm_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_w " "Found entity 1: CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_w" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577916 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w " "Found entity 2: CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577916 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_r " "Found entity 3: CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_r" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577916 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r " "Found entity 4: CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577916 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPEN391_Computer_JTAG_UART_for_ARM_0 " "Found entity 5: CPEN391_Computer_JTAG_UART_for_ARM_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file cpen391_computer/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577946 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577946 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_Interval_Timer " "Found entity 1: CPEN391_Computer_Interval_Timer" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Interval_Timer.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Interval_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_io_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_io_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_IO_Bridge " "Found entity 1: CPEN391_Computer_IO_Bridge" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_IO_Bridge.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_IO_Bridge.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_hex0_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_hex0_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_HEX0_1 " "Found entity 1: CPEN391_Computer_HEX0_1" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_HEX0_1.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_HEX0_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS " "Found entity 1: CPEN391_Computer_ARM_A9_HPS" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS_hps_io " "Found entity 1: CPEN391_Computer_ARM_A9_HPS_hps_io" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "CPEN391_Computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433577996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433577996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433578006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433578006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433578006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433578006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433578006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433578006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433578046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433578046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433578046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433578046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433578046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433578046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433578046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433578046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433578056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433578056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433578056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433578056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433578056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433578056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS_hps_io_border " "Found entity 1: CPEN391_Computer_ARM_A9_HPS_hps_io_border" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433578056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433578056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS_fpga_interfaces " "Found entity 1: CPEN391_Computer_ARM_A9_HPS_fpga_interfaces" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433578066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433578066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycomputer_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file mycomputer_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyComputer_Verilog " "Found entity 1: MyComputer_Verilog" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433578066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433578066 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SerialIODecoder_Verilog.v " "Can't analyze file -- file SerialIODecoder_Verilog.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1512433578066 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OnChipSerialIO_V2.bdf " "Can't analyze file -- file OnChipSerialIO_V2.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1512433578066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433578076 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPEN391_Computer_SDRAM.v(316) " "Verilog HDL or VHDL warning at CPEN391_Computer_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512433578126 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPEN391_Computer_SDRAM.v(326) " "Verilog HDL or VHDL warning at CPEN391_Computer_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512433578126 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPEN391_Computer_SDRAM.v(336) " "Verilog HDL or VHDL warning at CPEN391_Computer_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512433578126 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPEN391_Computer_SDRAM.v(680) " "Verilog HDL or VHDL warning at CPEN391_Computer_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1512433578136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyComputer_Verilog " "Elaborating entity \"MyComputer_Verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512433578326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer CPEN391_Computer:u0 " "Elaborating entity \"CPEN391_Computer\" for hierarchy \"CPEN391_Computer:u0\"" {  } { { "MyComputer_Verilog.v" "u0" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_ARM_A9_HPS CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"CPEN391_Computer_ARM_A9_HPS\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "arm_a9_hps" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_ARM_A9_HPS_fpga_interfaces CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"CPEN391_Computer_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" "fpga_interfaces" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_ARM_A9_HPS_hps_io CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"CPEN391_Computer_ARM_A9_HPS_hps_io\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" "hps_io" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_ARM_A9_HPS_hps_io_border CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"CPEN391_Computer_ARM_A9_HPS_hps_io_border\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578586 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433578586 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512433578586 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578596 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1512433578596 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578636 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1512433578646 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512433578646 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512433578646 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512433578646 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578726 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433578726 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433578726 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578736 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512433578746 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512433578746 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512433578746 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512433578746 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433578976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433578976 ""}  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512433578976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433579016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433579016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579216 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1512433579216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512433579266 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512433579266 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512433579266 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512433579266 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512433579266 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512433579266 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_HEX0_1 CPEN391_Computer:u0\|CPEN391_Computer_HEX0_1:hex0_1 " "Elaborating entity \"CPEN391_Computer_HEX0_1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_HEX0_1:hex0_1\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "hex0_1" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_IO_Bridge CPEN391_Computer:u0\|CPEN391_Computer_IO_Bridge:io_bridge " "Elaborating entity \"CPEN391_Computer_IO_Bridge\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_IO_Bridge:io_bridge\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "io_bridge" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_Interval_Timer CPEN391_Computer:u0\|CPEN391_Computer_Interval_Timer:interval_timer " "Elaborating entity \"CPEN391_Computer_Interval_Timer\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_Interval_Timer:interval_timer\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "interval_timer" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_To_FPGA_Bridge CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"CPEN391_Computer_JTAG_To_FPGA_Bridge\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "jtag_to_fpga_bridge" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433579796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579796 ""}  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512433579796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579806 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433579926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579926 ""}  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512433579926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433579996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579996 ""}  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512433579996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433579996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "timing_adt" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580066 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433580066 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "fifo" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "b2p" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "p2b" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "transacto" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "b2p_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580186 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433580186 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512433580186 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "p2b_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "rst_controller" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_UART_for_ARM_0 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0 " "Elaborating entity \"CPEN391_Computer_JTAG_UART_for_ARM_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "jtag_uart_for_arm_0" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w " "Elaborating entity \"CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "wfifo" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433580396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580396 ""}  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512433580396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433580436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433580436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433580446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433580446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433580466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433580466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433580506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433580506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433580556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433580556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433580596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433580596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433580646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433580646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r " "Elaborating entity \"CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433580776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580776 ""}  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512433580776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580796 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580816 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_LCD_0 CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0 " "Elaborating entity \"CPEN391_Computer_LCD_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "lcd_0" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_communication CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm " "Elaborating entity \"altera_up_character_lcd_communication\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "Char_LCD_Comm" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_initialization CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_initialization:Char_LCD_Init " "Elaborating entity \"altera_up_character_lcd_initialization\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_initialization:Char_LCD_Init\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "Char_LCD_Init" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_LEDS CPEN391_Computer:u0\|CPEN391_Computer_LEDS:leds " "Elaborating entity \"CPEN391_Computer_LEDS\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_LEDS:leds\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "leds" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_Onchip_SRAM CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram " "Elaborating entity \"CPEN391_Computer_Onchip_SRAM\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "onchip_sram" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" "the_altsyncram" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433580996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPEN391_Computer_Onchip_SRAM.hex " "Parameter \"init_file\" = \"CPEN391_Computer_Onchip_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581016 ""}  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512433581016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nib2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nib2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nib2 " "Found entity 1: altsyncram_nib2" {  } { { "db/altsyncram_nib2.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_nib2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433581066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433581066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nib2 CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_nib2:auto_generated " "Elaborating entity \"altsyncram_nib2\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_nib2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_PushButtons CPEN391_Computer:u0\|CPEN391_Computer_PushButtons:pushbuttons " "Elaborating entity \"CPEN391_Computer_PushButtons\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_PushButtons:pushbuttons\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "pushbuttons" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_SDRAM CPEN391_Computer:u0\|CPEN391_Computer_SDRAM:sdram " "Elaborating entity \"CPEN391_Computer_SDRAM\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_SDRAM:sdram\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "sdram" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_SDRAM_input_efifo_module CPEN391_Computer:u0\|CPEN391_Computer_SDRAM:sdram\|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module " "Elaborating entity \"CPEN391_Computer_SDRAM_input_efifo_module\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_SDRAM:sdram\|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "the_CPEN391_Computer_SDRAM_input_efifo_module" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_Slider_Switches CPEN391_Computer:u0\|CPEN391_Computer_Slider_Switches:slider_switches " "Elaborating entity \"CPEN391_Computer_Slider_Switches\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_Slider_Switches:slider_switches\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "slider_switches" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_SysID CPEN391_Computer:u0\|CPEN391_Computer_SysID:sysid " "Elaborating entity \"CPEN391_Computer_SysID\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_SysID:sysid\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "sysid" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_System_PLL CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll " "Elaborating entity \"CPEN391_Computer_System_PLL\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "system_pll" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_System_PLL_sys_pll CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll " "Elaborating entity \"CPEN391_Computer_System_PLL_sys_pll\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" "sys_pll" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" "altera_pll_i" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581346 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1512433581356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""}  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512433581376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" "reset_from_locked" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_flipper CPEN391_Computer:u0\|bit_flipper:bit_flipper_0 " "Elaborating entity \"bit_flipper\" for hierarchy \"CPEN391_Computer:u0\|bit_flipper:bit_flipper_0\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "bit_flipper_0" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581386 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i bit_flipper.v(25) " "Verilog HDL Always Construct warning at bit_flipper.v(25): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/bit_flipper.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/bit_flipper.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512433581396 "|MyComputer_Verilog|CPEN391_Computer:u0|bit_flipper:bit_flipper_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "mm_interconnect_0" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433581406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_translator" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 1853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s1_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_translator" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_0_avalon_lcd_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_0_avalon_lcd_slave_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "lcd_0_avalon_lcd_slave_translator" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:io_bridge_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:io_bridge_avalon_slave_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_translator" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "bit_flipper_0_avalon_slave_0_translator" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "interval_timer_s1_translator" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_uart_for_arm_0_avalon_jtag_slave_translator" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_agent" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_agent" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_agent_rsp_fifo" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433582986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_agent_rdata_fifo" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_0_avalon_lcd_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_0_avalon_lcd_slave_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "lcd_0_avalon_lcd_slave_agent" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_0_avalon_lcd_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_0_avalon_lcd_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "lcd_0_avalon_lcd_slave_agent_rsp_fifo" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rdata_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "lcd_0_avalon_lcd_slave_agent_rdata_fifo" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_agent_rsp_fifo" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_agent_rdata_fifo" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router:router " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router:router\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router:router\|CPEN391_Computer_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router:router\|CPEN391_Computer_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_002 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_002\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_002:router_002\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_002" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_002_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_002:router_002\|CPEN391_Computer_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_002_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_002:router_002\|CPEN391_Computer_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_003 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_003\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_003:router_003\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_003" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_003_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_003:router_003\|CPEN391_Computer_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_003_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_003:router_003\|CPEN391_Computer_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_005 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_005\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_005:router_005\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_005" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_005_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_005:router_005\|CPEN391_Computer_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_005_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_005:router_005\|CPEN391_Computer_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_006 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_006\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_006:router_006\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_006" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_006_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_006:router_006\|CPEN391_Computer_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_006_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_006:router_006\|CPEN391_Computer_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_007 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_007\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_007:router_007\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_007" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_007_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_007:router_007\|CPEN391_Computer_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_007_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_007:router_007\|CPEN391_Computer_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_008 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_008\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_008:router_008\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_008" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_008_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_008:router_008\|CPEN391_Computer_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_008_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_008:router_008\|CPEN391_Computer_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_009 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_009\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_009:router_009\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_009" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_009_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_009:router_009\|CPEN391_Computer_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_009_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_009:router_009\|CPEN391_Computer_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_018 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_018:router_018 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_018\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_018:router_018\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_018" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_018_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_018:router_018\|CPEN391_Computer_mm_interconnect_0_router_018_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_018_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_018:router_018\|CPEN391_Computer_mm_interconnect_0_router_018_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" "the_default_decode" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_limiter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_burst_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:lcd_0_avalon_lcd_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:lcd_0_avalon_lcd_slave_burst_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "lcd_0_avalon_lcd_slave_burst_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:lcd_0_avalon_lcd_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:lcd_0_avalon_lcd_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:lcd_0_avalon_lcd_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:lcd_0_avalon_lcd_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433583946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512433583946 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_avalon_lcd_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 34 to match size of target (32)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512433583946 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lcd_0_avalon_lcd_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_demux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_demux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_demux_002 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_demux_002\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_mux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_mux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_mux_001 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_mux_001\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_mux_002 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_mux_002\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_mux_013 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_mux_013\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_mux_013" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_013.sv" "arb" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_013.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_demux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_demux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_demux_001 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_demux_001\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_demux_002 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_demux_002\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_demux_013 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux_013:rsp_demux_013 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_demux_013\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux_013:rsp_demux_013\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_demux_013" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_mux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_mux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_mux_002 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_mux_002\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux_002.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584846 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512433584856 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512433584856 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584896 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512433584916 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512433584916 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584956 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512433584966 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512433584966 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433584996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_lcd_0_avalon_lcd_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_lcd_0_avalon_lcd_slave_cmd_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_to_lcd_0_avalon_lcd_slave_cmd_width_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585006 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512433585016 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_lcd_0_avalon_lcd_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512433585016 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_lcd_0_avalon_lcd_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585066 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585076 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585076 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585076 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585136 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585146 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585146 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585146 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585186 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585196 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585196 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585196 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "lcd_0_avalon_lcd_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585256 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585266 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585266 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585266 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "lcd_0_avalon_lcd_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585316 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585326 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585326 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585326 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585406 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585416 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585426 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585426 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_avalon_st_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "mm_interconnect_1" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "jtag_to_hps_bridge_master_agent" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_router CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router:router " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_router\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router:router\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "router" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585907 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address CPEN391_Computer_mm_interconnect_1_router.sv(154) " "Verilog HDL or VHDL warning at CPEN391_Computer_mm_interconnect_1_router.sv(154): object \"address\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433585927 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|CPEN391_Computer_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_router_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router:router\|CPEN391_Computer_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_router_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router:router\|CPEN391_Computer_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_router_001 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_router_001\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router_001:router_001\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "router_001" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_router_001_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router_001:router_001\|CPEN391_Computer_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_router_001_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router_001:router_001\|CPEN391_Computer_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "jtag_to_hps_bridge_master_limiter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_cmd_demux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_cmd_demux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433585997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_cmd_mux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_cmd_mux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_rsp_demux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_rsp_demux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_rsp_mux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_rsp_mux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433586067 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433586067 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433586067 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586107 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512433586127 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512433586127 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_irq_mapper CPEN391_Computer:u0\|CPEN391_Computer_irq_mapper:irq_mapper " "Elaborating entity \"CPEN391_Computer_irq_mapper\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_irq_mapper:irq_mapper\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "irq_mapper" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_irq_mapper_001 CPEN391_Computer:u0\|CPEN391_Computer_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"CPEN391_Computer_irq_mapper_001\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_irq_mapper_001:irq_mapper_001\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "irq_mapper_001" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPEN391_Computer:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPEN391_Computer:u0\|altera_reset_controller:rst_controller\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "rst_controller" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPEN391_Computer:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPEN391_Computer:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "rst_controller_001" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPEN391_Computer:u0\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPEN391_Computer:u0\|altera_reset_controller:rst_controller_003\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "rst_controller_003" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7SegmentDisplay HexTo7SegmentDisplay:HEXDisplay0_1 " "Elaborating entity \"HexTo7SegmentDisplay\" for hierarchy \"HexTo7SegmentDisplay:HEXDisplay0_1\"" {  } { { "MyComputer_Verilog.v" "HEXDisplay0_1" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Graphics_and_Video_Controller Graphics_and_Video_Controller:GraphicsController1 " "Elaborating entity \"Graphics_and_Video_Controller\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\"" {  } { { "MyComputer_Verilog.v" "GraphicsController1" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CLOCK_GEN Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12 " "Elaborating entity \"VGA_CLOCK_GEN\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst12" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 88 968 1128 232 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CLOCK_GEN_0002 Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst " "Elaborating entity \"VGA_CLOCK_GEN_0002\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\"" {  } { { "VGA_CLOCK_GEN.vhd" "vga_clock_gen_inst" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" "altera_pll_i" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586247 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1512433586257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433586267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 30.000000 MHz " "Parameter \"output_clock_frequency0\" = \"30.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""}  } { { "VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512433586277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsLCD_Controller_Verilog Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7 " "Elaborating entity \"GraphicsLCD_Controller_Verilog\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst7" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 424 1784 2032 600 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColourPallette_2PortRam Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3 " "Elaborating entity \"ColourPallette_2PortRam\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst3" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 360 1344 1600 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\"" {  } { { "ColourPallette_2PortRam.vhd" "altsyncram_component" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\"" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433586317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ColourPallette_2PortRam.mif " "Parameter \"init_file\" = \"ColourPallette_2PortRam.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586327 ""}  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512433586327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b634.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b634.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b634 " "Found entity 1: altsyncram_b634" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_b634.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433586367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433586367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b634 Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated " "Elaborating entity \"altsyncram_b634\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586367 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1512433586377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsController_Verilog Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst " "Elaborating entity \"GraphicsController_Verilog\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 968 856 1152 1208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586407 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X2 GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"X2\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433586407 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y2 GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"Y2\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433586407 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BackGroundColour GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"BackGroundColour\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433586407 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sig_Busy_H GraphicsController_Verilog.v(71) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(71): object \"Sig_Busy_H\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512433586407 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsFrameBufferMemory Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1 " "Elaborating entity \"GraphicsFrameBufferMemory\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst1" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 864 1752 2112 1024 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoRamFrameBuffer Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10 " "Elaborating entity \"VideoRamFrameBuffer\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\"" {  } { { "GraphicsFrameBufferMemory.bdf" "inst10" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsFrameBufferMemory.bdf" { { 368 1064 1264 544 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\"" {  } { { "VideoRamFrameBuffer.vhd" "altsyncram_component" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\"" {  } { { "VideoRamFrameBuffer.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433586467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component " "Instantiated megafunction \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262144 " "Parameter \"numwords_b\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 6 " "Parameter \"width_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586477 ""}  } { { "VideoRamFrameBuffer.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512433586477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rv14 " "Found entity 1: altsyncram_rv14" {  } { { "db/altsyncram_rv14.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_rv14.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433586557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433586557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rv14 Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated " "Elaborating entity \"altsyncram_rv14\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/decode_sma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433586717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433586717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_sma Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|decode_sma:decode2 " "Elaborating entity \"decode_sma\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|decode_sma:decode2\"" {  } { { "db/altsyncram_rv14.tdf" "decode2" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_rv14.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/decode_l2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433586767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433586767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l2a Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|decode_l2a:rden_decode_a " "Elaborating entity \"decode_l2a\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|decode_l2a:rden_decode_a\"" {  } { { "db/altsyncram_rv14.tdf" "rden_decode_a" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_rv14.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433586817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433586817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_rv14.tdf" "mux4" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_rv14.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamAddressMapper_Verilog Graphics_and_Video_Controller:GraphicsController1\|RamAddressMapper_Verilog:inst8 " "Elaborating entity \"RamAddressMapper_Verilog\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|RamAddressMapper_Verilog:inst8\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst8" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 720 1752 2024 800 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADataMux_Verilog Graphics_and_Video_Controller:GraphicsController1\|VGADataMux_Verilog:inst10 " "Elaborating entity \"VGADataMux_Verilog\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|VGADataMux_Verilog:inst10\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst10" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 416 824 1080 496 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586867 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onchipserialio.bdf 1 1 " "Using design file onchipserialio.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipSerialIO " "Found entity 1: OnChipSerialIO" {  } { { "onchipserialio.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/onchipserialio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433586877 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1512433586877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipSerialIO OnChipSerialIO:SerialIOPorts " "Elaborating entity \"OnChipSerialIO\" for hierarchy \"OnChipSerialIO:SerialIOPorts\"" {  } { { "MyComputer_Verilog.v" "SerialIOPorts" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586877 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "RS232_TxData " "Pin \"RS232_TxData\" is missing source" {  } { { "onchipserialio.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/onchipserialio.bdf" { { 856 1288 1464 872 "RS232_TxData" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1512433586887 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GPS_TxData " "Pin \"GPS_TxData\" is missing source" {  } { { "onchipserialio.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/onchipserialio.bdf" { { 912 1288 1464 928 "GPS_TxData" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1512433586887 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BlueTooth_TxData " "Pin \"BlueTooth_TxData\" is missing source" {  } { { "onchipserialio.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/onchipserialio.bdf" { { 952 1288 1473 968 "BlueTooth_TxData" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1512433586887 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "TouchScreen_TxData " "Pin \"TouchScreen_TxData\" is missing source" {  } { { "onchipserialio.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/onchipserialio.bdf" { { 992 1288 1523 1008 "TouchScreen_TxData" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1512433586887 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Reset_L " "Pin \"Reset_L\" not connected" {  } { { "onchipserialio.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/onchipserialio.bdf" { { 832 312 480 848 "Reset_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1512433586887 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Clock_50Mhz " "Pin \"Clock_50Mhz\" not connected" {  } { { "onchipserialio.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/onchipserialio.bdf" { { 312 320 488 328 "Clock_50Mhz" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1512433586887 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "RS232_RxData " "Pin \"RS232_RxData\" not connected" {  } { { "onchipserialio.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/onchipserialio.bdf" { { 880 1288 1457 896 "RS232_RxData" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1512433586887 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "WE_L " "Pin \"WE_L\" not connected" {  } { { "onchipserialio.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/onchipserialio.bdf" { { 752 312 480 768 "WE_L" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1512433586887 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPS_RxData " "Pin \"GPS_RxData\" not connected" {  } { { "onchipserialio.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/onchipserialio.bdf" { { 928 1288 1456 944 "GPS_RxData" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1512433586887 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BlueTooth_RxData " "Pin \"BlueTooth_RxData\" not connected" {  } { { "onchipserialio.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/onchipserialio.bdf" { { 968 1288 1474 984 "BlueTooth_RxData" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1512433586887 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "TouchScreen_RxData " "Pin \"TouchScreen_RxData\" not connected" {  } { { "onchipserialio.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/onchipserialio.bdf" { { 1008 1288 1523 1024 "TouchScreen_RxData" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1512433586887 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DataIn " "Pin \"DataIn\" not connected" {  } { { "onchipserialio.bdf" "" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/onchipserialio.bdf" { { 328 320 488 344 "DataIn\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1512433586887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriStateOutput OnChipSerialIO:SerialIOPorts\|TriStateOutput:inst1 " "Elaborating entity \"TriStateOutput\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|TriStateOutput:inst1\"" {  } { { "onchipserialio.bdf" "inst1" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/onchipserialio.bdf" { { 592 1112 1280 672 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586887 ""}
{ "Warning" "WSGN_SEARCH_FILE" "serialiodecoder.v 1 1 " "Using design file serialiodecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SerialIODecoder " "Found entity 1: SerialIODecoder" {  } { { "serialiodecoder.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/serialiodecoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433586907 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1512433586907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialIODecoder OnChipSerialIO:SerialIOPorts\|SerialIODecoder:inst " "Elaborating entity \"SerialIODecoder\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|SerialIODecoder:inst\"" {  } { { "onchipserialio.bdf" "inst" { Schematic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/onchipserialio.bdf" { { 504 616 888 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433586907 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1512433591547 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1512433592837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.12.04.16:26:36 Progress: Loading sld773ac3b8/alt_sld_fab_wrapper_hw.tcl " "2017.12.04.16:26:36 Progress: Loading sld773ac3b8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512433596147 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512433597697 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512433597867 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512433598666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512433598686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512433598706 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512433598756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512433598766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512433598766 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1512433599538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld773ac3b8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld773ac3b8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld773ac3b8/alt_sld_fab.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/ip/sld773ac3b8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433599678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433599678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433599728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433599728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433599728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433599728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433599738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433599738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433599768 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433599768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433599768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433599788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433599788 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[7\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[7\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 2 1512433613569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[6\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[6\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 2 1512433613569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[8\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[8\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 2 1512433613569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[9\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[9\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 2 1512433613569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[10\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[10\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 2 1512433613569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[11\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[11\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 2 1512433613569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[12\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[12\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 2 1512433613569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[13\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[13\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 2 1512433613569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[14\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[14\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 2 1512433613569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[15\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[15\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 2 1512433613569 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 2 1512433613569 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[5\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[5\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 2 1512433613989 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[4\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[4\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 2 1512433613989 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 2 1512433613989 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[3\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[3\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 1 1512433614229 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[2\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[2\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 1 1512433614229 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[1\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[1\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 1 1512433614229 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[0\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[0\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 1 1512433614229 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 1 1512433614229 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512433618130 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1512433618130 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1512433618130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618170 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512433618170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433618210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433618210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512433618240 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512433618240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512433618290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512433618290 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "40 " "40 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1512433619430 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 2 1512433627081 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 2 1512433627081 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 2 1512433627081 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 2 1512433627081 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[7\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[7\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[7\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[7\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 2 1512433627081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[0\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[0\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[0\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[0\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 2 1512433627081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[1\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[1\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[1\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[1\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 2 1512433627081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[2\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[2\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[2\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[2\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 2 1512433627081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[3\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[3\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[3\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[3\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 2 1512433627081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[4\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[4\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[4\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[4\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 2 1512433627081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[5\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[5\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[5\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[5\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 2 1512433627081 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[6\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[6\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|LCD_DATA\[6\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\|data_out\[6\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_up_character_lcd_communication.v" 89 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 2 1512433627081 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 2 1512433627081 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1512433629071 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 3 1512433629071 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[10\] GND pin " "The pin \"GPIO_0\[10\]\" is fed by GND" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 3 1512433629251 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[10\] GND pin " "The pin \"GPIO_1\[10\]\" is fed by GND" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 3 1512433629251 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[26\] GND pin " "The pin \"GPIO_1\[26\]\" is fed by GND" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 3 1512433629251 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[27\] GND pin " "The pin \"GPIO_1\[27\]\" is fed by GND" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 3 1512433629251 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[34\] GND pin " "The pin \"GPIO_1\[34\]\" is fed by GND" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 3 1512433629251 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 3 1512433629251 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 99 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 99 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433631872 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1512433631872 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512433631882 "|MyComputer_Verilog|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512433631882 "|MyComputer_Verilog|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512433631882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433632782 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2305 " "2305 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1512433640932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433641742 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433642443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Project.map.smsg " "Generated suppressed messages file C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1512433643663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "27 0 3 0 0 " "Adding 27 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512433828240 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433828240 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1512433828940 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1512433828940 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1512433828970 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1512433828970 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1512433828980 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1512433828980 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433829810 "|MyComputer_Verilog|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433829810 "|MyComputer_Verilog|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512433829810 "|MyComputer_Verilog|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1512433829810 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13832 " "Implemented 13832 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512433829850 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512433829850 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "159 " "Implemented 159 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1512433829850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12331 " "Implemented 12331 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512433829850 ""} { "Info" "ICUT_CUT_TM_RAMS" "504 " "Implemented 504 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1512433829850 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1512433829850 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1512433829850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512433829850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 265 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 265 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1345 " "Peak virtual memory: 1345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512433830110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 16:30:30 2017 " "Processing ended: Mon Dec 04 16:30:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512433830110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:33 " "Elapsed time: 00:04:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512433830110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:41 " "Total CPU time (on all processors): 00:05:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512433830110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512433830110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512433835691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512433835691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 16:30:32 2017 " "Processing started: Mon Dec 04 16:30:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512433835691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512433835691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPEN391_Project -c CPEN391_Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPEN391_Project -c CPEN391_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512433835691 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512433835811 ""}
{ "Info" "0" "" "Project  = CPEN391_Project" {  } {  } 0 0 "Project  = CPEN391_Project" 0 0 "Fitter" 0 0 1512433835811 ""}
{ "Info" "0" "" "Revision = CPEN391_Project" {  } {  } 0 0 "Revision = CPEN391_Project" 0 0 "Fitter" 0 0 1512433835811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1512433836361 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPEN391_Project 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"CPEN391_Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512433836521 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1512433836571 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1512433836571 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1512433836661 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1512433836661 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1512433836711 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1512433836711 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1512433836731 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512433837391 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512433837461 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512433845192 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512433845832 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 338 " "No exact pin location assignment(s) for 72 pins of 338 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1512433846412 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1279 9698 10655 0 0 ""}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512433846452 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1512433846452 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1512433864946 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G14 " "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1512433866826 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 5600 global CLKCTRL_G6 " "CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 5600 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1512433866826 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G4 " "CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1512433866826 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 15 global CLKCTRL_G7 " "Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1512433866826 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1512433866826 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 948 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 948 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1512433866826 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CPEN391_Computer:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 3750 global CLKCTRL_G3 " "CPEN391_Computer:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 3750 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1512433866826 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1512433866826 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1512433866826 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512433867736 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512433874577 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1512433874577 ""}
{ "Info" "ISTA_SDC_FOUND" "CPEN391_Soc.sdc " "Reading SDC File: 'CPEN391_Soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512433874717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 14 TD_CLK27 port " "Ignored filter at CPEN391_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433874717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CPEN391_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at CPEN391_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874727 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874727 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874727 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874727 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874727 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874727 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 56 TD_DATA* port " "Ignored filter at CPEN391_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 56 tv_27m clock " "Ignored filter at CPEN391_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874727 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874727 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 58 TD_HS port " "Ignored filter at CPEN391_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874727 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874727 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 60 TD_VS port " "Ignored filter at CPEN391_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874727 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433874727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433874737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874737 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433874737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433874737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 93 VGA_BLANK port " "Ignored filter at CPEN391_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433874737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CPEN391_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at CPEN391_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874737 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433874737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CPEN391_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at CPEN391_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433874737 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433874737 ""}
{ "Info" "ISTA_SDC_FOUND" "CPEN391_Computer/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'CPEN391_Computer/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512433874737 ""}
{ "Info" "ISTA_SDC_FOUND" "CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512433874767 ""}
{ "Info" "ISTA_SDC_FOUND" "CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512433874767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1512433874767 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875577 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875577 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875577 ""}
{ "Info" "ISTA_SDC_FOUND" "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512433875577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875587 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875597 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875607 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1512433875607 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock " "Node: Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Sync_out Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock " "Register Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Sync_out is being clocked by Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512433875687 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512433875687 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|V_Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512433875687 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512433875687 "|MyComputer_Verilog|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512433875687 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512433875687 "|MyComputer_Verilog|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512433875687 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512433875687 "|MyComputer_Verilog|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512433875727 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1512433875727 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1512433876057 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1512433876057 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512433876107 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1512433876107 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1512433876117 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 29 clocks " "Found 29 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  33.333 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512433876117 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1512433876117 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512433876717 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512433876847 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512433876857 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512433876877 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1512433876987 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1512433876987 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1512433876987 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512433876987 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512433877037 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512433877037 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512433877067 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512433879887 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 EC " "Packed 48 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1512433879917 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1512433879917 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "54 I/O output buffer " "Packed 54 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1512433879917 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1512433879917 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512433879917 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1512433881817 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1512433881817 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:37 " "Fitter preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512433881827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512433887527 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1512433893674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512433908779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512433918239 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512433932931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512433932931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512433944742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1512433976712 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512433976712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:18 " "Fitter routing operations ending: elapsed time is 00:01:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512434027675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1512434027685 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512434027685 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 32.99 " "Total time spent on timing analysis during the Fitter is 32.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512434041876 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512434042486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512434052727 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512434052857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512434062608 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:57 " "Fitter post-fit operations ending: elapsed time is 00:00:57" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512434098551 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1512434099781 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "65 " "Following 65 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1141 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1143 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1145 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1165 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1303 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1102 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1103 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1104 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1105 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1106 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1107 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1108 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1109 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1110 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1111 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1114 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1115 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1116 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1117 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1118 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1119 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1120 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1121 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1122 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1123 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1124 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1125 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1126 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1127 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1128 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1129 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1130 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1131 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1132 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1133 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1134 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1135 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1136 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1137 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1138 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1139 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1142 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1144 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1146 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1147 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1148 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1149 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1150 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1151 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1152 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1153 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1154 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1155 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1160 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1161 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1163 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1112 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1113 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1140 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1156 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently enabled " "Pin GPIO_1\[27\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1157 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1158 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1159 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1162 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently enabled " "Pin GPIO_1\[34\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1164 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1512434099981 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1512434099981 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1196 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1188 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1189 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1190 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1191 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1192 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1193 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1194 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1195 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1197 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1198 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1199 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1200 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1201 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1202 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1203 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1204 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1205 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1206 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1207 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1208 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1209 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1210 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1211 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1212 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1213 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1214 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1215 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1216 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1217 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1218 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1219 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1220 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1221 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1222 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1223 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1224 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1225 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1226 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "MyComputer_Verilog.v" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/" { { 0 { 0 ""} 0 1227 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1512434099991 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1512434099991 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Project.fit.smsg " "Generated suppressed messages file C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512434101481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 231 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 231 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3648 " "Peak virtual memory: 3648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512434107151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 16:35:07 2017 " "Processing ended: Mon Dec 04 16:35:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512434107151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:35 " "Elapsed time: 00:04:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512434107151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:17 " "Total CPU time (on all processors): 00:07:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512434107151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512434107151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512434110592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512434110592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 16:35:09 2017 " "Processing started: Mon Dec 04 16:35:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512434110592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512434110592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPEN391_Project -c CPEN391_Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPEN391_Project -c CPEN391_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512434110602 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512434127822 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1512434132252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "978 " "Peak virtual memory: 978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512434132592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 16:35:32 2017 " "Processing ended: Mon Dec 04 16:35:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512434132592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512434132592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512434132592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512434132592 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512434133512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512434138133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512434138143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 16:35:34 2017 " "Processing started: Mon Dec 04 16:35:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512434138143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512434138143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPEN391_Project -c CPEN391_Project " "Command: quartus_sta CPEN391_Project -c CPEN391_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512434138143 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1512434138283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512434141473 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1512434141563 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1512434141563 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1512434145614 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1512434145614 ""}
{ "Info" "ISTA_SDC_FOUND" "CPEN391_Soc.sdc " "Reading SDC File: 'CPEN391_Soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1512434145874 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 14 TD_CLK27 port " "Ignored filter at CPEN391_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434145874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CPEN391_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at CPEN391_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1512434145884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 56 TD_DATA* port " "Ignored filter at CPEN391_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 56 tv_27m clock " "Ignored filter at CPEN391_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434145884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 58 TD_HS port " "Ignored filter at CPEN391_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 60 TD_VS port " "Ignored filter at CPEN391_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at CPEN391_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay CPEN391_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at CPEN391_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_SoC.sdc 93 VGA_BLANK port " "Ignored filter at CPEN391_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CPEN391_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at CPEN391_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay CPEN391_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at CPEN391_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434145894 ""}
{ "Info" "ISTA_SDC_FOUND" "CPEN391_Computer/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'CPEN391_Computer/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1512434145894 ""}
{ "Info" "ISTA_SDC_FOUND" "CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1512434145934 ""}
{ "Info" "ISTA_SDC_FOUND" "CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1512434145934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1512434145944 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1512434145944 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1512434147094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147184 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147184 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147184 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147184 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1512434147194 ""}
{ "Info" "ISTA_SDC_FOUND" "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1512434147194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147194 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147194 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147194 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147194 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147194 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}  } { { "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/paul/Desktop/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1512434147224 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock " "Node: Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Sync_out Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock " "Register Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Sync_out is being clocked by Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434147314 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434147314 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|V_Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434147314 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434147314 "|MyComputer_Verilog|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434147314 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434147314 "|MyComputer_Verilog|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434147314 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434147314 "|MyComputer_Verilog|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434147414 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1512434147414 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512434149514 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1512434149514 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434149554 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1512434149554 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1512434149564 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1512434149604 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512434150304 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512434150304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.898 " "Worst-case setup slack is -13.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.898            -334.885 clk_vga  " "  -13.898            -334.885 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.393           -1508.227 CLOCK_50  " "   -4.393           -1508.227 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.294            -115.606 clk_dram  " "   -3.294            -115.606 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.972               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.972               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.034               0.000 altera_reserved_tck  " "    9.034               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.618               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   25.618               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434150304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.688 " "Worst-case hold slack is -3.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.688             -57.295 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.688             -57.295 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 CLOCK_50  " "    0.287               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 altera_reserved_tck  " "    0.320               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.382               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.719               0.000 clk_vga  " "    8.719               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.030               0.000 clk_dram  " "    9.030               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434150434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.375 " "Worst-case recovery slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.471               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.471               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.621               0.000 altera_reserved_tck  " "   13.621               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434150470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.596               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 altera_reserved_tck  " "    0.928               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434150496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.771               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.771               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.868               0.000 CLOCK_50  " "    8.868               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.854               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.854               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.341               0.000 altera_reserved_tck  " "   15.341               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.859               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.859               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434150506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434150506 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434151156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434151156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434151156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434151156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434151156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.149 ns " "Worst Case Available Settling Time: 63.149 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434151156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434151156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434151156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434151156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434151156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434151156 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434151156 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1512434151306 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1512434152506 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154238 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154238 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154288 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154288 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154328 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154328 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154378 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434154378 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1512434154458 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1512434154458 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" 0 0 "Quartus II" 0 0 1512434154458 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.333     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.333     --" 0 0 "Quartus II" 0 0 1512434154458 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "Quartus II" 0 0 1512434154458 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "Quartus II" 0 0 1512434154458 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" 0 0 "Quartus II" 0 0 1512434154458 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.504  0.504" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.504  0.504" 0 0 "Quartus II" 0 0 1512434154458 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" 0 0 "Quartus II" 0 0 1512434154458 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "Quartus II" 0 0 1512434154458 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1512434154628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1512434154758 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1512434168842 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock " "Node: Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Sync_out Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock " "Register Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Sync_out is being clocked by Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434170002 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434170002 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|V_Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434170002 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434170002 "|MyComputer_Verilog|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434170002 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434170002 "|MyComputer_Verilog|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434170002 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434170002 "|MyComputer_Verilog|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434170082 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1512434170082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512434171902 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1512434171902 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434171932 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1512434171932 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512434172372 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512434172372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.416 " "Worst-case setup slack is -13.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.416            -324.757 clk_vga  " "  -13.416            -324.757 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.199            -803.067 CLOCK_50  " "   -4.199            -803.067 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.057            -106.939 clk_dram  " "   -3.057            -106.939 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.367               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.367               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.518               0.000 altera_reserved_tck  " "    9.518               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.922               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   25.922               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434172402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.992 " "Worst-case hold slack is -3.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.992             -62.154 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.992             -62.154 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 CLOCK_50  " "    0.259               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 altera_reserved_tck  " "    0.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.404               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.543               0.000 clk_vga  " "    8.543               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.885               0.000 clk_dram  " "    8.885               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434172542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.598               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.598               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.766               0.000 altera_reserved_tck  " "   13.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434172602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.538               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.876               0.000 altera_reserved_tck  " "    0.876               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434172662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.747               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.747               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.900               0.000 CLOCK_50  " "    8.900               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.815               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.815               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.290               0.000 altera_reserved_tck  " "   15.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.840               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.840               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434172702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434172702 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434173192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434173192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434173192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434173192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434173192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.166 ns " "Worst Case Available Settling Time: 63.166 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434173192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434173192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434173192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434173192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434173192 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434173192 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434173192 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1512434173422 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1512434174623 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176453 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176453 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176553 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176553 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176633 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176633 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176713 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434176713 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1512434176833 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1512434176833 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" 0 0 "Quartus II" 0 0 1512434176833 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.36     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.36     --" 0 0 "Quartus II" 0 0 1512434176833 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "Quartus II" 0 0 1512434176833 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "Quartus II" 0 0 1512434176833 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" 0 0 "Quartus II" 0 0 1512434176833 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|   0.49   0.49" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|   0.49   0.49" 0 0 "Quartus II" 0 0 1512434176833 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" 0 0 "Quartus II" 0 0 1512434176833 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" 0 0 "Quartus II" 0 0 1512434176833 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1512434177053 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1512434177393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1512434191430 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock " "Node: Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Sync_out Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock " "Register Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Sync_out is being clocked by Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434192600 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434192600 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|V_Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434192600 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434192600 "|MyComputer_Verilog|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434192600 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434192600 "|MyComputer_Verilog|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434192600 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434192600 "|MyComputer_Verilog|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434192680 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1512434192680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194540 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1512434194540 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434194570 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1512434194570 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512434194690 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512434194690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.655 " "Worst-case setup slack is -8.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.655            -208.465 clk_vga  " "   -8.655            -208.465 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.678              -2.124 CLOCK_50  " "   -0.678              -2.124 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.526               0.000 clk_dram  " "    1.526               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.768               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.768               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.065               0.000 altera_reserved_tck  " "   12.065               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.178               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   28.178               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434194750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.650 " "Worst-case hold slack is -1.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.650             -25.292 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.650             -25.292 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 altera_reserved_tck  " "    0.132               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 CLOCK_50  " "    0.170               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.183               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.614               0.000 clk_vga  " "    4.614               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.086               0.000 clk_dram  " "    5.086               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434194930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434194930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.040               0.000 altera_reserved_tck  " "   15.040               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.502               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.502               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434195010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.314 " "Worst-case removal slack is 0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.314               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 altera_reserved_tck  " "    0.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434195100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.475               0.000 CLOCK_50  " "    8.475               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.888               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.888               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.908               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.908               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.261               0.000 altera_reserved_tck  " "   15.261               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.206               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.206               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434195160 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.359 ns " "Worst Case Available Settling Time: 64.359 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195650 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434195650 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1512434195988 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1512434197150 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199151 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199151 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199261 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199261 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199361 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199461 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434199461 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1512434199592 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1512434199592 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" 0 0 "Quartus II" 0 0 1512434199592 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.469     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.469     --" 0 0 "Quartus II" 0 0 1512434199592 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "Quartus II" 0 0 1512434199592 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "Quartus II" 0 0 1512434199592 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" 0 0 "Quartus II" 0 0 1512434199592 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.606  0.606" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.606  0.606" 0 0 "Quartus II" 0 0 1512434199592 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" 0 0 "Quartus II" 0 0 1512434199592 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" 0 0 "Quartus II" 0 0 1512434199592 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1512434199872 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock " "Node: Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Sync_out Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock " "Register Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Sync_out is being clocked by Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434202499 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434202499 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsLCD_Controller_Verilog:inst7|V_Clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434202499 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434202499 "|MyComputer_Verilog|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434202499 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434202499 "|MyComputer_Verilog|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1512434202499 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1512434202499 "|MyComputer_Verilog|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512434202586 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1512434202586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512434204542 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1512434204542 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1512434204572 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1512434204572 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512434204702 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512434204702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.106 " "Worst-case setup slack is -8.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434204802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434204802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.106            -195.903 clk_vga  " "   -8.106            -195.903 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434204802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -0.813 CLOCK_50  " "   -0.360              -0.813 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434204802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.875               0.000 clk_dram  " "    1.875               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434204802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434204802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.223               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.223               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434204802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.796               0.000 altera_reserved_tck  " "   12.796               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434204802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.808               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   28.808               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434204802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434204802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.100 " "Worst-case hold slack is -2.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.100             -32.511 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.100             -32.511 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 altera_reserved_tck  " "    0.103               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 CLOCK_50  " "    0.157               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.177               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.290               0.000 clk_vga  " "    4.290               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.769               0.000 clk_dram  " "    4.769               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434205002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.339               0.000 altera_reserved_tck  " "   15.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.917               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.917               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434205132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.285 " "Worst-case removal slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.285               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 altera_reserved_tck  " "    0.378               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434205242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.431               0.000 CLOCK_50  " "    8.431               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.887               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.887               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.906               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.906               0.000 u0\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.244               0.000 altera_reserved_tck  " "   15.244               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.199               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.199               0.000 GraphicsController1\|inst12\|vga_clock_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512434205332 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.458 ns " "Worst Case Available Settling Time: 64.458 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205852 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205852 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1512434205852 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1512434206422 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1512434207612 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434209877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434209877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434209877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434209877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434209877 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434209877 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210017 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210017 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210137 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210137 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210267 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1512434210267 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1512434210423 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1512434210423 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" 0 0 "Quartus II" 0 0 1512434210423 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.482     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.482     --" 0 0 "Quartus II" 0 0 1512434210423 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "Quartus II" 0 0 1512434210423 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "Quartus II" 0 0 1512434210423 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" 0 0 "Quartus II" 0 0 1512434210423 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.611  0.611" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.611  0.611" 0 0 "Quartus II" 0 0 1512434210423 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" 0 0 "Quartus II" 0 0 1512434210423 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "Quartus II" 0 0 1512434210423 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512434216603 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512434216613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 187 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 187 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1976 " "Peak virtual memory: 1976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512434218041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 16:36:58 2017 " "Processing ended: Mon Dec 04 16:36:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512434218041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512434218041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:10 " "Total CPU time (on all processors): 00:02:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512434218041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512434218041 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 683 s " "Quartus II Full Compilation was successful. 0 errors, 683 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512434220321 ""}
