Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ise/Working_Space/Week5/ClockDivision/Testbench_ClockDivision_isim_beh.exe -prj /home/ise/Working_Space/Week5/ClockDivision/Testbench_ClockDivision_beh.prj work.Testbench_ClockDivision work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Working_Space/Week5/ClockDivision/clockDiv.v" into library work
Analyzing Verilog file "/home/ise/Working_Space/Week5/ClockDivision/ClockDivision.v" into library work
Analyzing Verilog file "/home/ise/Working_Space/Week5/ClockDivision/Testbench_ClockDivision.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94916 KB
Fuse CPU Usage: 1010 ms
Compiling module clockDiv(M=100000000)
Compiling module clockDiv
Compiling module clockDiv(M=25000000)
Compiling module ClockDivision
Compiling module Testbench_ClockDivision
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable /home/ise/Working_Space/Week5/ClockDivision/Testbench_ClockDivision_isim_beh.exe
Fuse Memory Usage: 98040 KB
Fuse CPU Usage: 1020 ms
GCC CPU Usage: 170 ms
