#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 10 18:42:18 2023
# Process ID: 14788
# Current directory: D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/P7_RECONSTRUCCION_DE_UNA_SENAL/PRACTICA_7_T_FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14532 D:\Oscar\TEC\Octavo_Semestre\FPGA\Unidad 2\P7_RECONSTRUCCION_DE_UNA_SENAL\PRACTICA_7_T_FINAL\PRACTICA_7_T_FINAL.xpr
# Log file: D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/P7_RECONSTRUCCION_DE_UNA_SENAL/PRACTICA_7_T_FINAL/vivado.log
# Journal file: D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/P7_RECONSTRUCCION_DE_UNA_SENAL/PRACTICA_7_T_FINAL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/P7_RECONSTRUCCION_DE_UNA_SENAL/PRACTICA_7_T_FINAL/PRACTICA_7_T_FINAL.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/P7_RECONSTRUCCION_DE_UNA_SENAL/PRACTICA_7_T_FINAL'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 727.848 ; gain = 105.453
update_compile_order -fileset sources_1
open_bd_design {D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/P7_RECONSTRUCCION_DE_UNA_SENAL/PRACTICA_7_T_FINAL/PRACTICA_7_T_FINAL.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:compuerta_xor:1.0 - compuerta_xor_0
Adding component instance block -- xilinx.com:module_ref:pwm:1.0 - pwm_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Successfully read diagram <design_1> from BD file <D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/P7_RECONSTRUCCION_DE_UNA_SENAL/PRACTICA_7_T_FINAL/PRACTICA_7_T_FINAL.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 858.164 ; gain = 16.273
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 18:44:15 2023...
