;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT #270, <9
	CMP -0, 0
	CMP #3, -0
	MOV -1, <-20
	SUB 20, @12
	DAT #0, #-402
	SLT 100, 708
	SLT 100, 708
	JMZ 10, #2
	SLT #270, <1
	SUB @-127, 100
	SUB <0, @322
	JMZ 0, -300
	ADD #270, <1
	MOV -8, <-23
	CMP @-127, 100
	MOV -8, <-23
	JMP @72, #200
	SLT @-210, @64
	JMP @72, #200
	SLT @-210, @64
	SLT @-210, @64
	SLT @-210, @64
	SUB #270, <1
	SLT #270, <1
	CMP 30, 500
	CMP 30, 500
	SPL 0, <402
	ADD 30, 9
	ADD #-270, <1
	SUB @121, 106
	ADD 30, 9
	CMP -702, -19
	SLT 20, @12
	SLT -0, 0
	SLT -0, 0
	JMZ @270, @1
	SUB -300, 10
	SLT 100, 708
	ADD #270, <1
	ADD #270, <1
	SPL -100, -600
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
