CONFIGS=-DEXT_TCU_ENABLE -DTCU_BHF -DNUM_CORES=4 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE -DNUM_CORES=4 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE
Running: CONFIGS="-DEXT_TCU_ENABLE -DTCU_BHF -DNUM_CORES=4 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE -DNUM_CORES=4 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE" make -C ./ci/../runtime/rtlsim > /dev/null
Running: make -C "./ci/../tests/regression/sgemm_tcu" run-rtlsim
make: Entering directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
LD_LIBRARY_PATH=/home/andyl/vortex/runtime: VORTEX_DRIVER=rtlsim ./sgemm_tcu 
open device connection
CONFIGS: num_threads=4, num_warps=4, num_cores=4, num_clusters=1, socket_size=4, local_mem_base=0xffff0000, num_barriers=2
input data type: tf32 (id=3)
output data type: fp32 (id=0)
WMMA Core Dimension: M=2, N=2, K=2
WMMA Tile Dimension: M=8, N=4, K=4
matrix A: 32x32
matrix B: 32x256
matrix C: 32x256
allocate device memory
A_addr=0x10000
B_addr=0x11000
C_addr=0x19000
upload matrix A buffer
upload matrix B buffer
upload program
upload kernel argument
start device
wait for completion
Elapsed time: 64942 ms
download destination buffer
verify result
cleanup
PERF: core0: scheduler idle=151286 (83%)
PERF: core0: scheduler stalls=53711 (29%)
PERF: core0: ibuffer stalls=11704 (6%)
PERF: core0: scoreboard stalls=26609 (14%) (alu=42%, lsu=46%, csrs=3%, wctl=0%, fpu=0%, tcu=7%)
PERF: core0: operands stalls=8007 (4%)
PERF: core0: ifetches=29824
PERF: core0: ifetch latency=10 cycles
PERF: core0: loads=27339
PERF: core0: load latency=18 cycles
PERF: core0: stores=4085
PERF: core0: instrs=148855, cycles=181001, IPC=0.822399
PERF: core1: scheduler idle=151287 (83%)
PERF: core1: scheduler stalls=54880 (30%)
PERF: core1: ibuffer stalls=14274 (7%)
PERF: core1: scoreboard stalls=32603 (18%) (alu=40%, lsu=48%, csrs=3%, wctl=0%, fpu=0%, tcu=7%)
PERF: core1: operands stalls=8007 (4%)
PERF: core1: ifetches=29824
PERF: core1: ifetch latency=10 cycles
PERF: core1: loads=27339
PERF: core1: load latency=19 cycles
PERF: core1: stores=4085
PERF: core1: instrs=148855, cycles=181002, IPC=0.822394
PERF: core2: scheduler idle=151421 (83%)
PERF: core2: scheduler stalls=56998 (31%)
PERF: core2: ibuffer stalls=10412 (5%)
PERF: core2: scoreboard stalls=26680 (14%) (alu=45%, lsu=43%, csrs=3%, wctl=0%, fpu=0%, tcu=7%)
PERF: core2: operands stalls=8007 (4%)
PERF: core2: ifetches=29824
PERF: core2: ifetch latency=10 cycles
PERF: core2: loads=27339
PERF: core2: load latency=17 cycles
PERF: core2: stores=4085
PERF: core2: instrs=148855, cycles=181135, IPC=0.821790
PERF: core3: scheduler idle=151628 (83%)
PERF: core3: scheduler stalls=54144 (29%)
PERF: core3: ibuffer stalls=17928 (9%)
PERF: core3: scoreboard stalls=35199 (19%) (alu=40%, lsu=50%, csrs=2%, wctl=0%, fpu=0%, tcu=6%)
PERF: core3: operands stalls=8007 (4%)
PERF: core3: ifetches=29824
PERF: core3: ifetch latency=10 cycles
PERF: core3: loads=27339
PERF: core3: load latency=20 cycles
PERF: core3: stores=4085
PERF: core3: instrs=148855, cycles=181343, IPC=0.820848
PERF: scheduler idle=605622 (83%)
PERF: scheduler stalls=219733 (30%)
PERF: ibuffer stalls=54318 (7%)
PERF: scoreboard stalls=121091 (16%) (alu=44%, lsu=51%, csrs=3%, wctl=0%, fpu=0%, tcu=7%)
PERF: operands stalls=32028 (4%)
PERF: ifetches=119296
PERF: loads=109356
PERF: stores=16340
PERF: ifetch latency=10 cycles
PERF: load latency=19 cycles
PERF: instrs=595420, cycles=181343, IPC=3.283391
PASSED!
make: Leaving directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
