#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x133960540 .scope module, "TB_Pipeline" "TB_Pipeline" 2 9;
 .timescale -9 -9;
v0x1339e41c0_0 .var "clk", 0 0;
v0x1339e4250_0 .var "debug", 0 0;
v0x1339e42e0_0 .var "rst", 0 0;
S_0x133952c90 .scope module, "riscv_top" "RISCVTop" 2 49, 3 5 0, S_0x133960540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
v0x1339e3aa0_0 .net "clk", 0 0, v0x1339e41c0_0;  1 drivers
v0x1339e3b30_0 .net "debug", 0 0, v0x1339e4250_0;  1 drivers
v0x1339e3bc0_0 .net "instr", 31 0, L_0x1339ece10;  1 drivers
v0x1339e3cd0_0 .net "instr_addr", 31 0, L_0x1339e43f0;  1 drivers
v0x1339e3d60_0 .net "mem_addr", 31 0, L_0x1339e97e0;  1 drivers
v0x1339e3df0_0 .net "mem_read_data", 31 0, L_0x1339ed290;  1 drivers
v0x1339e3e80_0 .net "mem_write_data", 31 0, L_0x1339e4460;  1 drivers
v0x1339e3f10_0 .net "ram_write", 0 0, L_0x1339ea6e0;  1 drivers
v0x1339e3fa0_0 .net "rst", 0 0, v0x1339e42e0_0;  1 drivers
v0x1339e4130_0 .net "write_type", 2 0, L_0x1339ea7d0;  1 drivers
S_0x133952e00 .scope module, "instr_mem" "INSTMEM" 3 22, 4 3 0, S_0x133952c90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x1339b1590 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x1339ece10 .functor BUFZ 32, L_0x1339ecbb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133980a20_0 .net *"_ivl_0", 31 0, L_0x1339ecbb0;  1 drivers
v0x133977fa0_0 .net *"_ivl_2", 31 0, L_0x1339ecd70;  1 drivers
v0x133978030_0 .net *"_ivl_4", 29 0, L_0x1339ecc50;  1 drivers
L_0x108041378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1339780c0_0 .net *"_ivl_6", 1 0, L_0x108041378;  1 drivers
v0x133978150_0 .net "addr", 31 0, L_0x1339e43f0;  alias, 1 drivers
v0x1339781f0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x133944940_0 .net "data_out", 31 0, L_0x1339ece10;  alias, 1 drivers
v0x1339449e0_0 .var/i "i", 31 0;
v0x133944a90 .array "mem_core", 65535 0, 31 0;
L_0x1339ecbb0 .array/port v0x133944a90, L_0x1339ecd70;
L_0x1339ecc50 .part L_0x1339e43f0, 2, 30;
L_0x1339ecd70 .concat [ 30 2 0 0], L_0x1339ecc50, L_0x108041378;
S_0x13394a640 .scope module, "mem" "MEM" 3 28, 5 3 0, S_0x133952c90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "write_type";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x1339afd00 .param/l "LEN" 0 5 13, +C4<00000000000000010000000000000000>;
L_0x1339ed290 .functor BUFZ 32, L_0x1339ed180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133916d90_0 .net *"_ivl_10", 31 0, L_0x1339ed180;  1 drivers
v0x133916e20_0 .net *"_ivl_2", 29 0, L_0x1339ece80;  1 drivers
L_0x1080413c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133916eb0_0 .net *"_ivl_4", 1 0, L_0x1080413c0;  1 drivers
v0x133916f40_0 .net "addr", 31 0, L_0x1339e97e0;  alias, 1 drivers
v0x133906700_0 .net "base_index", 31 0, L_0x1339ecf20;  1 drivers
v0x1339067b0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x133906840_0 .net "data_in", 31 0, L_0x1339e4460;  alias, 1 drivers
v0x1339068e0_0 .net "data_out", 31 0, L_0x1339ed290;  alias, 1 drivers
v0x133922620_0 .net "debug", 0 0, v0x1339e4250_0;  alias, 1 drivers
v0x133922730_0 .var/i "i", 31 0;
v0x1339227c0 .array "mem_core", 65535 0, 31 0;
v0x133922850_0 .var/i "out_file", 31 0;
v0x13393e4e0_0 .var/i "ram_index", 31 0;
v0x13393e570_0 .net "sb_offset", 1 0, L_0x1339ed040;  1 drivers
v0x13393e600_0 .net "sh_offset", 0 0, L_0x1339ed0e0;  1 drivers
v0x13393e690_0 .net "write_enable", 0 0, L_0x1339ea6e0;  alias, 1 drivers
v0x13393e730_0 .net "write_type", 2 0, L_0x1339ea7d0;  alias, 1 drivers
E_0x13394a8b0 .event posedge, v0x1339781f0_0;
L_0x1339ece80 .part L_0x1339e97e0, 2, 30;
L_0x1339ecf20 .concat [ 30 2 0 0], L_0x1339ece80, L_0x1080413c0;
L_0x1339ed040 .part L_0x1339e97e0, 0, 2;
L_0x1339ed0e0 .part L_0x1339e97e0, 1, 1;
L_0x1339ed180 .array/port v0x1339227c0, L_0x1339ecf20;
S_0x1339b1a50 .scope module, "riscv" "RISCVPipeline" 3 14, 6 16 0, S_0x133952c90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "mem_read_data";
    .port_info 4 /OUTPUT 1 "ram_write";
    .port_info 5 /OUTPUT 3 "write_type";
    .port_info 6 /OUTPUT 32 "instr_addr";
    .port_info 7 /OUTPUT 32 "mem_addr";
    .port_info 8 /OUTPUT 32 "mem_write_data";
L_0x1339e43f0 .functor BUFZ 32, v0x1339d8840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1339e4460 .functor BUFZ 32, L_0x1339e9d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1339e97e0 .functor BUFZ 32, L_0x1339e9940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1339ea6e0 .functor BUFZ 1, L_0x1339e9ec0, C4<0>, C4<0>, C4<0>;
L_0x1339ea7d0 .functor BUFZ 3, L_0x1339ea2e0, C4<000>, C4<000>, C4<000>;
L_0x1339ea940 .functor BUFZ 3, L_0x1339ea2e0, C4<000>, C4<000>, C4<000>;
L_0x1339ed380 .functor BUFT 32, L_0x1339ece10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x108040ef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1339df5f0_0 .net/2u *"_ivl_16", 1 0, L_0x108040ef8;  1 drivers
v0x1339df690_0 .net *"_ivl_18", 0 0, L_0x1339ea9b0;  1 drivers
L_0x108040f40 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1339df730_0 .net/2u *"_ivl_20", 1 0, L_0x108040f40;  1 drivers
v0x1339df7c0_0 .net *"_ivl_22", 0 0, L_0x1339eaa50;  1 drivers
L_0x108040f88 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1339df850_0 .net/2u *"_ivl_24", 1 0, L_0x108040f88;  1 drivers
v0x1339df940_0 .net *"_ivl_26", 0 0, L_0x1339eab30;  1 drivers
v0x1339df9e0_0 .net *"_ivl_28", 31 0, L_0x1339ead10;  1 drivers
v0x1339dfa90_0 .net *"_ivl_30", 31 0, L_0x1339eadb0;  1 drivers
v0x1339dfb40_0 .net "alu_result_ex", 31 0, v0x1339b8a50_0;  1 drivers
v0x1339dfcd0_0 .net "alu_result_mem", 31 0, L_0x1339e9940;  1 drivers
v0x1339dfde0_0 .net "alu_result_wb", 31 0, L_0x1339eb390;  1 drivers
v0x1339dfe70_0 .net "alu_src1_ex", 0 0, L_0x1339e8a60;  1 drivers
v0x1339dff80_0 .net "alu_src1_id", 0 0, v0x1339cce90_0;  1 drivers
v0x1339e0090_0 .net "alu_src2_ex", 0 0, L_0x1339e8ea0;  1 drivers
v0x1339e01a0_0 .net "alu_src2_id", 0 0, v0x1339ccf80_0;  1 drivers
v0x1339e02b0_0 .net "alu_type_ex", 3 0, L_0x1339e80f0;  1 drivers
v0x1339e03c0_0 .net "alu_type_id", 3 0, v0x1339cd050_0;  1 drivers
v0x1339e0550_0 .net "branch_id", 0 0, L_0x1339e7350;  1 drivers
v0x1339e05e0_0 .net "bubble_ex", 0 0, L_0x1339ecad0;  1 drivers
v0x1339e0670_0 .net "bubble_id", 0 0, L_0x1339eca60;  1 drivers
L_0x1080412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339e0700_0 .net "bubble_if", 0 0, L_0x1080412a0;  1 drivers
L_0x1080412e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339e0790_0 .net "bubble_mem", 0 0, L_0x1080412e8;  1 drivers
L_0x108041330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339e0820_0 .net "bubble_wb", 0 0, L_0x108041330;  1 drivers
v0x1339e08b0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339e0940_0 .net "imm_ex", 31 0, L_0x1339e7870;  1 drivers
v0x1339e09d0_0 .net "imm_id", 31 0, v0x1339cfc90_0;  1 drivers
v0x1339e0a60_0 .net "imm_mem", 31 0, L_0x1339e9bc0;  1 drivers
v0x1339e0b70_0 .net "imm_wb", 31 0, L_0x1339eb530;  1 drivers
v0x1339e0c00_0 .net "instr", 31 0, L_0x1339ece10;  alias, 1 drivers
v0x1339e0c90_0 .net "instr_addr", 31 0, L_0x1339e43f0;  alias, 1 drivers
v0x1339e0d20_0 .net "instr_funct3_ex", 2 0, L_0x1339e8250;  1 drivers
v0x1339e0e30_0 .net "instr_funct3_id", 2 0, L_0x1339e7550;  1 drivers
v0x1339e0ec0_0 .net "instr_funct3_mem", 2 0, L_0x1339ea2e0;  1 drivers
v0x1339e0450_0 .net "instr_id", 31 0, L_0x1339e45c0;  1 drivers
v0x1339e1150_0 .net "instr_if", 31 0, L_0x1339ed380;  1 drivers
v0x1339e11e0_0 .net "jal_id", 0 0, L_0x1339e7410;  1 drivers
v0x1339e1270_0 .net "jalr_id", 0 0, L_0x1339e7480;  1 drivers
v0x1339e1300_0 .net "load_type_mem", 2 0, L_0x1339ea940;  1 drivers
v0x1339e1390_0 .net "mem2reg_data", 31 0, v0x1339d9790_0;  1 drivers
v0x1339e1420_0 .net "mem2reg_data_wb", 31 0, L_0x1339eb230;  1 drivers
v0x1339e14b0_0 .net "mem_addr", 31 0, L_0x1339e97e0;  alias, 1 drivers
v0x1339e1540_0 .net "mem_read_data", 31 0, L_0x1339ed290;  alias, 1 drivers
v0x1339e15d0_0 .net "mem_read_ex", 0 0, L_0x1339e8d40;  1 drivers
v0x1339e1660_0 .net "mem_read_id", 0 0, v0x1339cded0_0;  1 drivers
v0x1339e1770_0 .net "mem_read_mem", 0 0, L_0x1339ea180;  1 drivers
v0x1339e1880_0 .net "mem_write_data", 31 0, L_0x1339e4460;  alias, 1 drivers
v0x1339e1910_0 .net "mem_write_ex", 0 0, L_0x1339e8660;  1 drivers
v0x1339e1a20_0 .net "mem_write_id", 0 0, v0x1339cdfe0_0;  1 drivers
v0x1339e1b30_0 .net "mem_write_mem", 0 0, L_0x1339e9ec0;  1 drivers
v0x1339e1bc0_0 .net "new_pc", 31 0, v0x1339d09a0_0;  1 drivers
o0x108011cd0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1339e1cd0_0 .net "nxpc_wb", 31 0, o0x108011cd0;  0 drivers
v0x1339e1d60_0 .net "pc_ex", 31 0, L_0x1339e76b0;  1 drivers
v0x1339e1e70_0 .net "pc_id", 31 0, L_0x1339e46a0;  1 drivers
v0x1339e1f00_0 .net "pc_if", 31 0, v0x1339d8840_0;  1 drivers
v0x1339e1f90_0 .net "pc_plus4_ex", 31 0, L_0x1339e7790;  1 drivers
v0x1339e20a0_0 .net "pc_plus4_id", 31 0, L_0x1339e47e0;  1 drivers
v0x1339e2130_0 .net "pc_plus4_if", 31 0, L_0x1339e04e0;  1 drivers
v0x1339e21c0_0 .net "pc_plus4_mem", 31 0, L_0x1339e9a60;  1 drivers
v0x1339e22d0_0 .net "pc_plus4_wb", 31 0, L_0x1339eb6d0;  1 drivers
v0x1339e2360_0 .net "pc_src", 0 0, v0x1339d0cb0_0;  1 drivers
v0x1339e23f0_0 .net "ram_write", 0 0, L_0x1339ea6e0;  alias, 1 drivers
v0x1339e2480_0 .net "rd_ex", 4 0, L_0x1339e7c50;  1 drivers
v0x1339e2510_0 .net "rd_id", 4 0, L_0x1339e4890;  1 drivers
v0x1339e25a0_0 .net "rd_mem", 4 0, L_0x1339ea440;  1 drivers
v0x1339e2630_0 .net "rd_wb", 4 0, L_0x1339eb870;  1 drivers
v0x1339e0fd0_0 .net "reg_src_ex", 1 0, L_0x1339e83b0;  1 drivers
v0x1339e26c0_0 .net "reg_src_id", 1 0, v0x1339ce140_0;  1 drivers
v0x1339e27d0_0 .net "reg_src_mem", 1 0, L_0x1339ea630;  1 drivers
v0x1339e28e0_0 .net "reg_src_wb", 1 0, L_0x1339eb0d0;  1 drivers
v0x1339e2970_0 .net "reg_write_data_mem", 31 0, L_0x1339eaf80;  1 drivers
v0x1339e2a00_0 .net "reg_write_data_wb", 31 0, v0x1339df4e0_0;  1 drivers
v0x1339e2a90_0 .net "reg_write_ex", 0 0, L_0x1339e8780;  1 drivers
v0x1339e2b20_0 .net "reg_write_id", 0 0, v0x1339ce2a0_0;  1 drivers
v0x1339e2c30_0 .net "reg_write_mem", 0 0, L_0x1339ea020;  1 drivers
v0x1339e2cc0_0 .net "reg_write_wb", 0 0, L_0x1339eb9d0;  1 drivers
v0x1339e2dd0_0 .net "rs1_data_ex", 31 0, L_0x1339e7990;  1 drivers
v0x1339e2e60_0 .net "rs1_data_id", 31 0, L_0x1339e7170;  1 drivers
v0x1339e2ef0_0 .net "rs1_ex", 4 0, L_0x1339e7db0;  1 drivers
v0x1339e2f80_0 .net "rs1_fwd_ex", 1 0, v0x1339bc5a0_0;  1 drivers
v0x1339e3090_0 .net "rs1_fwd_id", 1 0, v0x1339bcec0_0;  1 drivers
v0x1339e3120_0 .net "rs1_id", 4 0, L_0x1339e4980;  1 drivers
v0x1339e31b0_0 .net "rs2_data_ex", 31 0, L_0x1339e7af0;  1 drivers
v0x1339e3240_0 .net "rs2_data_ex_new", 31 0, L_0x1339c2390;  1 drivers
v0x1339e32d0_0 .net "rs2_data_id", 31 0, L_0x1339e7260;  1 drivers
v0x1339e3360_0 .net "rs2_data_mem", 31 0, L_0x1339e9d20;  1 drivers
v0x1339e33f0_0 .net "rs2_ex", 4 0, L_0x1339e7f50;  1 drivers
v0x1339e3480_0 .net "rs2_fwd_ex", 1 0, v0x1339bc6e0_0;  1 drivers
v0x1339e3590_0 .net "rs2_fwd_id", 1 0, v0x1339bd010_0;  1 drivers
v0x1339e3620_0 .net "rs2_id", 4 0, L_0x1339e49f0;  1 drivers
v0x1339e36b0_0 .net "rst", 0 0, v0x1339e42e0_0;  alias, 1 drivers
L_0x1080411c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339e3740_0 .net "stall_ex", 0 0, L_0x1080411c8;  1 drivers
v0x1339e37d0_0 .net "stall_id", 0 0, L_0x1339ec990;  1 drivers
v0x1339e3860_0 .net "stall_if", 0 0, L_0x1339ec8a0;  1 drivers
L_0x108041210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339e38f0_0 .net "stall_mem", 0 0, L_0x108041210;  1 drivers
L_0x108041258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339e3980_0 .net "stall_wb", 0 0, L_0x108041258;  1 drivers
v0x1339e3a10_0 .net "write_type", 2 0, L_0x1339ea7d0;  alias, 1 drivers
L_0x1339ea9b0 .cmp/eq 2, L_0x1339ea630, L_0x108040ef8;
L_0x1339eaa50 .cmp/eq 2, L_0x1339ea630, L_0x108040f40;
L_0x1339eab30 .cmp/eq 2, L_0x1339ea630, L_0x108040f88;
L_0x1339ead10 .functor MUXZ 32, L_0x1339e9a60, L_0x1339e9bc0, L_0x1339eab30, C4<>;
L_0x1339eadb0 .functor MUXZ 32, L_0x1339ead10, v0x1339d9790_0, L_0x1339eaa50, C4<>;
L_0x1339eaf80 .functor MUXZ 32, L_0x1339eadb0, L_0x1339e9940, L_0x1339ea9b0, C4<>;
S_0x133994910 .scope module, "ex_mem" "EX_MEM" 6 150, 7 2 0, S_0x1339b1a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x1339b6e50_0 .net "alu_result_ex", 31 0, v0x1339b8a50_0;  alias, 1 drivers
v0x1339b6f00_0 .net "alu_result_mem", 31 0, L_0x1339e9940;  alias, 1 drivers
v0x1339b6f90_0 .net "bubble_mem", 0 0, L_0x1080412e8;  alias, 1 drivers
v0x1339b7040_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339b70d0_0 .net "imm_ex", 31 0, L_0x1339e7870;  alias, 1 drivers
v0x1339b71a0_0 .net "imm_mem", 31 0, L_0x1339e9bc0;  alias, 1 drivers
v0x1339b7250_0 .net "instr_funct3_ex", 2 0, L_0x1339e8250;  alias, 1 drivers
v0x1339b7300_0 .net "instr_funct3_mem", 2 0, L_0x1339ea2e0;  alias, 1 drivers
v0x1339b73b0_0 .net "mem_addr", 31 0, L_0x1339e97e0;  alias, 1 drivers
v0x1339b74e0_0 .net "mem_read_ex", 0 0, L_0x1339e8d40;  alias, 1 drivers
v0x1339b7570_0 .net "mem_read_mem", 0 0, L_0x1339ea180;  alias, 1 drivers
o0x108009b40 .functor BUFZ 1, C4<z>; HiZ drive
v0x1339b7600_0 .net "mem_write", 0 0, o0x108009b40;  0 drivers
v0x1339b7690_0 .net "mem_write_ex", 0 0, L_0x1339e8660;  alias, 1 drivers
v0x1339b7740_0 .net "mem_write_mem", 0 0, L_0x1339e9ec0;  alias, 1 drivers
v0x1339b77f0_0 .net "pc_plus4_ex", 31 0, L_0x1339e7790;  alias, 1 drivers
v0x1339b78a0_0 .net "pc_plus4_mem", 31 0, L_0x1339e9a60;  alias, 1 drivers
v0x1339b7950_0 .net "rd_ex", 4 0, L_0x1339e7c50;  alias, 1 drivers
v0x1339b7b00_0 .net "rd_mem", 4 0, L_0x1339ea440;  alias, 1 drivers
v0x1339b7b90_0 .net "reg_src_ex", 1 0, L_0x1339e83b0;  alias, 1 drivers
v0x1339b7c20_0 .net "reg_src_mem", 1 0, L_0x1339ea630;  alias, 1 drivers
v0x1339b7cb0_0 .net "reg_write_ex", 0 0, L_0x1339e8780;  alias, 1 drivers
v0x1339b7d40_0 .net "reg_write_mem", 0 0, L_0x1339ea020;  alias, 1 drivers
v0x1339b7df0_0 .net "rs2_data_ex", 31 0, L_0x1339c2390;  alias, 1 drivers
v0x1339b7ea0_0 .net "rs2_data_mem", 31 0, L_0x1339e9d20;  alias, 1 drivers
v0x1339b7f50_0 .net "stall_mem", 0 0, L_0x108041210;  alias, 1 drivers
v0x1339b7fe0_0 .net "write_data", 31 0, L_0x1339e4460;  alias, 1 drivers
v0x1339b8090_0 .net "write_type", 2 0, L_0x1339ea7d0;  alias, 1 drivers
S_0x13396fa20 .scope module, "EX_MEM_alu_result" "PipeDff" 7 23, 8 1 0, S_0x133994910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13395adc0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339e9940 .functor BUFZ 32, v0x1339678e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339aeb60_0 .net "bubble", 0 0, L_0x1080412e8;  alias, 1 drivers
v0x1339aebf0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339aec80_0 .net "data_in", 31 0, v0x1339b8a50_0;  alias, 1 drivers
v0x1339aed10_0 .net "data_out", 31 0, L_0x1339e9940;  alias, 1 drivers
v0x133967850_0 .net "data_out_wire", 31 0, v0x1339678e0_0;  1 drivers
v0x1339678e0_0 .var "data_reg", 31 0;
L_0x108040c28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133967970_0 .net "default_val", 31 0, L_0x108040c28;  1 drivers
v0x133967a00_0 .net "stall", 0 0, L_0x108041210;  alias, 1 drivers
S_0x1339b1be0 .scope module, "EX_MEM_imm" "PipeDff" 7 25, 8 1 0, S_0x133994910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1339b1d50 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339e9bc0 .functor BUFZ 32, v0x1339b21d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339b1ee0_0 .net "bubble", 0 0, L_0x1080412e8;  alias, 1 drivers
v0x1339b1f90_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339b2020_0 .net "data_in", 31 0, L_0x1339e7870;  alias, 1 drivers
v0x1339b20b0_0 .net "data_out", 31 0, L_0x1339e9bc0;  alias, 1 drivers
v0x1339b2140_0 .net "data_out_wire", 31 0, v0x1339b21d0_0;  1 drivers
v0x1339b21d0_0 .var "data_reg", 31 0;
L_0x108040cb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339b2280_0 .net "default_val", 31 0, L_0x108040cb8;  1 drivers
v0x1339b2330_0 .net "stall", 0 0, L_0x108041210;  alias, 1 drivers
S_0x1339b2440 .scope module, "EX_MEM_instr_funct3" "PipeDff" 7 32, 8 1 0, S_0x133994910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x1339b2620 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x1339ea2e0 .functor BUFZ 3, v0x1339b2b30_0, C4<000>, C4<000>, C4<000>;
v0x1339b27e0_0 .net "bubble", 0 0, L_0x1080412e8;  alias, 1 drivers
v0x1339b28b0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339b2940_0 .net "data_in", 2 0, L_0x1339e8250;  alias, 1 drivers
v0x1339b29d0_0 .net "data_out", 2 0, L_0x1339ea2e0;  alias, 1 drivers
v0x1339b2a60_0 .net "data_out_wire", 2 0, v0x1339b2b30_0;  1 drivers
v0x1339b2b30_0 .var "data_reg", 2 0;
L_0x108040e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1339b2be0_0 .net "default_val", 2 0, L_0x108040e20;  1 drivers
v0x1339b2c90_0 .net "stall", 0 0, L_0x108041210;  alias, 1 drivers
S_0x1339b2dd0 .scope module, "EX_MEM_mem_read" "PipeDff" 7 30, 8 1 0, S_0x133994910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1339b2f90 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1339ea180 .functor BUFZ 1, v0x1339b3430_0, C4<0>, C4<0>, C4<0>;
v0x1339b3120_0 .net "bubble", 0 0, L_0x1080412e8;  alias, 1 drivers
v0x1339b31c0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339b3260_0 .net "data_in", 0 0, L_0x1339e8d40;  alias, 1 drivers
v0x1339b32f0_0 .net "data_out", 0 0, L_0x1339ea180;  alias, 1 drivers
v0x1339b3380_0 .net "data_out_wire", 0 0, v0x1339b3430_0;  1 drivers
v0x1339b3430_0 .var "data_reg", 0 0;
L_0x108040dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339b34e0_0 .net "default_val", 0 0, L_0x108040dd8;  1 drivers
v0x1339b3590_0 .net "stall", 0 0, L_0x108041210;  alias, 1 drivers
S_0x1339b36b0 .scope module, "EX_MEM_mem_write" "PipeDff" 7 28, 8 1 0, S_0x133994910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1339b38b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1339e9ec0 .functor BUFZ 1, v0x1339b3d70_0, C4<0>, C4<0>, C4<0>;
v0x1339b3a40_0 .net "bubble", 0 0, L_0x1080412e8;  alias, 1 drivers
v0x1339b3ad0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339b3b60_0 .net "data_in", 0 0, L_0x1339e8660;  alias, 1 drivers
v0x1339b3bf0_0 .net "data_out", 0 0, L_0x1339e9ec0;  alias, 1 drivers
v0x1339b3c80_0 .net "data_out_wire", 0 0, v0x1339b3d70_0;  1 drivers
v0x1339b3d70_0 .var "data_reg", 0 0;
L_0x108040d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339b3e20_0 .net "default_val", 0 0, L_0x108040d48;  1 drivers
v0x1339b3ed0_0 .net "stall", 0 0, L_0x108041210;  alias, 1 drivers
S_0x1339b4050 .scope module, "EX_MEM_pc_plus4" "PipeDff" 7 24, 8 1 0, S_0x133994910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1339b2d20 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339e9a60 .functor BUFZ 32, v0x1339b4690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339b4380_0 .net "bubble", 0 0, L_0x1080412e8;  alias, 1 drivers
v0x1339b4420_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339b44c0_0 .net "data_in", 31 0, L_0x1339e7790;  alias, 1 drivers
v0x1339b4550_0 .net "data_out", 31 0, L_0x1339e9a60;  alias, 1 drivers
v0x1339b45e0_0 .net "data_out_wire", 31 0, v0x1339b4690_0;  1 drivers
v0x1339b4690_0 .var "data_reg", 31 0;
L_0x108040c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339b4740_0 .net "default_val", 31 0, L_0x108040c70;  1 drivers
v0x1339b47f0_0 .net "stall", 0 0, L_0x108041210;  alias, 1 drivers
S_0x1339b4910 .scope module, "EX_MEM_rd" "PipeDff" 7 33, 8 1 0, S_0x133994910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x1339b4ad0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x1339ea440 .functor BUFZ 5, v0x1339b5050_0, C4<00000>, C4<00000>, C4<00000>;
v0x1339b4c60_0 .net "bubble", 0 0, L_0x1080412e8;  alias, 1 drivers
v0x1339b4d00_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339b4ea0_0 .net "data_in", 4 0, L_0x1339e7c50;  alias, 1 drivers
v0x1339b4f30_0 .net "data_out", 4 0, L_0x1339ea440;  alias, 1 drivers
v0x1339b4fc0_0 .net "data_out_wire", 4 0, v0x1339b5050_0;  1 drivers
v0x1339b5050_0 .var "data_reg", 4 0;
L_0x108040e68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1339b50e0_0 .net "default_val", 4 0, L_0x108040e68;  1 drivers
v0x1339b5170_0 .net "stall", 0 0, L_0x108041210;  alias, 1 drivers
S_0x1339b5270 .scope module, "EX_MEM_reg_src" "PipeDff" 7 34, 8 1 0, S_0x133994910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x1339b5430 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x1339ea630 .functor BUFZ 2, v0x1339b58d0_0, C4<00>, C4<00>, C4<00>;
v0x1339b55c0_0 .net "bubble", 0 0, L_0x1080412e8;  alias, 1 drivers
v0x1339b5660_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339b5700_0 .net "data_in", 1 0, L_0x1339e83b0;  alias, 1 drivers
v0x1339b5790_0 .net "data_out", 1 0, L_0x1339ea630;  alias, 1 drivers
v0x1339b5820_0 .net "data_out_wire", 1 0, v0x1339b58d0_0;  1 drivers
v0x1339b58d0_0 .var "data_reg", 1 0;
L_0x108040eb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1339b5980_0 .net "default_val", 1 0, L_0x108040eb0;  1 drivers
v0x1339b5a30_0 .net "stall", 0 0, L_0x108041210;  alias, 1 drivers
S_0x1339b5b50 .scope module, "EX_MEM_reg_write" "PipeDff" 7 29, 8 1 0, S_0x133994910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1339b3870 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1339ea020 .functor BUFZ 1, v0x1339b62c0_0, C4<0>, C4<0>, C4<0>;
v0x1339b5ee0_0 .net "bubble", 0 0, L_0x1080412e8;  alias, 1 drivers
v0x1339b6080_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339b6110_0 .net "data_in", 0 0, L_0x1339e8780;  alias, 1 drivers
v0x1339b61a0_0 .net "data_out", 0 0, L_0x1339ea020;  alias, 1 drivers
v0x1339b6230_0 .net "data_out_wire", 0 0, v0x1339b62c0_0;  1 drivers
v0x1339b62c0_0 .var "data_reg", 0 0;
L_0x108040d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339b6350_0 .net "default_val", 0 0, L_0x108040d90;  1 drivers
v0x1339b63e0_0 .net "stall", 0 0, L_0x108041210;  alias, 1 drivers
S_0x1339b65d0 .scope module, "EX_MEM_rs2_data" "PipeDff" 7 26, 8 1 0, S_0x133994910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1339b6740 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339e9d20 .functor BUFZ 32, v0x1339b6bd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339b68d0_0 .net "bubble", 0 0, L_0x1080412e8;  alias, 1 drivers
v0x1339b6960_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339b6a00_0 .net "data_in", 31 0, L_0x1339c2390;  alias, 1 drivers
v0x1339b6a90_0 .net "data_out", 31 0, L_0x1339e9d20;  alias, 1 drivers
v0x1339b6b20_0 .net "data_out_wire", 31 0, v0x1339b6bd0_0;  1 drivers
v0x1339b6bd0_0 .var "data_reg", 31 0;
L_0x108040d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339b6c80_0 .net "default_val", 31 0, L_0x108040d00;  1 drivers
v0x1339b6d30_0 .net "stall", 0 0, L_0x108041210;  alias, 1 drivers
S_0x1339b8350 .scope module, "ex_module" "EX_MODULE" 6 123, 9 3 0, S_0x1339b1a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x1339e96f0 .functor BUFZ 32, v0x1339b8a50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1339c2390 .functor BUFZ 32, L_0x1339e91e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339baec0_0 .net "alu_result", 31 0, v0x1339b8a50_0;  alias, 1 drivers
v0x1339baf70_0 .net "alu_result_wire", 31 0, L_0x1339e96f0;  1 drivers
v0x1339bb010_0 .net "alu_src1", 0 0, L_0x1339e8a60;  alias, 1 drivers
v0x1339bb0a0_0 .net "alu_src2", 0 0, L_0x1339e8ea0;  alias, 1 drivers
v0x1339bb130_0 .net "alu_type", 3 0, L_0x1339e80f0;  alias, 1 drivers
v0x1339bb200_0 .net "imm", 31 0, L_0x1339e7870;  alias, 1 drivers
v0x1339bb290_0 .net "less_than", 0 0, v0x1339b8bf0_0;  1 drivers
v0x1339bb340_0 .net "op1", 31 0, L_0x1339e9380;  1 drivers
v0x1339bb410_0 .net "op2", 31 0, L_0x1339e9510;  1 drivers
v0x1339bb520_0 .net "pc", 31 0, L_0x1339e76b0;  alias, 1 drivers
o0x10800aa70 .functor BUFZ 1, C4<z>; HiZ drive
v0x1339bb5b0_0 .net "pc_src", 0 0, o0x10800aa70;  0 drivers
v0x1339bb640_0 .net "reg_write_data_mem", 31 0, L_0x1339eaf80;  alias, 1 drivers
v0x1339bb6d0_0 .net "reg_write_data_wb", 31 0, v0x1339df4e0_0;  alias, 1 drivers
v0x1339bb760_0 .net "rs1_data", 31 0, L_0x1339e7990;  alias, 1 drivers
v0x1339bb840_0 .net "rs1_data_new", 31 0, L_0x1339e90f0;  1 drivers
v0x1339bb8e0_0 .net "rs1_fwd_ex", 1 0, v0x1339bc5a0_0;  alias, 1 drivers
v0x1339bb9b0_0 .net "rs2_data", 31 0, L_0x1339e7af0;  alias, 1 drivers
v0x1339bbb80_0 .net "rs2_data_ex_new", 31 0, L_0x1339c2390;  alias, 1 drivers
v0x1339bbc10_0 .net "rs2_data_new", 31 0, L_0x1339e91e0;  1 drivers
v0x1339bbca0_0 .net "rs2_fwd_ex", 1 0, v0x1339bc6e0_0;  alias, 1 drivers
v0x1339bbd30_0 .net "zero", 0 0, v0x1339b8cc0_0;  1 drivers
S_0x1339b8670 .scope module, "EX_ALU" "ALU" 9 40, 10 2 0, S_0x1339b8350;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x1339b88f0_0 .net "alu_in1", 31 0, L_0x1339e9380;  alias, 1 drivers
v0x1339b89a0_0 .net "alu_in2", 31 0, L_0x1339e9510;  alias, 1 drivers
v0x1339b8a50_0 .var "alu_result", 31 0;
v0x1339b8b40_0 .net "alu_type", 3 0, L_0x1339e80f0;  alias, 1 drivers
v0x1339b8bf0_0 .var "less_than", 0 0;
v0x1339b8cc0_0 .var "zero", 0 0;
E_0x1339b88a0 .event edge, v0x1339b8b40_0, v0x1339b88f0_0, v0x1339b89a0_0, v0x1339aec80_0;
S_0x1339b8de0 .scope module, "EX_OP_SELECTOR" "OpSelector" 9 24, 11 3 0, S_0x1339b8350;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x1339e90f0 .functor BUFZ 32, v0x1339b9620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1339e91e0 .functor BUFZ 32, v0x1339b9d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x108040b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1339e92d0 .functor XNOR 1, L_0x1339e8a60, L_0x108040b98, C4<0>, C4<0>;
L_0x108040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1339e9460 .functor XNOR 1, L_0x1339e8ea0, L_0x108040be0, C4<0>, C4<0>;
v0x1339b9f10_0 .net/2u *"_ivl_10", 0 0, L_0x108040be0;  1 drivers
v0x1339b9fb0_0 .net *"_ivl_12", 0 0, L_0x1339e9460;  1 drivers
v0x1339ba050_0 .net/2u *"_ivl_4", 0 0, L_0x108040b98;  1 drivers
v0x1339ba0e0_0 .net *"_ivl_6", 0 0, L_0x1339e92d0;  1 drivers
v0x1339ba180_0 .net "alu_src1", 0 0, L_0x1339e8a60;  alias, 1 drivers
v0x1339ba260_0 .net "alu_src2", 0 0, L_0x1339e8ea0;  alias, 1 drivers
v0x1339ba300_0 .net "data_op1", 31 0, v0x1339b9620_0;  1 drivers
v0x1339ba3a0_0 .net "data_op2", 31 0, v0x1339b9d10_0;  1 drivers
v0x1339ba450_0 .net "fwd_ex1", 1 0, v0x1339bc5a0_0;  alias, 1 drivers
v0x1339ba580_0 .net "fwd_ex2", 1 0, v0x1339bc6e0_0;  alias, 1 drivers
v0x1339ba610_0 .net "imm", 31 0, L_0x1339e7870;  alias, 1 drivers
v0x1339ba6e0_0 .net "op1", 31 0, L_0x1339e9380;  alias, 1 drivers
v0x1339ba770_0 .net "op2", 31 0, L_0x1339e9510;  alias, 1 drivers
v0x1339ba820_0 .net "pc", 31 0, L_0x1339e76b0;  alias, 1 drivers
v0x1339ba8b0_0 .net "reg_write_data_mem", 31 0, L_0x1339eaf80;  alias, 1 drivers
v0x1339ba990_0 .net "reg_write_data_wb", 31 0, v0x1339df4e0_0;  alias, 1 drivers
v0x1339baa70_0 .net "rs1_data", 31 0, L_0x1339e7990;  alias, 1 drivers
v0x1339bac00_0 .net "rs1_data_new", 31 0, L_0x1339e90f0;  alias, 1 drivers
v0x1339bac90_0 .net "rs2_data", 31 0, L_0x1339e7af0;  alias, 1 drivers
v0x1339bad20_0 .net "rs2_data_new", 31 0, L_0x1339e91e0;  alias, 1 drivers
L_0x1339e9380 .functor MUXZ 32, L_0x1339e76b0, v0x1339b9620_0, L_0x1339e92d0, C4<>;
L_0x1339e9510 .functor MUXZ 32, L_0x1339e7870, v0x1339b9d10_0, L_0x1339e9460, C4<>;
S_0x1339b9160 .scope module, "FWD_MUX_1" "FWD_MUX" 11 13, 12 2 0, S_0x1339b8de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x1339b93f0_0 .net "Data_EX", 31 0, L_0x1339e7990;  alias, 1 drivers
v0x1339b94b0_0 .net "Data_MEM", 31 0, L_0x1339eaf80;  alias, 1 drivers
v0x1339b9560_0 .net "Data_WB", 31 0, v0x1339df4e0_0;  alias, 1 drivers
v0x1339b9620_0 .var "Data_out", 31 0;
v0x1339b96d0_0 .net "fwd_ex", 1 0, v0x1339bc5a0_0;  alias, 1 drivers
E_0x1339b93a0 .event edge, v0x1339b96d0_0, v0x1339b93f0_0, v0x1339b94b0_0, v0x1339b9560_0;
S_0x1339b9840 .scope module, "FWD_MUX_2" "FWD_MUX" 11 14, 12 2 0, S_0x1339b8de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x1339b9ad0_0 .net "Data_EX", 31 0, L_0x1339e7af0;  alias, 1 drivers
v0x1339b9b80_0 .net "Data_MEM", 31 0, L_0x1339eaf80;  alias, 1 drivers
v0x1339b9c40_0 .net "Data_WB", 31 0, v0x1339df4e0_0;  alias, 1 drivers
v0x1339b9d10_0 .var "Data_out", 31 0;
v0x1339b9da0_0 .net "fwd_ex", 1 0, v0x1339bc6e0_0;  alias, 1 drivers
E_0x1339b9a80 .event edge, v0x1339b9da0_0, v0x1339b9ad0_0, v0x1339b94b0_0, v0x1339b9560_0;
S_0x1339bbef0 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 6 252, 13 2 0, S_0x1339b1a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x1339bc1c0_0 .net "rd_mem", 4 0, L_0x1339ea440;  alias, 1 drivers
v0x1339bc2b0_0 .net "rd_wb", 4 0, L_0x1339eb870;  alias, 1 drivers
v0x1339bc350_0 .net "reg_write_mem", 0 0, L_0x1339ea020;  alias, 1 drivers
v0x1339bc440_0 .net "reg_write_wb", 0 0, L_0x1339eb9d0;  alias, 1 drivers
v0x1339bc4d0_0 .net "rs1_ex", 4 0, L_0x1339e7db0;  alias, 1 drivers
v0x1339bc5a0_0 .var "rs1_fwd_ex", 1 0;
v0x1339bc630_0 .net "rs2_ex", 4 0, L_0x1339e7f50;  alias, 1 drivers
v0x1339bc6e0_0 .var "rs2_fwd_ex", 1 0;
E_0x13396f980/0 .event edge, v0x1339b61a0_0, v0x1339b4f30_0, v0x1339bc4d0_0, v0x1339bc440_0;
E_0x13396f980/1 .event edge, v0x1339bc2b0_0, v0x1339bc630_0;
E_0x13396f980 .event/or E_0x13396f980/0, E_0x13396f980/1;
S_0x1339bc840 .scope module, "forward_unit_id" "Forward_Unit_Id" 6 243, 14 2 0, S_0x1339b1a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x1339bcb90_0 .net "branch_id", 0 0, L_0x1339e7350;  alias, 1 drivers
v0x1339bcc30_0 .net "jal_id", 0 0, L_0x1339e7410;  alias, 1 drivers
v0x1339bccd0_0 .net "jalr_id", 0 0, L_0x1339e7480;  alias, 1 drivers
v0x1339bcd60_0 .net "rd_mem", 4 0, L_0x1339ea440;  alias, 1 drivers
v0x1339bcdf0_0 .net "reg_write_mem", 0 0, L_0x1339ea020;  alias, 1 drivers
v0x1339bcec0_0 .var "rs1_fwd_id", 1 0;
v0x1339bcf60_0 .net "rs1_id", 4 0, L_0x1339e4980;  alias, 1 drivers
v0x1339bd010_0 .var "rs2_fwd_id", 1 0;
v0x1339bd0c0_0 .net "rs2_id", 4 0, L_0x1339e49f0;  alias, 1 drivers
E_0x1339bcb30/0 .event edge, v0x1339b61a0_0, v0x1339bcb90_0, v0x1339b4f30_0, v0x1339bcf60_0;
E_0x1339bcb30/1 .event edge, v0x1339bccd0_0, v0x1339bd0c0_0;
E_0x1339bcb30 .event/or E_0x1339bcb30/0, E_0x1339bcb30/1;
S_0x1339bd2b0 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 6 228, 15 2 0, S_0x1339b1a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /OUTPUT 1 "stall_if";
    .port_info 13 /OUTPUT 1 "bubble_if";
    .port_info 14 /OUTPUT 1 "stall_id";
    .port_info 15 /OUTPUT 1 "bubble_id";
    .port_info 16 /OUTPUT 1 "stall_ex";
    .port_info 17 /OUTPUT 1 "bubble_ex";
    .port_info 18 /OUTPUT 1 "stall_mem";
    .port_info 19 /OUTPUT 1 "bubble_mem";
    .port_info 20 /OUTPUT 1 "stall_wb";
    .port_info 21 /OUTPUT 1 "bubble_wb";
L_0x1339eba80 .functor OR 1, L_0x1339e7350, L_0x1339e7480, C4<0>, C4<0>;
L_0x1339ebdb0 .functor OR 1, L_0x1339ebb30, L_0x1339ebbf0, C4<0>, C4<0>;
L_0x1339ebe60 .functor AND 1, L_0x1339e8780, L_0x1339ebdb0, C4<1>, C4<1>;
L_0x1339ec270 .functor OR 1, L_0x1339ebf10, L_0x1339ec0d0, C4<0>, C4<0>;
L_0x1339ec2e0 .functor AND 1, L_0x1339ea180, L_0x1339ec270, C4<1>, C4<1>;
L_0x1339ec3c0 .functor OR 1, L_0x1339ebe60, L_0x1339ec2e0, C4<0>, C4<0>;
L_0x1339ec4b0 .functor AND 1, L_0x1339eba80, L_0x1339ec3c0, C4<1>, C4<1>;
L_0x1339ec5e0 .functor OR 1, L_0x1339e7350, L_0x1339e7480, C4<0>, C4<0>;
L_0x1339d2ba0 .functor OR 1, L_0x1339ec5e0, L_0x1339e7410, C4<0>, C4<0>;
L_0x1339ec8a0 .functor BUFZ 1, L_0x1339ec4b0, C4<0>, C4<0>, C4<0>;
L_0x1339ec990 .functor BUFZ 1, L_0x1339ec4b0, C4<0>, C4<0>, C4<0>;
L_0x1339eca60 .functor AND 1, L_0x1339d2ba0, L_0x1339e84e0, C4<1>, C4<1>;
L_0x1339ecad0 .functor BUFZ 1, L_0x1339ec4b0, C4<0>, C4<0>, C4<0>;
v0x1339bd6e0_0 .net *"_ivl_1", 0 0, L_0x1339eba80;  1 drivers
v0x1339bd790_0 .net *"_ivl_10", 0 0, L_0x1339ebf10;  1 drivers
v0x1339bd830_0 .net *"_ivl_12", 0 0, L_0x1339ec0d0;  1 drivers
v0x1339bd8c0_0 .net *"_ivl_15", 0 0, L_0x1339ec270;  1 drivers
v0x1339bd960_0 .net *"_ivl_17", 0 0, L_0x1339ec2e0;  1 drivers
v0x1339bda40_0 .net *"_ivl_19", 0 0, L_0x1339ec3c0;  1 drivers
v0x1339bdae0_0 .net *"_ivl_2", 0 0, L_0x1339ebb30;  1 drivers
v0x1339bdb80_0 .net *"_ivl_23", 0 0, L_0x1339ec5e0;  1 drivers
v0x1339bdc20_0 .net *"_ivl_39", 0 0, L_0x1339e84e0;  1 drivers
v0x1339bdd30_0 .net *"_ivl_4", 0 0, L_0x1339ebbf0;  1 drivers
v0x1339bddc0_0 .net *"_ivl_7", 0 0, L_0x1339ebdb0;  1 drivers
v0x1339bde60_0 .net *"_ivl_9", 0 0, L_0x1339ebe60;  1 drivers
v0x1339bdf00_0 .net "branch_id", 0 0, L_0x1339e7350;  alias, 1 drivers
v0x1339bdfb0_0 .net "bubble", 0 0, L_0x1339d2ba0;  1 drivers
v0x1339be040_0 .net "bubble_ex", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339be0d0_0 .net "bubble_id", 0 0, L_0x1339eca60;  alias, 1 drivers
v0x1339be160_0 .net "bubble_if", 0 0, L_0x1080412a0;  alias, 1 drivers
v0x1339be2f0_0 .net "bubble_mem", 0 0, L_0x1080412e8;  alias, 1 drivers
v0x1339be380_0 .net "bubble_wb", 0 0, L_0x108041330;  alias, 1 drivers
v0x1339be410_0 .net "jal_id", 0 0, L_0x1339e7410;  alias, 1 drivers
v0x1339be4c0_0 .net "jalr_id", 0 0, L_0x1339e7480;  alias, 1 drivers
v0x1339be550_0 .net "mem_read_ex", 0 0, L_0x1339e8d40;  alias, 1 drivers
v0x1339be5e0_0 .net "mem_read_mem", 0 0, L_0x1339ea180;  alias, 1 drivers
v0x1339be6b0_0 .net "pc_src_id", 0 0, v0x1339d0cb0_0;  alias, 1 drivers
v0x1339be740_0 .net "rd_ex", 4 0, L_0x1339e7c50;  alias, 1 drivers
v0x1339be810_0 .net "rd_mem", 4 0, L_0x1339ea440;  alias, 1 drivers
v0x1339be920_0 .net "reg_write_ex", 0 0, L_0x1339e8780;  alias, 1 drivers
v0x1339be9b0_0 .net "rs1_id", 4 0, L_0x1339e4980;  alias, 1 drivers
v0x1339bea40_0 .net "rs2_id", 4 0, L_0x1339e49f0;  alias, 1 drivers
v0x1339bead0_0 .net "rst", 0 0, v0x1339e42e0_0;  alias, 1 drivers
v0x1339beb60_0 .net "stall", 0 0, L_0x1339ec4b0;  1 drivers
v0x1339bebf0_0 .net "stall_ex", 0 0, L_0x1080411c8;  alias, 1 drivers
v0x1339bec80_0 .net "stall_id", 0 0, L_0x1339ec990;  alias, 1 drivers
v0x1339be1f0_0 .net "stall_if", 0 0, L_0x1339ec8a0;  alias, 1 drivers
v0x1339bef10_0 .net "stall_mem", 0 0, L_0x108041210;  alias, 1 drivers
v0x1339befa0_0 .net "stall_wb", 0 0, L_0x108041258;  alias, 1 drivers
L_0x1339ebb30 .cmp/eq 5, L_0x1339e7c50, L_0x1339e4980;
L_0x1339ebbf0 .cmp/eq 5, L_0x1339e7c50, L_0x1339e49f0;
L_0x1339ebf10 .cmp/eq 5, L_0x1339ea440, L_0x1339e4980;
L_0x1339ec0d0 .cmp/eq 5, L_0x1339ea440, L_0x1339e49f0;
L_0x1339e84e0 .reduce/nor L_0x1339ec4b0;
S_0x1339bf1e0 .scope module, "id_ex" "ID_EX" 6 98, 16 2 0, S_0x1339b1a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x1339ca730_0 .net "alu_src1_ex", 0 0, L_0x1339e8a60;  alias, 1 drivers
v0x1339ca7c0_0 .net "alu_src1_id", 0 0, v0x1339cce90_0;  alias, 1 drivers
v0x1339ca850_0 .net "alu_src2_ex", 0 0, L_0x1339e8ea0;  alias, 1 drivers
v0x1339ca900_0 .net "alu_src2_id", 0 0, v0x1339ccf80_0;  alias, 1 drivers
v0x1339ca9b0_0 .net "alu_type_ex", 3 0, L_0x1339e80f0;  alias, 1 drivers
v0x1339caa80_0 .net "alu_type_id", 3 0, v0x1339cd050_0;  alias, 1 drivers
v0x1339cab10_0 .net "branch_ex", 0 0, L_0x1339e8bc0;  1 drivers
v0x1339caba0_0 .net "branch_id", 0 0, L_0x1339e7350;  alias, 1 drivers
v0x1339cac30_0 .net "bubble_ex", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339cad40_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c17e0_0 .net "imm_ex", 31 0, L_0x1339e7870;  alias, 1 drivers
v0x1339c1870_0 .net "imm_id", 31 0, v0x1339cfc90_0;  alias, 1 drivers
v0x1339c1920_0 .net "instr_funct3_ex", 2 0, L_0x1339e8250;  alias, 1 drivers
v0x1339cadd0_0 .net "instr_funct3_id", 2 0, L_0x1339e7550;  alias, 1 drivers
v0x1339cae60_0 .net "jal_ex", 0 0, L_0x1339e9000;  1 drivers
v0x1339caef0_0 .net "jal_id", 0 0, L_0x1339e7410;  alias, 1 drivers
v0x1339caf80_0 .net "jalr_ex", 0 0, L_0x1339e88e0;  1 drivers
v0x1339cb110_0 .net "jalr_id", 0 0, L_0x1339e7480;  alias, 1 drivers
v0x1339cb1a0_0 .net "mem_read_ex", 0 0, L_0x1339e8d40;  alias, 1 drivers
v0x1339cb230_0 .net "mem_read_id", 0 0, v0x1339cded0_0;  alias, 1 drivers
v0x1339cb2e0_0 .net "mem_write_ex", 0 0, L_0x1339e8660;  alias, 1 drivers
v0x1339cb370_0 .net "mem_write_id", 0 0, v0x1339cdfe0_0;  alias, 1 drivers
v0x1339cb400_0 .net "pc_ex", 31 0, L_0x1339e76b0;  alias, 1 drivers
v0x1339cb490_0 .net "pc_id", 31 0, L_0x1339e46a0;  alias, 1 drivers
v0x1339cb520_0 .net "pc_plus4_ex", 31 0, L_0x1339e7790;  alias, 1 drivers
v0x1339cb5b0_0 .net "pc_plus4_id", 31 0, L_0x1339e47e0;  alias, 1 drivers
v0x1339cb660_0 .net "rd_ex", 4 0, L_0x1339e7c50;  alias, 1 drivers
v0x1339cb770_0 .net "rd_id", 4 0, L_0x1339e4890;  alias, 1 drivers
v0x1339cb820_0 .net "reg_src_ex", 1 0, L_0x1339e83b0;  alias, 1 drivers
v0x1339cb8b0_0 .net "reg_src_id", 1 0, v0x1339ce140_0;  alias, 1 drivers
v0x1339cb940_0 .net "reg_write_ex", 0 0, L_0x1339e8780;  alias, 1 drivers
v0x1339cba50_0 .net "reg_write_id", 0 0, v0x1339ce2a0_0;  alias, 1 drivers
v0x1339cbae0_0 .net "rs1_data_ex", 31 0, L_0x1339e7990;  alias, 1 drivers
v0x1339cbd70_0 .net "rs1_data_id", 31 0, L_0x1339e7170;  alias, 1 drivers
v0x1339cbe00_0 .net "rs1_ex", 4 0, L_0x1339e7db0;  alias, 1 drivers
v0x1339cbe90_0 .net "rs1_id", 4 0, L_0x1339e4980;  alias, 1 drivers
v0x1339cbf20_0 .net "rs2_data_ex", 31 0, L_0x1339e7af0;  alias, 1 drivers
v0x1339cbfb0_0 .net "rs2_data_id", 31 0, L_0x1339e7260;  alias, 1 drivers
v0x1339cc040_0 .net "rs2_ex", 4 0, L_0x1339e7f50;  alias, 1 drivers
v0x1339cc0d0_0 .net "rs2_id", 4 0, L_0x1339e49f0;  alias, 1 drivers
v0x1339cc170_0 .net "stall_ex", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339bf860 .scope module, "ID_EX_alu_src1" "PipeDff" 16 40, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1339bfa30 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1339e8a60 .functor BUFZ 1, v0x1339bfeb0_0, C4<0>, C4<0>, C4<0>;
v0x1339bfbe0_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339bfc70_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339bfd00_0 .net "data_in", 0 0, v0x1339cce90_0;  alias, 1 drivers
v0x1339bfd90_0 .net "data_out", 0 0, L_0x1339e8a60;  alias, 1 drivers
v0x1339bfe20_0 .net "data_out_wire", 0 0, v0x1339bfeb0_0;  1 drivers
v0x1339bfeb0_0 .var "data_reg", 0 0;
L_0x108040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339bff40_0 .net "default_val", 0 0, L_0x108040a30;  1 drivers
v0x1339bfff0_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c0100 .scope module, "ID_EX_alu_src2" "PipeDff" 16 43, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1339c02d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1339e8ea0 .functor BUFZ 1, v0x1339c07e0_0, C4<0>, C4<0>, C4<0>;
v0x1339c0490_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c0560_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c05f0_0 .net "data_in", 0 0, v0x1339ccf80_0;  alias, 1 drivers
v0x1339c0680_0 .net "data_out", 0 0, L_0x1339e8ea0;  alias, 1 drivers
v0x1339c0710_0 .net "data_out_wire", 0 0, v0x1339c07e0_0;  1 drivers
v0x1339c07e0_0 .var "data_reg", 0 0;
L_0x108040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339c0870_0 .net "default_val", 0 0, L_0x108040b08;  1 drivers
v0x1339c0910_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c0a50 .scope module, "ID_EX_alu_type" "PipeDff" 16 33, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x1339c0c10 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000100>;
L_0x1339e80f0 .functor BUFZ 4, v0x1339c10e0_0, C4<0000>, C4<0000>, C4<0000>;
v0x1339c0dd0_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c0e60_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c0ef0_0 .net "data_in", 3 0, v0x1339cd050_0;  alias, 1 drivers
v0x1339c0f80_0 .net "data_out", 3 0, L_0x1339e80f0;  alias, 1 drivers
v0x1339c1010_0 .net "data_out_wire", 3 0, v0x1339c10e0_0;  1 drivers
v0x1339c10e0_0 .var "data_reg", 3 0;
L_0x108040880 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1339c1180_0 .net "default_val", 3 0, L_0x108040880;  1 drivers
v0x1339c1230_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c1350 .scope module, "ID_EX_branch" "PipeDff" 16 41, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1339c1510 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1339e8bc0 .functor BUFZ 1, v0x1339c1b40_0, C4<0>, C4<0>, C4<0>;
v0x1339c16a0_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c1740_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339b4da0_0 .net "data_in", 0 0, L_0x1339e7350;  alias, 1 drivers
v0x1339c19e0_0 .net "data_out", 0 0, L_0x1339e8bc0;  alias, 1 drivers
v0x1339c1a70_0 .net "data_out_wire", 0 0, v0x1339c1b40_0;  1 drivers
v0x1339c1b40_0 .var "data_reg", 0 0;
L_0x108040a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339c1bd0_0 .net "default_val", 0 0, L_0x108040a78;  1 drivers
v0x1339c1c60_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c1de0 .scope module, "ID_EX_imm" "PipeDff" 16 25, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1339c1fa0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339e7870 .functor BUFZ 32, v0x1339c24a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339c2130_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c21d0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c2270_0 .net "data_in", 31 0, v0x1339cfc90_0;  alias, 1 drivers
v0x1339c2300_0 .net "data_out", 31 0, L_0x1339e7870;  alias, 1 drivers
v0x1339c2410_0 .net "data_out_wire", 31 0, v0x1339c24a0_0;  1 drivers
v0x1339c24a0_0 .var "data_reg", 31 0;
L_0x1080406d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339c2530_0 .net "default_val", 31 0, L_0x1080406d0;  1 drivers
v0x1339c25d0_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c26f0 .scope module, "ID_EX_instr_funct3" "PipeDff" 16 34, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x1339c28b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x1339e8250 .functor BUFZ 3, v0x1339c2d70_0, C4<000>, C4<000>, C4<000>;
v0x1339c2a40_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c2ae0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c2b80_0 .net "data_in", 2 0, L_0x1339e7550;  alias, 1 drivers
v0x1339c2c10_0 .net "data_out", 2 0, L_0x1339e8250;  alias, 1 drivers
v0x1339c2ca0_0 .net "data_out_wire", 2 0, v0x1339c2d70_0;  1 drivers
v0x1339c2d70_0 .var "data_reg", 2 0;
L_0x1080408c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1339c2e10_0 .net "default_val", 2 0, L_0x1080408c8;  1 drivers
v0x1339c2ec0_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c2fe0 .scope module, "ID_EX_jal" "PipeDff" 16 44, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1339c31a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1339e9000 .functor BUFZ 1, v0x1339c3660_0, C4<0>, C4<0>, C4<0>;
v0x1339c3330_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c33d0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c3470_0 .net "data_in", 0 0, L_0x1339e7410;  alias, 1 drivers
v0x1339c3500_0 .net "data_out", 0 0, L_0x1339e9000;  alias, 1 drivers
v0x1339c3590_0 .net "data_out_wire", 0 0, v0x1339c3660_0;  1 drivers
v0x1339c3660_0 .var "data_reg", 0 0;
L_0x108040b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339c3700_0 .net "default_val", 0 0, L_0x108040b50;  1 drivers
v0x1339c37b0_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c38d0 .scope module, "ID_EX_jalr" "PipeDff" 16 39, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1339c3a90 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1339e88e0 .functor BUFZ 1, v0x1339c4000_0, C4<0>, C4<0>, C4<0>;
v0x1339c3c20_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c3dc0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c3e50_0 .net "data_in", 0 0, L_0x1339e7480;  alias, 1 drivers
v0x1339c3ee0_0 .net "data_out", 0 0, L_0x1339e88e0;  alias, 1 drivers
v0x1339c3f70_0 .net "data_out_wire", 0 0, v0x1339c4000_0;  1 drivers
v0x1339c4000_0 .var "data_reg", 0 0;
L_0x1080409e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339c4090_0 .net "default_val", 0 0, L_0x1080409e8;  1 drivers
v0x1339c4120_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c4320 .scope module, "ID_EX_mem_read" "PipeDff" 16 42, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1339c09a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1339e8d40 .functor BUFZ 1, v0x1339c4950_0, C4<0>, C4<0>, C4<0>;
v0x1339c4660_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c46f0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c4790_0 .net "data_in", 0 0, v0x1339cded0_0;  alias, 1 drivers
v0x1339c4820_0 .net "data_out", 0 0, L_0x1339e8d40;  alias, 1 drivers
v0x1339c48b0_0 .net "data_out_wire", 0 0, v0x1339c4950_0;  1 drivers
v0x1339c4950_0 .var "data_reg", 0 0;
L_0x108040ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339c4a00_0 .net "default_val", 0 0, L_0x108040ac0;  1 drivers
v0x1339c4ab0_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c4bd0 .scope module, "ID_EX_mem_write" "PipeDff" 16 37, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1339c4d90 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1339e8660 .functor BUFZ 1, v0x1339c5250_0, C4<0>, C4<0>, C4<0>;
v0x1339c4f20_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c4fc0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c5060_0 .net "data_in", 0 0, v0x1339cdfe0_0;  alias, 1 drivers
v0x1339c50f0_0 .net "data_out", 0 0, L_0x1339e8660;  alias, 1 drivers
v0x1339c5180_0 .net "data_out_wire", 0 0, v0x1339c5250_0;  1 drivers
v0x1339c5250_0 .var "data_reg", 0 0;
L_0x108040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339c52f0_0 .net "default_val", 0 0, L_0x108040958;  1 drivers
v0x1339c53a0_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c54c0 .scope module, "ID_EX_pc" "PipeDff" 16 23, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1339c5680 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339e76b0 .functor BUFZ 32, v0x1339c5b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339c5810_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c58b0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c5950_0 .net "data_in", 31 0, L_0x1339e46a0;  alias, 1 drivers
v0x1339c59e0_0 .net "data_out", 31 0, L_0x1339e76b0;  alias, 1 drivers
v0x1339c5a70_0 .net "data_out_wire", 31 0, v0x1339c5b40_0;  1 drivers
v0x1339c5b40_0 .var "data_reg", 31 0;
L_0x108040640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339c5be0_0 .net "default_val", 31 0, L_0x108040640;  1 drivers
v0x1339c5c90_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c5db0 .scope module, "ID_EX_pc_plus4" "PipeDff" 16 24, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1339c5f70 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339e7790 .functor BUFZ 32, v0x1339c6430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339c6100_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c61a0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c6240_0 .net "data_in", 31 0, L_0x1339e47e0;  alias, 1 drivers
v0x1339c62d0_0 .net "data_out", 31 0, L_0x1339e7790;  alias, 1 drivers
v0x1339c6360_0 .net "data_out_wire", 31 0, v0x1339c6430_0;  1 drivers
v0x1339c6430_0 .var "data_reg", 31 0;
L_0x108040688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339c64d0_0 .net "default_val", 31 0, L_0x108040688;  1 drivers
v0x1339c6580_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c66a0 .scope module, "ID_EX_rd" "PipeDff" 16 29, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x1339c6860 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x1339e7c50 .functor BUFZ 5, v0x1339c6cf0_0, C4<00000>, C4<00000>, C4<00000>;
v0x1339c69f0_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c6a90_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c6b30_0 .net "data_in", 4 0, L_0x1339e4890;  alias, 1 drivers
v0x1339c6bc0_0 .net "data_out", 4 0, L_0x1339e7c50;  alias, 1 drivers
v0x1339c6c50_0 .net "data_out_wire", 4 0, v0x1339c6cf0_0;  1 drivers
v0x1339c6cf0_0 .var "data_reg", 4 0;
L_0x1080407a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1339c6da0_0 .net "default_val", 4 0, L_0x1080407a8;  1 drivers
v0x1339c6e50_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c6f70 .scope module, "ID_EX_reg_src" "PipeDff" 16 35, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x1339c7130 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x1339e83b0 .functor BUFZ 2, v0x1339c75f0_0, C4<00>, C4<00>, C4<00>;
v0x1339c72c0_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c7360_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c7400_0 .net "data_in", 1 0, v0x1339ce140_0;  alias, 1 drivers
v0x1339c7490_0 .net "data_out", 1 0, L_0x1339e83b0;  alias, 1 drivers
v0x1339c7520_0 .net "data_out_wire", 1 0, v0x1339c75f0_0;  1 drivers
v0x1339c75f0_0 .var "data_reg", 1 0;
L_0x108040910 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1339c7690_0 .net "default_val", 1 0, L_0x108040910;  1 drivers
v0x1339c7740_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c7860 .scope module, "ID_EX_reg_write" "PipeDff" 16 38, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1339c7a20 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1339e8780 .functor BUFZ 1, v0x1339c7eb0_0, C4<0>, C4<0>, C4<0>;
v0x1339c7bb0_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c7c50_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c7cf0_0 .net "data_in", 0 0, v0x1339ce2a0_0;  alias, 1 drivers
v0x1339c7d80_0 .net "data_out", 0 0, L_0x1339e8780;  alias, 1 drivers
v0x1339c7e10_0 .net "data_out_wire", 0 0, v0x1339c7eb0_0;  1 drivers
v0x1339c7eb0_0 .var "data_reg", 0 0;
L_0x1080409a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339c7f60_0 .net "default_val", 0 0, L_0x1080409a0;  1 drivers
v0x1339c8010_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c8130 .scope module, "ID_EX_rs1" "PipeDff" 16 30, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x1339c82f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x1339e7db0 .functor BUFZ 5, v0x1339c88d0_0, C4<00000>, C4<00000>, C4<00000>;
v0x1339c8480_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c3cc0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c8720_0 .net "data_in", 4 0, L_0x1339e4980;  alias, 1 drivers
v0x1339c87b0_0 .net "data_out", 4 0, L_0x1339e7db0;  alias, 1 drivers
v0x1339c8840_0 .net "data_out_wire", 4 0, v0x1339c88d0_0;  1 drivers
v0x1339c88d0_0 .var "data_reg", 4 0;
L_0x1080407f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1339c8960_0 .net "default_val", 4 0, L_0x1080407f0;  1 drivers
v0x1339c8a00_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c8c90 .scope module, "ID_EX_rs1_data" "PipeDff" 16 26, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1339c8f00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339e7990 .functor BUFZ 32, v0x1339c92f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339c9010_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c90a0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c9130_0 .net "data_in", 31 0, L_0x1339e7170;  alias, 1 drivers
v0x1339c91c0_0 .net "data_out", 31 0, L_0x1339e7990;  alias, 1 drivers
v0x1339c9250_0 .net "data_out_wire", 31 0, v0x1339c92f0_0;  1 drivers
v0x1339c92f0_0 .var "data_reg", 31 0;
L_0x108040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339c93a0_0 .net "default_val", 31 0, L_0x108040718;  1 drivers
v0x1339c9450_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c9570 .scope module, "ID_EX_rs2" "PipeDff" 16 31, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x1339c9730 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x1339e7f50 .functor BUFZ 5, v0x1339c9bf0_0, C4<00000>, C4<00000>, C4<00000>;
v0x1339c98c0_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339c9960_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339c9a00_0 .net "data_in", 4 0, L_0x1339e49f0;  alias, 1 drivers
v0x1339c9a90_0 .net "data_out", 4 0, L_0x1339e7f50;  alias, 1 drivers
v0x1339c9b20_0 .net "data_out_wire", 4 0, v0x1339c9bf0_0;  1 drivers
v0x1339c9bf0_0 .var "data_reg", 4 0;
L_0x108040838 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1339c9c90_0 .net "default_val", 4 0, L_0x108040838;  1 drivers
v0x1339c9d40_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339c9e60 .scope module, "ID_EX_rs2_data" "PipeDff" 16 27, 8 1 0, S_0x1339bf1e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1339ca020 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339e7af0 .functor BUFZ 32, v0x1339ca4b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339ca1b0_0 .net "bubble", 0 0, L_0x1339ecad0;  alias, 1 drivers
v0x1339ca250_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339ca2f0_0 .net "data_in", 31 0, L_0x1339e7260;  alias, 1 drivers
v0x1339ca380_0 .net "data_out", 31 0, L_0x1339e7af0;  alias, 1 drivers
v0x1339ca410_0 .net "data_out_wire", 31 0, v0x1339ca4b0_0;  1 drivers
v0x1339ca4b0_0 .var "data_reg", 31 0;
L_0x108040760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339ca560_0 .net "default_val", 31 0, L_0x108040760;  1 drivers
v0x1339ca610_0 .net "stall", 0 0, L_0x1080411c8;  alias, 1 drivers
S_0x1339cc590 .scope module, "id_module" "ID_MODULE" 6 59, 17 7 0, S_0x1339b1a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 2 "reg_src";
    .port_info 12 /OUTPUT 1 "alu_src1";
    .port_info 13 /OUTPUT 1 "alu_src2";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "mem_write";
    .port_info 16 /OUTPUT 1 "reg_write_out";
    .port_info 17 /OUTPUT 32 "rs1_data";
    .port_info 18 /OUTPUT 32 "rs2_data";
    .port_info 19 /OUTPUT 32 "imm";
    .port_info 20 /OUTPUT 32 "new_pc";
    .port_info 21 /OUTPUT 3 "branch_type";
    .port_info 22 /OUTPUT 3 "load_type";
    .port_info 23 /OUTPUT 3 "store_type";
    .port_info 24 /OUTPUT 3 "instr_funct3";
    .port_info 25 /OUTPUT 4 "alu_type";
    .port_info 26 /OUTPUT 5 "rd";
    .port_info 27 /OUTPUT 5 "rs1";
    .port_info 28 /OUTPUT 5 "rs2";
    .port_info 29 /OUTPUT 1 "branch";
    .port_info 30 /OUTPUT 1 "jal";
    .port_info 31 /OUTPUT 1 "jalr";
L_0x1339e4890 .functor BUFZ 5, v0x1339ce210_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1339e4980 .functor BUFZ 5, v0x1339ce370_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1339e49f0 .functor BUFZ 5, v0x1339ce400_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1339e4bf0 .functor OR 1, L_0x1339eb9d0, L_0x1339e4ad0, C4<0>, C4<0>;
L_0x1339e4de0 .functor OR 1, L_0x1339e4bf0, L_0x1339e4ca0, C4<0>, C4<0>;
L_0x1339e5310 .functor OR 1, L_0x1339e5150, L_0x1339e5230, C4<0>, C4<0>;
L_0x1339e7170 .functor BUFZ 32, L_0x1339e6650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1339e7260 .functor BUFZ 32, L_0x1339e6990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1339e7350 .functor BUFZ 1, v0x1339cd930_0, C4<0>, C4<0>, C4<0>;
L_0x1339e7410 .functor BUFZ 1, v0x1339cdce0_0, C4<0>, C4<0>, C4<0>;
L_0x1339e7480 .functor BUFZ 1, v0x1339cdd80_0, C4<0>, C4<0>, C4<0>;
L_0x1339e7550 .functor BUFZ 3, v0x1339cdc00_0, C4<000>, C4<000>, C4<000>;
v0x1339d2580_0 .net "R_Addr1", 4 0, v0x1339ce370_0;  1 drivers
v0x1339d2630_0 .net "R_Addr2", 4 0, v0x1339ce400_0;  1 drivers
v0x1339d2710_0 .net "W_Addr", 4 0, v0x1339ce210_0;  1 drivers
v0x1339d27a0_0 .net *"_ivl_11", 0 0, L_0x1339e4bf0;  1 drivers
L_0x108040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1339d2830_0 .net/2u *"_ivl_12", 1 0, L_0x108040178;  1 drivers
v0x1339d2920_0 .net *"_ivl_14", 0 0, L_0x1339e4ca0;  1 drivers
L_0x1080401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1339d29c0_0 .net/2u *"_ivl_18", 1 0, L_0x1080401c0;  1 drivers
v0x1339d2a70_0 .net *"_ivl_20", 0 0, L_0x1339e5150;  1 drivers
L_0x108040208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1339d2b10_0 .net/2u *"_ivl_22", 1 0, L_0x108040208;  1 drivers
v0x1339d2c20_0 .net *"_ivl_24", 0 0, L_0x1339e5230;  1 drivers
v0x1339d2cc0_0 .net *"_ivl_27", 0 0, L_0x1339e5310;  1 drivers
L_0x108040250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1339d2d60_0 .net/2u *"_ivl_30", 1 0, L_0x108040250;  1 drivers
v0x1339d2e10_0 .net *"_ivl_32", 0 0, L_0x1339e55d0;  1 drivers
L_0x108040298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1339d2eb0_0 .net/2u *"_ivl_34", 1 0, L_0x108040298;  1 drivers
v0x1339d2f60_0 .net *"_ivl_36", 0 0, L_0x1339e5670;  1 drivers
v0x1339d3000_0 .net *"_ivl_38", 4 0, L_0x1339e5790;  1 drivers
L_0x108040130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1339d30b0_0 .net/2u *"_ivl_6", 1 0, L_0x108040130;  1 drivers
v0x1339d3240_0 .net *"_ivl_8", 0 0, L_0x1339e4ad0;  1 drivers
v0x1339d32d0_0 .net "alu_src1", 0 0, v0x1339cce90_0;  alias, 1 drivers
v0x1339d3360_0 .net "alu_src2", 0 0, v0x1339ccf80_0;  alias, 1 drivers
v0x1339d33f0_0 .net "alu_type", 3 0, v0x1339cd050_0;  alias, 1 drivers
v0x1339d3480_0 .net "branch", 0 0, L_0x1339e7350;  alias, 1 drivers
v0x1339d3510_0 .net "branch_inn", 0 0, v0x1339cd930_0;  1 drivers
v0x1339d35a0_0 .net "branch_type", 2 0, L_0x1339e4f40;  1 drivers
v0x1339d3680_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339d3710_0 .net "funct3_inn", 2 0, v0x1339cdc00_0;  1 drivers
v0x1339d37e0_0 .net "imm", 31 0, v0x1339cfc90_0;  alias, 1 drivers
v0x1339d3870_0 .net "instr", 31 0, L_0x1339e45c0;  alias, 1 drivers
v0x1339d3900_0 .net "instr_funct3", 2 0, L_0x1339e7550;  alias, 1 drivers
v0x1339d39d0_0 .net "jal", 0 0, L_0x1339e7410;  alias, 1 drivers
v0x1339d3ae0_0 .net "jal_inn", 0 0, v0x1339cdce0_0;  1 drivers
v0x1339d3b70_0 .net "jalr", 0 0, L_0x1339e7480;  alias, 1 drivers
v0x1339d3c80_0 .net "jalr_inn", 0 0, v0x1339cdd80_0;  1 drivers
v0x1339d3140_0 .net "less_than", 0 0, L_0x1339e70d0;  1 drivers
v0x1339d3f10_0 .net "load_type", 2 0, L_0x1339e4fb0;  1 drivers
v0x1339d3fa0_0 .net "mem_read", 0 0, v0x1339cded0_0;  alias, 1 drivers
v0x1339d4030_0 .net "mem_write", 0 0, v0x1339cdfe0_0;  alias, 1 drivers
v0x1339d40c0_0 .net "new_pc", 31 0, v0x1339d09a0_0;  alias, 1 drivers
v0x1339d4150_0 .net "pc", 31 0, L_0x1339e46a0;  alias, 1 drivers
v0x1339d41e0_0 .net "pc_plus4", 31 0, L_0x1339e47e0;  alias, 1 drivers
v0x1339d4270_0 .net "pc_src", 0 0, v0x1339d0cb0_0;  alias, 1 drivers
v0x1339d4340_0 .net "rd", 4 0, L_0x1339e4890;  alias, 1 drivers
v0x1339d4410_0 .net "rd_wb", 4 0, L_0x1339eb870;  alias, 1 drivers
v0x1339d44a0_0 .net "reg_src", 1 0, v0x1339ce140_0;  alias, 1 drivers
v0x1339d4530_0 .net "reg_write_addr", 4 0, L_0x1339e58f0;  1 drivers
v0x1339d45c0_0 .net "reg_write_data_chosen", 31 0, L_0x1339e5400;  1 drivers
v0x1339d4650_0 .net "reg_write_data_mem", 31 0, L_0x1339eaf80;  alias, 1 drivers
v0x1339d46e0_0 .net "reg_write_data_wb", 31 0, v0x1339df4e0_0;  alias, 1 drivers
v0x1339d47f0_0 .net "reg_write_enable", 0 0, L_0x1339e4de0;  1 drivers
v0x1339d48a0_0 .net "reg_write_in", 0 0, L_0x1339eb9d0;  alias, 1 drivers
v0x1339d4930_0 .net "reg_write_out", 0 0, v0x1339ce2a0_0;  alias, 1 drivers
v0x1339d49c0_0 .net "rs1", 4 0, L_0x1339e4980;  alias, 1 drivers
v0x1339d4ad0_0 .net "rs1_data", 31 0, L_0x1339e7170;  alias, 1 drivers
v0x1339d4b60_0 .net "rs1_data_new", 31 0, L_0x1339e6650;  1 drivers
v0x1339d4bf0_0 .net "rs1_data_old", 31 0, L_0x1339e5e20;  1 drivers
v0x1339d4cc0_0 .net "rs1_fwd_id", 1 0, v0x1339bcec0_0;  alias, 1 drivers
v0x1339d4d90_0 .net "rs2", 4 0, L_0x1339e49f0;  alias, 1 drivers
v0x1339d4ea0_0 .net "rs2_data", 31 0, L_0x1339e7260;  alias, 1 drivers
v0x1339d4f30_0 .net "rs2_data_new", 31 0, L_0x1339e6990;  1 drivers
v0x1339d5000_0 .net "rs2_data_old", 31 0, L_0x1339e6490;  1 drivers
v0x1339d50d0_0 .net "rs2_fwd_id", 1 0, v0x1339bd010_0;  alias, 1 drivers
v0x1339d51a0_0 .net "store_type", 2 0, L_0x1339e50a0;  1 drivers
v0x1339d5230_0 .net "zero", 0 0, L_0x1339e6ab0;  1 drivers
L_0x1339e4ad0 .cmp/ne 2, v0x1339bcec0_0, L_0x108040130;
L_0x1339e4ca0 .cmp/ne 2, v0x1339bd010_0, L_0x108040178;
L_0x1339e5150 .cmp/ne 2, v0x1339bcec0_0, L_0x1080401c0;
L_0x1339e5230 .cmp/ne 2, v0x1339bd010_0, L_0x108040208;
L_0x1339e5400 .functor MUXZ 32, v0x1339df4e0_0, L_0x1339eaf80, L_0x1339e5310, C4<>;
L_0x1339e55d0 .cmp/ne 2, v0x1339bcec0_0, L_0x108040250;
L_0x1339e5670 .cmp/ne 2, v0x1339bd010_0, L_0x108040298;
L_0x1339e5790 .functor MUXZ 5, L_0x1339eb870, v0x1339ce400_0, L_0x1339e5670, C4<>;
L_0x1339e58f0 .functor MUXZ 5, L_0x1339e5790, v0x1339ce370_0, L_0x1339e55d0, C4<>;
S_0x1339ccb00 .scope module, "ID_ALU_Control" "ALUControl" 17 65, 18 3 0, S_0x1339cc590;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x1339ccd20_0 .net "R_Data1", 31 0, L_0x1339e6650;  alias, 1 drivers
v0x1339ccde0_0 .net "R_Data2", 31 0, L_0x1339e6990;  alias, 1 drivers
v0x1339cce90_0 .var "alu_src1", 0 0;
v0x1339ccf80_0 .var "alu_src2", 0 0;
v0x1339cd050_0 .var "alu_type", 3 0;
v0x1339cd160_0 .var "funct3", 2 0;
v0x1339cd1f0_0 .var "funct7", 6 0;
v0x1339cd280_0 .net "imm", 31 0, v0x1339cfc90_0;  alias, 1 drivers
v0x1339cd350_0 .net "instr", 31 0, L_0x1339e45c0;  alias, 1 drivers
v0x1339cd460_0 .var "opcode", 6 0;
E_0x1339bf490 .event edge, v0x1339cd350_0, v0x1339cd460_0, v0x1339cd160_0, v0x1339cd1f0_0;
S_0x1339cd550 .scope module, "ID_Control_Unit" "ControlUnit" 17 46, 19 3 0, S_0x1339cc590;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x1339e4f40 .functor BUFZ 3, v0x1339cda80_0, C4<000>, C4<000>, C4<000>;
L_0x1339e4fb0 .functor BUFZ 3, v0x1339cda80_0, C4<000>, C4<000>, C4<000>;
L_0x1339e50a0 .functor BUFZ 3, v0x1339cda80_0, C4<000>, C4<000>, C4<000>;
v0x1339cd930_0 .var "branch", 0 0;
v0x1339cd9d0_0 .net "branch_type", 2 0, L_0x1339e4f40;  alias, 1 drivers
v0x1339cda80_0 .var "funct3", 2 0;
v0x1339cdb40_0 .net "instr", 31 0, L_0x1339e45c0;  alias, 1 drivers
v0x1339cdc00_0 .var "instr_funct3", 2 0;
v0x1339cdce0_0 .var "jal", 0 0;
v0x1339cdd80_0 .var "jalr", 0 0;
v0x1339cde20_0 .net "load_type", 2 0, L_0x1339e4fb0;  alias, 1 drivers
v0x1339cded0_0 .var "mem_read", 0 0;
v0x1339cdfe0_0 .var "mem_write", 0 0;
v0x1339ce0b0_0 .var "opcode", 6 0;
v0x1339ce140_0 .var "reg_src", 1 0;
v0x1339ce210_0 .var "reg_write_addr", 4 0;
v0x1339ce2a0_0 .var "reg_write_enable", 0 0;
v0x1339ce370_0 .var "rs1_read_addr", 4 0;
v0x1339ce400_0 .var "rs2_read_addr", 4 0;
v0x1339ce4a0_0 .net "store_type", 2 0, L_0x1339e50a0;  alias, 1 drivers
E_0x1339bf450 .event edge, v0x1339cd350_0, v0x1339cda80_0, v0x1339ce0b0_0;
S_0x1339ce720 .scope module, "ID_ID_Control" "ID_Control" 17 92, 20 2 0, S_0x1339cc590;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /OUTPUT 32 "rs1_data_update";
    .port_info 7 /OUTPUT 32 "rs2_data_update";
    .port_info 8 /OUTPUT 1 "zero";
    .port_info 9 /OUTPUT 1 "less_than";
L_0x1339e6d90 .functor OR 1, L_0x1339e6bd0, L_0x1339e6c70, C4<0>, C4<0>;
L_0x108040520 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1339ce9f0_0 .net/2u *"_ivl_0", 1 0, L_0x108040520;  1 drivers
L_0x1080405b0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x1339cea80_0 .net/2u *"_ivl_14", 2 0, L_0x1080405b0;  1 drivers
v0x1339ceb20_0 .net *"_ivl_16", 0 0, L_0x1339e6bd0;  1 drivers
L_0x1080405f8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x1339cebd0_0 .net/2u *"_ivl_18", 2 0, L_0x1080405f8;  1 drivers
v0x1339cec80_0 .net *"_ivl_2", 0 0, L_0x1339e6570;  1 drivers
v0x1339ced60_0 .net *"_ivl_20", 0 0, L_0x1339e6c70;  1 drivers
v0x1339cee00_0 .net *"_ivl_23", 0 0, L_0x1339e6d90;  1 drivers
v0x1339ceea0_0 .net *"_ivl_24", 0 0, L_0x1339e6e40;  1 drivers
v0x1339cef40_0 .net *"_ivl_26", 0 0, L_0x1339e6ee0;  1 drivers
L_0x108040568 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1339cf050_0 .net/2u *"_ivl_6", 1 0, L_0x108040568;  1 drivers
v0x1339cf0f0_0 .net *"_ivl_8", 0 0, L_0x1339e68f0;  1 drivers
v0x1339cf190_0 .net "funct3", 2 0, v0x1339cdc00_0;  alias, 1 drivers
v0x1339cf250_0 .net "less_than", 0 0, L_0x1339e70d0;  alias, 1 drivers
v0x1339cf2e0_0 .net "reg_write_data_mem", 31 0, L_0x1339eaf80;  alias, 1 drivers
v0x1339cf3f0_0 .net "rs1_data", 31 0, L_0x1339e5e20;  alias, 1 drivers
v0x1339cf480_0 .net "rs1_data_update", 31 0, L_0x1339e6650;  alias, 1 drivers
v0x1339cf530_0 .net "rs1_fwd_id", 1 0, v0x1339bcec0_0;  alias, 1 drivers
v0x1339cf6c0_0 .net "rs2_data", 31 0, L_0x1339e6490;  alias, 1 drivers
v0x1339cf750_0 .net "rs2_data_update", 31 0, L_0x1339e6990;  alias, 1 drivers
v0x1339cf7e0_0 .net "rs2_fwd_id", 1 0, v0x1339bd010_0;  alias, 1 drivers
v0x1339cf870_0 .net "zero", 0 0, L_0x1339e6ab0;  alias, 1 drivers
L_0x1339e6570 .cmp/eq 2, v0x1339bcec0_0, L_0x108040520;
L_0x1339e6650 .functor MUXZ 32, L_0x1339e5e20, L_0x1339eaf80, L_0x1339e6570, C4<>;
L_0x1339e68f0 .cmp/eq 2, v0x1339bd010_0, L_0x108040568;
L_0x1339e6990 .functor MUXZ 32, L_0x1339e6490, L_0x1339eaf80, L_0x1339e68f0, C4<>;
L_0x1339e6ab0 .cmp/eq 32, L_0x1339e6650, L_0x1339e6990;
L_0x1339e6bd0 .cmp/eq 3, v0x1339cdc00_0, L_0x1080405b0;
L_0x1339e6c70 .cmp/eq 3, v0x1339cdc00_0, L_0x1080405f8;
L_0x1339e6e40 .cmp/gt 32, L_0x1339e6990, L_0x1339e6650;
L_0x1339e6ee0 .cmp/gt.s 32, L_0x1339e6650, L_0x1339e6650;
L_0x1339e70d0 .functor MUXZ 1, L_0x1339e6ee0, L_0x1339e6e40, L_0x1339e6d90, C4<>;
S_0x1339cf9b0 .scope module, "ID_Imm_Gen" "ImmGen" 17 38, 21 3 0, S_0x1339cc590;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x1339cfbd0_0 .var "funct3", 2 0;
v0x1339cfc90_0 .var "imm", 31 0;
v0x1339cfd30_0 .var "imm12", 11 0;
v0x1339cfdf0_0 .var "imm20", 20 0;
v0x1339cfea0_0 .var "immtemp", 31 0;
v0x1339cff90_0 .net "instr", 31 0, L_0x1339e45c0;  alias, 1 drivers
v0x1339d0070_0 .var "opcode", 6 0;
E_0x1339cfb60/0 .event edge, v0x1339cd350_0, v0x1339d0070_0, v0x1339cfbd0_0, v0x1339cfea0_0;
E_0x1339cfb60/1 .event edge, v0x1339cfd30_0, v0x1339cfdf0_0;
E_0x1339cfb60 .event/or E_0x1339cfb60/0, E_0x1339cfb60/1;
S_0x1339d0130 .scope module, "ID_PC_EX" "PC_EX" 17 101, 22 2 0, S_0x1339cc590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x1339d0540_0 .net "branch", 0 0, v0x1339cd930_0;  alias, 1 drivers
v0x1339d05d0_0 .net "branch_type", 2 0, L_0x1339e4f40;  alias, 1 drivers
v0x1339d0680_0 .net "imm", 31 0, v0x1339cfc90_0;  alias, 1 drivers
v0x1339d07b0_0 .net "jal", 0 0, v0x1339cdce0_0;  alias, 1 drivers
v0x1339d0860_0 .net "jalr", 0 0, v0x1339cdd80_0;  alias, 1 drivers
v0x1339d08f0_0 .net "less_than", 0 0, L_0x1339e70d0;  alias, 1 drivers
v0x1339d09a0_0 .var "new_pc", 31 0;
v0x1339d0a30_0 .var "new_pc_temp", 31 0;
v0x1339d0ac0_0 .net "pc", 31 0, L_0x1339e46a0;  alias, 1 drivers
v0x1339d0bd0_0 .net "pc_plus4", 31 0, L_0x1339e47e0;  alias, 1 drivers
v0x1339d0cb0_0 .var "pc_src", 0 0;
v0x1339d0d40_0 .net "rs1_data", 31 0, L_0x1339e6650;  alias, 1 drivers
v0x1339d0e10_0 .net "zero", 0 0, L_0x1339e6ab0;  alias, 1 drivers
E_0x1339d04b0/0 .event edge, v0x1339cdce0_0, v0x1339c5950_0, v0x1339c2270_0, v0x1339cdd80_0;
E_0x1339d04b0/1 .event edge, v0x1339ccd20_0, v0x1339cd930_0, v0x1339cd9d0_0, v0x1339cf870_0;
E_0x1339d04b0/2 .event edge, v0x1339d0a30_0, v0x1339c6240_0, v0x1339cf250_0;
E_0x1339d04b0 .event/or E_0x1339d04b0/0, E_0x1339d04b0/1, E_0x1339d04b0/2;
S_0x1339d0f90 .scope module, "ID_RegFile" "RegFile" 17 81, 23 2 0, S_0x1339cc590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x1339d12a0_0 .net *"_ivl_0", 31 0, L_0x1339e5aa0;  1 drivers
v0x1339d1360_0 .net *"_ivl_10", 6 0, L_0x1339e5d00;  1 drivers
L_0x108040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1339d1400_0 .net *"_ivl_13", 1 0, L_0x108040370;  1 drivers
L_0x1080403b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339d1490_0 .net/2u *"_ivl_14", 31 0, L_0x1080403b8;  1 drivers
v0x1339d1520_0 .net *"_ivl_18", 31 0, L_0x1339e5f80;  1 drivers
L_0x108040400 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339d1610_0 .net *"_ivl_21", 26 0, L_0x108040400;  1 drivers
L_0x108040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339d16c0_0 .net/2u *"_ivl_22", 31 0, L_0x108040448;  1 drivers
v0x1339d1770_0 .net *"_ivl_24", 0 0, L_0x1339e6060;  1 drivers
v0x1339d1810_0 .net *"_ivl_26", 31 0, L_0x1339e61c0;  1 drivers
v0x1339d1920_0 .net *"_ivl_28", 6 0, L_0x1339e6260;  1 drivers
L_0x1080402e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339d19d0_0 .net *"_ivl_3", 26 0, L_0x1080402e0;  1 drivers
L_0x108040490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1339d1a80_0 .net *"_ivl_31", 1 0, L_0x108040490;  1 drivers
L_0x1080404d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339d1b30_0 .net/2u *"_ivl_32", 31 0, L_0x1080404d8;  1 drivers
L_0x108040328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339d1be0_0 .net/2u *"_ivl_4", 31 0, L_0x108040328;  1 drivers
v0x1339d1c90_0 .net *"_ivl_6", 0 0, L_0x1339e5b40;  1 drivers
v0x1339d1d30_0 .net *"_ivl_8", 31 0, L_0x1339e5c60;  1 drivers
v0x1339d1de0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339d1f70_0 .var/i "i", 31 0;
v0x1339d2000_0 .net "read_addr1", 4 0, v0x1339ce370_0;  alias, 1 drivers
v0x1339d20b0_0 .net "read_addr2", 4 0, v0x1339ce400_0;  alias, 1 drivers
v0x1339d2140_0 .net "read_data1", 31 0, L_0x1339e5e20;  alias, 1 drivers
v0x1339d21d0_0 .net "read_data2", 31 0, L_0x1339e6490;  alias, 1 drivers
v0x1339d2260_0 .net "reg_write_addr", 4 0, L_0x1339e58f0;  alias, 1 drivers
v0x1339d22f0_0 .net "reg_write_data", 31 0, L_0x1339e5400;  alias, 1 drivers
v0x1339d2380_0 .net "reg_write_enable", 0 0, L_0x1339e4de0;  alias, 1 drivers
v0x1339d2420 .array "register_file", 31 0, 31 0;
E_0x1339d1250 .event negedge, v0x1339781f0_0;
L_0x1339e5aa0 .concat [ 5 27 0 0], v0x1339ce370_0, L_0x1080402e0;
L_0x1339e5b40 .cmp/ne 32, L_0x1339e5aa0, L_0x108040328;
L_0x1339e5c60 .array/port v0x1339d2420, L_0x1339e5d00;
L_0x1339e5d00 .concat [ 5 2 0 0], v0x1339ce370_0, L_0x108040370;
L_0x1339e5e20 .functor MUXZ 32, L_0x1080403b8, L_0x1339e5c60, L_0x1339e5b40, C4<>;
L_0x1339e5f80 .concat [ 5 27 0 0], v0x1339ce400_0, L_0x108040400;
L_0x1339e6060 .cmp/ne 32, L_0x1339e5f80, L_0x108040448;
L_0x1339e61c0 .array/port v0x1339d2420, L_0x1339e6260;
L_0x1339e6260 .concat [ 5 2 0 0], v0x1339ce400_0, L_0x108040490;
L_0x1339e6490 .functor MUXZ 32, L_0x1080404d8, L_0x1339e61c0, L_0x1339e6060, C4<>;
S_0x1339d5590 .scope module, "if_id" "IF_ID" 6 50, 24 2 0, S_0x1339b1a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x1339d7360_0 .net "bubble_id", 0 0, L_0x1339eca60;  alias, 1 drivers
v0x1339d7470_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339d7500_0 .net "instr_id", 31 0, L_0x1339e45c0;  alias, 1 drivers
v0x1339d7590_0 .net "instr_if", 31 0, L_0x1339ece10;  alias, 1 drivers
v0x1339d7620_0 .net "pc_id", 31 0, L_0x1339e46a0;  alias, 1 drivers
v0x1339d76f0_0 .net "pc_if", 31 0, v0x1339d8840_0;  alias, 1 drivers
v0x1339d7780_0 .net "pc_plus4_id", 31 0, L_0x1339e47e0;  alias, 1 drivers
v0x1339d7810_0 .net "pc_plus4_if", 31 0, L_0x1339e04e0;  alias, 1 drivers
v0x1339d78c0_0 .net "stall_id", 0 0, L_0x1339ec990;  alias, 1 drivers
S_0x1339d57e0 .scope module, "IF_ID_instr" "PipeDff" 24 8, 8 1 0, S_0x1339d5590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1339d5950 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339e45c0 .functor BUFZ 32, v0x1339d5e90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339d5b10_0 .net "bubble", 0 0, L_0x1339eca60;  alias, 1 drivers
v0x1339d5bd0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339d5c60_0 .net "data_in", 31 0, L_0x1339ece10;  alias, 1 drivers
v0x1339d5cf0_0 .net "data_out", 31 0, L_0x1339e45c0;  alias, 1 drivers
v0x1339d5e00_0 .net "data_out_wire", 31 0, v0x1339d5e90_0;  1 drivers
v0x1339d5e90_0 .var "data_reg", 31 0;
L_0x108040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339d5f20_0 .net "default_val", 31 0, L_0x108040058;  1 drivers
v0x1339d5fc0_0 .net "stall", 0 0, L_0x1339ec990;  alias, 1 drivers
S_0x1339d60d0 .scope module, "IF_ID_pc" "PipeDff" 24 9, 8 1 0, S_0x1339d5590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1339d62a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339e46a0 .functor BUFZ 32, v0x1339d67f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339d6460_0 .net "bubble", 0 0, L_0x1339eca60;  alias, 1 drivers
v0x1339d6530_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339d65c0_0 .net "data_in", 31 0, v0x1339d8840_0;  alias, 1 drivers
v0x1339d6650_0 .net "data_out", 31 0, L_0x1339e46a0;  alias, 1 drivers
v0x1339d6760_0 .net "data_out_wire", 31 0, v0x1339d67f0_0;  1 drivers
v0x1339d67f0_0 .var "data_reg", 31 0;
L_0x1080400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339d6880_0 .net "default_val", 31 0, L_0x1080400a0;  1 drivers
v0x1339d6910_0 .net "stall", 0 0, L_0x1339ec990;  alias, 1 drivers
S_0x1339d6a40 .scope module, "IF_ID_pc_plus4" "PipeDff" 24 10, 8 1 0, S_0x1339d5590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1339d6c00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339e47e0 .functor BUFZ 32, v0x1339d7110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339d6dc0_0 .net "bubble", 0 0, L_0x1339eca60;  alias, 1 drivers
v0x1339d6e50_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339d6ee0_0 .net "data_in", 31 0, L_0x1339e04e0;  alias, 1 drivers
v0x1339d6f70_0 .net "data_out", 31 0, L_0x1339e47e0;  alias, 1 drivers
v0x1339d7080_0 .net "data_out_wire", 31 0, v0x1339d7110_0;  1 drivers
v0x1339d7110_0 .var "data_reg", 31 0;
L_0x1080400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339d71a0_0 .net "default_val", 31 0, L_0x1080400e8;  1 drivers
v0x1339d7240_0 .net "stall", 0 0, L_0x1339ec990;  alias, 1 drivers
S_0x1339d7ae0 .scope module, "if_module" "IF_MODULE" 6 28, 25 5 0, S_0x1339b1a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x1339e04e0 .functor BUFZ 32, v0x1339d8280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339d8c10_0 .net "bubble_if", 0 0, L_0x1080412a0;  alias, 1 drivers
v0x1339d8cb0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339d8d50_0 .net "new_pc", 31 0, v0x1339d09a0_0;  alias, 1 drivers
v0x1339d8de0_0 .net "pc", 31 0, v0x1339d8840_0;  alias, 1 drivers
L_0x108040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1339d8ef0_0 .net "pc_incre", 31 0, L_0x108040010;  1 drivers
v0x1339d8f90_0 .net "pc_plus4", 31 0, L_0x1339e04e0;  alias, 1 drivers
v0x1339d9060_0 .net "pc_plus4_inn", 31 0, v0x1339d8280_0;  1 drivers
v0x1339d9140_0 .net "pc_src", 0 0, v0x1339d0cb0_0;  alias, 1 drivers
v0x1339d9250_0 .net "rst", 0 0, v0x1339e42e0_0;  alias, 1 drivers
v0x1339d9360_0 .net "stall_if", 0 0, L_0x1339ec8a0;  alias, 1 drivers
S_0x1339d7d90 .scope module, "IF_ADD" "Adder" 25 32, 26 1 0, S_0x1339d7ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x1339d7f50 .param/l "WIDTH" 0 26 1, +C4<00000000000000000000000000100000>;
v0x1339d8100_0 .net "op_num1", 31 0, v0x1339d8840_0;  alias, 1 drivers
v0x1339d81f0_0 .net "op_num2", 31 0, L_0x108040010;  alias, 1 drivers
v0x1339d8280_0 .var "res", 31 0;
E_0x1339d80c0 .event edge, v0x1339d65c0_0, v0x1339d81f0_0;
S_0x1339d8310 .scope module, "IF_PC" "PC" 25 17, 27 1 0, S_0x1339d7ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x1339d8610_0 .net "bubble_if", 0 0, L_0x1080412a0;  alias, 1 drivers
v0x1339d86c0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339d8750_0 .net "new_pc", 31 0, v0x1339d09a0_0;  alias, 1 drivers
v0x1339d8840_0 .var "pc", 31 0;
v0x1339d88d0_0 .net "pc_plus4", 31 0, v0x1339d8280_0;  alias, 1 drivers
v0x1339d89a0_0 .net "pc_src", 0 0, v0x1339d0cb0_0;  alias, 1 drivers
v0x1339d8a30_0 .net "rst", 0 0, v0x1339e42e0_0;  alias, 1 drivers
v0x1339d8ae0_0 .net "stall_if", 0 0, L_0x1339ec8a0;  alias, 1 drivers
E_0x1339d85e0 .event posedge, v0x1339bead0_0, v0x1339781f0_0;
S_0x1339d9450 .scope module, "mem_module" "MEM_MODULE" 6 185, 28 2 0, S_0x1339b1a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x1339d96d0_0 .net "load_type", 2 0, L_0x1339ea940;  alias, 1 drivers
v0x1339d9790_0 .var "mem2reg_data", 31 0;
v0x1339d9830_0 .net "mem_read", 0 0, L_0x1339ea180;  alias, 1 drivers
v0x1339d98c0_0 .net "mem_read_data", 31 0, L_0x1339ed290;  alias, 1 drivers
v0x1339d9970_0 .var "temp", 31 0;
E_0x1339d9670 .event edge, v0x1339b32f0_0, v0x1339d96d0_0, v0x1339068e0_0, v0x1339d9970_0;
S_0x1339d9a80 .scope module, "mem_wb" "MEM_WB" 6 201, 29 2 0, S_0x1339b1a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x1339dde70_0 .net "alu_result_mem", 31 0, L_0x1339e9940;  alias, 1 drivers
v0x1339ddf00_0 .net "alu_result_wb", 31 0, L_0x1339eb390;  alias, 1 drivers
v0x1339ddfa0_0 .net "bubble_wb", 0 0, L_0x108041330;  alias, 1 drivers
v0x1339de150_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339de1e0_0 .net "imm_mem", 31 0, L_0x1339e9bc0;  alias, 1 drivers
v0x1339de2b0_0 .net "imm_wb", 31 0, L_0x1339eb530;  alias, 1 drivers
v0x1339de340_0 .net "mem2reg_data_mem", 31 0, v0x1339d9790_0;  alias, 1 drivers
v0x1339de3d0_0 .net "mem2reg_data_wb", 31 0, L_0x1339eb230;  alias, 1 drivers
v0x1339de460_0 .net "nxpc_wb", 31 0, o0x108011cd0;  alias, 0 drivers
v0x1339de570_0 .net "pc_plus4_mem", 31 0, L_0x1339e9a60;  alias, 1 drivers
v0x1339de600_0 .net "pc_plus4_wb", 31 0, L_0x1339eb6d0;  alias, 1 drivers
v0x1339de6b0_0 .net "rd_mem", 4 0, L_0x1339ea440;  alias, 1 drivers
v0x1339de740_0 .net "rd_wb", 4 0, L_0x1339eb870;  alias, 1 drivers
v0x1339de7d0_0 .net "reg_src_mem", 1 0, L_0x1339ea630;  alias, 1 drivers
v0x1339de860_0 .net "reg_src_wb", 1 0, L_0x1339eb0d0;  alias, 1 drivers
v0x1339de8f0_0 .net "reg_write_mem", 0 0, L_0x1339ea020;  alias, 1 drivers
v0x1339de980_0 .net "reg_write_wb", 0 0, L_0x1339eb9d0;  alias, 1 drivers
v0x1339deb10_0 .net "stall_wb", 0 0, L_0x108041258;  alias, 1 drivers
S_0x1339d9e80 .scope module, "MEM_WB_alu_result" "PipeDff" 29 20, 8 1 0, S_0x1339d9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1339da050 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339eb390 .functor BUFZ 32, v0x1339da550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339da210_0 .net "bubble", 0 0, L_0x108041330;  alias, 1 drivers
v0x1339da2d0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339da360_0 .net "data_in", 31 0, L_0x1339e9940;  alias, 1 drivers
v0x1339da3f0_0 .net "data_out", 31 0, L_0x1339eb390;  alias, 1 drivers
v0x1339da480_0 .net "data_out_wire", 31 0, v0x1339da550_0;  1 drivers
v0x1339da550_0 .var "data_reg", 31 0;
L_0x108041060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339da5f0_0 .net "default_val", 31 0, L_0x108041060;  1 drivers
v0x1339da6a0_0 .net "stall", 0 0, L_0x108041258;  alias, 1 drivers
S_0x1339da7b0 .scope module, "MEM_WB_imm" "PipeDff" 29 21, 8 1 0, S_0x1339d9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1339da980 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339eb530 .functor BUFZ 32, v0x1339dae90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339dab40_0 .net "bubble", 0 0, L_0x108041330;  alias, 1 drivers
v0x1339dac10_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339daca0_0 .net "data_in", 31 0, L_0x1339e9bc0;  alias, 1 drivers
v0x1339dad30_0 .net "data_out", 31 0, L_0x1339eb530;  alias, 1 drivers
v0x1339dadc0_0 .net "data_out_wire", 31 0, v0x1339dae90_0;  1 drivers
v0x1339dae90_0 .var "data_reg", 31 0;
L_0x1080410a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339daf20_0 .net "default_val", 31 0, L_0x1080410a8;  1 drivers
v0x1339dafc0_0 .net "stall", 0 0, L_0x108041258;  alias, 1 drivers
S_0x1339db100 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 29 19, 8 1 0, S_0x1339d9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1339db2c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339eb230 .functor BUFZ 32, v0x1339db770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339db480_0 .net "bubble", 0 0, L_0x108041330;  alias, 1 drivers
v0x1339db510_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339db5a0_0 .net "data_in", 31 0, v0x1339d9790_0;  alias, 1 drivers
v0x1339db630_0 .net "data_out", 31 0, L_0x1339eb230;  alias, 1 drivers
v0x1339db6c0_0 .net "data_out_wire", 31 0, v0x1339db770_0;  1 drivers
v0x1339db770_0 .var "data_reg", 31 0;
L_0x108041018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339db820_0 .net "default_val", 31 0, L_0x108041018;  1 drivers
v0x1339db8d0_0 .net "stall", 0 0, L_0x108041258;  alias, 1 drivers
S_0x1339db9f0 .scope module, "MEM_WB_pc_plus4" "PipeDff" 29 22, 8 1 0, S_0x1339d9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1339dbbb0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1339eb6d0 .functor BUFZ 32, v0x1339dc0b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1339dbd40_0 .net "bubble", 0 0, L_0x108041330;  alias, 1 drivers
v0x1339dbde0_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339dbe80_0 .net "data_in", 31 0, L_0x1339e9a60;  alias, 1 drivers
v0x1339dbf50_0 .net "data_out", 31 0, L_0x1339eb6d0;  alias, 1 drivers
v0x1339dbfe0_0 .net "data_out_wire", 31 0, v0x1339dc0b0_0;  1 drivers
v0x1339dc0b0_0 .var "data_reg", 31 0;
L_0x1080410f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1339dc150_0 .net "default_val", 31 0, L_0x1080410f0;  1 drivers
v0x1339dc200_0 .net "stall", 0 0, L_0x108041258;  alias, 1 drivers
S_0x1339dc380 .scope module, "MEM_WB_rd" "PipeDff" 29 24, 8 1 0, S_0x1339d9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x1339dc540 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x1339eb870 .functor BUFZ 5, v0x1339dca00_0, C4<00000>, C4<00000>, C4<00000>;
v0x1339dc6d0_0 .net "bubble", 0 0, L_0x108041330;  alias, 1 drivers
v0x1339dc770_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339dc810_0 .net "data_in", 4 0, L_0x1339ea440;  alias, 1 drivers
v0x1339dc8a0_0 .net "data_out", 4 0, L_0x1339eb870;  alias, 1 drivers
v0x1339dc930_0 .net "data_out_wire", 4 0, v0x1339dca00_0;  1 drivers
v0x1339dca00_0 .var "data_reg", 4 0;
L_0x108041138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1339dca90_0 .net "default_val", 4 0, L_0x108041138;  1 drivers
v0x1339dcb40_0 .net "stall", 0 0, L_0x108041258;  alias, 1 drivers
S_0x1339dcc60 .scope module, "MEM_WB_reg_src" "PipeDff" 29 17, 8 1 0, S_0x1339d9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x1339dce20 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x1339eb0d0 .functor BUFZ 2, v0x1339dd2e0_0, C4<00>, C4<00>, C4<00>;
v0x1339dcfb0_0 .net "bubble", 0 0, L_0x108041330;  alias, 1 drivers
v0x1339dd050_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339dd0f0_0 .net "data_in", 1 0, L_0x1339ea630;  alias, 1 drivers
v0x1339dd180_0 .net "data_out", 1 0, L_0x1339eb0d0;  alias, 1 drivers
v0x1339dd210_0 .net "data_out_wire", 1 0, v0x1339dd2e0_0;  1 drivers
v0x1339dd2e0_0 .var "data_reg", 1 0;
L_0x108040fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1339dd380_0 .net "default_val", 1 0, L_0x108040fd0;  1 drivers
v0x1339dd430_0 .net "stall", 0 0, L_0x108041258;  alias, 1 drivers
S_0x1339dd550 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 29 25, 8 1 0, S_0x1339d9a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1339dd710 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1339eb9d0 .functor BUFZ 1, v0x1339ddc10_0, C4<0>, C4<0>, C4<0>;
v0x1339dd8a0_0 .net "bubble", 0 0, L_0x108041330;  alias, 1 drivers
v0x1339dd940_0 .net "clk", 0 0, v0x1339e41c0_0;  alias, 1 drivers
v0x1339dd9e0_0 .net "data_in", 0 0, L_0x1339ea020;  alias, 1 drivers
v0x1339ddaf0_0 .net "data_out", 0 0, L_0x1339eb9d0;  alias, 1 drivers
v0x1339ddb80_0 .net "data_out_wire", 0 0, v0x1339ddc10_0;  1 drivers
v0x1339ddc10_0 .var "data_reg", 0 0;
L_0x108041180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1339ddca0_0 .net "default_val", 0 0, L_0x108041180;  1 drivers
v0x1339ddd50_0 .net "stall", 0 0, L_0x108041258;  alias, 1 drivers
S_0x1339dedc0 .scope module, "wb_module" "WB_MODULE" 6 219, 30 2 0, S_0x1339b1a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x1339d9c40_0 .net "alu_result", 31 0, L_0x1339eb390;  alias, 1 drivers
v0x1339df0c0_0 .net "imm", 31 0, L_0x1339eb530;  alias, 1 drivers
v0x1339df1a0_0 .net "mem2reg_data", 31 0, L_0x1339eb230;  alias, 1 drivers
v0x1339df270_0 .net "nxpc", 31 0, o0x108011cd0;  alias, 0 drivers
v0x1339df300_0 .net "pc_plus4", 31 0, L_0x1339eb6d0;  alias, 1 drivers
v0x1339df410_0 .net "reg_src", 1 0, L_0x1339eb0d0;  alias, 1 drivers
v0x1339df4e0_0 .var "reg_write_data", 31 0;
E_0x1339dc2e0/0 .event edge, v0x1339dd180_0, v0x1339da3f0_0, v0x1339db630_0, v0x1339dad30_0;
E_0x1339dc2e0/1 .event edge, v0x1339dbf50_0;
E_0x1339dc2e0 .event/or E_0x1339dc2e0/0, E_0x1339dc2e0/1;
    .scope S_0x1339d8310;
T_0 ;
    %wait E_0x1339d85e0;
    %load/vec4 v0x1339d8a30_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1339d8610_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1339d8840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1339d8ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1339d8840_0;
    %assign/vec4 v0x1339d8840_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1339d89a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x1339d8750_0;
    %assign/vec4 v0x1339d8840_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x1339d88d0_0;
    %assign/vec4 v0x1339d8840_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1339d7d90;
T_1 ;
    %wait E_0x1339d80c0;
    %load/vec4 v0x1339d8100_0;
    %load/vec4 v0x1339d81f0_0;
    %add;
    %store/vec4 v0x1339d8280_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1339d57e0;
T_2 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339d5fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x1339d5e00_0;
    %assign/vec4 v0x1339d5e90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1339d5b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1339d5f20_0;
    %assign/vec4 v0x1339d5e90_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1339d5c60_0;
    %assign/vec4 v0x1339d5e90_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1339d60d0;
T_3 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339d6910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x1339d6760_0;
    %assign/vec4 v0x1339d67f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1339d6460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x1339d6880_0;
    %assign/vec4 v0x1339d67f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1339d65c0_0;
    %assign/vec4 v0x1339d67f0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1339d6a40;
T_4 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339d7240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x1339d7080_0;
    %assign/vec4 v0x1339d7110_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1339d6dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1339d71a0_0;
    %assign/vec4 v0x1339d7110_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x1339d6ee0_0;
    %assign/vec4 v0x1339d7110_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1339cf9b0;
T_5 ;
    %wait E_0x1339cfb60;
    %load/vec4 v0x1339cff90_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x1339cfbd0_0, 0, 3;
    %load/vec4 v0x1339cff90_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x1339d0070_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1339cfea0_0, 0, 32;
    %load/vec4 v0x1339d0070_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1339cfc90_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1339cfc90_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x1339cfbd0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x1339cfbd0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x1339cff90_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfea0_0, 4, 12;
    %load/vec4 v0x1339cfea0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1339cfc90_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x1339cff90_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfea0_0, 4, 5;
    %load/vec4 v0x1339cfea0_0;
    %store/vec4 v0x1339cfc90_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x1339cff90_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfea0_0, 4, 7;
    %load/vec4 v0x1339cff90_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfea0_0, 4, 5;
    %load/vec4 v0x1339cfea0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1339cfc90_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x1339cff90_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfea0_0, 4, 12;
    %load/vec4 v0x1339cfea0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1339cfc90_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x1339cff90_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfd30_0, 4, 1;
    %load/vec4 v0x1339cff90_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfd30_0, 4, 6;
    %load/vec4 v0x1339cff90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfd30_0, 4, 1;
    %load/vec4 v0x1339cff90_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfd30_0, 4, 4;
    %load/vec4 v0x1339cfd30_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfea0_0, 4, 12;
    %load/vec4 v0x1339cfea0_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1339cfc90_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x1339cff90_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfea0_0, 4, 20;
    %load/vec4 v0x1339cfea0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1339cfc90_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x1339cff90_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfea0_0, 4, 20;
    %load/vec4 v0x1339cfea0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1339cfc90_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x1339cff90_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfdf0_0, 4, 1;
    %load/vec4 v0x1339cff90_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfdf0_0, 4, 8;
    %load/vec4 v0x1339cff90_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfdf0_0, 4, 1;
    %load/vec4 v0x1339cff90_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfdf0_0, 4, 10;
    %load/vec4 v0x1339cfdf0_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfea0_0, 4, 20;
    %load/vec4 v0x1339cfea0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1339cfc90_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x1339cff90_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339cfea0_0, 4, 12;
    %load/vec4 v0x1339cfea0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1339cfc90_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1339cd550;
T_6 ;
    %wait E_0x1339bf450;
    %load/vec4 v0x1339cdb40_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x1339ce0b0_0, 0, 7;
    %load/vec4 v0x1339cdb40_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x1339cda80_0, 0, 3;
    %load/vec4 v0x1339cdb40_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x1339ce370_0, 0, 5;
    %load/vec4 v0x1339cdb40_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x1339ce400_0, 0, 5;
    %load/vec4 v0x1339cdb40_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x1339ce210_0, 0, 5;
    %load/vec4 v0x1339cda80_0;
    %store/vec4 v0x1339cdc00_0, 0, 3;
    %load/vec4 v0x1339ce0b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cd930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339ce2a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1339ce140_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cd930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339ce2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1339ce140_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cd930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339ce2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1339ce140_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cd930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cded0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339cdfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339ce2a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1339ce140_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339cded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cd930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339cded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339ce2a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1339ce140_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339cd930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339ce2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1339ce140_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cd930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339ce2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1339ce140_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cd930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339ce2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1339ce140_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cd930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339cdce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339ce2a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1339ce140_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cd930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339cdd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cdfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339ce2a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1339ce140_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1339ccb00;
T_7 ;
    %wait E_0x1339bf490;
    %load/vec4 v0x1339cd350_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x1339cd460_0, 0, 7;
    %load/vec4 v0x1339cd350_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x1339cd160_0, 0, 3;
    %load/vec4 v0x1339cd350_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x1339cd1f0_0, 0, 7;
    %load/vec4 v0x1339cd460_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x1339cd350_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x1339cd1f0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cce90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339ccf80_0, 0, 1;
    %load/vec4 v0x1339cd160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x1339cd1f0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x1339cd1f0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cce90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339ccf80_0, 0, 1;
    %load/vec4 v0x1339cd160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x1339cd1f0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cce90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339ccf80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cce90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339ccf80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339cce90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339ccf80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cce90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339ccf80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339cce90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339ccf80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339cce90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339ccf80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339cce90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339ccf80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1339cd050_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1339d0f90;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1339d1f70_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x1339d1f70_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1339d1f70_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x1339d2420, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1339d1f70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1339d1f70_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1339d0f90;
T_9 ;
    %wait E_0x1339d1250;
    %load/vec4 v0x1339d2380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1339d22f0_0;
    %load/vec4 v0x1339d2260_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1339d2420, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1339d0130;
T_10 ;
    %wait E_0x1339d04b0;
    %load/vec4 v0x1339d07b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1339d0ac0_0;
    %load/vec4 v0x1339d0680_0;
    %add;
    %store/vec4 v0x1339d09a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339d0cb0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1339d0860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x1339d0d40_0;
    %load/vec4 v0x1339d0680_0;
    %add;
    %store/vec4 v0x1339d09a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339d0cb0_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1339d0540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x1339d0ac0_0;
    %load/vec4 v0x1339d0680_0;
    %add;
    %store/vec4 v0x1339d0a30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339d0cb0_0, 0, 1;
    %load/vec4 v0x1339d05d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %load/vec4 v0x1339d0bd0_0;
    %store/vec4 v0x1339d09a0_0, 0, 32;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x1339d0e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x1339d0a30_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v0x1339d0bd0_0;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x1339d09a0_0, 0, 32;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x1339d0e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x1339d0a30_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0x1339d0bd0_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x1339d09a0_0, 0, 32;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x1339d08f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x1339d0a30_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0x1339d0bd0_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x1339d09a0_0, 0, 32;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x1339d08f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x1339d0a30_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0x1339d0bd0_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x1339d09a0_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x1339d08f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %load/vec4 v0x1339d0a30_0;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %load/vec4 v0x1339d0bd0_0;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x1339d09a0_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x1339d08f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %load/vec4 v0x1339d0a30_0;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %load/vec4 v0x1339d0bd0_0;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x1339d09a0_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339d0cb0_0, 0, 1;
    %load/vec4 v0x1339d0bd0_0;
    %store/vec4 v0x1339d09a0_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1339c54c0;
T_11 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c5c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1339c5a70_0;
    %assign/vec4 v0x1339c5b40_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1339c5810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1339c5be0_0;
    %assign/vec4 v0x1339c5b40_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x1339c5950_0;
    %assign/vec4 v0x1339c5b40_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1339c5db0;
T_12 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c6580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1339c6360_0;
    %assign/vec4 v0x1339c6430_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1339c6100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1339c64d0_0;
    %assign/vec4 v0x1339c6430_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x1339c6240_0;
    %assign/vec4 v0x1339c6430_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1339c1de0;
T_13 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c25d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1339c2410_0;
    %assign/vec4 v0x1339c24a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1339c2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1339c2530_0;
    %assign/vec4 v0x1339c24a0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x1339c2270_0;
    %assign/vec4 v0x1339c24a0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1339c8c90;
T_14 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c9450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1339c9250_0;
    %assign/vec4 v0x1339c92f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1339c9010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x1339c93a0_0;
    %assign/vec4 v0x1339c92f0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x1339c9130_0;
    %assign/vec4 v0x1339c92f0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1339c9e60;
T_15 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339ca610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1339ca410_0;
    %assign/vec4 v0x1339ca4b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1339ca1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x1339ca560_0;
    %assign/vec4 v0x1339ca4b0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x1339ca2f0_0;
    %assign/vec4 v0x1339ca4b0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1339c66a0;
T_16 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c6e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1339c6c50_0;
    %assign/vec4 v0x1339c6cf0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1339c69f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x1339c6da0_0;
    %assign/vec4 v0x1339c6cf0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x1339c6b30_0;
    %assign/vec4 v0x1339c6cf0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1339c8130;
T_17 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c8a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1339c8840_0;
    %assign/vec4 v0x1339c88d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1339c8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x1339c8960_0;
    %assign/vec4 v0x1339c88d0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x1339c8720_0;
    %assign/vec4 v0x1339c88d0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1339c9570;
T_18 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c9d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1339c9b20_0;
    %assign/vec4 v0x1339c9bf0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1339c98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x1339c9c90_0;
    %assign/vec4 v0x1339c9bf0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x1339c9a00_0;
    %assign/vec4 v0x1339c9bf0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1339c0a50;
T_19 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c1230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1339c1010_0;
    %assign/vec4 v0x1339c10e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1339c0dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x1339c1180_0;
    %assign/vec4 v0x1339c10e0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x1339c0ef0_0;
    %assign/vec4 v0x1339c10e0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1339c26f0;
T_20 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c2ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1339c2ca0_0;
    %assign/vec4 v0x1339c2d70_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1339c2a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x1339c2e10_0;
    %assign/vec4 v0x1339c2d70_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x1339c2b80_0;
    %assign/vec4 v0x1339c2d70_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1339c6f70;
T_21 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c7740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x1339c7520_0;
    %assign/vec4 v0x1339c75f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1339c72c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x1339c7690_0;
    %assign/vec4 v0x1339c75f0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x1339c7400_0;
    %assign/vec4 v0x1339c75f0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1339c4bd0;
T_22 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c53a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1339c5180_0;
    %assign/vec4 v0x1339c5250_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1339c4f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x1339c52f0_0;
    %assign/vec4 v0x1339c5250_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x1339c5060_0;
    %assign/vec4 v0x1339c5250_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1339c7860;
T_23 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c8010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1339c7e10_0;
    %assign/vec4 v0x1339c7eb0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1339c7bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x1339c7f60_0;
    %assign/vec4 v0x1339c7eb0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x1339c7cf0_0;
    %assign/vec4 v0x1339c7eb0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1339c38d0;
T_24 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1339c3f70_0;
    %assign/vec4 v0x1339c4000_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1339c3c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x1339c4090_0;
    %assign/vec4 v0x1339c4000_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x1339c3e50_0;
    %assign/vec4 v0x1339c4000_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1339bf860;
T_25 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339bfff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1339bfe20_0;
    %assign/vec4 v0x1339bfeb0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1339bfbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x1339bff40_0;
    %assign/vec4 v0x1339bfeb0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x1339bfd00_0;
    %assign/vec4 v0x1339bfeb0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1339c1350;
T_26 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c1c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1339c1a70_0;
    %assign/vec4 v0x1339c1b40_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1339c16a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x1339c1bd0_0;
    %assign/vec4 v0x1339c1b40_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x1339b4da0_0;
    %assign/vec4 v0x1339c1b40_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1339c4320;
T_27 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c4ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1339c48b0_0;
    %assign/vec4 v0x1339c4950_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1339c4660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x1339c4a00_0;
    %assign/vec4 v0x1339c4950_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x1339c4790_0;
    %assign/vec4 v0x1339c4950_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1339c0100;
T_28 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c0910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x1339c0710_0;
    %assign/vec4 v0x1339c07e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1339c0490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x1339c0870_0;
    %assign/vec4 v0x1339c07e0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x1339c05f0_0;
    %assign/vec4 v0x1339c07e0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1339c2fe0;
T_29 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339c37b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1339c3590_0;
    %assign/vec4 v0x1339c3660_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1339c3330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x1339c3700_0;
    %assign/vec4 v0x1339c3660_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x1339c3470_0;
    %assign/vec4 v0x1339c3660_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1339b9160;
T_30 ;
    %wait E_0x1339b93a0;
    %load/vec4 v0x1339b96d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x1339b93f0_0;
    %store/vec4 v0x1339b9620_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x1339b93f0_0;
    %store/vec4 v0x1339b9620_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x1339b94b0_0;
    %store/vec4 v0x1339b9620_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x1339b9560_0;
    %store/vec4 v0x1339b9620_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1339b9840;
T_31 ;
    %wait E_0x1339b9a80;
    %load/vec4 v0x1339b9da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x1339b9ad0_0;
    %store/vec4 v0x1339b9d10_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x1339b9ad0_0;
    %store/vec4 v0x1339b9d10_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x1339b9b80_0;
    %store/vec4 v0x1339b9d10_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x1339b9c40_0;
    %store/vec4 v0x1339b9d10_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1339b8670;
T_32 ;
    %wait E_0x1339b88a0;
    %load/vec4 v0x1339b8b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1339b8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339b8cc0_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x1339b88f0_0;
    %load/vec4 v0x1339b89a0_0;
    %add;
    %store/vec4 v0x1339b8a50_0, 0, 32;
    %load/vec4 v0x1339b8a50_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1339b8cc0_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x1339b88f0_0;
    %ix/getv 4, v0x1339b89a0_0;
    %shiftl 4;
    %store/vec4 v0x1339b8a50_0, 0, 32;
    %load/vec4 v0x1339b8a50_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1339b8cc0_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x1339b88f0_0;
    %load/vec4 v0x1339b89a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x1339b8a50_0, 0, 32;
    %load/vec4 v0x1339b8a50_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1339b8cc0_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x1339b88f0_0;
    %load/vec4 v0x1339b89a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x1339b8a50_0, 0, 32;
    %load/vec4 v0x1339b8a50_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1339b8cc0_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x1339b88f0_0;
    %load/vec4 v0x1339b89a0_0;
    %xor;
    %store/vec4 v0x1339b8a50_0, 0, 32;
    %load/vec4 v0x1339b8a50_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1339b8cc0_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x1339b88f0_0;
    %ix/getv 4, v0x1339b89a0_0;
    %shiftr 4;
    %store/vec4 v0x1339b8a50_0, 0, 32;
    %load/vec4 v0x1339b8a50_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1339b8cc0_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x1339b88f0_0;
    %load/vec4 v0x1339b89a0_0;
    %or;
    %store/vec4 v0x1339b8a50_0, 0, 32;
    %load/vec4 v0x1339b8a50_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1339b8cc0_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x1339b88f0_0;
    %load/vec4 v0x1339b89a0_0;
    %and;
    %store/vec4 v0x1339b8a50_0, 0, 32;
    %load/vec4 v0x1339b8a50_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1339b8cc0_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x1339b88f0_0;
    %load/vec4 v0x1339b89a0_0;
    %sub;
    %store/vec4 v0x1339b8a50_0, 0, 32;
    %load/vec4 v0x1339b8a50_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1339b8cc0_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x1339b88f0_0;
    %ix/getv 4, v0x1339b89a0_0;
    %shiftr/s 4;
    %store/vec4 v0x1339b8a50_0, 0, 32;
    %load/vec4 v0x1339b8a50_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1339b8cc0_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x1339b88f0_0;
    %load/vec4 v0x1339b89a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1339b8bf0_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x13396fa20;
T_33 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x133967a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x133967850_0;
    %assign/vec4 v0x1339678e0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1339aeb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x133967970_0;
    %assign/vec4 v0x1339678e0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x1339aec80_0;
    %assign/vec4 v0x1339678e0_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1339b4050;
T_34 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339b47f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1339b45e0_0;
    %assign/vec4 v0x1339b4690_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1339b4380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x1339b4740_0;
    %assign/vec4 v0x1339b4690_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x1339b44c0_0;
    %assign/vec4 v0x1339b4690_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1339b1be0;
T_35 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339b2330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x1339b2140_0;
    %assign/vec4 v0x1339b21d0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1339b1ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x1339b2280_0;
    %assign/vec4 v0x1339b21d0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x1339b2020_0;
    %assign/vec4 v0x1339b21d0_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1339b65d0;
T_36 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339b6d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1339b6b20_0;
    %assign/vec4 v0x1339b6bd0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1339b68d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x1339b6c80_0;
    %assign/vec4 v0x1339b6bd0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x1339b6a00_0;
    %assign/vec4 v0x1339b6bd0_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1339b36b0;
T_37 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339b3ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x1339b3c80_0;
    %assign/vec4 v0x1339b3d70_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1339b3a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x1339b3e20_0;
    %assign/vec4 v0x1339b3d70_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x1339b3b60_0;
    %assign/vec4 v0x1339b3d70_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1339b5b50;
T_38 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339b63e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1339b6230_0;
    %assign/vec4 v0x1339b62c0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1339b5ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x1339b6350_0;
    %assign/vec4 v0x1339b62c0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x1339b6110_0;
    %assign/vec4 v0x1339b62c0_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1339b2dd0;
T_39 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339b3590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x1339b3380_0;
    %assign/vec4 v0x1339b3430_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1339b3120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x1339b34e0_0;
    %assign/vec4 v0x1339b3430_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x1339b3260_0;
    %assign/vec4 v0x1339b3430_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1339b2440;
T_40 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339b2c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x1339b2a60_0;
    %assign/vec4 v0x1339b2b30_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x1339b27e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x1339b2be0_0;
    %assign/vec4 v0x1339b2b30_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x1339b2940_0;
    %assign/vec4 v0x1339b2b30_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1339b4910;
T_41 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339b5170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x1339b4fc0_0;
    %assign/vec4 v0x1339b5050_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1339b4c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x1339b50e0_0;
    %assign/vec4 v0x1339b5050_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x1339b4ea0_0;
    %assign/vec4 v0x1339b5050_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1339b5270;
T_42 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339b5a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1339b5820_0;
    %assign/vec4 v0x1339b58d0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x1339b55c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x1339b5980_0;
    %assign/vec4 v0x1339b58d0_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x1339b5700_0;
    %assign/vec4 v0x1339b58d0_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1339d9450;
T_43 ;
    %wait E_0x1339d9670;
    %load/vec4 v0x1339d9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1339d9790_0, 0, 32;
    %load/vec4 v0x1339d96d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1339d9790_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x1339d98c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339d9970_0, 4, 8;
    %load/vec4 v0x1339d9970_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1339d9790_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x1339d98c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339d9970_0, 4, 8;
    %load/vec4 v0x1339d9970_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1339d9790_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x1339d98c0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339d9970_0, 4, 16;
    %load/vec4 v0x1339d9970_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x1339d9790_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x1339d98c0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1339d9970_0, 4, 16;
    %load/vec4 v0x1339d9970_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1339d9790_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x1339d98c0_0;
    %store/vec4 v0x1339d9790_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1339dcc60;
T_44 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339dd430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x1339dd210_0;
    %assign/vec4 v0x1339dd2e0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x1339dcfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x1339dd380_0;
    %assign/vec4 v0x1339dd2e0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x1339dd0f0_0;
    %assign/vec4 v0x1339dd2e0_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1339db100;
T_45 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339db8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x1339db6c0_0;
    %assign/vec4 v0x1339db770_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x1339db480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x1339db820_0;
    %assign/vec4 v0x1339db770_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x1339db5a0_0;
    %assign/vec4 v0x1339db770_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1339d9e80;
T_46 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339da6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x1339da480_0;
    %assign/vec4 v0x1339da550_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1339da210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x1339da5f0_0;
    %assign/vec4 v0x1339da550_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x1339da360_0;
    %assign/vec4 v0x1339da550_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1339da7b0;
T_47 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339dafc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x1339dadc0_0;
    %assign/vec4 v0x1339dae90_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x1339dab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x1339daf20_0;
    %assign/vec4 v0x1339dae90_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x1339daca0_0;
    %assign/vec4 v0x1339dae90_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x1339db9f0;
T_48 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339dc200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x1339dbfe0_0;
    %assign/vec4 v0x1339dc0b0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x1339dbd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x1339dc150_0;
    %assign/vec4 v0x1339dc0b0_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x1339dbe80_0;
    %assign/vec4 v0x1339dc0b0_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1339dc380;
T_49 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339dcb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x1339dc930_0;
    %assign/vec4 v0x1339dca00_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1339dc6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x1339dca90_0;
    %assign/vec4 v0x1339dca00_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x1339dc810_0;
    %assign/vec4 v0x1339dca00_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1339dd550;
T_50 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x1339ddd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x1339ddb80_0;
    %assign/vec4 v0x1339ddc10_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x1339dd8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x1339ddca0_0;
    %assign/vec4 v0x1339ddc10_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x1339dd9e0_0;
    %assign/vec4 v0x1339ddc10_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1339dedc0;
T_51 ;
    %wait E_0x1339dc2e0;
    %load/vec4 v0x1339df410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1339df4e0_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v0x1339d9c40_0;
    %store/vec4 v0x1339df4e0_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v0x1339df1a0_0;
    %store/vec4 v0x1339df4e0_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v0x1339df0c0_0;
    %store/vec4 v0x1339df4e0_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v0x1339df300_0;
    %store/vec4 v0x1339df4e0_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1339bc840;
T_52 ;
    %wait E_0x1339bcb30;
    %load/vec4 v0x1339bcdf0_0;
    %load/vec4 v0x1339bcb90_0;
    %and;
    %load/vec4 v0x1339bcd60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1339bcd60_0;
    %load/vec4 v0x1339bcf60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1339bcec0_0, 0, 2;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x1339bcdf0_0;
    %load/vec4 v0x1339bccd0_0;
    %and;
    %load/vec4 v0x1339bcd60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1339bcd60_0;
    %load/vec4 v0x1339bcf60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1339bcec0_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1339bcec0_0, 0, 2;
T_52.3 ;
T_52.1 ;
    %load/vec4 v0x1339bcdf0_0;
    %load/vec4 v0x1339bcb90_0;
    %and;
    %load/vec4 v0x1339bcd60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1339bcd60_0;
    %load/vec4 v0x1339bd0c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1339bd010_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1339bd010_0, 0, 2;
T_52.5 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x1339bbef0;
T_53 ;
    %wait E_0x13396f980;
    %load/vec4 v0x1339bc350_0;
    %load/vec4 v0x1339bc1c0_0;
    %load/vec4 v0x1339bc4d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1339bc5a0_0, 0, 2;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1339bc440_0;
    %load/vec4 v0x1339bc1c0_0;
    %load/vec4 v0x1339bc4d0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1339bc2b0_0;
    %load/vec4 v0x1339bc4d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1339bc5a0_0, 0, 2;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1339bc5a0_0, 0, 2;
T_53.3 ;
T_53.1 ;
    %load/vec4 v0x1339bc350_0;
    %load/vec4 v0x1339bc1c0_0;
    %load/vec4 v0x1339bc630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1339bc6e0_0, 0, 2;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x1339bc440_0;
    %load/vec4 v0x1339bc1c0_0;
    %load/vec4 v0x1339bc630_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1339bc2b0_0;
    %load/vec4 v0x1339bc630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1339bc6e0_0, 0, 2;
    %jmp T_53.7;
T_53.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1339bc6e0_0, 0, 2;
T_53.7 ;
T_53.5 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x133952e00;
T_54 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1339449e0_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x1339449e0_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1339449e0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x133944a90, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1339449e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1339449e0_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 4 33 "$readmemh", "./test_codes/3_test_btype/rom_data.hex", v0x133944a90 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x13394a640;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13393e4e0_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x13394a640;
T_56 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x133922730_0, 0, 32;
T_56.0 ;
    %load/vec4 v0x133922730_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_56.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x133922730_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x1339227c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x133922730_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x133922730_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %vpi_call 5 41 "$readmemh", "./test_codes/3_test_btype/ram_data.hex", v0x1339227c0 {0 0 0};
    %vpi_func 5 42 "$fopen" 32, "ram3.txt", "w" {0 0 0};
    %store/vec4 v0x133922850_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x13394a640;
T_57 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x13393e690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x13393e730_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_57.2, 4;
    %load/vec4 v0x13393e570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.4, 4;
    %load/vec4 v0x133906840_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x133906700_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1339227c0, 4, 5;
    %jmp T_57.5;
T_57.4 ;
    %load/vec4 v0x13393e570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.6, 4;
    %load/vec4 v0x133906840_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x133906700_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1339227c0, 4, 5;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0x13393e570_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_57.8, 4;
    %load/vec4 v0x133906840_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x133906700_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1339227c0, 4, 5;
    %jmp T_57.9;
T_57.8 ;
    %load/vec4 v0x13393e570_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_57.10, 4;
    %load/vec4 v0x133906840_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x133906700_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1339227c0, 4, 5;
T_57.10 ;
T_57.9 ;
T_57.7 ;
T_57.5 ;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x13393e730_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_57.12, 4;
    %load/vec4 v0x13393e600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.14, 4;
    %load/vec4 v0x133906840_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x133906700_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1339227c0, 4, 5;
    %jmp T_57.15;
T_57.14 ;
    %load/vec4 v0x13393e600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.16, 4;
    %load/vec4 v0x133906840_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x133906700_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1339227c0, 4, 5;
T_57.16 ;
T_57.15 ;
    %jmp T_57.13;
T_57.12 ;
    %load/vec4 v0x13393e730_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_57.18, 4;
    %load/vec4 v0x133906840_0;
    %ix/getv 3, v0x133906700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1339227c0, 0, 4;
T_57.18 ;
T_57.13 ;
T_57.3 ;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x13394a640;
T_58 ;
    %wait E_0x13394a8b0;
    %load/vec4 v0x133922620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133922730_0, 0, 32;
T_58.2 ;
    %load/vec4 v0x133922730_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_58.3, 5;
    %vpi_call 5 152 "$fwrite", v0x133922850_0, "%8h\012", &A<v0x1339227c0, v0x133922730_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x133922730_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x133922730_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x133960540;
T_59 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x133960540 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x133960540;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339e41c0_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x133960540;
T_61 ;
    %delay 1, 0;
    %load/vec4 v0x1339e41c0_0;
    %inv;
    %store/vec4 v0x1339e41c0_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x133960540;
T_62 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339e42e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339e4250_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339e42e0_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1339e4250_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1339e4250_0, 0, 1;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_62;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "tb/tb_pipeline.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
