ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM5_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM5_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_TIM5_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM5 init function */
  30:Core/Src/tim.c **** void MX_TIM5_Init(void)
  31:Core/Src/tim.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 8BB0     		sub	sp, sp, #44
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 48
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 37 3 view .LVU1
  39              		.loc 1 37 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0693     		str	r3, [sp, #24]
  42 0008 0793     		str	r3, [sp, #28]
  43 000a 0893     		str	r3, [sp, #32]
  44 000c 0993     		str	r3, [sp, #36]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 38 3 is_stmt 1 view .LVU3
  46              		.loc 1 38 27 is_stmt 0 view .LVU4
  47 000e 0493     		str	r3, [sp, #16]
  48 0010 0593     		str	r3, [sp, #20]
  39:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
  49              		.loc 1 39 3 is_stmt 1 view .LVU5
  50              		.loc 1 39 22 is_stmt 0 view .LVU6
  51 0012 0093     		str	r3, [sp]
  52 0014 0193     		str	r3, [sp, #4]
  53 0016 0293     		str	r3, [sp, #8]
  54 0018 0393     		str	r3, [sp, #12]
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
  44:Core/Src/tim.c ****   htim5.Instance = TIM5;
  55              		.loc 1 44 3 is_stmt 1 view .LVU7
  56              		.loc 1 44 18 is_stmt 0 view .LVU8
  57 001a 2448     		ldr	r0, .L13
  58 001c 244A     		ldr	r2, .L13+4
  59 001e 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim5.Init.Prescaler = 71;
  60              		.loc 1 45 3 is_stmt 1 view .LVU9
  61              		.loc 1 45 24 is_stmt 0 view .LVU10
  62 0020 4722     		movs	r2, #71
  63 0022 4260     		str	r2, [r0, #4]
  46:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  64              		.loc 1 46 3 is_stmt 1 view .LVU11
  65              		.loc 1 46 26 is_stmt 0 view .LVU12
  66 0024 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim5.Init.Period = 65535;
  67              		.loc 1 47 3 is_stmt 1 view .LVU13
  68              		.loc 1 47 21 is_stmt 0 view .LVU14
ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 3


  69 0026 4FF6FF72 		movw	r2, #65535
  70 002a C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  71              		.loc 1 48 3 is_stmt 1 view .LVU15
  72              		.loc 1 48 28 is_stmt 0 view .LVU16
  73 002c 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  74              		.loc 1 49 3 is_stmt 1 view .LVU17
  75              		.loc 1 49 32 is_stmt 0 view .LVU18
  76 002e 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
  77              		.loc 1 50 3 is_stmt 1 view .LVU19
  78              		.loc 1 50 7 is_stmt 0 view .LVU20
  79 0030 FFF7FEFF 		bl	HAL_TIM_Base_Init
  80              	.LVL0:
  81              		.loc 1 50 6 view .LVU21
  82 0034 50BB     		cbnz	r0, .L8
  83              	.L2:
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  84              		.loc 1 54 3 is_stmt 1 view .LVU22
  85              		.loc 1 54 34 is_stmt 0 view .LVU23
  86 0036 4FF48053 		mov	r3, #4096
  87 003a 0693     		str	r3, [sp, #24]
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
  88              		.loc 1 55 3 is_stmt 1 view .LVU24
  89              		.loc 1 55 7 is_stmt 0 view .LVU25
  90 003c 06A9     		add	r1, sp, #24
  91 003e 1B48     		ldr	r0, .L13
  92 0040 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  93              	.LVL1:
  94              		.loc 1 55 6 view .LVU26
  95 0044 28BB     		cbnz	r0, .L9
  96              	.L3:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
  97              		.loc 1 59 3 is_stmt 1 view .LVU27
  98              		.loc 1 59 7 is_stmt 0 view .LVU28
  99 0046 1948     		ldr	r0, .L13
 100 0048 FFF7FEFF 		bl	HAL_TIM_IC_Init
 101              	.LVL2:
 102              		.loc 1 59 6 view .LVU29
 103 004c 20BB     		cbnz	r0, .L10
 104              	.L4:
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 105              		.loc 1 63 3 is_stmt 1 view .LVU30
 106              		.loc 1 63 37 is_stmt 0 view .LVU31
 107 004e 0023     		movs	r3, #0
 108 0050 0493     		str	r3, [sp, #16]
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 4


 109              		.loc 1 64 3 is_stmt 1 view .LVU32
 110              		.loc 1 64 33 is_stmt 0 view .LVU33
 111 0052 0593     		str	r3, [sp, #20]
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 112              		.loc 1 65 3 is_stmt 1 view .LVU34
 113              		.loc 1 65 7 is_stmt 0 view .LVU35
 114 0054 04A9     		add	r1, sp, #16
 115 0056 1548     		ldr	r0, .L13
 116 0058 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 117              	.LVL3:
 118              		.loc 1 65 6 view .LVU36
 119 005c F8B9     		cbnz	r0, .L11
 120              	.L5:
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 121              		.loc 1 69 3 is_stmt 1 view .LVU37
 122              		.loc 1 69 24 is_stmt 0 view .LVU38
 123 005e 0022     		movs	r2, #0
 124 0060 0092     		str	r2, [sp]
  70:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 125              		.loc 1 70 3 is_stmt 1 view .LVU39
 126              		.loc 1 70 25 is_stmt 0 view .LVU40
 127 0062 0123     		movs	r3, #1
 128 0064 0193     		str	r3, [sp, #4]
  71:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 129              		.loc 1 71 3 is_stmt 1 view .LVU41
 130              		.loc 1 71 25 is_stmt 0 view .LVU42
 131 0066 0292     		str	r2, [sp, #8]
  72:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 132              		.loc 1 72 3 is_stmt 1 view .LVU43
 133              		.loc 1 72 22 is_stmt 0 view .LVU44
 134 0068 0392     		str	r2, [sp, #12]
  73:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 135              		.loc 1 73 3 is_stmt 1 view .LVU45
 136              		.loc 1 73 7 is_stmt 0 view .LVU46
 137 006a 6946     		mov	r1, sp
 138 006c 0F48     		ldr	r0, .L13
 139 006e FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 140              	.LVL4:
 141              		.loc 1 73 6 view .LVU47
 142 0072 B8B9     		cbnz	r0, .L12
 143              	.L6:
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****     Error_Handler();
  76:Core/Src/tim.c ****   }
  77:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
  78:Core/Src/tim.c ****   __HAL_TIM_ENABLE_IT(&htim5, TIM_IT_UPDATE);
 144              		.loc 1 78 3 is_stmt 1 view .LVU48
 145 0074 0D48     		ldr	r0, .L13
 146 0076 0268     		ldr	r2, [r0]
 147 0078 D368     		ldr	r3, [r2, #12]
 148 007a 43F00103 		orr	r3, r3, #1
 149 007e D360     		str	r3, [r2, #12]
  79:Core/Src/tim.c ****   HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 150              		.loc 1 79 3 view .LVU49
ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 5


 151 0080 0021     		movs	r1, #0
 152 0082 FFF7FEFF 		bl	HAL_TIM_IC_Start_IT
 153              	.LVL5:
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c **** }
 154              		.loc 1 83 1 is_stmt 0 view .LVU50
 155 0086 0BB0     		add	sp, sp, #44
 156              	.LCFI2:
 157              		.cfi_remember_state
 158              		.cfi_def_cfa_offset 4
 159              		@ sp needed
 160 0088 5DF804FB 		ldr	pc, [sp], #4
 161              	.L8:
 162              	.LCFI3:
 163              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 164              		.loc 1 52 5 is_stmt 1 view .LVU51
 165 008c FFF7FEFF 		bl	Error_Handler
 166              	.LVL6:
 167 0090 D1E7     		b	.L2
 168              	.L9:
  57:Core/Src/tim.c ****   }
 169              		.loc 1 57 5 view .LVU52
 170 0092 FFF7FEFF 		bl	Error_Handler
 171              	.LVL7:
 172 0096 D6E7     		b	.L3
 173              	.L10:
  61:Core/Src/tim.c ****   }
 174              		.loc 1 61 5 view .LVU53
 175 0098 FFF7FEFF 		bl	Error_Handler
 176              	.LVL8:
 177 009c D7E7     		b	.L4
 178              	.L11:
  67:Core/Src/tim.c ****   }
 179              		.loc 1 67 5 view .LVU54
 180 009e FFF7FEFF 		bl	Error_Handler
 181              	.LVL9:
 182 00a2 DCE7     		b	.L5
 183              	.L12:
  75:Core/Src/tim.c ****   }
 184              		.loc 1 75 5 view .LVU55
 185 00a4 FFF7FEFF 		bl	Error_Handler
 186              	.LVL10:
 187 00a8 E4E7     		b	.L6
 188              	.L14:
 189 00aa 00BF     		.align	2
 190              	.L13:
 191 00ac 00000000 		.word	.LANCHOR0
 192 00b0 000C0040 		.word	1073744896
 193              		.cfi_endproc
 194              	.LFE65:
 196              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 197              		.align	1
 198              		.global	HAL_TIM_Base_MspInit
 199              		.syntax unified
ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 6


 200              		.thumb
 201              		.thumb_func
 203              	HAL_TIM_Base_MspInit:
 204              	.LVL11:
 205              	.LFB66:
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  86:Core/Src/tim.c **** {
 206              		.loc 1 86 1 view -0
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 24
 209              		@ frame_needed = 0, uses_anonymous_args = 0
 210              		.loc 1 86 1 is_stmt 0 view .LVU57
 211 0000 10B5     		push	{r4, lr}
 212              	.LCFI4:
 213              		.cfi_def_cfa_offset 8
 214              		.cfi_offset 4, -8
 215              		.cfi_offset 14, -4
 216 0002 86B0     		sub	sp, sp, #24
 217              	.LCFI5:
 218              		.cfi_def_cfa_offset 32
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 219              		.loc 1 88 3 is_stmt 1 view .LVU58
 220              		.loc 1 88 20 is_stmt 0 view .LVU59
 221 0004 0023     		movs	r3, #0
 222 0006 0293     		str	r3, [sp, #8]
 223 0008 0393     		str	r3, [sp, #12]
 224 000a 0493     		str	r3, [sp, #16]
 225 000c 0593     		str	r3, [sp, #20]
  89:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM5)
 226              		.loc 1 89 3 is_stmt 1 view .LVU60
 227              		.loc 1 89 20 is_stmt 0 view .LVU61
 228 000e 0268     		ldr	r2, [r0]
 229              		.loc 1 89 5 view .LVU62
 230 0010 144B     		ldr	r3, .L19
 231 0012 9A42     		cmp	r2, r3
 232 0014 01D0     		beq	.L18
 233              	.LVL12:
 234              	.L15:
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
  94:Core/Src/tim.c ****     /* TIM5 clock enable */
  95:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
  99:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 100:Core/Src/tim.c ****     */
 101:Core/Src/tim.c ****     GPIO_InitStruct.Pin = WK_UP_Pin;
 102:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 103:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 104:Core/Src/tim.c ****     HAL_GPIO_Init(WK_UP_GPIO_Port, &GPIO_InitStruct);
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****     /* TIM5 interrupt Init */
ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 7


 107:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM5_IRQn, 1, 0);
 108:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 109:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 112:Core/Src/tim.c ****   }
 113:Core/Src/tim.c **** }
 235              		.loc 1 113 1 view .LVU63
 236 0016 06B0     		add	sp, sp, #24
 237              	.LCFI6:
 238              		.cfi_remember_state
 239              		.cfi_def_cfa_offset 8
 240              		@ sp needed
 241 0018 10BD     		pop	{r4, pc}
 242              	.LVL13:
 243              	.L18:
 244              	.LCFI7:
 245              		.cfi_restore_state
  95:Core/Src/tim.c **** 
 246              		.loc 1 95 5 is_stmt 1 view .LVU64
 247              	.LBB2:
  95:Core/Src/tim.c **** 
 248              		.loc 1 95 5 view .LVU65
  95:Core/Src/tim.c **** 
 249              		.loc 1 95 5 view .LVU66
 250 001a 03F50133 		add	r3, r3, #132096
 251 001e DA69     		ldr	r2, [r3, #28]
 252 0020 42F00802 		orr	r2, r2, #8
 253 0024 DA61     		str	r2, [r3, #28]
  95:Core/Src/tim.c **** 
 254              		.loc 1 95 5 view .LVU67
 255 0026 DA69     		ldr	r2, [r3, #28]
 256 0028 02F00802 		and	r2, r2, #8
 257 002c 0092     		str	r2, [sp]
  95:Core/Src/tim.c **** 
 258              		.loc 1 95 5 view .LVU68
 259 002e 009A     		ldr	r2, [sp]
 260              	.LBE2:
  95:Core/Src/tim.c **** 
 261              		.loc 1 95 5 view .LVU69
  97:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 262              		.loc 1 97 5 view .LVU70
 263              	.LBB3:
  97:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 264              		.loc 1 97 5 view .LVU71
  97:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 265              		.loc 1 97 5 view .LVU72
 266 0030 9A69     		ldr	r2, [r3, #24]
 267 0032 42F00402 		orr	r2, r2, #4
 268 0036 9A61     		str	r2, [r3, #24]
  97:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 269              		.loc 1 97 5 view .LVU73
 270 0038 9B69     		ldr	r3, [r3, #24]
 271 003a 03F00403 		and	r3, r3, #4
 272 003e 0193     		str	r3, [sp, #4]
  97:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 273              		.loc 1 97 5 view .LVU74
ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 8


 274 0040 019B     		ldr	r3, [sp, #4]
 275              	.LBE3:
  97:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 276              		.loc 1 97 5 view .LVU75
 101:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 277              		.loc 1 101 5 view .LVU76
 101:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 278              		.loc 1 101 25 is_stmt 0 view .LVU77
 279 0042 0124     		movs	r4, #1
 280 0044 0294     		str	r4, [sp, #8]
 102:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 281              		.loc 1 102 5 is_stmt 1 view .LVU78
 103:Core/Src/tim.c ****     HAL_GPIO_Init(WK_UP_GPIO_Port, &GPIO_InitStruct);
 282              		.loc 1 103 5 view .LVU79
 103:Core/Src/tim.c ****     HAL_GPIO_Init(WK_UP_GPIO_Port, &GPIO_InitStruct);
 283              		.loc 1 103 26 is_stmt 0 view .LVU80
 284 0046 0223     		movs	r3, #2
 285 0048 0493     		str	r3, [sp, #16]
 104:Core/Src/tim.c **** 
 286              		.loc 1 104 5 is_stmt 1 view .LVU81
 287 004a 02A9     		add	r1, sp, #8
 288 004c 0648     		ldr	r0, .L19+4
 289              	.LVL14:
 104:Core/Src/tim.c **** 
 290              		.loc 1 104 5 is_stmt 0 view .LVU82
 291 004e FFF7FEFF 		bl	HAL_GPIO_Init
 292              	.LVL15:
 107:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 293              		.loc 1 107 5 is_stmt 1 view .LVU83
 294 0052 0022     		movs	r2, #0
 295 0054 2146     		mov	r1, r4
 296 0056 3220     		movs	r0, #50
 297 0058 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 298              	.LVL16:
 108:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 299              		.loc 1 108 5 view .LVU84
 300 005c 3220     		movs	r0, #50
 301 005e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 302              	.LVL17:
 303              		.loc 1 113 1 is_stmt 0 view .LVU85
 304 0062 D8E7     		b	.L15
 305              	.L20:
 306              		.align	2
 307              	.L19:
 308 0064 000C0040 		.word	1073744896
 309 0068 00080140 		.word	1073809408
 310              		.cfi_endproc
 311              	.LFE66:
 313              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 314              		.align	1
 315              		.global	HAL_TIM_Base_MspDeInit
 316              		.syntax unified
 317              		.thumb
 318              		.thumb_func
 320              	HAL_TIM_Base_MspDeInit:
 321              	.LVL18:
 322              	.LFB67:
ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 9


 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 116:Core/Src/tim.c **** {
 323              		.loc 1 116 1 is_stmt 1 view -0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 0
 326              		@ frame_needed = 0, uses_anonymous_args = 0
 327              		.loc 1 116 1 is_stmt 0 view .LVU87
 328 0000 08B5     		push	{r3, lr}
 329              	.LCFI8:
 330              		.cfi_def_cfa_offset 8
 331              		.cfi_offset 3, -8
 332              		.cfi_offset 14, -4
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM5)
 333              		.loc 1 118 3 is_stmt 1 view .LVU88
 334              		.loc 1 118 20 is_stmt 0 view .LVU89
 335 0002 0268     		ldr	r2, [r0]
 336              		.loc 1 118 5 view .LVU90
 337 0004 084B     		ldr	r3, .L25
 338 0006 9A42     		cmp	r2, r3
 339 0008 00D0     		beq	.L24
 340              	.LVL19:
 341              	.L21:
 119:Core/Src/tim.c ****   {
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 123:Core/Src/tim.c ****     /* Peripheral clock disable */
 124:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 127:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 128:Core/Src/tim.c ****     */
 129:Core/Src/tim.c ****     HAL_GPIO_DeInit(WK_UP_GPIO_Port, WK_UP_Pin);
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c ****     /* TIM5 interrupt Deinit */
 132:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM5_IRQn);
 133:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 136:Core/Src/tim.c ****   }
 137:Core/Src/tim.c **** }
 342              		.loc 1 137 1 view .LVU91
 343 000a 08BD     		pop	{r3, pc}
 344              	.LVL20:
 345              	.L24:
 124:Core/Src/tim.c **** 
 346              		.loc 1 124 5 is_stmt 1 view .LVU92
 347 000c 074A     		ldr	r2, .L25+4
 348 000e D369     		ldr	r3, [r2, #28]
 349 0010 23F00803 		bic	r3, r3, #8
 350 0014 D361     		str	r3, [r2, #28]
 129:Core/Src/tim.c **** 
 351              		.loc 1 129 5 view .LVU93
 352 0016 0121     		movs	r1, #1
 353 0018 0548     		ldr	r0, .L25+8
ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 10


 354              	.LVL21:
 129:Core/Src/tim.c **** 
 355              		.loc 1 129 5 is_stmt 0 view .LVU94
 356 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 357              	.LVL22:
 132:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 358              		.loc 1 132 5 is_stmt 1 view .LVU95
 359 001e 3220     		movs	r0, #50
 360 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 361              	.LVL23:
 362              		.loc 1 137 1 is_stmt 0 view .LVU96
 363 0024 F1E7     		b	.L21
 364              	.L26:
 365 0026 00BF     		.align	2
 366              	.L25:
 367 0028 000C0040 		.word	1073744896
 368 002c 00100240 		.word	1073876992
 369 0030 00080140 		.word	1073809408
 370              		.cfi_endproc
 371              	.LFE67:
 373              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 374              		.align	1
 375              		.global	HAL_TIM_PeriodElapsedCallback
 376              		.syntax unified
 377              		.thumb
 378              		.thumb_func
 380              	HAL_TIM_PeriodElapsedCallback:
 381              	.LVL24:
 382              	.LFB68:
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c **** /* USER CODE BEGIN 1 */
 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c **** uint8_t TIM5CH1_CAP_STA = 0;
 142:Core/Src/tim.c **** uint16_t TIM5CH1_CAP_VAL = 0;
 143:Core/Src/tim.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 144:Core/Src/tim.c **** {
 383              		.loc 1 144 1 is_stmt 1 view -0
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 0
 386              		@ frame_needed = 0, uses_anonymous_args = 0
 387              		@ link register save eliminated.
 145:Core/Src/tim.c ****   if (htim->Instance == TIM5)
 388              		.loc 1 145 3 view .LVU98
 389              		.loc 1 145 11 is_stmt 0 view .LVU99
 390 0000 0268     		ldr	r2, [r0]
 391              		.loc 1 145 6 view .LVU100
 392 0002 134B     		ldr	r3, .L32
 393 0004 9A42     		cmp	r2, r3
 394 0006 00D0     		beq	.L30
 395              	.L27:
 146:Core/Src/tim.c ****   {
 147:Core/Src/tim.c ****     if ((TIM5CH1_CAP_STA & 0x80) == 0) /*ËøòÊ≤°ÊàêÂäüÊçïËé∑*/
 148:Core/Src/tim.c ****     {
 149:Core/Src/tim.c ****       if (TIM5CH1_CAP_STA & 0x40) /*Â∑≤ÁªèÊçïËé∑Âà∞È´òÁîµÂπ≥*/
 150:Core/Src/tim.c ****       {
 151:Core/Src/tim.c ****         if ((TIM5CH1_CAP_STA & 0x3F) == 0x3F) /*È´òÁîµÂπ≥Â§™Èï?*/
 152:Core/Src/tim.c ****         {
ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 11


 153:Core/Src/tim.c ****           TIM_RESET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1);                      /*Ê∏ÖÈô§ÂéüÊù•ÁöÑË
 154:Core/Src/tim.c ****           TIM_SET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1, TIM_ICPOLARITY_RISING); /*ËÆæÁΩÆ‰∏∫‰∏äÂçáÊ
 155:Core/Src/tim.c ****           TIM5CH1_CAP_STA |= 0x80;                                               /*Ê†áËÆ∞ÊàêÂäüÊçïË
 156:Core/Src/tim.c ****           TIM5CH1_CAP_VAL = 0xFFFF;
 157:Core/Src/tim.c ****         }
 158:Core/Src/tim.c ****         else
 159:Core/Src/tim.c ****         {
 160:Core/Src/tim.c ****           TIM5CH1_CAP_STA++;
 161:Core/Src/tim.c ****         }
 162:Core/Src/tim.c ****       }
 163:Core/Src/tim.c ****     }
 164:Core/Src/tim.c ****   }
 165:Core/Src/tim.c **** }
 396              		.loc 1 165 1 view .LVU101
 397 0008 7047     		bx	lr
 398              	.L30:
 147:Core/Src/tim.c ****     {
 399              		.loc 1 147 5 is_stmt 1 view .LVU102
 147:Core/Src/tim.c ****     {
 400              		.loc 1 147 34 is_stmt 0 view .LVU103
 401 000a 124B     		ldr	r3, .L32+4
 402 000c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 403 000e 93F90030 		ldrsb	r3, [r3]
 147:Core/Src/tim.c ****     {
 404              		.loc 1 147 8 view .LVU104
 405 0012 002B     		cmp	r3, #0
 406 0014 F8DB     		blt	.L27
 149:Core/Src/tim.c ****       {
 407              		.loc 1 149 7 is_stmt 1 view .LVU105
 149:Core/Src/tim.c ****       {
 408              		.loc 1 149 10 is_stmt 0 view .LVU106
 409 0016 12F0400F 		tst	r2, #64
 410 001a F5D0     		beq	.L27
 151:Core/Src/tim.c ****         {
 411              		.loc 1 151 9 is_stmt 1 view .LVU107
 151:Core/Src/tim.c ****         {
 412              		.loc 1 151 12 is_stmt 0 view .LVU108
 413 001c 02F03F03 		and	r3, r2, #63
 414 0020 3F2B     		cmp	r3, #63
 415 0022 03D0     		beq	.L31
 160:Core/Src/tim.c ****         }
 416              		.loc 1 160 11 is_stmt 1 view .LVU109
 160:Core/Src/tim.c ****         }
 417              		.loc 1 160 26 is_stmt 0 view .LVU110
 418 0024 0132     		adds	r2, r2, #1
 419 0026 0B4B     		ldr	r3, .L32+4
 420 0028 1A70     		strb	r2, [r3]
 421              		.loc 1 165 1 view .LVU111
 422 002a EDE7     		b	.L27
 423              	.L31:
 153:Core/Src/tim.c ****           TIM_SET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1, TIM_ICPOLARITY_RISING); /*ËÆæÁΩÆ‰∏∫‰∏äÂçáÊ
 424              		.loc 1 153 11 is_stmt 1 view .LVU112
 425 002c 0A4B     		ldr	r3, .L32+8
 426 002e 1B68     		ldr	r3, [r3]
 427 0030 196A     		ldr	r1, [r3, #32]
 428 0032 21F00A01 		bic	r1, r1, #10
 429 0036 1962     		str	r1, [r3, #32]
ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 12


 154:Core/Src/tim.c ****           TIM5CH1_CAP_STA |= 0x80;                                               /*Ê†áËÆ∞ÊàêÂäüÊçïË
 430              		.loc 1 154 11 view .LVU113
 431 0038 196A     		ldr	r1, [r3, #32]
 432 003a 1962     		str	r1, [r3, #32]
 155:Core/Src/tim.c ****           TIM5CH1_CAP_VAL = 0xFFFF;
 433              		.loc 1 155 11 view .LVU114
 155:Core/Src/tim.c ****           TIM5CH1_CAP_VAL = 0xFFFF;
 434              		.loc 1 155 27 is_stmt 0 view .LVU115
 435 003c 62F07F02 		orn	r2, r2, #127
 436 0040 044B     		ldr	r3, .L32+4
 437 0042 1A70     		strb	r2, [r3]
 156:Core/Src/tim.c ****         }
 438              		.loc 1 156 11 is_stmt 1 view .LVU116
 156:Core/Src/tim.c ****         }
 439              		.loc 1 156 27 is_stmt 0 view .LVU117
 440 0044 054B     		ldr	r3, .L32+12
 441 0046 4FF6FF72 		movw	r2, #65535
 442 004a 1A80     		strh	r2, [r3]	@ movhi
 443 004c 7047     		bx	lr
 444              	.L33:
 445 004e 00BF     		.align	2
 446              	.L32:
 447 0050 000C0040 		.word	1073744896
 448 0054 00000000 		.word	.LANCHOR1
 449 0058 00000000 		.word	.LANCHOR0
 450 005c 00000000 		.word	.LANCHOR2
 451              		.cfi_endproc
 452              	.LFE68:
 454              		.section	.text.HAL_TIM_IC_CaptureCallback,"ax",%progbits
 455              		.align	1
 456              		.global	HAL_TIM_IC_CaptureCallback
 457              		.syntax unified
 458              		.thumb
 459              		.thumb_func
 461              	HAL_TIM_IC_CaptureCallback:
 462              	.LVL25:
 463              	.LFB69:
 166:Core/Src/tim.c **** 
 167:Core/Src/tim.c **** //ËæìÂÖ•ÊçïËé∑‰∏≠Êñ≠ÂõûË∞ÉÂáΩÊï∞
 168:Core/Src/tim.c **** void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 169:Core/Src/tim.c **** {
 464              		.loc 1 169 1 is_stmt 1 view -0
 465              		.cfi_startproc
 466              		@ args = 0, pretend = 0, frame = 0
 467              		@ frame_needed = 0, uses_anonymous_args = 0
 170:Core/Src/tim.c ****   if (htim->Instance == TIM5)
 468              		.loc 1 170 3 view .LVU119
 469              		.loc 1 170 11 is_stmt 0 view .LVU120
 470 0000 0268     		ldr	r2, [r0]
 471              		.loc 1 170 6 view .LVU121
 472 0002 1A4B     		ldr	r3, .L43
 473 0004 9A42     		cmp	r2, r3
 474 0006 00D0     		beq	.L41
 475              	.L38:
 476 0008 7047     		bx	lr
 477              	.L41:
 171:Core/Src/tim.c ****   {
ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 13


 172:Core/Src/tim.c ****     if ((TIM5CH1_CAP_STA & 0X80) == 0)
 478              		.loc 1 172 5 is_stmt 1 view .LVU122
 479              		.loc 1 172 34 is_stmt 0 view .LVU123
 480 000a 194B     		ldr	r3, .L43+4
 481 000c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 482 000e 93F90030 		ldrsb	r3, [r3]
 483              		.loc 1 172 8 view .LVU124
 484 0012 002B     		cmp	r3, #0
 485 0014 F8DB     		blt	.L38
 173:Core/Src/tim.c ****     { // ËøòÊú™ÊàêÂäüÊçïËé∑
 174:Core/Src/tim.c ****       if (TIM5CH1_CAP_STA & 0X40)
 486              		.loc 1 174 7 is_stmt 1 view .LVU125
 487              		.loc 1 174 10 is_stmt 0 view .LVU126
 488 0016 12F0400F 		tst	r2, #64
 489 001a 12D1     		bne	.L42
 175:Core/Src/tim.c ****       {                          
 176:Core/Src/tim.c ****         TIM5CH1_CAP_STA |= 0X80; // Ê†áËÆ∞‰∏∫ÂÆåÊàê‰∏ÄÊ¨°È´òÁîµÂπ≥ÊçïËé∑
 177:Core/Src/tim.c ****         TIM5CH1_CAP_VAL = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_1);    // Ëé∑ÂèñÂΩìÂâçÁöÑËÆ
 178:Core/Src/tim.c ****         TIM_RESET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1);                      // Ê∏ÖÈô§ÂéüÊù•ÁöÑËÆ
 179:Core/Src/tim.c ****         TIM_SET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1, TIM_ICPOLARITY_RISING); // ËÆæÁΩÆ‰∏äÂçáÊ≤øÊç
 180:Core/Src/tim.c ****       }
 181:Core/Src/tim.c ****       else
 182:Core/Src/tim.c ****       {
 183:Core/Src/tim.c ****         TIM5CH1_CAP_STA = 0;
 490              		.loc 1 183 9 is_stmt 1 view .LVU127
 491              		.loc 1 183 25 is_stmt 0 view .LVU128
 492 001c 144B     		ldr	r3, .L43+4
 493 001e 0022     		movs	r2, #0
 494 0020 1A70     		strb	r2, [r3]
 184:Core/Src/tim.c ****         TIM5CH1_CAP_VAL = 0;
 495              		.loc 1 184 9 is_stmt 1 view .LVU129
 496              		.loc 1 184 25 is_stmt 0 view .LVU130
 497 0022 1449     		ldr	r1, .L43+8
 498 0024 0A80     		strh	r2, [r1]	@ movhi
 185:Core/Src/tim.c ****         TIM5CH1_CAP_STA |= 0X40;                                                // Ê†áËÆ∞ÊçïËé∑Âà∞‰
 499              		.loc 1 185 9 is_stmt 1 view .LVU131
 500              		.loc 1 185 25 is_stmt 0 view .LVU132
 501 0026 4021     		movs	r1, #64
 502 0028 1970     		strb	r1, [r3]
 186:Core/Src/tim.c ****         __HAL_TIM_SET_COUNTER(&htim5, 0);                                       // ËÆ°Êï∞Âô®ÔøΩ?ÔøΩ
 503              		.loc 1 186 9 is_stmt 1 view .LVU133
 504 002a 134B     		ldr	r3, .L43+12
 505 002c 1B68     		ldr	r3, [r3]
 506 002e 5A62     		str	r2, [r3, #36]
 187:Core/Src/tim.c ****         TIM_RESET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1);                       // Ê∏ÖÈô§ÂéüÊù•ÁöÑË
 507              		.loc 1 187 9 view .LVU134
 508 0030 1A6A     		ldr	r2, [r3, #32]
 509 0032 22F00A02 		bic	r2, r2, #10
 510 0036 1A62     		str	r2, [r3, #32]
 188:Core/Src/tim.c ****         TIM_SET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1, TIM_ICPOLARITY_FALLING); // ËÆæÁΩÆ‰∏ãÈôçÊ≤øÊ
 511              		.loc 1 188 9 view .LVU135
 512 0038 1A6A     		ldr	r2, [r3, #32]
 513 003a 42F00202 		orr	r2, r2, #2
 514 003e 1A62     		str	r2, [r3, #32]
 189:Core/Src/tim.c ****       }
 190:Core/Src/tim.c ****     }
 191:Core/Src/tim.c ****   }
ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 14


 192:Core/Src/tim.c **** }
 515              		.loc 1 192 1 is_stmt 0 view .LVU136
 516 0040 7047     		bx	lr
 517              	.L42:
 169:Core/Src/tim.c ****   if (htim->Instance == TIM5)
 518              		.loc 1 169 1 view .LVU137
 519 0042 10B5     		push	{r4, lr}
 520              	.LCFI9:
 521              		.cfi_def_cfa_offset 8
 522              		.cfi_offset 4, -8
 523              		.cfi_offset 14, -4
 176:Core/Src/tim.c ****         TIM5CH1_CAP_VAL = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_1);    // Ëé∑ÂèñÂΩìÂâçÁöÑËÆ
 524              		.loc 1 176 9 is_stmt 1 view .LVU138
 176:Core/Src/tim.c ****         TIM5CH1_CAP_VAL = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_1);    // Ëé∑ÂèñÂΩìÂâçÁöÑËÆ
 525              		.loc 1 176 25 is_stmt 0 view .LVU139
 526 0044 62F07F02 		orn	r2, r2, #127
 527 0048 094B     		ldr	r3, .L43+4
 528 004a 1A70     		strb	r2, [r3]
 177:Core/Src/tim.c ****         TIM_RESET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1);                      // Ê∏ÖÈô§ÂéüÊù•ÁöÑËÆ
 529              		.loc 1 177 9 is_stmt 1 view .LVU140
 177:Core/Src/tim.c ****         TIM_RESET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1);                      // Ê∏ÖÈô§ÂéüÊù•ÁöÑËÆ
 530              		.loc 1 177 27 is_stmt 0 view .LVU141
 531 004c 0A4C     		ldr	r4, .L43+12
 532 004e 0021     		movs	r1, #0
 533 0050 2046     		mov	r0, r4
 534              	.LVL26:
 177:Core/Src/tim.c ****         TIM_RESET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1);                      // Ê∏ÖÈô§ÂéüÊù•ÁöÑËÆ
 535              		.loc 1 177 27 view .LVU142
 536 0052 FFF7FEFF 		bl	HAL_TIM_ReadCapturedValue
 537              	.LVL27:
 177:Core/Src/tim.c ****         TIM_RESET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1);                      // Ê∏ÖÈô§ÂéüÊù•ÁöÑËÆ
 538              		.loc 1 177 25 view .LVU143
 539 0056 074B     		ldr	r3, .L43+8
 540 0058 1880     		strh	r0, [r3]	@ movhi
 178:Core/Src/tim.c ****         TIM_SET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1, TIM_ICPOLARITY_RISING); // ËÆæÁΩÆ‰∏äÂçáÊ≤øÊç
 541              		.loc 1 178 9 is_stmt 1 view .LVU144
 542 005a 2368     		ldr	r3, [r4]
 543 005c 1A6A     		ldr	r2, [r3, #32]
 544 005e 22F00A02 		bic	r2, r2, #10
 545 0062 1A62     		str	r2, [r3, #32]
 179:Core/Src/tim.c ****       }
 546              		.loc 1 179 9 view .LVU145
 547 0064 1A6A     		ldr	r2, [r3, #32]
 548 0066 1A62     		str	r2, [r3, #32]
 549              		.loc 1 192 1 is_stmt 0 view .LVU146
 550 0068 10BD     		pop	{r4, pc}
 551              	.L44:
 552 006a 00BF     		.align	2
 553              	.L43:
 554 006c 000C0040 		.word	1073744896
 555 0070 00000000 		.word	.LANCHOR1
 556 0074 00000000 		.word	.LANCHOR2
 557 0078 00000000 		.word	.LANCHOR0
 558              		.cfi_endproc
 559              	.LFE69:
 561              		.global	TIM5CH1_CAP_VAL
 562              		.global	TIM5CH1_CAP_STA
ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 15


 563              		.global	htim5
 564              		.section	.bss.TIM5CH1_CAP_STA,"aw",%nobits
 565              		.set	.LANCHOR1,. + 0
 568              	TIM5CH1_CAP_STA:
 569 0000 00       		.space	1
 570              		.section	.bss.TIM5CH1_CAP_VAL,"aw",%nobits
 571              		.align	1
 572              		.set	.LANCHOR2,. + 0
 575              	TIM5CH1_CAP_VAL:
 576 0000 0000     		.space	2
 577              		.section	.bss.htim5,"aw",%nobits
 578              		.align	2
 579              		.set	.LANCHOR0,. + 0
 582              	htim5:
 583 0000 00000000 		.space	72
 583      00000000 
 583      00000000 
 583      00000000 
 583      00000000 
 584              		.text
 585              	.Letext0:
 586              		.file 2 "c:\\env\\tools\\gnu_gcc\\arm_gcc\\mingw\\arm-none-eabi\\include\\machine\\_default_types.
 587              		.file 3 "c:\\env\\tools\\gnu_gcc\\arm_gcc\\mingw\\arm-none-eabi\\include\\sys\\_stdint.h"
 588              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 589              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 590              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 591              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 592              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 593              		.file 9 "Core/Inc/tim.h"
 594              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 595              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 596              		.file 12 "Core/Inc/main.h"
ARM GAS  C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:18     .text.MX_TIM5_Init:00000000 $t
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:24     .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:191    .text.MX_TIM5_Init:000000ac $d
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:197    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:203    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:308    .text.HAL_TIM_Base_MspInit:00000064 $d
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:314    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:320    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:367    .text.HAL_TIM_Base_MspDeInit:00000028 $d
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:374    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:380    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:447    .text.HAL_TIM_PeriodElapsedCallback:00000050 $d
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:455    .text.HAL_TIM_IC_CaptureCallback:00000000 $t
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:461    .text.HAL_TIM_IC_CaptureCallback:00000000 HAL_TIM_IC_CaptureCallback
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:554    .text.HAL_TIM_IC_CaptureCallback:0000006c $d
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:575    .bss.TIM5CH1_CAP_VAL:00000000 TIM5CH1_CAP_VAL
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:568    .bss.TIM5CH1_CAP_STA:00000000 TIM5CH1_CAP_STA
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:582    .bss.htim5:00000000 htim5
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:569    .bss.TIM5CH1_CAP_STA:00000000 $d
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:571    .bss.TIM5CH1_CAP_VAL:00000000 $d
C:\Users\15892\AppData\Local\Temp\cc3tYlRj.s:578    .bss.htim5:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_IC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_IC_ConfigChannel
HAL_TIM_IC_Start_IT
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
HAL_TIM_ReadCapturedValue
