read -sv run_verilog_mid/adder_32b_9_80_1dd2e01af1ab53428ef39f1860eb65cc.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_80_1dd2e01af1ab53428ef39f1860eb65cc_yosys.v
