[00:000:387:529] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:550:909] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:614:672] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:659:477] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:000:702:440] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:000:813:020] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:000:888:606] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:969:520] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:080:280] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:001:147:190] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:001:201:195] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:001:276:818] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: add
[00:001:338:989] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 86
[00:001:454:600] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:512:783] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:627:855] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:001:722:833] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:001:794:066] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:001:876:097] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:001:966:792] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:036:848] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:002:111:787] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:002:204:343] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:002:282:510] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:002:365:219] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:002:449:944] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:002:514:552] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:002:576:403] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:404:539] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:572:355] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with data at 0
[00:000:633:779] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:673:251] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:712:003] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:000:754:940] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:792:516] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:830:954] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with data at 0
[00:000:869:003] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:940:063] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:000:979:667] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:053:326] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:112:472] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:187:573] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:251:933] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with data at 2
[00:001:302:692] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR
[00:001:395:304] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:001:467:538] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:515:214] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:001:575:776] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:001:666:995] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:752:270] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:001:840:041] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:001:914:290] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:004:263] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with data at 1
[00:002:085:904] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:187:253] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:002:269:994] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:002:345:766] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:002:424:641] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:002:508:587] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:599:649] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:678:438] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with data at 4
[00:002:772:385] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR
[00:002:851:169] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:002:947:507] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:003:027:990] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:003:116:362] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:217:945] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loaded MDR
[00:003:303:028] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:381:745] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:003:477:681] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:003:541:510] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with data at 2
[00:003:605:371] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR
[00:003:654:068] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:003:716:330] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:003:784:081] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:003:877:275] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:003:969:133] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR
[00:004:049:205] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:004:127:931] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:004:225:941] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:330:301] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:448:756] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:496:674] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:540:071] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:582:500] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:000:626:096] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:667:796] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:711:068] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:754:089] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:796:299] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:000:839:321] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:000:933:557] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:018:257] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:090:103] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:179:031] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:244:961] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR
[00:001:327:738] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:001:391:880] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:001:477:277] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:549:907] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:001:633:880] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:001:698:145] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:779:478] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:001:842:469] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:001:926:972] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:001:069] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:052:566] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:002:102:178] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:002:153:920] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:002:199:877] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:002:284:275] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:348:301] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:429:548] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:501:905] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR
[00:002:588:947] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:002:659:941] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:002:743:165] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:002:808:280] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:002:888:966] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loaded MDR
[00:002:953:113] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:036:081] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:003:107:452] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:003:158:533] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:003:209:385] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR
[00:003:258:369] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:003:307:332] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:003:356:293] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:003:421:424] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:003:477:065] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR
[00:003:530:996] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:003:583:109] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:003:689:319] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:387:865] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:543:403] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:628:573] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:699:122] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:769:520] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:000:828:814] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:883:859] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:938:211] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:991:644] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:001:044:766] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:001:098:694] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:159:540] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:214:832] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:562:299] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:634:505] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:734:022] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR
[00:001:793:678] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:001:853:771] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:001:917:377] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:001:990:538] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:052:052] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:113:293] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR
[00:002:175:951] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:233:261] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:321:635] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:397:868] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:461:691] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:002:523:758] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:002:583:464] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:002:649:498] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:712:095] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:922:717] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:002:965:416] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:003:007:971] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR
[00:003:077:196] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:003:149:497] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:003:234:734] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:308:051] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loading MDR
[00:003:378:334] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:461:367] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loaded MDR
[00:003:539:384] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:003:599:275] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:003:662:996] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:003:723:272] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR
[00:003:783:325] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:003:846:073] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:004:039:855] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:004:086:930] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:004:154:989] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR
[00:004:207:554] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:004:259:496] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:004:312:034] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:355:260] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:521:432] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:586:347] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x561639f7e7f4
[00:000:626:689] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:675:507] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x561639f7e7f4
[00:000:717:558] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:754:974] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:792:470] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:830:732] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x561639f7e7f4
[00:000:871:091] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:000:909:875] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:000:981:525] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:089:882] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:191:030] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:304:746] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:386:672] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x561639f7e7f4
[00:001:496:210] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x561639f7e7fc
[00:001:575:536] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:663:876] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:752:458] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:865:286] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x561639f7e7fc
[00:001:931:389] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:001:996:577] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:050:757] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:150:067] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:252:376] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x561639f7e7f8
[00:002:324:908] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:387:225] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:468:562] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:002:572:641] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:648:488] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:734:415] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:812:880] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x561639f7e7f8
[00:002:892:959] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:008:719] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:409:829] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:548:855] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:606:347] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5560b0b817f4
[00:000:654:339] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:716:975] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5560b0b817f4
[00:000:766:172] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:812:147] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:858:849] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:906:609] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5560b0b817f4
[00:000:953:960] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:000:098] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:053:182] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:100:587] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:429:209] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:493:395] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:547:943] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x5560b0b817f4
[00:001:603:684] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5560b0b817fc
[00:001:688:525] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:757:823] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:837:090] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:910:486] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x5560b0b817fc
[00:001:990:994] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:061:063] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:116:925] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:164:767] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:212:542] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5560b0b817f8
[00:002:259:433] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:307:244] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:358:741] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:408:650] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:549:426] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:462:758] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:626:135] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:693:348] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563ba10a47f4
[00:000:743:888] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:794:252] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x563ba10a47f4
[00:000:848:651] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:897:382] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:945:691] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:001:009:182] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563ba10a47f4
[00:001:062:907] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:114:161] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:199:141] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:315:712] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:424:936] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:611:349] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:694:902] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x563ba10a47f4
[00:001:779:461] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563ba10a47fc
[00:001:861:999] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:945:264] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:024:062] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:106:994] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x563ba10a47fc
[00:002:186:076] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:268:326] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:332:072] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:394:926] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:459:306] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x563ba10a47f8
[00:002:521:232] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:583:341] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:664:503] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:002:752:469] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:833:906] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:915:902] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:984:019] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x563ba10a47f8
[00:003:068:101] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:168:816] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:373:720] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:540:043] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:596:275] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5589c20027f4
[00:000:640:143] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:683:513] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5589c20027f4
[00:000:726:268] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:771:266] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:826:566] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:870:519] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5589c20027f4
[00:000:912:244] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:000:958:840] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:034:853] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:095:403] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:218:946] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:310:461] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:391:701] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x5589c20027f4
[00:001:488:598] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5589c20027fc
[00:001:580:976] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:680:715] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:765:721] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:867:499] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x5589c20027fc
[00:001:952:980] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:058:277] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:124:988] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:189:564] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:252:645] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5589c20027f8
[00:002:313:298] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:374:166] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:487:999] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:002:582:238] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:674:047] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:751:936] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x5589c20027f8
[00:002:811:300] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:002:894:322] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:982:694] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:054:757] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:124:251] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:406:866] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:534:356] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:604:994] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563a275de7f4
[00:000:667:553] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:720:533] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x563a275de7f4
[00:000:782:540] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:828:948] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:869:253] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:914:241] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563a275de7f4
[00:000:953:444] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:000:993:150] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:067:369] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:146:068] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:207:193] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x563a275de7f4
[00:001:263:538] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:318:123] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:371:901] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:001:698:920] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:751:366] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 2
[00:001:795:227] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x563a275de7fc
[00:001:836:240] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:001:878:182] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x563a275de7fc
[00:001:921:269] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:001:963:055] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:005:061] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:047:717] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x563a275de7f8
[00:002:088:893] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:131:564] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:254:582] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:002:320:061] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:375:470] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x563a275de7f8
[00:002:431:850] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:002:486:042] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:002:537:733] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:011:500] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:003:062:289] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 4
[00:003:192:523] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:325:791] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:477:231] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:559:461] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5583ae8c17f4
[00:000:602:193] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:653:106] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5583ae8c17f4
[00:000:697:099] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:747:630] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:796:746] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:836:390] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5583ae8c17f4
[00:000:871:010] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:000:908:021] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:000:958:634] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:000:488] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:428:118] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:492:421] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:561:008] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x5583ae8c17f4
[00:001:612:307] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5583ae8c17fc
[00:001:733:477] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:806:695] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:898:891] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:973:497] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x5583ae8c17fc
[00:002:047:463] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:156:405] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:213:148] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:266:879] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:320:349] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5583ae8c17f8
[00:002:372:970] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:424:859] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:483:908] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:537:012] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:681:600] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:393:372] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:564:492] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:644:750] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55a3dc5da7f4
[00:000:713:626] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:779:265] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55a3dc5da7f4
[00:000:844:206] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:921:798] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:985:614] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:001:052:033] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55a3dc5da7f4
[00:001:114:709] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:177:151] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:248:974] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:313:325] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:653:386] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:736:396] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:832:557] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55a3dc5da7f4
[00:001:907:200] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:983:200] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55a3dc5da7fc
[00:002:061:661] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:154:856] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:253:960] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x55a3dc5da7fc
[00:002:338:246] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:419:111] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:485:141] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:552:177] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:607:132] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55a3dc5da7f8
[00:002:683:158] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:738:690] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:805:377] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:870:473] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:028:753] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:343:764] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:648:775] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:830:143] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55563cccf7f4
[00:000:974:820] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:124:596] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55563cccf7f4
[00:001:175:663] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:216:414] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:001:256:737] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:001:299:315] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55563cccf7f4
[00:001:340:023] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:392:389] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:495:451] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:931:554] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:083:841] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:002:200:174] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:002:276:300] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55563cccf7f4
[00:002:391:958] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55563cccf7fc
[00:002:451:579] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:002:551:891] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:623:249] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:716:946] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x55563cccf7fc
[00:002:801:665] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:898:610] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:983:120] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:003:049:036] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:003:118:372] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55563cccf7f8
[00:003:183:817] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:003:249:978] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:003:311:008] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:003:387:317] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:003:474:328] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:003:549:360] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:642:480] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x55563cccf7f8
[00:003:720:200] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:793:995] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:417:913] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:571:963] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:653:544] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55f9468647f4
[00:000:721:522] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:788:341] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55f9468647f4
[00:000:854:802] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:919:394] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:984:069] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:001:050:205] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55f9468647f4
[00:001:133:166] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:200:619] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:280:057] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:416:811] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:533:538] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:632:648] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:718:566] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55f9468647fc
[00:001:853:165] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55f9468647f4
[00:001:956:428] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:095:760] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:002:202:272] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55f9468647fc
[00:002:309:498] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:407:072] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:528:850] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:628:814] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:722:560] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:836:974] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55f9468647f8
[00:002:912:701] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:993:756] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:003:129:530] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:003:233:835] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:003:368:451] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:003:467:201] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:602:993] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x55f9468647f8
[00:003:730:033] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:384:916] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:514:804] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:571:603] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55a3a81c27f4
[00:000:622:539] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:674:577] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55a3a81c27f4
[00:000:731:506] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:785:183] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:838:091] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:894:258] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55a3a81c27f4
[00:000:950:954] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:015:677] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:076:546] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:135:188] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:259:996] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:338:607] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:399:659] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55a3a81c27f4
[00:001:460:831] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55a3a81c27fc
[00:001:570:154] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:671:323] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:757:604] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:858:830] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x55a3a81c27fc
[00:001:957:489] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:032:657] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:132:675] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:221:081] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:306:538] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55a3a81c27f8
[00:002:391:133] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:468:191] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:002:531:146] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:647:853] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:740:007] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:837:132] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x55a3a81c27f8
[00:002:926:252] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:025:385] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:129:509] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:207:433] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:379:647] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:531:271] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:600:541] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55e1e4e717f4
[00:000:660:286] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:716:359] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55e1e4e717f4
[00:000:775:294] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:832:521] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:892:381] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:966:586] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55e1e4e717f4
[00:001:024:602] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:083:970] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:153:859] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:214:138] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:565:343] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:644:483] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:730:135] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55e1e4e717fc
[00:001:808:286] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55e1e4e717f4
[00:001:902:689] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:982:830] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:002:080:715] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:175:262] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x55e1e4e717fc
[00:002:290:788] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:346:368] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:398:926] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:452:765] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55e1e4e717f8
[00:002:503:638] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:555:878] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:613:885] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:666:598] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:304:802] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:003:396:001] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:003:806:872] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:003:879:954] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x55e1e4e717f8
[00:003:936:873] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:993:161] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:004:048:627] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:004:288:477] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:389:765] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:891:929] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:001:159:487] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5607bcfce7f4
[00:001:401:606] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:652:340] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5607bcfce7f4
[00:001:890:823] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:002:160:762] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:002:405:226] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:002:646:654] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5607bcfce7f4
[00:002:924:585] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:003:059:410] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:003:154:942] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:003:236:025] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x5607bcfce7f4
[00:003:321:713] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:401:646] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:003:477:331] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:003:755:331] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 1
[00:003:962:224] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:004:166:913] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 2
[00:004:357:498] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5607bcfce7fc
[00:004:552:426] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:004:738:440] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x5607bcfce7fc
[00:004:937:673] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:005:121:799] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:005:304:344] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:005:502:802] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5607bcfce7f8
[00:005:691:764] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:005:903:696] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:005:980:867] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:006:061:008] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:006:267:532] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:341:847] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:660:811] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:915:770] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x556545ab07f4
[00:001:113:119] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:469:313] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x556545ab07f4
[00:001:661:046] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:837:140] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:002:026:504] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:002:220:569] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x556545ab07f4
[00:002:408:871] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:002:586:549] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:002:817:664] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:002:877:758] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:002:948:542] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x556545ab07f4
[00:003:016:297] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:081:114] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:003:146:030] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:003:325:611] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:003:509:420] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 2
[00:003:716:815] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x556545ab07fc
[00:003:896:069] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:004:074:705] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x556545ab07fc
[00:004:265:722] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:004:449:261] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:004:644:705] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:004:820:951] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x556545ab07f8
[00:005:003:687] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:005:173:399] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:005:231:264] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:005:301:896] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:005:367:880] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x556545ab07f8
[00:005:435:406] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:005:499:612] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:005:564:312] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:005:774:785] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:005:964:498] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 4
[00:006:237:669] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:384:269] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:530:094] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:594:678] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x562b1373e7f4
[00:000:634:486] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:676:116] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x562b1373e7f4
[00:000:717:645] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:758:468] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:813:436] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:857:147] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x562b1373e7f4
[00:000:899:364] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:000:941:310] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:000:997:609] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:074:661] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:142:654] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:196:540] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:295:781] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x562b1373e7f4
[00:001:342:102] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x562b1373e7fc
[00:001:408:621] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:484:939] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:539:531] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:001:596:097] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:001:646:351] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x562b1373e7fc
[00:001:704:602] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:001:756:654] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:001:808:965] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:001:861:145] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x562b1373e7f8
[00:001:914:205] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:001:964:821] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:022:469] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:002:076:019] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:134:246] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:182:132] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:242:848] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x562b1373e7f8
[00:002:327:059] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:002:378:083] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:414:583] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:536:903] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:588:581] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:631:448] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:673:053] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:000:715:078] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:759:228] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:812:546] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:857:951] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5618ecd5d7f4
[00:000:898:720] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:000:944:122] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:026:642] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:091:943] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:140:139] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x5618ecd5d7f4
[00:001:189:324] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:308:074] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:382:844] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:001:438:835] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:495:055] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:001:553:493] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:608:036] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:001:664:276] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 1
[00:001:723:478] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5618ecd5d7f8
[00:001:779:680] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: add
[00:001:836:526] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 86
[00:001:898:001] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:955:532] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 4
[00:002:263:120] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:002:317:434] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:002:363:765] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:408:294] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:452:390] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:002:493:025] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:543:682] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x5618ecd5d7f8
[00:002:598:031] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:002:685:077] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:002:749:171] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:002:830:583] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:002:894:464] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loaded MDR
[00:002:976:663] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:042:542] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:003:103:397] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:003:157:937] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:003:211:835] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x5618ecd5d7fc
[00:003:273:876] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:003:326:945] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:003:425:002] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:003:482:244] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:003:522:698] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR with address 0x5618ecd5d7fc
[00:003:561:070] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:003:598:070] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:003:636:045] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:423:105] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:570:486] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:640:920] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:697:366] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:751:339] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:000:812:768] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:866:979] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:921:409] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:979:329] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5632268257f4
[00:001:032:792] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:001:093:959] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:242:599] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:340:506] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:416:390] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:857:276] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:939:482] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x5632268257f4
[00:002:000:578] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:002:047:586] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:002:093:527] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:141:246] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:002:187:251] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:002:233:337] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:278:606] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:323:703] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:371:510] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:429:596] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:481:236] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5632268257f8
[00:002:530:042] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:002:587:962] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:002:634:274] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:002:682:238] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:728:249] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:774:719] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:821:023] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x5632268257f8
[00:002:866:835] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:002:913:693] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:002:959:515] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:003:004:443] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:049:982] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loaded MDR
[00:003:095:663] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:143:414] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:003:197:975] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:003:248:308] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:003:298:253] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x5632268257fc
[00:003:345:964] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:003:394:249] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:003:441:750] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:003:495:375] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:003:533:064] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR with address 0x5632268257fc
[00:003:568:439] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:003:602:336] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:003:635:325] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:366:155] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:530:066] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:591:562] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:668:491] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:719:945] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:000:781:247] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:861:276] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:930:639] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:001:013:360] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55ac086d67f4
[00:001:094:803] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:001:149:460] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:288:040] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:398:890] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:519:910] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:613:564] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:708:130] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55ac086d67f4
[00:001:797:785] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:001:885:659] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:001:979:460] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:084:405] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:002:236:403] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:002:311:694] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:413:217] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:522:134] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:634:322] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:725:126] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:803:446] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55ac086d67f8
[00:002:891:321] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:002:954:343] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:003:044:843] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:003:135:553] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:003:227:443] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:003:313:750] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:383:596] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:003:472:211] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x55ac086d67f8
[00:003:567:140] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:003:646:052] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:003:748:000] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR
[00:003:850:947] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:946:884] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:004:036:992] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:004:143:896] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:004:218:817] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:004:313:410] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x55ac086d67fc
[00:004:383:563] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:004:457:644] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:004:545:954] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:004:675:796] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:004:755:575] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR with address 0x55ac086d67fc
[00:004:871:899] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:004:945:795] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:005:018:250] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:329:578] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:616:267] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:961:817] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:001:129:457] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:298:663] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:001:459:097] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:663:274] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:001:864:350] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:002:056:808] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55c60365d7f4
[00:002:243:584] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:002:438:858] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:002:523:107] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:602:679] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:002:890:609] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:003:095:274] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:003:322:675] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55c60365d7f4
[00:003:394:905] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:003:480:805] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:003:566:360] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:003:645:729] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:003:921:065] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:004:117:402] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:004:308:905] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR
[00:004:509:441] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:004:700:029] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:004:904:877] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:005:101:303] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55c60365d7f8
[00:005:294:721] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:005:509:868] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:005:600:098] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:005:700:240] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:005:955:142] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:006:166:916] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:006:374:684] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x55c60365d7f8
[00:006:460:332] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:006:545:354] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:006:626:482] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:006:877:339] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR
[00:006:949:736] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loading MDR
[00:007:010:089] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loaded MDR
[00:007:049:107] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:007:089:772] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:007:128:132] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:007:170:421] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x55c60365d7fc
[00:007:211:199] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:007:250:373] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:007:523:544] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:007:590:908] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:007:673:776] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR with address 0x55c60365d7fc
[00:007:781:659] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:007:863:506] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:007:942:553] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:462:577] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:621:797] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:722:159] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:786:197] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:873:013] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:000:952:851] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:021:481] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:001:114:132] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:001:183:980] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x56550938d7f4
[00:001:270:259] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:334:537] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:462:589] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:570:119] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:670:684] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:761:505] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x56550938d7f4
[00:001:854:638] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:946:136] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:002:029:745] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:002:134:237] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:215:791] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:302:736] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR
[00:002:392:164] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:463:751] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:563:368] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:648:576] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:731:347] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x56550938d7f8
[00:002:812:585] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:885:891] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:002:947:201] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:003:048:912] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:003:158:126] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:003:259:128] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x56550938d7f8
[00:003:315:090] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:432:133] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:489:459] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:563:112] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:343:138] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:475:007] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:546:972] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563de3252978
[00:000:586:267] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:624:367] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x563de3252978
[00:000:686:344] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:743:077] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:782:240] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:843:317] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563de32587f4
[00:000:881:096] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:000:941:555] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:053:049] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:111:135] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:166:692] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:284:150] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x563de32587f4
[00:001:338:350] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:438:508] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:001:509:278] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563de3252980
[00:001:603:565] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:001:666:434] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:751:686] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:834:183] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x563de3252980
[00:001:907:599] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:001:974:687] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:079:885] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:176:151] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:264:187] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x563de32587f8
[00:002:352:065] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:002:457:138] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:002:541:665] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:002:594:404] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:680:138] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:727:890] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:798:451] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x563de32587f8
[00:002:859:807] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x563de3252988
[00:002:914:689] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:002:971:615] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:003:029:819] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:084:317] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loaded MDR with address 0x563de3252988
[00:003:141:500] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:215:535] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:003:309:566] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:003:403:220] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:003:538:359] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x563de32587fc
[00:003:645:807] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:003:739:094] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:003:803:127] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:003:869:282] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:003:923:159] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR with address 0x563de32587fc
[00:003:997:548] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:004:083:491] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:004:136:948] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:357:191] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:479:001] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:535:526] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5568a5477978
[00:000:752:537] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:802:897] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5568a5477978
[00:000:848:224] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:887:915] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:931:936] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:972:929] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5568a547d7f4
[00:001:014:900] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:001:054:698] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:142:350] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:205:864] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:482:715] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:561:935] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:665:971] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x5568a547d7f4
[00:001:748:707] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5568a5477980
[00:001:862:357] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:001:941:873] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:053:415] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:002:133:438] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5568a5477980
[00:002:239:325] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:362:901] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:474:709] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:554:334] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:627:880] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:699:791] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5568a547d7f8
[00:002:769:024] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:002:838:929] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:002:957:434] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:003:039:947] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:003:159:428] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:003:236:003] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:355:498] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x5568a547d7f8
[00:003:432:588] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5568a5477988
[00:003:554:745] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:003:674:724] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:003:751:912] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x5568a5477988
[00:003:999:505] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:004:092:169] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:004:196:704] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:004:270:909] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:004:343:955] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:004:416:163] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x5568a547d7fc
[00:004:486:107] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:004:555:882] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:004:673:298] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:004:807:149] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:004:879:593] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR with address 0x5568a547d7fc
[00:004:953:991] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:005:023:746] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:005:091:845] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:347:589] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:481:187] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:535:893] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55973c001978
[00:000:578:401] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:647:209] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55973c001978
[00:000:691:383] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:743:014] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:805:196] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of data memory location 0
[00:000:862:685] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55973c0077f4
[00:000:911:290] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:000:979:359] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:045:328] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:101:866] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:003:899:644] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:004:212:147] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:004:467:104] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55973c0077f4
[00:004:700:994] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55973c001980
[00:004:761:528] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:004:833:133] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55973c001980
[00:004:914:839] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:004:966:253] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:005:032:581] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of data memory location 1
[00:005:107:308] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55973c0077f8
[00:005:162:264] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: add
[00:005:226:780] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 86
[00:005:296:525] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:005:361:464] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:005:587:971] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:005:760:977] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:005:926:024] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:006:095:909] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:006:257:014] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:006:428:069] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:006:586:172] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55973c001988
[00:006:637:316] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:006:704:909] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x55973c001988
[00:006:761:869] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:006:820:588] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:006:893:930] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of data memory location 2
[00:006:949:260] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55973c0077fc
[00:007:013:455] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: store
[00:007:077:172] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 55
[00:007:276:926] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x55973c0077f8
[00:007:341:857] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:007:393:739] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:007:443:426] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:007:494:350] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:008:028:866] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:008:200:082] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR with address 0x55973c0077fc
[00:008:356:770] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:008:522:241] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:008:676:132] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:635:398] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:339:364] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:001:603:438] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55c539207978
[00:001:864:817] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:114:743] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55c539207978
[00:002:357:086] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:002:621:306] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:868:515] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:003:120:054] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55c539207980
[00:003:358:996] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:003:597:597] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55c539207980
[00:003:997:134] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:004:254:225] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:004:510:291] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:004:754:244] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55c539207988
[00:004:994:894] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:005:239:720] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55c539207988
[00:005:494:190] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:007:795:408] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:007:855:907] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:007:915:294] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x55c53920e7d4
[00:007:969:884] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: store
[00:008:025:768] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 55
[00:008:077:896] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:008:135:269] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 1
[00:008:466:695] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 0
[00:008:538:104] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:008:607:847] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x55c53920e7d4
[00:008:690:294] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x55c53920e7d8
[00:008:790:317] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [0, 2, 0], ACC: 0
[00:008:874:511] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: store
[00:008:951:387] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 55
[00:009:042:867] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:009:132:680] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:009:209:281] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [0, 2, 0], ACC: 0
[00:009:274:440] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:009:339:878] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x55c53920e7d8
[00:009:406:167] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:009:480:351] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:009:543:771] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:009:713:390] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode BEGIN
[00:009:895:617] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: storing MDR with address of data memory location 2
[00:010:070:947] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x55c53920e7dc
[00:010:250:656] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[00:010:422:260] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:010:502:443] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [0, 0, 0], ACC: 0
[00:010:583:288] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:010:649:070] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x55c53920e7dc
[00:010:714:473] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:010:778:347] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:010:840:146] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:176:125] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:317:919] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:387:899] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x557f42ac7978
[00:000:428:893] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:469:959] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x557f42ac7978
[00:000:510:536] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:550:415] [pipeline:sequential:without debug output:INFO] Flop encountered, executing due to sequential mode
[00:000:593:638] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:000:633:997] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:000:674:216] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x557f42ace7d4
[00:000:713:759] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: decode END: load
[00:000:765:678] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: output: 13
[00:000:811:935] [pipeline:sequential:without debug output:INFO] Flop encountered, executing due to sequential mode
[00:000:858:146] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:000:898:275] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:000:938:785] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x557f42ace7d4
[00:000:978:467] [pipeline:sequential:without debug output:INFO] [Stage 4] reg->ACC: 1
[00:001:018:753] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:001:059:009] [pipeline:sequential:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:097:463] [pipeline:sequential:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:001:139:738] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:179:954] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of instruction memory location 2
[00:001:230:150] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x557f42ac7980
[00:001:269:577] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:001:308:746] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x557f42ac7980
[00:001:348:405] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:001:386:857] [pipeline:sequential:without debug output:INFO] Flop encountered, executing due to sequential mode
[00:001:428:546] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:001:468:459] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 1
[00:001:508:224] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x557f42ace7d8
[00:001:547:019] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 1: decode END: add
[00:001:586:392] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 1: output: 86
[00:001:625:110] [pipeline:sequential:without debug output:INFO] Flop encountered, executing due to sequential mode
[00:001:668:779] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:001:707:994] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:001:747:214] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x557f42ace7d8
[00:001:787:132] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:001:826:046] [pipeline:sequential:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:001:863:461] [pipeline:sequential:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:001:904:676] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:944:720] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of instruction memory location 4
[00:001:984:664] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x557f42ac7988
[00:002:023:210] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: loading MDR
[00:002:062:628] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: loaded MDR with address 0x557f42ac7988
[00:002:102:384] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:002:141:193] [pipeline:sequential:without debug output:INFO] Flop encountered, executing due to sequential mode
[00:002:183:100] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 2: decode BEGIN
[00:002:222:711] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 2: storing MDR with address of data memory location 2
[00:002:262:672] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x557f42ace7dc
[00:002:301:516] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[00:002:340:303] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:002:378:797] [pipeline:sequential:without debug output:INFO] Flop encountered, executing due to sequential mode
[00:002:422:478] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:002:461:823] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:002:501:650] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x557f42ace7dc
[00:002:541:834] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:002:580:672] [pipeline:sequential:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:002:626:461] [pipeline:sequential:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:350:833] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:726:957] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:001:009:617] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5607dc94b978
[00:001:310:341] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:550:174] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5607dc94b978
[00:001:776:434] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:002:001:992] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:230:634] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:002:452:853] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5607dc94b980
[00:002:677:147] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:898:945] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5607dc94b980
[00:005:190:024] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:005:435:926] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:005:628:104] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:005:818:472] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5607dc94b988
[00:005:992:784] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:006:171:223] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5607dc94b988
[00:006:344:895] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:016:766:280] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:016:871:892] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:016:936:405] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x5607dc9527d4
[00:016:990:715] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: store
[00:017:032:234] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 55
[00:020:807:578] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:020:917:500] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 1
[00:036:388:408] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 0
[00:036:824:677] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:037:071:679] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x5607dc9527d4
[00:037:345:185] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [0, 2, 0], ACC: 0
[00:037:703:913] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:037:932:873] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:049:215:055] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x5607dc9527d8
[00:049:339:513] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:049:407:726] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:053:343:199] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [0, 2, 0], ACC: 0
[00:053:736:173] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:053:980:482] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x5607dc9527d8
[00:054:351:213] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:054:568:141] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:054:797:263] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:062:491:321] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode BEGIN
[00:062:588:745] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: storing MDR with address of data memory location 2
[00:062:643:588] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x5607dc9527dc
[00:062:687:784] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[00:062:727:339] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:062:991:703] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [0, 0, 0], ACC: 0
[00:063:059:868] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:063:136:437] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x5607dc9527dc
[00:063:203:058] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:063:261:751] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:063:329:072] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:317:337] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:448:172] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:502:077] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x562a2cf13978
[00:000:544:027] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:584:733] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x562a2cf13978
[00:000:626:238] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:710:598] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:000:789:055] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:857:483] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:000:910:763] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x562a2cf1a7d4
[00:000:973:645] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:001:041:002] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: load
[00:001:112:772] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 13
[00:016:528:151] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:016:616:106] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:016:674:001] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x562a2cf1a7d4
[00:016:727:877] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[00:016:780:582] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x562a2cf13980
[00:016:893:569] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:016:943:573] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:017:017:445] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:017:106:285] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x562a2cf13980
[00:017:179:168] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:017:242:590] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:017:316:699] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:017:383:121] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of instruction memory location 4
[00:017:449:067] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x562a2cf13988
[00:017:513:124] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:017:578:492] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x562a2cf13988
[00:017:643:952] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:024:722:274] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:024:834:177] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 1
[00:024:897:775] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x562a2cf1a7d8
[00:024:952:634] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:025:004:639] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:025:056:477] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:025:125:986] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 2
[00:025:325:665] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 1
[00:025:378:837] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:025:428:232] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x562a2cf1a7d8
[00:025:481:008] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x562a2cf1a7dc
[00:025:533:301] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 1, 0], ACC: 1
[00:025:584:026] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:025:632:976] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:025:680:618] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:025:727:219] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:025:893:207] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 1, 0], ACC: 1
[00:025:940:593] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:025:978:183] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x562a2cf1a7dc
[00:026:021:896] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 1, 1], ACC: 1
[00:026:062:251] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:026:105:421] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
