Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Wed Jun 20 17:43:39 2018
| Host         : DESKTOP-NMQK2R6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_display_control_sets_placed.rpt
| Design       : CPU_display
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    41 |
| Minimum Number of register sites lost to control set restrictions |    30 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           44 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |              40 |           11 |
| Yes          | No                    | No                     |             288 |          215 |
| Yes          | No                    | Yes                    |              39 |           16 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------------+---------------------------+------------------+----------------+
|     Clock Signal    |           Enable Signal          |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------+----------------------------------+---------------------------+------------------+----------------+
|  clk_fpga_IBUF_BUFG |                                  |                           |                2 |              3 |
| ~clk_cpu_BUFG       |                                  | cpu/PC/curPC_reg_rep[0]_0 |                3 |              3 |
|  clk_fpga_IBUF_BUFG | scan/counter_en                  | scan/counter[3]_i_1_n_0   |                1 |              4 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[0][7][0]    |                           |                4 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/E[0]                |                           |                7 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[9][7][0]    |                           |                8 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[8][7][0]    |                           |                6 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[7][7][0]    |                           |                7 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[6][7][0]    |                           |                6 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[5][7][0]    |                           |                5 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[4][7][0]    |                           |                6 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[3][7][0]    |                           |                7 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[30][7][0]   |                           |                6 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[2][7][0]    |                           |                5 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[29][7][0]   |                           |                5 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[28][7][0]   |                           |                5 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[27][7][0]   |                           |                4 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[26][7][0]   |                           |                5 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[25][7]_0[0] |                           |                5 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[24][7][0]   |                           |                6 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[23][7][0]   |                           |                6 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[22][7][0]   |                           |                4 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[21][7][0]   |                           |                7 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[20][7][0]   |                           |                7 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[1][7][0]    |                           |                8 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[19][7][0]   |                           |                7 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[18][7][0]   |                           |                6 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[17][7]_0[0] |                           |                7 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[16][7][0]   |                           |                5 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[15][7][0]   |                           |                7 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[14][7][0]   |                           |                6 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[13][7][0]   |                           |                8 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[12][7][0]   |                           |                6 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[11][7][0]   |                           |                6 |              8 |
|  clk_cpu_BUFG       | cpu/ALUoutDR/ram_reg[10][7][0]   |                           |                6 |              8 |
| ~clk_cpu_BUFG       |                                  | cpu/IR/out_reg[4]_1       |                4 |             12 |
|  clk_fpga_IBUF_BUFG |                                  | scan/clear                |                7 |             28 |
|  clk_cpu_BUFG       | cpu/ControlUnit/E[0]             |                           |               22 |             32 |
|  clk_cpu_BUFG       | cpu/IR/E[0]                      | cpu/PC/curPC_reg_rep[0]_0 |               16 |             39 |
|  clk_cpu_BUFG       | cpu/IR/p_0_in1_out               |                           |               12 |             96 |
| ~clk_cpu_BUFG       |                                  |                           |               42 |             97 |
+---------------------+----------------------------------+---------------------------+------------------+----------------+


