

Implementation tool: Xilinx Vivado v.2025.1
Project:             soma_arrays_in_memory
Solution:            hls
Device target:       xc7s50-csga324-1
Report date:         Wed Jul 16 11:28:51 -0300 2025

#=== Post-Implementation Resource usage ===
SLICE:          322
LUT:            844
FF:            1254
DSP:              0
BRAM:             1
URAM:             0
LATCH:            0
SRL:             51
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.689
CP achieved post-implementation: 5.703
Timing met
