INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/my_PLL/my_PLL_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_PLL_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/my_PLL/my_PLL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_PLL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/sim/RAM_DISPLAY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_DISPLAY
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/disp_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/ram_to_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_to_display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_ram_TFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_ram_TFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_receive_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receive_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sources_1/new/uart_to_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_to_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/RGB/uart_ram_tft/uart_ram_tft.srcs/sim_1/new/uart_ram_TFT_send_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_ram_TFT_send_tb
