#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Aug 26 20:03:08 2019
# Process ID: 23510
# Current directory: /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/top_bd_swerv_eh1_reference_0_6_synth_1
# Command line: vivado -log top_bd_swerv_eh1_reference_0_6.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bd_swerv_eh1_reference_0_6.tcl
# Log file: /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/top_bd_swerv_eh1_reference_0_6_synth_1/top_bd_swerv_eh1_reference_0_6.vds
# Journal file: /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/top_bd_swerv_eh1_reference_0_6_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/lqa/.Xilinx/Vivado/Vivado_init.tcl'
source top_bd_swerv_eh1_reference_0_6.tcl -notrace
WARNING: [Board 49-91] Board repository path '/home/lqa/Downloads/vivado-boards-master/new/board_files' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lqa/Documents/swerv/swerv_eh1_core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lqa/Tools/Vivado/2019.1/data/ip'.
Command: synth_design -top top_bd_swerv_eh1_reference_0_6 -part xc7z100ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100'
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23649 
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:135]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1909.836 ; gain = 153.652 ; free physical = 65 ; free virtual = 3541
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_bd_swerv_eh1_reference_0_6' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/synth/top_bd_swerv_eh1_reference_0_6.v:57]
INFO: [Synth 8-6157] synthesizing module 'swerv_eh1_reference_design' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:17]
INFO: [Synth 8-6157] synthesizing module 'clk_and_rst_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/hdl/clk_and_rst_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'clk_and_rst' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/synth/clk_and_rst.v:13]
INFO: [Synth 8-6157] synthesizing module 'clk_and_rst_clk_wiz_0' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_and_rst_clk_wiz_0_clk_wiz' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_and_rst_clk_wiz_0_clk_wiz' (4#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_and_rst_clk_wiz_0' (5#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0.v:70]
INFO: [Synth 8-638] synthesizing module 'clk_and_rst_proc_sys_reset_0_0' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/synth/clk_and_rst_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/synth/clk_and_rst_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (6#1) [/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (7#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (8#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (9#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (10#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (11#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'clk_and_rst_proc_sys_reset_0_0' (12#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/synth/clk_and_rst_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'clk_and_rst' (13#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/synth/clk_and_rst.v:13]
INFO: [Synth 8-6155] done synthesizing module 'clk_and_rst_wrapper' (14#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/hdl/clk_and_rst_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33321]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (15#1) [/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33321]
INFO: [Synth 8-6157] synthesizing module 'swerv_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:25]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'swerv' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv.sv:23]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvclkhdr' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:100]
INFO: [Synth 8-6157] synthesizing module 'clockhdr' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'clockhdr' (16#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'rvclkhdr' (17#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:100]
INFO: [Synth 8-6157] synthesizing module 'dbg' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dbg/dbg.sv:24]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffs' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff' (18#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs' (19#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized0' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized0' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized0' (19#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized0' (19#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized1' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized1' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized1' (19#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized1' (19#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdffe' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized2' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized2' (19#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe' (20#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-6157] synthesizing module 'rvdffsc' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:59]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffsc' (21#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:59]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized2' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized2' (21#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized3' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized3' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized3' (21#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized3' (21#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized4' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized4' (21#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized5' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized5' (21#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dbg' (22#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dbg/dbg.sv:24]
INFO: [Synth 8-6157] synthesizing module 'dmi_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dmi/dmi_wrapper.v:24]
INFO: [Synth 8-6157] synthesizing module 'rvjtag_tap' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dmi/rvjtag_tap.sv:16]
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter USER_DR_LENGTH bound to: 41 - type: integer 
	Parameter TEST_LOGIC_RESET_STATE bound to: 0 - type: integer 
	Parameter RUN_TEST_IDLE_STATE bound to: 1 - type: integer 
	Parameter SELECT_DR_SCAN_STATE bound to: 2 - type: integer 
	Parameter CAPTURE_DR_STATE bound to: 3 - type: integer 
	Parameter SHIFT_DR_STATE bound to: 4 - type: integer 
	Parameter EXIT1_DR_STATE bound to: 5 - type: integer 
	Parameter PAUSE_DR_STATE bound to: 6 - type: integer 
	Parameter EXIT2_DR_STATE bound to: 7 - type: integer 
	Parameter UPDATE_DR_STATE bound to: 8 - type: integer 
	Parameter SELECT_IR_SCAN_STATE bound to: 9 - type: integer 
	Parameter CAPTURE_IR_STATE bound to: 10 - type: integer 
	Parameter SHIFT_IR_STATE bound to: 11 - type: integer 
	Parameter EXIT1_IR_STATE bound to: 12 - type: integer 
	Parameter PAUSE_IR_STATE bound to: 13 - type: integer 
	Parameter EXIT2_IR_STATE bound to: 14 - type: integer 
	Parameter UPDATE_IR_STATE bound to: 15 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dmi/rvjtag_tap.sv:95]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dmi/rvjtag_tap.sv:176]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dmi/rvjtag_tap.sv:165]
INFO: [Synth 8-6155] done synthesizing module 'rvjtag_tap' (23#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dmi/rvjtag_tap.sv:16]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag_to_core_sync' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dmi/dmi_jtag_to_core_sync.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag_to_core_sync' (24#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dmi/dmi_jtag_to_core_sync.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dmi_wrapper' (25#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dmi/dmi_wrapper.v:24]
INFO: [Synth 8-6157] synthesizing module 'ifu' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu.sv:22]
	Parameter TAGWIDTH bound to: 2 - type: integer 
	Parameter IDWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ifu_ifc_ctl' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_ifc_ctl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized0' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized6' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized6' (25#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized0' (25#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'ifu_ifc_ctl' (26#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_ifc_ctl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ifu_bp_ctl' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_bp_ctl.sv:27]
	Parameter PC4 bound to: 4 - type: integer 
	Parameter BOFF bound to: 3 - type: integer 
	Parameter CALL bound to: 2 - type: integer 
	Parameter RET bound to: 1 - type: integer 
	Parameter BV bound to: 0 - type: integer 
	Parameter LRU_SIZE bound to: 4 - type: integer 
	Parameter NUM_BHT_LOOP bound to: 16 - type: integer 
	Parameter NUM_BHT_LOOP_INNER_HI bound to: 7 - type: integer 
	Parameter NUM_BHT_LOOP_OUTER_LO bound to: 4 - type: integer 
	Parameter BHT_NO_ADDR_MATCH bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized1' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized7' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized7' (26#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized1' (26#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized4' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized4' (26#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvbtb_addr_hash' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:320]
INFO: [Synth 8-6155] done synthesizing module 'rvbtb_addr_hash' (27#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:320]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized8' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized8' (27#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized2' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized9' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized9' (27#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized2' (27#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-226] default block is never used [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_bp_ctl.sv:1075]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized3' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized10' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized10' (27#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized3' (27#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-6157] synthesizing module 'rvbradder' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:185]
INFO: [Synth 8-6155] done synthesizing module 'rvbradder' (28#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:185]
INFO: [Synth 8-6157] synthesizing module 'rvbtb_tag_hash' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:300]
INFO: [Synth 8-6155] done synthesizing module 'rvbtb_tag_hash' (29#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:300]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized11' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized11' (29#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvbtb_ghr_hash' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:335]
INFO: [Synth 8-6155] done synthesizing module 'rvbtb_ghr_hash' (30#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:335]
INFO: [Synth 8-6155] done synthesizing module 'ifu_bp_ctl' (31#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_bp_ctl.sv:27]
INFO: [Synth 8-6157] synthesizing module 'ifu_aln_ctl' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_aln_ctl.sv:21]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter MHI bound to: 52 - type: integer 
	Parameter MSIZE bound to: 53 - type: integer 
	Parameter BRDATA_SIZE bound to: 48 - type: integer 
	Parameter BRDATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rveven_paritycheck' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:383]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rveven_paritycheck' (32#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:383]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized4' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 53 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized12' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 53 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized12' (32#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized4' (32#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized5' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized13' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized13' (32#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized5' (32#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized14' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized14' (32#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized6' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized6' (32#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized7' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized15' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized15' (32#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized7' (32#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-6157] synthesizing module 'ifu_compress_ctl' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_compress_ctl.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ifu_compress_ctl' (33#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_compress_ctl.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ifu_aln_ctl' (34#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_aln_ctl.sv:21]
INFO: [Synth 8-6157] synthesizing module 'ifu_mem_ctl' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_mem_ctl.sv:24]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter NUM_OF_BEATS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rveven_paritygen' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:374]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rveven_paritygen' (35#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:374]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized16' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized16' (35#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized5' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized5' (35#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized17' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized17' (35#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized18' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized18' (35#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'ifu_mem_ctl' (36#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu_mem_ctl.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'ifu' (37#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/ifu/ifu.sv:22]
INFO: [Synth 8-6157] synthesizing module 'dec' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec.sv:30]
	Parameter GPR_BANKS bound to: 1 - type: integer 
	Parameter GPR_BANKS_LOG2 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dec_ib_ctl' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_ib_ctl.sv:16]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized8' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized19' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized19' (37#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized8' (37#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized9' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized20' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized20' (37#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized9' (37#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'dec_ib_ctl' (38#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_ib_ctl.sv:16]
INFO: [Synth 8-6157] synthesizing module 'dec_decode_ctl' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_decode_ctl.sv:17]
	Parameter NBLOAD_SIZE bound to: 8 - type: integer 
	Parameter NBLOAD_SIZE_MSB bound to: 7 - type: integer 
	Parameter NBLOAD_TAG_MSB bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized21' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized21' (38#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dec_dec_ctl' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_decode_ctl.sv:2485]
INFO: [Synth 8-6155] done synthesizing module 'dec_dec_ctl' (39#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_decode_ctl.sv:2485]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized10' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized10' (39#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized11' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized22' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized22' (39#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized11' (39#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized12' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized23' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized23' (39#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized12' (39#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
WARNING: [Synth 8-5858] RAM cam_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net cam_array[0].wbd[i0rd] in module/entity dec_decode_ctl does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_decode_ctl.sv:2039]
WARNING: [Synth 8-3848] Net cam_array[0].wbd[i1rd] in module/entity dec_decode_ctl does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_decode_ctl.sv:2039]
INFO: [Synth 8-6155] done synthesizing module 'dec_decode_ctl' (40#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_decode_ctl.sv:17]
INFO: [Synth 8-6157] synthesizing module 'dec_tlu_ctl' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_tlu_ctl.sv:26]
INFO: [Synth 8-6157] synthesizing module 'rvsyncss' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:140]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvsyncss' (41#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:140]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized24' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized24' (41#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized25' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized25' (41#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized26' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized26' (41#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized27' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized27' (41#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized13' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized28' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized28' (41#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized13' (41#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized14' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized14' (41#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized15' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized29' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized29' (41#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized15' (41#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized6' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized6' (41#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'dec_tlu_ctl' (42#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_tlu_ctl.sv:26]
INFO: [Synth 8-6157] synthesizing module 'dec_gpr_ctl' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_gpr_ctl.sv:16]
	Parameter GPR_BANKS bound to: 1 - type: integer 
	Parameter GPR_BANKS_LOG2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dec_gpr_ctl' (43#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_gpr_ctl.sv:16]
INFO: [Synth 8-6157] synthesizing module 'dec_trigger' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_trigger.sv:25]
INFO: [Synth 8-6157] synthesizing module 'rvmaskandmatch' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:276]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvmaskandmatch' (44#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:276]
INFO: [Synth 8-6155] done synthesizing module 'dec_trigger' (45#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec_trigger.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'dec' (46#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/dec/dec.sv:30]
INFO: [Synth 8-6157] synthesizing module 'exu' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/exu/exu.sv:17]
INFO: [Synth 8-6157] synthesizing module 'exu_mul_ctl' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/exu/exu_mul_ctl.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized30' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized30' (46#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'exu_mul_ctl' (47#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/exu/exu_mul_ctl.sv:17]
	Parameter WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized16' (47#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvtwoscomp' (48#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:217]
INFO: [Synth 8-6155] done synthesizing module 'exu_div_ctl' (49#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/exu/exu_div_ctl.sv:17]
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized31' (49#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized17' (49#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:115]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
WARNING: [Synth 8-3848] Net exu_mp_pkt[valid] in module/entity exu does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_error] in module/entity exu does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_start_error] in module/entity exu does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[prett] in module/entity exu does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/exu/exu.sv:159]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_REGION bound to: 4'b1111 
	Parameter PIC_REGION bound to: 4'b1111 
	Parameter ICCM_REGION bound to: 4'b1110 
	Parameter ICCM_ENABLE bound to: 1'b0 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter CCM_SADR bound to: -268173312 - type: integer 
	Parameter CCM_SIZE bound to: 64 - type: integer 
	Parameter REGION_BITS bound to: 4 - type: integer 
	Parameter MASK_BITS bound to: 16 - type: integer 
	Parameter CCM_SADR bound to: -267649024 - type: integer 
	Parameter CCM_SIZE bound to: 32 - type: integer 
	Parameter REGION_BITS bound to: 4 - type: integer 
	Parameter MASK_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter DCCM_WIDTH_BITS bound to: 2 - type: integer 
	Parameter PIC_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter TIMER bound to: 8 - type: integer 
	Parameter TIMER_LOG2 bound to: 3 - type: integer 
	Parameter TIMER_MAX bound to: 3'sb111 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter NUM_LEVELS bound to: 4 - type: integer 
	Parameter INTPRIORITY_BASE_ADDR bound to: -267649024 - type: integer 
	Parameter INTPEND_BASE_ADDR bound to: -267644928 - type: integer 
	Parameter INTENABLE_BASE_ADDR bound to: -267640832 - type: integer 
	Parameter EXT_INTR_PIC_CONFIG bound to: -267636736 - type: integer 
	Parameter EXT_INTR_GW_CONFIG bound to: -267632640 - type: integer 
	Parameter EXT_INTR_GW_CLEAR bound to: -267628544 - type: integer 
	Parameter INTPEND_SIZE bound to: 32 - type: integer 
	Parameter INT_GRPS bound to: 1 - type: integer 
	Parameter INTPRIORITY_BITS bound to: 4 - type: integer 
	Parameter ID_BITS bound to: 8 - type: integer 
	Parameter GW_CONFIG bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ID_BITS bound to: 8 - type: integer 
	Parameter INTPRIORITY_BITS bound to: 4 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DEPTH_PTR bound to: 2 - type: integer 
	Parameter NACK_COUNT bound to: 7 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter TAG bound to: 4 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter PRTY bound to: 1 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter TAG bound to: 1 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter PRTY bound to: 1 - type: integer 
	Parameter TAG bound to: 3 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter PRTY bound to: 1 - type: integer 
	Parameter TAG bound to: 1 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_WIDTH_BITS bound to: 2 - type: integer 
	Parameter DCCM_INDEX_BITS bound to: 11 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter TOP_BITS bound to: 0 - type: integer 
	Parameter NUM_WAYS bound to: 4 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter NUM_WAYS bound to: 4 - type: integer 
	Parameter NUM_SUBBANKS bound to: 4 - type: integer 
WARNING: [Synth 8-3848] Net lsu_axi_awvalid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:49]
WARNING: [Synth 8-3848] Net lsu_axi_awid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:51]
WARNING: [Synth 8-3848] Net lsu_axi_awaddr in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:52]
WARNING: [Synth 8-3848] Net lsu_axi_awregion in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:53]
WARNING: [Synth 8-3848] Net lsu_axi_awlen in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:54]
WARNING: [Synth 8-3848] Net lsu_axi_awsize in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:55]
WARNING: [Synth 8-3848] Net lsu_axi_awburst in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:56]
WARNING: [Synth 8-3848] Net lsu_axi_awlock in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:57]
WARNING: [Synth 8-3848] Net lsu_axi_awcache in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:58]
WARNING: [Synth 8-3848] Net lsu_axi_awprot in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:59]
WARNING: [Synth 8-3848] Net lsu_axi_awqos in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:60]
WARNING: [Synth 8-3848] Net lsu_axi_wvalid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:62]
WARNING: [Synth 8-3848] Net lsu_axi_wdata in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:64]
WARNING: [Synth 8-3848] Net lsu_axi_wstrb in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:65]
WARNING: [Synth 8-3848] Net lsu_axi_wlast in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:66]
WARNING: [Synth 8-3848] Net lsu_axi_bready in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:69]
WARNING: [Synth 8-3848] Net lsu_axi_arvalid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:74]
WARNING: [Synth 8-3848] Net lsu_axi_arid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:76]
WARNING: [Synth 8-3848] Net lsu_axi_araddr in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:77]
WARNING: [Synth 8-3848] Net lsu_axi_arregion in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:78]
WARNING: [Synth 8-3848] Net lsu_axi_arlen in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:79]
WARNING: [Synth 8-3848] Net lsu_axi_arsize in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:80]
WARNING: [Synth 8-3848] Net lsu_axi_arburst in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:81]
WARNING: [Synth 8-3848] Net lsu_axi_arlock in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:82]
WARNING: [Synth 8-3848] Net lsu_axi_arcache in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:83]
WARNING: [Synth 8-3848] Net lsu_axi_arprot in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:84]
WARNING: [Synth 8-3848] Net lsu_axi_arqos in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:85]
WARNING: [Synth 8-3848] Net lsu_axi_rready in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:88]
WARNING: [Synth 8-3848] Net ifu_axi_awvalid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:96]
WARNING: [Synth 8-3848] Net ifu_axi_awid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:98]
WARNING: [Synth 8-3848] Net ifu_axi_awaddr in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:99]
WARNING: [Synth 8-3848] Net ifu_axi_awregion in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:100]
WARNING: [Synth 8-3848] Net ifu_axi_awlen in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:101]
WARNING: [Synth 8-3848] Net ifu_axi_awsize in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:102]
WARNING: [Synth 8-3848] Net ifu_axi_awburst in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:103]
WARNING: [Synth 8-3848] Net ifu_axi_awlock in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:104]
WARNING: [Synth 8-3848] Net ifu_axi_awcache in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:105]
WARNING: [Synth 8-3848] Net ifu_axi_awprot in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:106]
WARNING: [Synth 8-3848] Net ifu_axi_awqos in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:107]
WARNING: [Synth 8-3848] Net ifu_axi_wvalid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:109]
WARNING: [Synth 8-3848] Net ifu_axi_wdata in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:111]
WARNING: [Synth 8-3848] Net ifu_axi_wstrb in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:112]
WARNING: [Synth 8-3848] Net ifu_axi_wlast in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:113]
WARNING: [Synth 8-3848] Net ifu_axi_bready in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:116]
WARNING: [Synth 8-3848] Net ifu_axi_arvalid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:121]
WARNING: [Synth 8-3848] Net ifu_axi_arid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:123]
WARNING: [Synth 8-3848] Net ifu_axi_araddr in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:124]
WARNING: [Synth 8-3848] Net ifu_axi_arregion in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:125]
WARNING: [Synth 8-3848] Net ifu_axi_arlen in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:126]
WARNING: [Synth 8-3848] Net ifu_axi_arsize in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:127]
WARNING: [Synth 8-3848] Net ifu_axi_arburst in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:128]
WARNING: [Synth 8-3848] Net ifu_axi_arlock in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:129]
WARNING: [Synth 8-3848] Net ifu_axi_arcache in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:130]
WARNING: [Synth 8-3848] Net ifu_axi_arprot in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:131]
WARNING: [Synth 8-3848] Net ifu_axi_arqos in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:132]
WARNING: [Synth 8-3848] Net ifu_axi_rready in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:135]
WARNING: [Synth 8-3848] Net sb_axi_awvalid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:143]
WARNING: [Synth 8-3848] Net sb_axi_awid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:145]
WARNING: [Synth 8-3848] Net sb_axi_awaddr in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:146]
WARNING: [Synth 8-3848] Net sb_axi_awregion in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:147]
WARNING: [Synth 8-3848] Net sb_axi_awlen in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:148]
WARNING: [Synth 8-3848] Net sb_axi_awsize in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:149]
WARNING: [Synth 8-3848] Net sb_axi_awburst in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:150]
WARNING: [Synth 8-3848] Net sb_axi_awlock in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:151]
WARNING: [Synth 8-3848] Net sb_axi_awcache in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:152]
WARNING: [Synth 8-3848] Net sb_axi_awprot in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:153]
WARNING: [Synth 8-3848] Net sb_axi_awqos in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:154]
WARNING: [Synth 8-3848] Net sb_axi_wvalid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:156]
WARNING: [Synth 8-3848] Net sb_axi_wdata in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:158]
WARNING: [Synth 8-3848] Net sb_axi_wstrb in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:159]
WARNING: [Synth 8-3848] Net sb_axi_wlast in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:160]
WARNING: [Synth 8-3848] Net sb_axi_bready in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:163]
WARNING: [Synth 8-3848] Net sb_axi_arvalid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:168]
WARNING: [Synth 8-3848] Net sb_axi_arid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:170]
WARNING: [Synth 8-3848] Net sb_axi_araddr in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:171]
WARNING: [Synth 8-3848] Net sb_axi_arregion in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:172]
WARNING: [Synth 8-3848] Net sb_axi_arlen in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:173]
WARNING: [Synth 8-3848] Net sb_axi_arsize in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:174]
WARNING: [Synth 8-3848] Net sb_axi_arburst in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:175]
WARNING: [Synth 8-3848] Net sb_axi_arlock in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:176]
WARNING: [Synth 8-3848] Net sb_axi_arcache in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:177]
WARNING: [Synth 8-3848] Net sb_axi_arprot in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:178]
WARNING: [Synth 8-3848] Net sb_axi_arqos in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:179]
WARNING: [Synth 8-3848] Net sb_axi_rready in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:182]
WARNING: [Synth 8-3848] Net dma_axi_awready in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:191]
WARNING: [Synth 8-3848] Net dma_axi_wready in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:201]
WARNING: [Synth 8-3848] Net dma_axi_bvalid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:206]
WARNING: [Synth 8-3848] Net dma_axi_bresp in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:208]
WARNING: [Synth 8-3848] Net dma_axi_bid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:209]
WARNING: [Synth 8-3848] Net dma_axi_arready in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:213]
WARNING: [Synth 8-3848] Net dma_axi_rvalid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:221]
WARNING: [Synth 8-3848] Net dma_axi_rid in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:223]
WARNING: [Synth 8-3848] Net dma_axi_rdata in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:224]
WARNING: [Synth 8-3848] Net dma_axi_rresp in module/entity swerv_wrapper does not have driver. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/swerv_wrapper.sv:225]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (1) of port connection 'dec_tlu_perfcnt0' does not match port width (2) of module 'swerv_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:515]
WARNING: [Synth 8-689] width (1) of port connection 'dec_tlu_perfcnt1' does not match port width (2) of module 'swerv_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:516]
WARNING: [Synth 8-689] width (1) of port connection 'dec_tlu_perfcnt2' does not match port width (2) of module 'swerv_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:517]
WARNING: [Synth 8-689] width (1) of port connection 'dec_tlu_perfcnt3' does not match port width (2) of module 'swerv_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:518]
WARNING: [Synth 8-7023] instance 'swerv_wrapper_inst' of module 'swerv_wrapper' has 235 connections declared, but only 183 given [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:310]
INFO: [Synth 8-638] synthesizing module 'axi_intc_axi_bram_ctrl_0_0' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_bram_ctrl_0_0/synth/axi_intc_axi_bram_ctrl_0_0.vhd:115]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 32768 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31356' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_bram_ctrl_0_0/synth/axi_intc_axi_bram_ctrl_0_0.vhd:278]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31527]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 32768 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30526]
	Parameter C_BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (82#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-226] default block is never used [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25502]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_NARROW_BURST_CNT_LEN bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12168]
INFO: [Synth 8-226] default block is never used [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12207]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (83#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
INFO: [Synth 8-226] default block is never used [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25832]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 4 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/lqa/Tools/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (89#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25318]
WARNING: [Synth 8-6014] Unused sequential element aw_active_d1_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25743]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (90#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30019]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15207]
INFO: [Synth 8-226] default block is never used [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16131]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15998]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21244]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (91#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (92#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (93#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30526]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (94#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31527]
INFO: [Synth 8-256] done synthesizing module 'axi_intc_axi_bram_ctrl_0_0' (95#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_bram_ctrl_0_0/synth/axi_intc_axi_bram_ctrl_0_0.vhd:115]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_AWID_RIGHT bound to: 46 - type: integer 
	Parameter C_AWID_WIDTH bound to: 4 - type: integer 
	Parameter C_AW_WIDTH bound to: 50 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 50 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 5 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 37 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 37 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 37 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 4 - type: integer 
	Parameter C_B_WIDTH bound to: 6 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_ARID_RIGHT bound to: 46 - type: integer 
	Parameter C_ARID_WIDTH bound to: 4 - type: integer 
	Parameter C_AR_WIDTH bound to: 50 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 50 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 35 - type: integer 
	Parameter C_RID_WIDTH bound to: 4 - type: integer 
	Parameter C_R_WIDTH bound to: 39 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:690]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:691]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:749]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:750]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'axi_intc_auto_cc_0' has 82 connections declared, but only 78 given [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_core.srcs/sources_1/bd/axi_intc/synth/axi_intc.v:2542]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 61 - type: integer 
	Parameter C_AWID_WIDTH bound to: 4 - type: integer 
	Parameter C_AW_WIDTH bound to: 65 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 65 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 5 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 37 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 37 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 37 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 4 - type: integer 
	Parameter C_B_WIDTH bound to: 6 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 61 - type: integer 
	Parameter C_ARID_WIDTH bound to: 4 - type: integer 
	Parameter C_AR_WIDTH bound to: 65 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 65 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 35 - type: integer 
	Parameter C_RID_WIDTH bound to: 4 - type: integer 
	Parameter C_R_WIDTH bound to: 39 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 39 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 12 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 12 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 5 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 5 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 39 - type: integer 
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'axi_intc_auto_pc_0' has 60 connections declared, but only 58 given [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_core.srcs/sources_1/bd/axi_intc/synth/axi_intc.v:2988]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 61 - type: integer 
	Parameter C_AWID_WIDTH bound to: 2 - type: integer 
	Parameter C_AW_WIDTH bound to: 63 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 63 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 5 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 37 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 37 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 37 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 2 - type: integer 
	Parameter C_B_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 4 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 61 - type: integer 
	Parameter C_ARID_WIDTH bound to: 2 - type: integer 
	Parameter C_AR_WIDTH bound to: 63 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 63 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 35 - type: integer 
	Parameter C_RID_WIDTH bound to: 2 - type: integer 
	Parameter C_R_WIDTH bound to: 37 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 37 - type: integer 
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'axi_intc_auto_cc_2' has 82 connections declared, but only 80 given [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_core.srcs/sources_1/bd/axi_intc/synth/axi_intc.v:3372]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'axi_intc_auto_cc_3' has 82 connections declared, but only 80 given [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_core.srcs/sources_1/bd/axi_intc/synth/axi_intc.v:3778]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'axi_intc_auto_cc_4' has 82 connections declared, but only 80 given [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_core.srcs/sources_1/bd/axi_intc/synth/axi_intc.v:4184]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000010001 
	Parameter C_S_AXI_BASE_ID bound to: 96'b000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b0000000000000000000000000000011100000000000000000000000000000111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b0000000000000000000000000000011100000000000000000000000000000111 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000101100000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000011 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000101100000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b0000000000000000000000000000011100000000000000000000000000000111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b0000000000000000000000000000011100000000000000000000000000000111 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ISSUE_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_W_ACCEPT_WIDTH bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ACCEPT_WIDTH bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 96'b111111111111111111111111111111110000000000000000000000000000011100000000000000000000000000000111 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 96'b111111111111111111111111111111110000000000000000000000000000011100000000000000000000000000000111 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0000 
	Parameter C_HIGH_ID bound to: 4'b0011 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 40 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 2 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 3 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 40 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0000 
	Parameter C_HIGH_ID bound to: 4'b0011 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 2 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0100 
	Parameter C_HIGH_ID bound to: 4'b0111 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 40 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 2 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0100 
	Parameter C_HIGH_ID bound to: 4'b0111 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 2 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1000 
	Parameter C_HIGH_ID bound to: 4'b1011 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 40 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 2 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1000 
	Parameter C_HIGH_ID bound to: 4'b1011 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 2 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000101100000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 39 - type: integer 
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 3 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_MESG_WIDTH bound to: 67 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 3'b000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 67 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-638] synthesizing module 'axi_intc_axi_uartlite_0_0' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/synth/axi_intc_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2128' bound to instance 'U0' of component 'axi_uartlite' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/synth/axi_intc_axi_uartlite_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
	Parameter C_RATIO bound to: 651 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (164#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (164#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (165#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (166#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (167#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (168#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (169#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (170#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (171#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (172#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (172#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (172#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (172#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (173#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (174#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (175#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (176#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
INFO: [Synth 8-256] done synthesizing module 'axi_intc_axi_uartlite_0_0' (177#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/synth/axi_intc_axi_uartlite_0_0.vhd:86]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'axi_intc_axi_uartlite_0_0' has 22 connections declared, but only 21 given [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_core.srcs/sources_1/bd/axi_intc/synth/axi_intc.v:808]
INFO: [Synth 8-638] synthesizing module 'axi_intc_blk_mem_gen_0_0' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_blk_mem_gen_0_0/synth/axi_intc_blk_mem_gen_0_0.vhd:80]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_blk_mem_gen_0_0/synth/axi_intc_blk_mem_gen_0_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'axi_intc_blk_mem_gen_0_0' (188#1) [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_blk_mem_gen_0_0/synth/axi_intc_blk_mem_gen_0_0.vhd:80]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'axi_intc_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_core.srcs/sources_1/bd/axi_intc/synth/axi_intc.v:830]
WARNING: [Synth 8-689] width (4) of port connection 'S00_AXI_0_arid' does not match port width (2) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:550]
WARNING: [Synth 8-689] width (4) of port connection 'S00_AXI_0_awid' does not match port width (2) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:562]
WARNING: [Synth 8-689] width (4) of port connection 'S00_AXI_0_bid' does not match port width (2) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:571]
WARNING: [Synth 8-689] width (64) of port connection 'S00_AXI_0_rdata' does not match port width (32) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:575]
WARNING: [Synth 8-689] width (4) of port connection 'S00_AXI_0_rid' does not match port width (2) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:576]
WARNING: [Synth 8-689] width (64) of port connection 'S00_AXI_0_wdata' does not match port width (32) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:581]
WARNING: [Synth 8-689] width (8) of port connection 'S00_AXI_0_wstrb' does not match port width (4) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:584]
WARNING: [Synth 8-689] width (3) of port connection 'S01_AXI_0_arid' does not match port width (2) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:591]
WARNING: [Synth 8-689] width (3) of port connection 'S01_AXI_0_awid' does not match port width (2) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:603]
WARNING: [Synth 8-689] width (3) of port connection 'S01_AXI_0_bid' does not match port width (2) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:612]
WARNING: [Synth 8-689] width (64) of port connection 'S01_AXI_0_rdata' does not match port width (32) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:616]
WARNING: [Synth 8-689] width (3) of port connection 'S01_AXI_0_rid' does not match port width (2) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:617]
WARNING: [Synth 8-689] width (64) of port connection 'S01_AXI_0_wdata' does not match port width (32) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:622]
WARNING: [Synth 8-689] width (8) of port connection 'S01_AXI_0_wstrb' does not match port width (4) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:625]
WARNING: [Synth 8-689] width (1) of port connection 'S02_AXI_0_bid' does not match port width (2) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:653]
WARNING: [Synth 8-689] width (64) of port connection 'S02_AXI_0_rdata' does not match port width (32) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:657]
WARNING: [Synth 8-689] width (1) of port connection 'S02_AXI_0_rid' does not match port width (2) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:658]
WARNING: [Synth 8-689] width (64) of port connection 'S02_AXI_0_wdata' does not match port width (32) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:663]
WARNING: [Synth 8-689] width (8) of port connection 'S02_AXI_0_wstrb' does not match port width (4) of module 'axi_intc_wrapper' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1_reference_design.v:666]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[63]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[62]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[61]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[60]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[59]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[58]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[56]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[55]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[54]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[53]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[52]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[51]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[50]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[49]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[48]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[47]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[46]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[45]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[44]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[43]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[42]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[41]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[40]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[39]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[38]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[37]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[36]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[35]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[34]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[33]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[32]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[31]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[30]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[29]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[28]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[27]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[26]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[25]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[24]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[23]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[22]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[21]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[20]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[19]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[63]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[62]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[61]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[60]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[59]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[58]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[56]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[55]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[54]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[53]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[52]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[51]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[50]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[49]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:34 ; elapsed = 00:01:51 . Memory (MB): peak = 2484.711 ; gain = 728.527 ; free physical = 322 ; free virtual = 3263
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:56 . Memory (MB): peak = 2493.617 ; gain = 737.434 ; free physical = 400 ; free virtual = 3359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:38 ; elapsed = 00:01:56 . Memory (MB): peak = 2493.617 ; gain = 737.434 ; free physical = 400 ; free virtual = 3359
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'inst/ibufg_jtag_tck' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/axi_intc_ooc.xdc] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/axi_intc_ooc.xdc] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/clk_and_rst_ooc.xdc] for cell 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/clk_and_rst_ooc.xdc] for cell 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/clk_and_rst_proc_sys_reset_0_0_board.xdc] for cell 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/clk_and_rst_proc_sys_reset_0_0_board.xdc] for cell 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/clk_and_rst_proc_sys_reset_0_0.xdc] for cell 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/clk_and_rst_proc_sys_reset_0_0.xdc] for cell 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0_board.xdc] for cell 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0_board.xdc] for cell 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0.xdc] for cell 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0.xdc:56]
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0.xdc] for cell 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_bd_swerv_eh1_reference_0_6_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_bd_swerv_eh1_reference_0_6_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0_board.xdc] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0_board.xdc] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0.xdc] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0.xdc] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/top_bd_swerv_eh1_reference_0_6_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/top_bd_swerv_eh1_reference_0_6_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/top_bd_swerv_eh1_reference_0_6_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_bd_swerv_eh1_reference_0_6_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_bd_swerv_eh1_reference_0_6_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_bd_swerv_eh1_reference_0_6_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_bd_swerv_eh1_reference_0_6_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_bd_swerv_eh1_reference_0_6_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_bd_swerv_eh1_reference_0_6_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_bd_swerv_eh1_reference_0_6_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_bd_swerv_eh1_reference_0_6_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2612.406 ; gain = 0.000 ; free physical = 82 ; free virtual = 3017
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  FDR => FDRE: 19 instances
  IBUFG => IBUF: 1 instances
  MUXCY_L => MUXCY: 4 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2612.406 ; gain = 0.000 ; free physical = 80 ; free virtual = 3016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:57 ; elapsed = 00:02:17 . Memory (MB): peak = 2612.406 ; gain = 856.223 ; free physical = 334 ; free virtual = 3294
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:57 ; elapsed = 00:02:17 . Memory (MB): peak = 2616.324 ; gain = 860.141 ; free physical = 328 ; free virtual = 3292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst. (constraint file  /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/top_bd_swerv_eh1_reference_0_6_synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst. (constraint file  /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/top_bd_swerv_eh1_reference_0_6_synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst. (constraint file  /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/top_bd_swerv_eh1_reference_0_6_synth_1/dont_touch.xdc, line 54).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst. (constraint file  /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/top_bd_swerv_eh1_reference_0_6_synth_1/dont_touch.xdc, line 59).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst. (constraint file  /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/top_bd_swerv_eh1_reference_0_6_synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0. (constraint file  /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/top_bd_swerv_eh1_reference_0_6_synth_1/dont_touch.xdc, line 81).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:18 . Memory (MB): peak = 2616.324 ; gain = 860.141 ; free physical = 240 ; free virtual = 3238
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rvjtag_tap'
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_AW_DUAL.last_data_ack_mod_reg' into 'GEN_NARROW_EN.axi_wlast_d1_reg' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25782]
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.GEN_AR_DUAL.rd_addr_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "axi_rvalid_set_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_20_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
WARNING: [Synth 8-327] inferring latch for variable 'en_ff_reg' [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:93]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
  TEST_LOGIC_RESET_STATE |                 0001000000000000 |                             0000
     RUN_TEST_IDLE_STATE |                 0000100000000000 |                             0001
    SELECT_DR_SCAN_STATE |                 0000000000100000 |                             0010
    SELECT_IR_SCAN_STATE |                 0000000001000000 |                             1001
        CAPTURE_IR_STATE |                 0000010000000000 |                             1010
          SHIFT_IR_STATE |                 0000001000000000 |                             1011
          EXIT1_IR_STATE |                 0000000010000000 |                             1100
          PAUSE_IR_STATE |                 0000000000001000 |                             1101
          EXIT2_IR_STATE |                 0000000000010000 |                             1110
         UPDATE_IR_STATE |                 0000000100000000 |                             1111
        CAPTURE_DR_STATE |                 0000000000000001 |                             0011
          SHIFT_DR_STATE |                 0000000000000100 |                             0100
          EXIT1_DR_STATE |                 0000000000000010 |                             0101
          PAUSE_DR_STATE |                 1000000000000000 |                             0110
          EXIT2_DR_STATE |                 0010000000000000 |                             0111
         UPDATE_DR_STATE |                 0100000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'rvjtag_tap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               w8_awaddr |                              001 |                              001
            brst_wr_data |                              010 |                              011
          b2b_w8_wr_data |                              011 |                              100
             sng_wr_data |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' using encoding 'sequential' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
               ld_araddr |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.GEN_AR_DUAL.rd_addr_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_20_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:27 ; elapsed = 00:04:20 . Memory (MB): peak = 2620.410 ; gain = 864.227 ; free physical = 124 ; free virtual = 415
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/swerv_wrapper_inst/swerv/dbg/axi_bready_ff' (rvdffs) to 'inst/swerv_wrapper_inst/swerv/dbg/axi_rready_ff'
INFO: [Synth 8-223] decloning instance 'inst/swerv_wrapper_inst/swerv/exu/div_e1/dividend_c' (rvtwoscomp) to 'inst/swerv_wrapper_inst/swerv/exu/div_e1/q_ff_c'
INFO: [Synth 8-223] decloning instance 'inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_bready_ff' (rvdff) to 'inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rready_ff'
INFO: [Synth 8-223] decloning instance 'inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/bus_cgc' (rvclkhdr) to 'inst/swerv_wrapper_inst/swerv/lsu_axi4_to_ahb/ahbm_cgc'
INFO: [Synth 8-223] decloning instance 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/bus_cgc' (rvclkhdr) to 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/ahbm_cgc'
INFO: [Synth 8-223] decloning instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/bus_cgc' (rvclkhdr) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/ahbm_cgc'
INFO: [Synth 8-223] decloning instance 'inst/swerv_wrapper_inst/swerv/dma_ahb_to_axi4/ahb_cgc' (rvclkhdr) to 'inst/swerv_wrapper_inst/swerv/dma_ahb_to_axi4/bus_cgc'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 7     
	   2 Input     31 Bit       Adders := 9     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 14    
	   2 Input     13 Bit       Adders := 9     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 12    
	   3 Input      5 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 4     
	  11 Input      4 Bit       Adders := 1     
	  14 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 68    
	   2 Input      3 Bit       Adders := 19    
	   4 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 72    
	   3 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     39 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 5     
	   2 Input      4 Bit         XORs := 50    
	   3 Input      2 Bit         XORs := 6     
	   2 Input      2 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 694   
	   4 Input      1 Bit         XORs := 3     
	  16 Input      1 Bit         XORs := 5     
	  19 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 3     
	  10 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 3     
	               20 Bit    Wide XORs := 5     
	               16 Bit    Wide XORs := 8     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               76 Bit    Registers := 6     
	               74 Bit    Registers := 9     
	               68 Bit    Registers := 4     
	               67 Bit    Registers := 7     
	               65 Bit    Registers := 8     
	               64 Bit    Registers := 26    
	               63 Bit    Registers := 14    
	               53 Bit    Registers := 3     
	               50 Bit    Registers := 4     
	               48 Bit    Registers := 3     
	               41 Bit    Registers := 2     
	               39 Bit    Registers := 20    
	               38 Bit    Registers := 1     
	               37 Bit    Registers := 21    
	               34 Bit    Registers := 18    
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 177   
	               31 Bit    Registers := 34    
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 44    
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 9     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 37    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 133   
	                4 Bit    Registers := 502   
	                3 Bit    Registers := 166   
	                2 Bit    Registers := 361   
	                1 Bit    Registers := 1642  
+---Multipliers : 
	                33x33  Multipliers := 1     
+---RAMs : 
	              78K Bit         RAMs := 8     
	               8K Bit         RAMs := 16    
	               1K Bit         RAMs := 4     
+---Muxes : 
	   2 Input    136 Bit        Muxes := 4     
	   2 Input     65 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 28    
	   4 Input     64 Bit        Muxes := 2     
	   3 Input     41 Bit        Muxes := 1     
	   4 Input     41 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 10    
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 154   
	   5 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 26    
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     26 Bit        Muxes := 8     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input     21 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 39    
	   2 Input     15 Bit        Muxes := 11    
	   5 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 19    
	   2 Input     11 Bit        Muxes := 18    
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 141   
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 38    
	   2 Input      4 Bit        Muxes := 172   
	  10 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 246   
	   3 Input      3 Bit        Muxes := 7     
	   9 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 699   
	   8 Input      2 Bit        Muxes := 2     
	  26 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 17    
	   5 Input      2 Bit        Muxes := 26    
	   2 Input      1 Bit        Muxes := 1637  
	   8 Input      1 Bit        Muxes := 39    
	  10 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 75    
	   6 Input      1 Bit        Muxes := 43    
	   3 Input      1 Bit        Muxes := 35    
	   9 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module rvdff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdffs__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module rvdff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffsc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdffs__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module dbg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 4     
Module rvjtag_tap 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     41 Bit        Muxes := 1     
	   4 Input     41 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module dmi_jtag_to_core_sync 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module rvdff__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module ifu_ifc_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvbtb_addr_hash 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
Module rvdff__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module rvdff__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdff__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module rvbradder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvbtb_tag_hash 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
Module rvdff__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rvbtb_ghr_hash 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
Module rvdff__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ifu_bp_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     26 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 259   
	   2 Input      1 Bit        Muxes := 5     
Module rvdff__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module rvdff__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module rvdff__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module rveven_paritycheck 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module ifu_aln_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module rvdffs__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module rvdff__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdff__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
Module rveven_paritygen 
Detailed RTL Component Info : 
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module ifu_mem_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
Module rvdff__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module rvdff__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
Module dec_ib_ctl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module rvdff__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module rvdff__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module dec_decode_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 21    
	   2 Input      4 Bit        Muxes := 16    
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 62    
Module rvdff__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module rvdff__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 1     
Module rvdff__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module rvdff__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module rvdff__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module rvdff__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module rvdffs__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module dec_tlu_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
Module rvmaskandmatch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvdff__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module exu_mul_ctl 
Detailed RTL Component Info : 
+---Multipliers : 
	                33x33  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module rvtwoscomp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module exu_div_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module exu_alu_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rvdff__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdff__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
Module rvdff__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
Module exu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     31 Bit        Muxes := 11    
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 36    
Module rvlsadder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdffs__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module lsu_lsc_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module rvdff__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module lsu_dccm_ctl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 32    
Module lsu_stbuf 
Detailed RTL Component Info : 
+---Adders : 
	  11 Input      4 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 14    
Module rvecc_decode 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     39 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module rvecc_encode 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	  17 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
Module lsu_ecc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
Module rvdffs__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module lsu_bus_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 2     
	  14 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 44    
	   6 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 29    
	   7 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 15    
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   6 Input      1 Bit        Muxes := 40    
Module lsu_bus_intf 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 24    
Module configurable_gw 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module cmp_and_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module pic_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	  26 Input      2 Bit        Muxes := 1     
Module rvdffsc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module dma_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module rvdffsc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi4_to_ahb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 13    
Module axi4_to_ahb__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 16    
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 14    
Module axi4_to_ahb__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 17    
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 13    
Module ahb_to_axi4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module swerv 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ram_2048x39 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module lsu_dccm_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 16    
Module rveven_paritygen__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	               20 Bit    Wide XORs := 1     
Module ram_64x21 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module rveven_paritycheck__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               20 Bit    Wide XORs := 1     
Module IC_TAG 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module ram_256x34 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module IC_DATA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    136 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     15 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ua_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 7     
	   3 Input      2 Bit       Adders := 1     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 73    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 13    
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 89    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 51    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 24    
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
Module memory__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module memory__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo__xdcDup__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo__xdcDup__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo__xdcDup__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo__xdcDup__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo__xdcDup__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo__xdcDup__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo__xdcDup__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo__xdcDup__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo__xdcDup__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_crossbar_v2_1_20_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_20_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_arbiter_resp 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_18_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_si_transactor__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_si_transactor__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_18_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 85    
Module uartlite_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module swerv_eh1_reference_design 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/exu/exu_mul_ctl.sv:104]
DSP Report: Generating DSP prod_e20, operation Mode is: A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '65' to '57' bits. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '65' to '57' bits. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.clkhdr/rvclkhdr/en_ff_reg' (LD) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.clkhdr/rvclkhdr/en_ff_reg'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/hrdata_ff/dout_reg[55]' (FDC) to 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/hrdata_ff/dout_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[23] )
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/hrdata_ff/dout_reg[23]' (FDC) to 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/hrdata_ff/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/hrdata_ff/dout_reg[39]' (FDC) to 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/hrdata_ff/dout_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/hrdata_ff/dout_reg[7]' (FDC) to 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/hrdata_ff/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[63]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[62]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[61]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[60]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[59]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[58]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[57]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[56]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[55]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[54]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[53]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[52]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[51]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[50]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[49]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[48]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[32]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[33]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[34]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[35]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[36]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[37]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[38]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[39]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[40]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[41]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[42]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[43]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[44]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[45]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[46]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[47]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[31]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[31]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[30]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[30]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[29]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[29]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[28]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[28]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[27]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[27]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[26]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[26]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[25]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[25]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[24]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[24]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[23]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[23]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[22]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[22]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[21]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[21]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[20]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[20]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[19]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[19]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[18]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[18]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[17]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[17]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[16]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[16]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[0]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[1]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[2]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[3]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[3]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[4]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[4]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[5]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[5]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[6]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[6]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[7]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[7]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[8]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[8]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[9]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[9]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[10]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[10]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[11]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[11]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[12]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[12]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[13]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[13]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[14]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[14]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_dataff/genblock.dff/dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[15]' (FDC) to 'inst/swerv_wrapper_inst/swerv/ifu_axi4_to_ahb/wrbuf_addrff/genblock.dff/dout_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_dataff/genblock.dff/dout_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/hrdata_ff/dout_reg[63]' (FDC) to 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/hrdata_ff/dout_reg[62]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/hrdata_ff/dout_reg[31]' (FDC) to 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/hrdata_ff/dout_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/hrdata_ff/dout_reg[47]' (FDC) to 'inst/swerv_wrapper_inst/swerv/sb_axi4_to_ahb/hrdata_ff/dout_reg[62]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_addrff/genblock.clkhdr/rvclkhdr/en_ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_tagff/dffs/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_tagff/dffs/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_tagff/dffs/dout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\hrdata_ff/dout_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_addrff/genblock.dff/dout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_byteenff/dffs/dout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_byteenff/dffs/dout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_byteenff/dffs/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_byteenff/dffs/dout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_byteenff/dffs/dout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_byteenff/dffs/dout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_byteenff/dffs/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_byteenff/dffs/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_sizeff/dffs/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\wrbuf_sizeff/dffs/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /lsu_axi4_to_ahb/\hrdata_ff/dout_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/swerv_wrapper_inst/swerv /ifu_axi4_to_ahb/\bus_cgc/rvclkhdr/en_ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /sb_axi4_to_ahb/\last_bus_addrff/dffs/dout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/swerv_wrapper_inst/swerv /dma_ahb_to_axi4/\ahb_addr_cgc/rvclkhdr/en_ff_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (free_cg/rvclkhdr/en_ff_reg) is unused and will be removed from module swerv.
WARNING: [Synth 8-3332] Sequential element (mem_ctl/byp_data_first_c1_cgc/rvclkhdr/en_ff_reg) is unused and will be removed from module ifu.
WARNING: [Synth 8-3332] Sequential element (mem_ctl/byp_data_second_c1_cgc/rvclkhdr/en_ff_reg) is unused and will be removed from module ifu.
WARNING: [Synth 8-3332] Sequential element (mem_ctl/axi_clk/rvclkhdr/en_ff_reg) is unused and will be removed from module ifu.
WARNING: [Synth 8-3332] Sequential element (usoctrace_cgc/rvclkhdr/en_ff_reg) is unused and will be removed from module dec_tlu_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[47]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[46]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[45]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[44]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[43]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[42]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[41]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[40]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[39]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[38]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[37]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[36]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[35]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[34]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[33]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[32]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[31]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[30]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[29]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[28]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[27]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[26]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[25]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[24]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[23]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[22]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[21]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[20]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[19]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[18]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[17]) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[47]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[46]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[45]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[44]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[43]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[42]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[41]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[40]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[39]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[38]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[37]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[36]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[35]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[34]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[33]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[32]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[31]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[30]__0) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[47]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[46]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[45]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[44]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[43]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[42]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[41]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[40]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[39]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[38]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[37]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[36]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[35]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[34]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[33]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[32]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[31]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[30]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[29]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[28]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[27]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[26]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[25]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[24]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[23]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[22]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[21]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[20]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[19]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[18]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[17]__1) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (prod_e3_ff/dout_reg[47]__2) is unused and will be removed from module exu_mul_ctl.
WARNING: [Synth 8-3332] Sequential element (lsu_busm_cgc/rvclkhdr/en_ff_reg) is unused and will be removed from module lsu_clkdomain.
WARNING: [Synth 8-3332] Sequential element (dma_bus_cgc/rvclkhdr/en_ff_reg) is unused and will be removed from module dma_ctrl.
WARNING: [Synth 8-3332] Sequential element (rdbuf_addrff/genblock.clkhdr/rvclkhdr/en_ff_reg) is unused and will be removed from module dma_ctrl.
WARNING: [Synth 8-3332] Sequential element (wrbuf_addrff/genblock.clkhdr/rvclkhdr/en_ff_reg) is unused and will be removed from module dma_ctrl.
WARNING: [Synth 8-3332] Sequential element (bus_cgc/rvclkhdr/en_ff_reg) is unused and will be removed from module axi4_to_ahb.
WARNING: [Synth 8-3332] Sequential element (bus_write_cgc/rvclkhdr/en_ff_reg) is unused and will be removed from module axi4_to_ahb.
WARNING: [Synth 8-3332] Sequential element (wrbuf_addrff/genblock.clkhdr/rvclkhdr/en_ff_reg) is unused and will be removed from module axi4_to_ahb.
WARNING: [Synth 8-3332] Sequential element (buf_addrff/genblock.clkhdr/rvclkhdr/en_ff_reg) is unused and will be removed from module axi4_to_ahb.
WARNING: [Synth 8-3332] Sequential element (buf_cgc/rvclkhdr/en_ff_reg) is unused and will be removed from module axi4_to_ahb.
WARNING: [Synth 8-3332] Sequential element (ahbm_addr_cgc/rvclkhdr/en_ff_reg) is unused and will be removed from module axi4_to_ahb.
WARNING: [Synth 8-3332] Sequential element (ahbm_data_cgc/rvclkhdr/en_ff_reg) is unused and will be removed from module axi4_to_ahb.
WARNING: [Synth 8-3332] Sequential element (bus_cgc/rvclkhdr/en_ff_reg) is unused and will be removed from module axi4_to_ahb__parameterized0.
WARNING: [Synth 8-3332] Sequential element (bus_write_cgc/rvclkhdr/en_ff_reg) is unused and will be removed from module axi4_to_ahb__parameterized0.
WARNING: [Synth 8-3332] Sequential element (wrbuf_addrff/genblock.clkhdr/rvclkhdr/en_ff_reg) is unused and will be removed from module axi4_to_ahb__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:15 ; elapsed = 00:10:35 . Memory (MB): peak = 3019.887 ; gain = 1263.703 ; free physical = 680 ; free virtual = 1892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_64x21:   | ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_64x21:   | ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_64x21:   | ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_64x21:   | ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                          | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 50              | RAM32M x 9    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 37              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 6               | RAM32M x 1    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 50              | RAM32M x 9    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 39              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 65              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 37              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 6               | RAM32M x 1    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 65              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 39              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 63              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 37              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 4               | RAM32M x 1    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 63              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 37              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 63              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 37              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 4               | RAM32M x 1    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 63              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 37              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s02_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 63              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s02_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 37              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s02_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 4               | RAM32M x 1    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s02_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 63              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s02_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 37              | RAM32M x 7    | 
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exu_mul_ctl | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-6837] The timing for the instance insti_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_1/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_1/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_1/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_2/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_2/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_2/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_4/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_4/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_4/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_5/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_5/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_5/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_6/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_6/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_6/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_7/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_7/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_7/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/i_/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/i_/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/i___0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/i___0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/i___1/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/i___1/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/i___2/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/i___2/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_14/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_14/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_15/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_15/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_16/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_16/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_17/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_17/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_18/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_18/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_19/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_19/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_20/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_20/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_21/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_21/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_22/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_22/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_23/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_23/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_24/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_24/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_25/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_25/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_26/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_26/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_27/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_27/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_28/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_28/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_29/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_29/inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/axi_intc_wrapper_inst/axi_intc_i/ACLK_0' to pin 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/axi_intc_wrapper_inst/axi_intc_i/S00_ACLK_0' to pin 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkout1_buf/O'
WARNING: [Synth 8-565] redefining clock 'sys_clock'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:24 ; elapsed = 00:10:45 . Memory (MB): peak = 3019.887 ; gain = 1263.703 ; free physical = 527 ; free virtual = 1802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:14 ; elapsed = 00:11:38 . Memory (MB): peak = 3019.887 ; gain = 1263.703 ; free physical = 378 ; free virtual = 1665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_2048x39: | ram_core_reg | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|ram_64x21:   | ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_64x21:   | ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_64x21:   | ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_64x21:   | ram_core_reg | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|ram_256x34:  | ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                          | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 50              | RAM32M x 9    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 37              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 6               | RAM32M x 1    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 50              | RAM32M x 9    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 39              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 65              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 37              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 6               | RAM32M x 1    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 65              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 39              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 63              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 37              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 4               | RAM32M x 1    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 63              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s00_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 37              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 63              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 37              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 4               | RAM32M x 1    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 63              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 37              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s02_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 63              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s02_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 37              | RAM32M x 7    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s02_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 4               | RAM32M x 1    | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s02_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 63              | RAM32M x 11   | 
|\inst/axi_intc_wrapper_inst/axi_intc_i /\axi_interconnect_0/s02_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 37              | RAM32M x 7    | 
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ipshared/e6d5/swerv_eh1/design/lib/beh_lib.sv:36]
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/swerv_wrapper_inst/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:12 ; elapsed = 00:12:39 . Memory (MB): peak = 3019.887 ; gain = 1263.703 ; free physical = 374 ; free virtual = 1673
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:15 ; elapsed = 00:12:46 . Memory (MB): peak = 3019.887 ; gain = 1263.703 ; free physical = 304 ; free virtual = 1663
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:16 ; elapsed = 00:12:46 . Memory (MB): peak = 3019.887 ; gain = 1263.703 ; free physical = 304 ; free virtual = 1663
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:24 ; elapsed = 00:12:55 . Memory (MB): peak = 3019.887 ; gain = 1263.703 ; free physical = 294 ; free virtual = 1654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:25 ; elapsed = 00:12:55 . Memory (MB): peak = 3019.887 ; gain = 1263.703 ; free physical = 294 ; free virtual = 1654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:26 ; elapsed = 00:12:57 . Memory (MB): peak = 3019.887 ; gain = 1263.703 ; free physical = 290 ; free virtual = 1651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:27 ; elapsed = 00:12:57 . Memory (MB): peak = 3019.887 ; gain = 1263.703 ; free physical = 290 ; free virtual = 1651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]                                                                                        | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]                                                                                        | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_3 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]             | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]             | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]            | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]            | 5      | 5          | 0      | 5       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[15] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |   686|
|3     |DSP48E1    |     4|
|4     |LUT1       |   296|
|5     |LUT2       |  2171|
|6     |LUT3       |  4233|
|7     |LUT4       |  5724|
|8     |LUT5       |  6865|
|9     |LUT6       | 15133|
|10    |MMCME2_ADV |     1|
|11    |MUXCY_L    |     3|
|12    |MUXF7      |   305|
|13    |RAM32M     |   181|
|14    |RAMB18E1   |     8|
|15    |RAMB18E1_1 |    20|
|16    |RAMB36E1   |    16|
|17    |RAMB36E1_1 |    32|
|18    |SRL16      |     1|
|19    |SRL16E     |    38|
|20    |SRLC32E    |    51|
|21    |XORCY      |     4|
|22    |FDCE       | 13808|
|23    |FDPE       |   552|
|24    |FDR        |    13|
|25    |FDRE       |  4836|
|26    |FDSE       |    64|
|27    |LD         |   278|
|28    |IBUF       |     1|
|29    |IBUFG      |     1|
|30    |OBUF       |     3|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|      |Instance                                                                                           |Module                                                                     |Cells |
+------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|1     |top                                                                                                |                                                                           | 55330|
|2     |  inst                                                                                             |swerv_eh1_reference_design                                                 | 55329|
|3     |    axi_intc_wrapper_inst                                                                          |axi_intc_wrapper                                                           |  9600|
|4     |      axi_intc_i                                                                                   |axi_intc                                                                   |  9600|
|5     |        axi_bram_ctrl_0                                                                            |axi_intc_axi_bram_ctrl_0_0                                                 |   830|
|6     |          U0                                                                                       |axi_bram_ctrl                                                              |   830|
|7     |            \gext_inst.abcv4_0_ext_inst                                                            |axi_bram_ctrl_top                                                          |   830|
|8     |              \GEN_AXI4.I_FULL_AXI                                                                 |full_axi                                                                   |   830|
|9     |                I_RD_CHNL                                                                          |rd_chnl                                                                    |   495|
|10    |                  \GEN_NO_RD_CMD_OPT.GEN_UA_NARROW.I_UA_NARROW                                     |ua_narrow_3107                                                             |     1|
|11    |                  \GEN_NO_RD_CMD_OPT.I_WRAP_BRST                                                   |wrap_brst_3108                                                             |    76|
|12    |                I_WR_CHNL                                                                          |wr_chnl                                                                    |   335|
|13    |                  BID_FIFO                                                                         |SRL_FIFO                                                                   |    45|
|14    |                  \GEN_UA_NARROW.I_UA_NARROW                                                       |ua_narrow                                                                  |     1|
|15    |                  I_WRAP_BRST                                                                      |wrap_brst                                                                  |    73|
|16    |        axi_uartlite_0                                                                             |axi_intc_axi_uartlite_0_0                                                  |   252|
|17    |          U0                                                                                       |axi_uartlite                                                               |   252|
|18    |            AXI_LITE_IPIF_I                                                                        |axi_lite_ipif                                                              |    70|
|19    |              I_SLAVE_ATTACHMENT                                                                   |slave_attachment                                                           |    70|
|20    |                I_DECODER                                                                          |address_decoder                                                            |    42|
|21    |                  \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f                                                                  |     1|
|22    |                  \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized1                                                  |     1|
|23    |            UARTLITE_CORE_I                                                                        |uartlite_core                                                              |   182|
|24    |              BAUD_RATE_I                                                                          |baudrate                                                                   |    26|
|25    |              UARTLITE_RX_I                                                                        |uartlite_rx                                                                |    93|
|26    |                INPUT_DOUBLE_REGS3                                                                 |cdc_sync__parameterized0                                                   |     8|
|27    |                SRL_FIFO_I                                                                         |srl_fifo_f_3103                                                            |    27|
|28    |                  I_SRL_FIFO_RBU_F                                                                 |srl_fifo_rbu_f_3104                                                        |    27|
|29    |                    CNTR_INCR_DECR_ADDN_F_I                                                        |cntr_incr_decr_addn_f_3105                                                 |    16|
|30    |                    DYNSHREG_F_I                                                                   |dynshreg_f_3106                                                            |     9|
|31    |              UARTLITE_TX_I                                                                        |uartlite_tx                                                                |    54|
|32    |                SRL_FIFO_I                                                                         |srl_fifo_f                                                                 |    32|
|33    |                  I_SRL_FIFO_RBU_F                                                                 |srl_fifo_rbu_f                                                             |    32|
|34    |                    CNTR_INCR_DECR_ADDN_F_I                                                        |cntr_incr_decr_addn_f                                                      |    18|
|35    |                    DYNSHREG_F_I                                                                   |dynshreg_f                                                                 |    13|
|36    |        blk_mem_gen_0                                                                              |axi_intc_blk_mem_gen_0_0                                                   |    58|
|37    |          U0                                                                                       |blk_mem_gen_v8_4_3                                                         |    58|
|38    |            inst_blk_mem_gen                                                                       |blk_mem_gen_v8_4_3_synth                                                   |    58|
|39    |              \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                               |blk_mem_gen_top                                                            |    58|
|40    |                \valid.cstr                                                                        |blk_mem_gen_generic_cstr                                                   |    58|
|41    |                  \ramloop[0].ram.r                                                                |blk_mem_gen_prim_width                                                     |     1|
|42    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper                                                   |     1|
|43    |                  \ramloop[10].ram.r                                                               |blk_mem_gen_prim_width__parameterized9                                     |     1|
|44    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized9                                   |     1|
|45    |                  \ramloop[11].ram.r                                                               |blk_mem_gen_prim_width__parameterized10                                    |     1|
|46    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized10                                  |     1|
|47    |                  \ramloop[12].ram.r                                                               |blk_mem_gen_prim_width__parameterized11                                    |     1|
|48    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized11                                  |     1|
|49    |                  \ramloop[13].ram.r                                                               |blk_mem_gen_prim_width__parameterized12                                    |     1|
|50    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized12                                  |     1|
|51    |                  \ramloop[14].ram.r                                                               |blk_mem_gen_prim_width__parameterized13                                    |     1|
|52    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized13                                  |     1|
|53    |                  \ramloop[15].ram.r                                                               |blk_mem_gen_prim_width__parameterized14                                    |     1|
|54    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized14                                  |     1|
|55    |                  \ramloop[16].ram.r                                                               |blk_mem_gen_prim_width__parameterized15                                    |     1|
|56    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized15                                  |     1|
|57    |                  \ramloop[17].ram.r                                                               |blk_mem_gen_prim_width__parameterized16                                    |     1|
|58    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized16                                  |     1|
|59    |                  \ramloop[18].ram.r                                                               |blk_mem_gen_prim_width__parameterized17                                    |     1|
|60    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized17                                  |     1|
|61    |                  \ramloop[19].ram.r                                                               |blk_mem_gen_prim_width__parameterized18                                    |     1|
|62    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized18                                  |     1|
|63    |                  \ramloop[1].ram.r                                                                |blk_mem_gen_prim_width__parameterized0                                     |     1|
|64    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized0                                   |     1|
|65    |                  \ramloop[20].ram.r                                                               |blk_mem_gen_prim_width__parameterized19                                    |     1|
|66    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized19                                  |     1|
|67    |                  \ramloop[21].ram.r                                                               |blk_mem_gen_prim_width__parameterized20                                    |     1|
|68    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized20                                  |     1|
|69    |                  \ramloop[22].ram.r                                                               |blk_mem_gen_prim_width__parameterized21                                    |     1|
|70    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized21                                  |     1|
|71    |                  \ramloop[23].ram.r                                                               |blk_mem_gen_prim_width__parameterized22                                    |     1|
|72    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized22                                  |     1|
|73    |                  \ramloop[24].ram.r                                                               |blk_mem_gen_prim_width__parameterized23                                    |     1|
|74    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized23                                  |     1|
|75    |                  \ramloop[25].ram.r                                                               |blk_mem_gen_prim_width__parameterized24                                    |     1|
|76    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized24                                  |     1|
|77    |                  \ramloop[26].ram.r                                                               |blk_mem_gen_prim_width__parameterized25                                    |     1|
|78    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized25                                  |     1|
|79    |                  \ramloop[27].ram.r                                                               |blk_mem_gen_prim_width__parameterized26                                    |     1|
|80    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized26                                  |     1|
|81    |                  \ramloop[28].ram.r                                                               |blk_mem_gen_prim_width__parameterized27                                    |     1|
|82    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized27                                  |     1|
|83    |                  \ramloop[29].ram.r                                                               |blk_mem_gen_prim_width__parameterized28                                    |     1|
|84    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized28                                  |     1|
|85    |                  \ramloop[2].ram.r                                                                |blk_mem_gen_prim_width__parameterized1                                     |     1|
|86    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized1                                   |     1|
|87    |                  \ramloop[30].ram.r                                                               |blk_mem_gen_prim_width__parameterized29                                    |     1|
|88    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized29                                  |     1|
|89    |                  \ramloop[31].ram.r                                                               |blk_mem_gen_prim_width__parameterized30                                    |    27|
|90    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized30                                  |     9|
|91    |                  \ramloop[3].ram.r                                                                |blk_mem_gen_prim_width__parameterized2                                     |     1|
|92    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized2                                   |     1|
|93    |                  \ramloop[4].ram.r                                                                |blk_mem_gen_prim_width__parameterized3                                     |     1|
|94    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized3                                   |     1|
|95    |                  \ramloop[5].ram.r                                                                |blk_mem_gen_prim_width__parameterized4                                     |     1|
|96    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized4                                   |     1|
|97    |                  \ramloop[6].ram.r                                                                |blk_mem_gen_prim_width__parameterized5                                     |     1|
|98    |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized5                                   |     1|
|99    |                  \ramloop[7].ram.r                                                                |blk_mem_gen_prim_width__parameterized6                                     |     1|
|100   |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized6                                   |     1|
|101   |                  \ramloop[8].ram.r                                                                |blk_mem_gen_prim_width__parameterized7                                     |     1|
|102   |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized7                                   |     1|
|103   |                  \ramloop[9].ram.r                                                                |blk_mem_gen_prim_width__parameterized8                                     |     1|
|104   |                    \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized8                                   |     1|
|105   |        axi_interconnect_0                                                                         |axi_intc_axi_interconnect_0_0                                              |  8460|
|106   |          xbar                                                                                     |axi_intc_xbar_0                                                            |  1606|
|107   |            inst                                                                                   |axi_crossbar_v2_1_20_axi_crossbar                                          |  1606|
|108   |              \gen_samd.crossbar_samd                                                              |axi_crossbar_v2_1_20_crossbar                                              |  1591|
|109   |                addr_arbiter_ar                                                                    |axi_crossbar_v2_1_20_addr_arbiter                                          |   196|
|110   |                addr_arbiter_aw                                                                    |axi_crossbar_v2_1_20_addr_arbiter_3071                                     |   206|
|111   |                \gen_decerr_slave.decerr_slave_inst                                                |axi_crossbar_v2_1_20_decerr_slave                                          |    48|
|112   |                \gen_master_slots[0].gen_mi_write.wdata_mux_w                                      |axi_crossbar_v2_1_20_wdata_mux                                             |    66|
|113   |                  \gen_wmux.wmux_aw_fifo                                                           |axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0_3100               |    66|
|114   |                    \gen_srls[0].gen_rep[0].srl_nx1                                                |axi_data_fifo_v2_1_18_ndeep_srl_3101                                       |     2|
|115   |                    \gen_srls[0].gen_rep[1].srl_nx1                                                |axi_data_fifo_v2_1_18_ndeep_srl_3102                                       |     6|
|116   |                \gen_master_slots[0].reg_slice_mi                                                  |axi_register_slice_v2_1_19_axi_register_slice__parameterized1              |   171|
|117   |                  \b.b_pipe                                                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized9_3098        |    34|
|118   |                  \r.r_pipe                                                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized10_3099       |   137|
|119   |                \gen_master_slots[1].gen_mi_write.wdata_mux_w                                      |axi_crossbar_v2_1_20_wdata_mux_3072                                        |    73|
|120   |                  \gen_wmux.wmux_aw_fifo                                                           |axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0                    |    73|
|121   |                    \gen_srls[0].gen_rep[0].srl_nx1                                                |axi_data_fifo_v2_1_18_ndeep_srl_3096                                       |     2|
|122   |                    \gen_srls[0].gen_rep[1].srl_nx1                                                |axi_data_fifo_v2_1_18_ndeep_srl_3097                                       |     8|
|123   |                \gen_master_slots[1].reg_slice_mi                                                  |axi_register_slice_v2_1_19_axi_register_slice__parameterized1_3073         |   211|
|124   |                  \b.b_pipe                                                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized9_3094        |    41|
|125   |                  \r.r_pipe                                                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized10_3095       |   170|
|126   |                \gen_master_slots[2].gen_mi_write.wdata_mux_w                                      |axi_crossbar_v2_1_20_wdata_mux__parameterized0                             |    23|
|127   |                  \gen_wmux.wmux_aw_fifo                                                           |axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized1                    |    23|
|128   |                    \gen_srls[0].gen_rep[0].srl_nx1                                                |axi_data_fifo_v2_1_18_ndeep_srl_3092                                       |     1|
|129   |                    \gen_srls[0].gen_rep[1].srl_nx1                                                |axi_data_fifo_v2_1_18_ndeep_srl_3093                                       |     3|
|130   |                \gen_master_slots[2].reg_slice_mi                                                  |axi_register_slice_v2_1_19_axi_register_slice__parameterized1_3074         |   181|
|131   |                  \b.b_pipe                                                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized9             |    35|
|132   |                  \r.r_pipe                                                                        |axi_register_slice_v2_1_19_axic_register_slice__parameterized10            |   146|
|133   |                \gen_slave_slots[0].gen_si_read.si_transactor_ar                                   |axi_crossbar_v2_1_20_si_transactor                                         |    48|
|134   |                  \gen_multi_thread.arbiter_resp_inst                                              |axi_crossbar_v2_1_20_arbiter_resp_3091                                     |    14|
|135   |                \gen_slave_slots[0].gen_si_write.si_transactor_aw                                  |axi_crossbar_v2_1_20_si_transactor__parameterized0                         |    45|
|136   |                  \gen_multi_thread.arbiter_resp_inst                                              |axi_crossbar_v2_1_20_arbiter_resp_3090                                     |    14|
|137   |                \gen_slave_slots[0].gen_si_write.splitter_aw_si                                    |axi_crossbar_v2_1_20_splitter                                              |     6|
|138   |                \gen_slave_slots[0].gen_si_write.wdata_router_w                                    |axi_crossbar_v2_1_20_wdata_router                                          |    39|
|139   |                  wrouter_aw_fifo                                                                  |axi_data_fifo_v2_1_18_axic_reg_srl_fifo_3087                               |    39|
|140   |                    \gen_srls[0].gen_rep[0].srl_nx1                                                |axi_data_fifo_v2_1_18_ndeep_srl_3088                                       |     1|
|141   |                    \gen_srls[0].gen_rep[1].srl_nx1                                                |axi_data_fifo_v2_1_18_ndeep_srl_3089                                       |     5|
|142   |                \gen_slave_slots[1].gen_si_read.si_transactor_ar                                   |axi_crossbar_v2_1_20_si_transactor__parameterized1                         |    45|
|143   |                  \gen_multi_thread.arbiter_resp_inst                                              |axi_crossbar_v2_1_20_arbiter_resp_3086                                     |    14|
|144   |                \gen_slave_slots[1].gen_si_write.si_transactor_aw                                  |axi_crossbar_v2_1_20_si_transactor__parameterized2                         |    45|
|145   |                  \gen_multi_thread.arbiter_resp_inst                                              |axi_crossbar_v2_1_20_arbiter_resp_3085                                     |    14|
|146   |                \gen_slave_slots[1].gen_si_write.splitter_aw_si                                    |axi_crossbar_v2_1_20_splitter_3075                                         |     6|
|147   |                \gen_slave_slots[1].gen_si_write.wdata_router_w                                    |axi_crossbar_v2_1_20_wdata_router_3076                                     |    33|
|148   |                  wrouter_aw_fifo                                                                  |axi_data_fifo_v2_1_18_axic_reg_srl_fifo_3082                               |    33|
|149   |                    \gen_srls[0].gen_rep[0].srl_nx1                                                |axi_data_fifo_v2_1_18_ndeep_srl_3083                                       |     1|
|150   |                    \gen_srls[0].gen_rep[1].srl_nx1                                                |axi_data_fifo_v2_1_18_ndeep_srl_3084                                       |     3|
|151   |                \gen_slave_slots[2].gen_si_read.si_transactor_ar                                   |axi_crossbar_v2_1_20_si_transactor__parameterized3                         |    46|
|152   |                  \gen_multi_thread.arbiter_resp_inst                                              |axi_crossbar_v2_1_20_arbiter_resp_3081                                     |    23|
|153   |                \gen_slave_slots[2].gen_si_write.si_transactor_aw                                  |axi_crossbar_v2_1_20_si_transactor__parameterized4                         |    47|
|154   |                  \gen_multi_thread.arbiter_resp_inst                                              |axi_crossbar_v2_1_20_arbiter_resp                                          |    14|
|155   |                \gen_slave_slots[2].gen_si_write.splitter_aw_si                                    |axi_crossbar_v2_1_20_splitter_3077                                         |     6|
|156   |                \gen_slave_slots[2].gen_si_write.wdata_router_w                                    |axi_crossbar_v2_1_20_wdata_router_3078                                     |    34|
|157   |                  wrouter_aw_fifo                                                                  |axi_data_fifo_v2_1_18_axic_reg_srl_fifo                                    |    34|
|158   |                    \gen_srls[0].gen_rep[0].srl_nx1                                                |axi_data_fifo_v2_1_18_ndeep_srl                                            |     1|
|159   |                    \gen_srls[0].gen_rep[1].srl_nx1                                                |axi_data_fifo_v2_1_18_ndeep_srl_3080                                       |     3|
|160   |                splitter_aw_mi                                                                     |axi_crossbar_v2_1_20_splitter_3079                                         |     5|
|161   |          m00_couplers                                                                             |m00_couplers_imp_Z91WJ1                                                    |  1119|
|162   |            auto_cc                                                                                |axi_intc_auto_cc_0                                                         |  1119|
|163   |              inst                                                                                 |axi_clock_converter_v2_1_18_axi_clock_converter                            |  1119|
|164   |                \gen_clock_conv.gen_async_conv.asyncfifo_axi                                       |fifo_generator_v13_2_4                                                     |  1118|
|165   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_4_synth                                               |  1118|
|166   |                    \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1                          |xpm_cdc_single__15                                                         |     5|
|167   |                    \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2                          |xpm_cdc_single__16                                                         |     5|
|168   |                    \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3                           |xpm_cdc_single__17                                                         |     5|
|169   |                    \gaxi_full_lite.gread_ch.grach2.axi_rach                                       |fifo_generator_top                                                         |   250|
|170   |                      \grf.rf                                                                      |fifo_generator_ramfifo                                                     |   250|
|171   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__4                                                     |    54|
|172   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__56                                                           |    26|
|173   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__57                                                           |    26|
|174   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_3062                                                              |    34|
|175   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_3068                                                               |    17|
|176   |                          \gras.rsts                                                               |rd_status_flags_as_3069                                                    |     2|
|177   |                          rpntr                                                                    |rd_bin_cntr_3070                                                           |    15|
|178   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_3063                                                              |    23|
|179   |                          \gwas.wsts                                                               |wr_status_flags_as_3066                                                    |     5|
|180   |                          wpntr                                                                    |wr_bin_cntr_3067                                                           |    18|
|181   |                        \gntv_or_sync_fifo.mem                                                     |memory_3064                                                                |   109|
|182   |                          \gdm.dm_gen.dm                                                           |dmem_3065                                                                  |    59|
|183   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__4                                               |    30|
|184   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__31                                                      |     2|
|185   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__32                                                      |     2|
|186   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__56                                         |     5|
|187   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__57                                         |     5|
|188   |                    \gaxi_full_lite.gread_ch.grdch2.axi_rdch                                       |fifo_generator_top__parameterized2__xdcDup__1                              |   227|
|189   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized2__xdcDup__1                          |   227|
|190   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__5                                                     |    54|
|191   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__58                                                           |    26|
|192   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__59                                                           |    26|
|193   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_3053                                                              |    34|
|194   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_3059                                                               |    17|
|195   |                          \gras.rsts                                                               |rd_status_flags_as_3060                                                    |     2|
|196   |                          rpntr                                                                    |rd_bin_cntr_3061                                                           |    15|
|197   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_3054                                                              |    23|
|198   |                          \gwas.wsts                                                               |wr_status_flags_as_3057                                                    |     5|
|199   |                          wpntr                                                                    |wr_bin_cntr_3058                                                           |    18|
|200   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized2_3055                                                |    85|
|201   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized2_3056                                                  |    46|
|202   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__5                                               |    31|
|203   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__33                                                      |     2|
|204   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__34                                                      |     2|
|205   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__58                                         |     5|
|206   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__59                                         |     5|
|207   |                    \gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                      |fifo_generator_top__xdcDup__1                                              |   250|
|208   |                      \grf.rf                                                                      |fifo_generator_ramfifo__xdcDup__1                                          |   250|
|209   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__1                                                     |    54|
|210   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__50                                                           |    26|
|211   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__51                                                           |    26|
|212   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_3046                                                              |    34|
|213   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_3050                                                               |    17|
|214   |                          \gras.rsts                                                               |rd_status_flags_as_3051                                                    |     2|
|215   |                          rpntr                                                                    |rd_bin_cntr_3052                                                           |    15|
|216   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_3047                                                              |    23|
|217   |                          \gwas.wsts                                                               |wr_status_flags_as_3048                                                    |     5|
|218   |                          wpntr                                                                    |wr_bin_cntr_3049                                                           |    18|
|219   |                        \gntv_or_sync_fifo.mem                                                     |memory                                                                     |   109|
|220   |                          \gdm.dm_gen.dm                                                           |dmem                                                                       |    59|
|221   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__1                                               |    30|
|222   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__25                                                      |     2|
|223   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__26                                                      |     2|
|224   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__50                                         |     5|
|225   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__51                                         |     5|
|226   |                    \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                      |fifo_generator_top__parameterized0__xdcDup__1                              |   222|
|227   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized0__xdcDup__1                          |   222|
|228   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__2                                                     |    54|
|229   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__52                                                           |    26|
|230   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__53                                                           |    26|
|231   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_3037                                                              |    34|
|232   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_3043                                                               |    17|
|233   |                          \gras.rsts                                                               |rd_status_flags_as_3044                                                    |     2|
|234   |                          rpntr                                                                    |rd_bin_cntr_3045                                                           |    15|
|235   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_3038                                                              |    23|
|236   |                          \gwas.wsts                                                               |wr_status_flags_as_3041                                                    |     5|
|237   |                          wpntr                                                                    |wr_bin_cntr_3042                                                           |    18|
|238   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized0_3039                                                |    81|
|239   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized0_3040                                                  |    44|
|240   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__2                                               |    30|
|241   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__27                                                      |     2|
|242   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__28                                                      |     2|
|243   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__52                                         |     5|
|244   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__53                                         |     5|
|245   |                    \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                      |fifo_generator_top__parameterized1__xdcDup__1                              |   154|
|246   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized1__xdcDup__1                          |   154|
|247   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__3                                                     |    54|
|248   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__54                                                           |    26|
|249   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__55                                                           |    26|
|250   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_3028                                                              |    34|
|251   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_3034                                                               |    17|
|252   |                          \gras.rsts                                                               |rd_status_flags_as_3035                                                    |     2|
|253   |                          rpntr                                                                    |rd_bin_cntr_3036                                                           |    15|
|254   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_3029                                                              |    23|
|255   |                          \gwas.wsts                                                               |wr_status_flags_as_3032                                                    |     5|
|256   |                          wpntr                                                                    |wr_bin_cntr_3033                                                           |    18|
|257   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized1_3030                                                |    13|
|258   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized1_3031                                                  |     7|
|259   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__3                                               |    30|
|260   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__29                                                      |     2|
|261   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__30                                                      |     2|
|262   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__54                                         |     5|
|263   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__55                                         |     5|
|264   |          m01_couplers                                                                             |m01_couplers_imp_1422RD8                                                   |  2234|
|265   |            auto_cc                                                                                |axi_intc_auto_cc_1                                                         |  1183|
|266   |              inst                                                                                 |axi_clock_converter_v2_1_18_axi_clock_converter__parameterized0            |  1183|
|267   |                \gen_clock_conv.gen_async_conv.asyncfifo_axi                                       |fifo_generator_v13_2_4__parameterized0                                     |  1182|
|268   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_4_synth__parameterized0                               |  1182|
|269   |                    \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1                          |xpm_cdc_single__18                                                         |     5|
|270   |                    \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2                          |xpm_cdc_single__19                                                         |     5|
|271   |                    \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3                           |xpm_cdc_single__20                                                         |     5|
|272   |                    \gaxi_full_lite.gread_ch.grach2.axi_rach                                       |fifo_generator_top__parameterized3                                         |   282|
|273   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized3                                     |   282|
|274   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__9                                                     |    54|
|275   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__66                                                           |    26|
|276   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__67                                                           |    26|
|277   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_3019                                                              |    34|
|278   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_3025                                                               |    17|
|279   |                          \gras.rsts                                                               |rd_status_flags_as_3026                                                    |     2|
|280   |                          rpntr                                                                    |rd_bin_cntr_3027                                                           |    15|
|281   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_3020                                                              |    23|
|282   |                          \gwas.wsts                                                               |wr_status_flags_as_3023                                                    |     5|
|283   |                          wpntr                                                                    |wr_bin_cntr_3024                                                           |    18|
|284   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized3_3021                                                |   141|
|285   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized3_3022                                                  |    76|
|286   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__9                                               |    30|
|287   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__41                                                      |     2|
|288   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__42                                                      |     2|
|289   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__66                                         |     5|
|290   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__67                                         |     5|
|291   |                    \gaxi_full_lite.gread_ch.grdch2.axi_rdch                                       |fifo_generator_top__parameterized2                                         |   227|
|292   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized2                                     |   227|
|293   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__10                                                    |    54|
|294   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__68                                                           |    26|
|295   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__69                                                           |    26|
|296   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_3012                                                              |    34|
|297   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_3016                                                               |    17|
|298   |                          \gras.rsts                                                               |rd_status_flags_as_3017                                                    |     2|
|299   |                          rpntr                                                                    |rd_bin_cntr_3018                                                           |    15|
|300   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_3013                                                              |    23|
|301   |                          \gwas.wsts                                                               |wr_status_flags_as_3014                                                    |     5|
|302   |                          wpntr                                                                    |wr_bin_cntr_3015                                                           |    18|
|303   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized2                                                     |    85|
|304   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized2                                                       |    46|
|305   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__10                                              |    31|
|306   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__43                                                      |     2|
|307   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__44                                                      |     2|
|308   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__68                                         |     5|
|309   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__69                                         |     5|
|310   |                    \gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                      |fifo_generator_top__parameterized3__xdcDup__1                              |   282|
|311   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized3__xdcDup__1                          |   282|
|312   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__6                                                     |    54|
|313   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__60                                                           |    26|
|314   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__61                                                           |    26|
|315   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_3005                                                              |    34|
|316   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_3009                                                               |    17|
|317   |                          \gras.rsts                                                               |rd_status_flags_as_3010                                                    |     2|
|318   |                          rpntr                                                                    |rd_bin_cntr_3011                                                           |    15|
|319   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_3006                                                              |    23|
|320   |                          \gwas.wsts                                                               |wr_status_flags_as_3007                                                    |     5|
|321   |                          wpntr                                                                    |wr_bin_cntr_3008                                                           |    18|
|322   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized3                                                     |   141|
|323   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized3                                                       |    76|
|324   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__6                                               |    30|
|325   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__35                                                      |     2|
|326   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__36                                                      |     2|
|327   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__60                                         |     5|
|328   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__61                                         |     5|
|329   |                    \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                      |fifo_generator_top__parameterized0__xdcDup__2                              |   222|
|330   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized0__xdcDup__2                          |   222|
|331   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__7                                                     |    54|
|332   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__62                                                           |    26|
|333   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__63                                                           |    26|
|334   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2996                                                              |    34|
|335   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_3002                                                               |    17|
|336   |                          \gras.rsts                                                               |rd_status_flags_as_3003                                                    |     2|
|337   |                          rpntr                                                                    |rd_bin_cntr_3004                                                           |    15|
|338   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2997                                                              |    23|
|339   |                          \gwas.wsts                                                               |wr_status_flags_as_3000                                                    |     5|
|340   |                          wpntr                                                                    |wr_bin_cntr_3001                                                           |    18|
|341   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized0_2998                                                |    81|
|342   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized0_2999                                                  |    44|
|343   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__7                                               |    30|
|344   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__37                                                      |     2|
|345   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__38                                                      |     2|
|346   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__62                                         |     5|
|347   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__63                                         |     5|
|348   |                    \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                      |fifo_generator_top__parameterized1                                         |   154|
|349   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized1                                     |   154|
|350   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__8                                                     |    54|
|351   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__64                                                           |    26|
|352   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__65                                                           |    26|
|353   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2989                                                              |    34|
|354   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_2993                                                               |    17|
|355   |                          \gras.rsts                                                               |rd_status_flags_as_2994                                                    |     2|
|356   |                          rpntr                                                                    |rd_bin_cntr_2995                                                           |    15|
|357   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2990                                                              |    23|
|358   |                          \gwas.wsts                                                               |wr_status_flags_as_2991                                                    |     5|
|359   |                          wpntr                                                                    |wr_bin_cntr_2992                                                           |    18|
|360   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized1                                                     |    13|
|361   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized1                                                       |     7|
|362   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__8                                               |    30|
|363   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__39                                                      |     2|
|364   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__40                                                      |     2|
|365   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__64                                         |     5|
|366   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__65                                         |     5|
|367   |            auto_pc                                                                                |axi_intc_auto_pc_0                                                         |  1051|
|368   |              inst                                                                                 |axi_protocol_converter_v2_1_19_axi_protocol_converter                      |  1051|
|369   |                \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_19_b2s                                         |  1051|
|370   |                  \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_19_b2s_ar_channel                              |   179|
|371   |                    ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm                              |    29|
|372   |                    cmd_translator_0                                                               |axi_protocol_converter_v2_1_19_b2s_cmd_translator_2986                     |   146|
|373   |                      incr_cmd_0                                                                   |axi_protocol_converter_v2_1_19_b2s_incr_cmd_2987                           |    79|
|374   |                      wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_2988                           |    62|
|375   |                  \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_19_b2s_r_channel                               |    77|
|376   |                    rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1             |    49|
|377   |                    transaction_fifo_0                                                             |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2             |    22|
|378   |                  SI_REG                                                                           |axi_register_slice_v2_1_19_axi_register_slice                              |   549|
|379   |                    \ar.ar_pipe                                                                    |axi_register_slice_v2_1_19_axic_register_slice                             |   200|
|380   |                    \aw.aw_pipe                                                                    |axi_register_slice_v2_1_19_axic_register_slice_2985                        |   204|
|381   |                    \b.b_pipe                                                                      |axi_register_slice_v2_1_19_axic_register_slice__parameterized1             |    23|
|382   |                    \r.r_pipe                                                                      |axi_register_slice_v2_1_19_axic_register_slice__parameterized2             |   122|
|383   |                  \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_19_b2s_aw_channel                              |   183|
|384   |                    aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm                              |    19|
|385   |                    cmd_translator_0                                                               |axi_protocol_converter_v2_1_19_b2s_cmd_translator                          |   152|
|386   |                      incr_cmd_0                                                                   |axi_protocol_converter_v2_1_19_b2s_incr_cmd                                |    76|
|387   |                      wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_19_b2s_wrap_cmd                                |    72|
|388   |                  \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_19_b2s_b_channel                               |    61|
|389   |                    bid_fifo_0                                                                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo                             |    27|
|390   |                    bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0             |     9|
|391   |          s00_couplers                                                                             |s00_couplers_imp_118GM27                                                   |  1167|
|392   |            auto_cc                                                                                |axi_intc_auto_cc_2                                                         |  1167|
|393   |              inst                                                                                 |axi_clock_converter_v2_1_18_axi_clock_converter__parameterized1__xdcDup__1 |  1167|
|394   |                \gen_clock_conv.gen_async_conv.asyncfifo_axi                                       |fifo_generator_v13_2_4__parameterized1__xdcDup__1                          |  1166|
|395   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_4_synth__parameterized1__xdcDup__1                    |  1166|
|396   |                    \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1                          |xpm_cdc_single__21                                                         |     5|
|397   |                    \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2                          |xpm_cdc_single__22                                                         |     5|
|398   |                    \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3                           |xpm_cdc_single__23                                                         |     5|
|399   |                    \gaxi_full_lite.gread_ch.grach2.axi_rach                                       |fifo_generator_top__parameterized4__xdcDup__2                              |   278|
|400   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized4__xdcDup__2                          |   278|
|401   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__14                                                    |    54|
|402   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__76                                                           |    26|
|403   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__77                                                           |    26|
|404   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2976                                                              |    34|
|405   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_2982                                                               |    17|
|406   |                          \gras.rsts                                                               |rd_status_flags_as_2983                                                    |     2|
|407   |                          rpntr                                                                    |rd_bin_cntr_2984                                                           |    15|
|408   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2977                                                              |    23|
|409   |                          \gwas.wsts                                                               |wr_status_flags_as_2980                                                    |     5|
|410   |                          wpntr                                                                    |wr_bin_cntr_2981                                                           |    18|
|411   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized4_2978                                                |   137|
|412   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized4_2979                                                  |    74|
|413   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__14                                              |    30|
|414   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__51                                                      |     2|
|415   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__52                                                      |     2|
|416   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__76                                         |     5|
|417   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__77                                         |     5|
|418   |                    \gaxi_full_lite.gread_ch.grdch2.axi_rdch                                       |fifo_generator_top__parameterized6__xdcDup__1                              |   223|
|419   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized6__xdcDup__1                          |   223|
|420   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__15                                                    |    54|
|421   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__78                                                           |    26|
|422   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__79                                                           |    26|
|423   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2967                                                              |    34|
|424   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_2973                                                               |    17|
|425   |                          \gras.rsts                                                               |rd_status_flags_as_2974                                                    |     2|
|426   |                          rpntr                                                                    |rd_bin_cntr_2975                                                           |    15|
|427   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2968                                                              |    23|
|428   |                          \gwas.wsts                                                               |wr_status_flags_as_2971                                                    |     5|
|429   |                          wpntr                                                                    |wr_bin_cntr_2972                                                           |    18|
|430   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized0_2969                                                |    81|
|431   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized0_2970                                                  |    44|
|432   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__15                                              |    31|
|433   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__53                                                      |     2|
|434   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__54                                                      |     2|
|435   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__78                                         |     5|
|436   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__79                                         |     5|
|437   |                    \gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                      |fifo_generator_top__parameterized4__xdcDup__1                              |   278|
|438   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized4__xdcDup__1                          |   278|
|439   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__11                                                    |    54|
|440   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__70                                                           |    26|
|441   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__71                                                           |    26|
|442   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2958                                                              |    34|
|443   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_2964                                                               |    17|
|444   |                          \gras.rsts                                                               |rd_status_flags_as_2965                                                    |     2|
|445   |                          rpntr                                                                    |rd_bin_cntr_2966                                                           |    15|
|446   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2959                                                              |    23|
|447   |                          \gwas.wsts                                                               |wr_status_flags_as_2962                                                    |     5|
|448   |                          wpntr                                                                    |wr_bin_cntr_2963                                                           |    18|
|449   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized4_2960                                                |   137|
|450   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized4_2961                                                  |    74|
|451   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__11                                              |    30|
|452   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__45                                                      |     2|
|453   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__46                                                      |     2|
|454   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__70                                         |     5|
|455   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__71                                         |     5|
|456   |                    \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                      |fifo_generator_top__parameterized0__xdcDup__3                              |   222|
|457   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized0__xdcDup__3                          |   222|
|458   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__12                                                    |    54|
|459   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__72                                                           |    26|
|460   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__73                                                           |    26|
|461   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2949                                                              |    34|
|462   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_2955                                                               |    17|
|463   |                          \gras.rsts                                                               |rd_status_flags_as_2956                                                    |     2|
|464   |                          rpntr                                                                    |rd_bin_cntr_2957                                                           |    15|
|465   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2950                                                              |    23|
|466   |                          \gwas.wsts                                                               |wr_status_flags_as_2953                                                    |     5|
|467   |                          wpntr                                                                    |wr_bin_cntr_2954                                                           |    18|
|468   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized0_2951                                                |    81|
|469   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized0_2952                                                  |    44|
|470   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__12                                              |    30|
|471   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__47                                                      |     2|
|472   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__48                                                      |     2|
|473   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__72                                         |     5|
|474   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__73                                         |     5|
|475   |                    \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                      |fifo_generator_top__parameterized5__xdcDup__1                              |   150|
|476   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized5__xdcDup__1                          |   150|
|477   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__13                                                    |    54|
|478   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__74                                                           |    26|
|479   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__75                                                           |    26|
|480   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2940                                                              |    34|
|481   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_2946                                                               |    17|
|482   |                          \gras.rsts                                                               |rd_status_flags_as_2947                                                    |     2|
|483   |                          rpntr                                                                    |rd_bin_cntr_2948                                                           |    15|
|484   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2941                                                              |    23|
|485   |                          \gwas.wsts                                                               |wr_status_flags_as_2944                                                    |     5|
|486   |                          wpntr                                                                    |wr_bin_cntr_2945                                                           |    18|
|487   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized5_2942                                                |     9|
|488   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized5_2943                                                  |     5|
|489   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__13                                              |    30|
|490   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__49                                                      |     2|
|491   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__50                                                      |     2|
|492   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__74                                         |     5|
|493   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__75                                         |     5|
|494   |          s01_couplers                                                                             |s01_couplers_imp_T8KJ0U                                                    |  1167|
|495   |            auto_cc                                                                                |axi_intc_auto_cc_3                                                         |  1167|
|496   |              inst                                                                                 |axi_clock_converter_v2_1_18_axi_clock_converter__parameterized1__xdcDup__2 |  1167|
|497   |                \gen_clock_conv.gen_async_conv.asyncfifo_axi                                       |fifo_generator_v13_2_4__parameterized1__xdcDup__2                          |  1166|
|498   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_4_synth__parameterized1__xdcDup__2                    |  1166|
|499   |                    \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1                          |xpm_cdc_single__24                                                         |     5|
|500   |                    \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2                          |xpm_cdc_single__25                                                         |     5|
|501   |                    \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3                           |xpm_cdc_single__26                                                         |     5|
|502   |                    \gaxi_full_lite.gread_ch.grach2.axi_rach                                       |fifo_generator_top__parameterized4__xdcDup__4                              |   278|
|503   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized4__xdcDup__4                          |   278|
|504   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__19                                                    |    54|
|505   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__86                                                           |    26|
|506   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__87                                                           |    26|
|507   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2931                                                              |    34|
|508   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_2937                                                               |    17|
|509   |                          \gras.rsts                                                               |rd_status_flags_as_2938                                                    |     2|
|510   |                          rpntr                                                                    |rd_bin_cntr_2939                                                           |    15|
|511   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2932                                                              |    23|
|512   |                          \gwas.wsts                                                               |wr_status_flags_as_2935                                                    |     5|
|513   |                          wpntr                                                                    |wr_bin_cntr_2936                                                           |    18|
|514   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized4_2933                                                |   137|
|515   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized4_2934                                                  |    74|
|516   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__19                                              |    30|
|517   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__61                                                      |     2|
|518   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__62                                                      |     2|
|519   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__86                                         |     5|
|520   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__87                                         |     5|
|521   |                    \gaxi_full_lite.gread_ch.grdch2.axi_rdch                                       |fifo_generator_top__parameterized6__xdcDup__2                              |   223|
|522   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized6__xdcDup__2                          |   223|
|523   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__20                                                    |    54|
|524   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__88                                                           |    26|
|525   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__89                                                           |    26|
|526   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2922                                                              |    34|
|527   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_2928                                                               |    17|
|528   |                          \gras.rsts                                                               |rd_status_flags_as_2929                                                    |     2|
|529   |                          rpntr                                                                    |rd_bin_cntr_2930                                                           |    15|
|530   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2923                                                              |    23|
|531   |                          \gwas.wsts                                                               |wr_status_flags_as_2926                                                    |     5|
|532   |                          wpntr                                                                    |wr_bin_cntr_2927                                                           |    18|
|533   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized0_2924                                                |    81|
|534   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized0_2925                                                  |    44|
|535   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__20                                              |    31|
|536   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__63                                                      |     2|
|537   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__64                                                      |     2|
|538   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__88                                         |     5|
|539   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__89                                         |     5|
|540   |                    \gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                      |fifo_generator_top__parameterized4__xdcDup__3                              |   278|
|541   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized4__xdcDup__3                          |   278|
|542   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__16                                                    |    54|
|543   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__80                                                           |    26|
|544   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__81                                                           |    26|
|545   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2913                                                              |    34|
|546   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_2919                                                               |    17|
|547   |                          \gras.rsts                                                               |rd_status_flags_as_2920                                                    |     2|
|548   |                          rpntr                                                                    |rd_bin_cntr_2921                                                           |    15|
|549   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2914                                                              |    23|
|550   |                          \gwas.wsts                                                               |wr_status_flags_as_2917                                                    |     5|
|551   |                          wpntr                                                                    |wr_bin_cntr_2918                                                           |    18|
|552   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized4_2915                                                |   137|
|553   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized4_2916                                                  |    74|
|554   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__16                                              |    30|
|555   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__55                                                      |     2|
|556   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__56                                                      |     2|
|557   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__80                                         |     5|
|558   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__81                                         |     5|
|559   |                    \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                      |fifo_generator_top__parameterized0__xdcDup__4                              |   222|
|560   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized0__xdcDup__4                          |   222|
|561   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__17                                                    |    54|
|562   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__82                                                           |    26|
|563   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__83                                                           |    26|
|564   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2904                                                              |    34|
|565   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_2910                                                               |    17|
|566   |                          \gras.rsts                                                               |rd_status_flags_as_2911                                                    |     2|
|567   |                          rpntr                                                                    |rd_bin_cntr_2912                                                           |    15|
|568   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2905                                                              |    23|
|569   |                          \gwas.wsts                                                               |wr_status_flags_as_2908                                                    |     5|
|570   |                          wpntr                                                                    |wr_bin_cntr_2909                                                           |    18|
|571   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized0_2906                                                |    81|
|572   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized0_2907                                                  |    44|
|573   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__17                                              |    30|
|574   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__57                                                      |     2|
|575   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__58                                                      |     2|
|576   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__82                                         |     5|
|577   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__83                                         |     5|
|578   |                    \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                      |fifo_generator_top__parameterized5__xdcDup__2                              |   150|
|579   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized5__xdcDup__2                          |   150|
|580   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__18                                                    |    54|
|581   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__84                                                           |    26|
|582   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__85                                                           |    26|
|583   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2895                                                              |    34|
|584   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_2901                                                               |    17|
|585   |                          \gras.rsts                                                               |rd_status_flags_as_2902                                                    |     2|
|586   |                          rpntr                                                                    |rd_bin_cntr_2903                                                           |    15|
|587   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2896                                                              |    23|
|588   |                          \gwas.wsts                                                               |wr_status_flags_as_2899                                                    |     5|
|589   |                          wpntr                                                                    |wr_bin_cntr_2900                                                           |    18|
|590   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized5_2897                                                |     9|
|591   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized5_2898                                                  |     5|
|592   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__18                                              |    30|
|593   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__59                                                      |     2|
|594   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__60                                                      |     2|
|595   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__84                                         |     5|
|596   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__85                                         |     5|
|597   |          s02_couplers                                                                             |s02_couplers_imp_10LJ4TO                                                   |  1167|
|598   |            auto_cc                                                                                |axi_intc_auto_cc_4                                                         |  1167|
|599   |              inst                                                                                 |axi_clock_converter_v2_1_18_axi_clock_converter__parameterized1            |  1167|
|600   |                \gen_clock_conv.gen_async_conv.asyncfifo_axi                                       |fifo_generator_v13_2_4__parameterized1                                     |  1166|
|601   |                  inst_fifo_gen                                                                    |fifo_generator_v13_2_4_synth__parameterized1                               |  1166|
|602   |                    \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1                          |xpm_cdc_single__27                                                         |     5|
|603   |                    \gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2                          |xpm_cdc_single__28                                                         |     5|
|604   |                    \gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3                           |xpm_cdc_single                                                             |     5|
|605   |                    \gaxi_full_lite.gread_ch.grach2.axi_rach                                       |fifo_generator_top__parameterized4                                         |   278|
|606   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized4                                     |   278|
|607   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__24                                                    |    54|
|608   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__96                                                           |    26|
|609   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__97                                                           |    26|
|610   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2886                                                              |    34|
|611   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_2892                                                               |    17|
|612   |                          \gras.rsts                                                               |rd_status_flags_as_2893                                                    |     2|
|613   |                          rpntr                                                                    |rd_bin_cntr_2894                                                           |    15|
|614   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2887                                                              |    23|
|615   |                          \gwas.wsts                                                               |wr_status_flags_as_2890                                                    |     5|
|616   |                          wpntr                                                                    |wr_bin_cntr_2891                                                           |    18|
|617   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized4_2888                                                |   137|
|618   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized4_2889                                                  |    74|
|619   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__24                                              |    30|
|620   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__71                                                      |     2|
|621   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__72                                                      |     2|
|622   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__96                                         |     5|
|623   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__97                                         |     5|
|624   |                    \gaxi_full_lite.gread_ch.grdch2.axi_rdch                                       |fifo_generator_top__parameterized6                                         |   223|
|625   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized6                                     |   223|
|626   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs                                                                |    54|
|627   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__98                                                           |    26|
|628   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray                                                               |    26|
|629   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2877                                                              |    34|
|630   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_2883                                                               |    17|
|631   |                          \gras.rsts                                                               |rd_status_flags_as_2884                                                    |     2|
|632   |                          rpntr                                                                    |rd_bin_cntr_2885                                                           |    15|
|633   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2878                                                              |    23|
|634   |                          \gwas.wsts                                                               |wr_status_flags_as_2881                                                    |     5|
|635   |                          wpntr                                                                    |wr_bin_cntr_2882                                                           |    18|
|636   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized0_2879                                                |    81|
|637   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized0_2880                                                  |    44|
|638   |                        rstblk                                                                     |reset_blk_ramfifo                                                          |    31|
|639   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__73                                                      |     2|
|640   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst                                                          |     2|
|641   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__98                                         |     5|
|642   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1                                             |     5|
|643   |                    \gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                      |fifo_generator_top__parameterized4__xdcDup__5                              |   278|
|644   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized4__xdcDup__5                          |   278|
|645   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__21                                                    |    54|
|646   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__90                                                           |    26|
|647   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__91                                                           |    26|
|648   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2870                                                              |    34|
|649   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_2874                                                               |    17|
|650   |                          \gras.rsts                                                               |rd_status_flags_as_2875                                                    |     2|
|651   |                          rpntr                                                                    |rd_bin_cntr_2876                                                           |    15|
|652   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2871                                                              |    23|
|653   |                          \gwas.wsts                                                               |wr_status_flags_as_2872                                                    |     5|
|654   |                          wpntr                                                                    |wr_bin_cntr_2873                                                           |    18|
|655   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized4                                                     |   137|
|656   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized4                                                       |    74|
|657   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__21                                              |    30|
|658   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__65                                                      |     2|
|659   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__66                                                      |     2|
|660   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__90                                         |     5|
|661   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__91                                         |     5|
|662   |                    \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                      |fifo_generator_top__parameterized0                                         |   222|
|663   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized0                                     |   222|
|664   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__22                                                    |    54|
|665   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__92                                                           |    26|
|666   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__93                                                           |    26|
|667   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_2863                                                              |    34|
|668   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft_2867                                                               |    17|
|669   |                          \gras.rsts                                                               |rd_status_flags_as_2868                                                    |     2|
|670   |                          rpntr                                                                    |rd_bin_cntr_2869                                                           |    15|
|671   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_2864                                                              |    23|
|672   |                          \gwas.wsts                                                               |wr_status_flags_as_2865                                                    |     5|
|673   |                          wpntr                                                                    |wr_bin_cntr_2866                                                           |    18|
|674   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized0                                                     |    81|
|675   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized0                                                       |    44|
|676   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__22                                              |    30|
|677   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__67                                                      |     2|
|678   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__68                                                      |     2|
|679   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__92                                         |     5|
|680   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__93                                         |     5|
|681   |                    \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                      |fifo_generator_top__parameterized5                                         |   150|
|682   |                      \grf.rf                                                                      |fifo_generator_ramfifo__parameterized5                                     |   150|
|683   |                        \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__23                                                    |    54|
|684   |                          wr_pntr_cdc_inst                                                         |xpm_cdc_gray__94                                                           |    26|
|685   |                          rd_pntr_cdc_inst                                                         |xpm_cdc_gray__95                                                           |    26|
|686   |                        \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic                                                                   |    34|
|687   |                          \gr1.gr1_int.rfwft                                                       |rd_fwft                                                                    |    17|
|688   |                          \gras.rsts                                                               |rd_status_flags_as                                                         |     2|
|689   |                          rpntr                                                                    |rd_bin_cntr                                                                |    15|
|690   |                        \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic                                                                   |    23|
|691   |                          \gwas.wsts                                                               |wr_status_flags_as                                                         |     5|
|692   |                          wpntr                                                                    |wr_bin_cntr                                                                |    18|
|693   |                        \gntv_or_sync_fifo.mem                                                     |memory__parameterized5                                                     |     9|
|694   |                          \gdm.dm_gen.dm                                                           |dmem__parameterized5                                                       |     5|
|695   |                        rstblk                                                                     |reset_blk_ramfifo__xdcDup__23                                              |    30|
|696   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__69                                                      |     2|
|697   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__70                                                      |     2|
|698   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__parameterized1__94                                         |     5|
|699   |                          \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__parameterized1__95                                         |     5|
|700   |    clk_and_rst_wrapper_inst                                                                       |clk_and_rst_wrapper                                                        |   342|
|701   |      clk_and_rst_i                                                                                |clk_and_rst                                                                |   342|
|702   |        clk_wiz                                                                                    |clk_and_rst_clk_wiz_0                                                      |     4|
|703   |          inst                                                                                     |clk_and_rst_clk_wiz_0_clk_wiz                                              |     4|
|704   |        proc_sys_reset_0                                                                           |clk_and_rst_proc_sys_reset_0_0                                             |    66|
|705   |          U0                                                                                       |proc_sys_reset                                                             |    66|
|706   |            EXT_LPF                                                                                |lpf                                                                        |    23|
|707   |              \ACTIVE_HIGH_EXT.ACT_HI_EXT                                                          |cdc_sync                                                                   |     6|
|708   |              \ACTIVE_LOW_AUX.ACT_LO_AUX                                                           |cdc_sync_2862                                                              |     6|
|709   |            SEQ                                                                                    |sequence_psr                                                               |    38|
|710   |              SEQ_COUNTER                                                                          |upcnt_n                                                                    |    13|
|711   |    swerv_wrapper_inst                                                                             |swerv_wrapper                                                              | 45219|
|712   |      mem                                                                                          |mem                                                                        |   743|
|713   |        \Gen_dccm_enable.dccm                                                                      |lsu_dccm_mem                                                               |   288|
|714   |          \mem_bank[0].dccm_bank                                                                   |ram_2048x39                                                                |     4|
|715   |          \mem_bank[0].lsu_dccm_cgc                                                                |rvclkhdr_2835                                                              |     2|
|716   |            rvclkhdr                                                                               |clockhdr_2861                                                              |     2|
|717   |          \mem_bank[1].dccm_bank                                                                   |ram_2048x39_2836                                                           |     4|
|718   |          \mem_bank[1].lsu_dccm_cgc                                                                |rvclkhdr_2837                                                              |     2|
|719   |            rvclkhdr                                                                               |clockhdr_2860                                                              |     2|
|720   |          \mem_bank[2].dccm_bank                                                                   |ram_2048x39_2838                                                           |     4|
|721   |          \mem_bank[2].lsu_dccm_cgc                                                                |rvclkhdr_2839                                                              |     2|
|722   |            rvclkhdr                                                                               |clockhdr_2859                                                              |     2|
|723   |          \mem_bank[3].dccm_bank                                                                   |ram_2048x39_2840                                                           |     4|
|724   |          \mem_bank[3].lsu_dccm_cgc                                                                |rvclkhdr_2841                                                              |     2|
|725   |            rvclkhdr                                                                               |clockhdr_2858                                                              |     2|
|726   |          \mem_bank[4].dccm_bank                                                                   |ram_2048x39_2842                                                           |     4|
|727   |          \mem_bank[4].lsu_dccm_cgc                                                                |rvclkhdr_2843                                                              |     2|
|728   |            rvclkhdr                                                                               |clockhdr_2857                                                              |     2|
|729   |          \mem_bank[5].dccm_bank                                                                   |ram_2048x39_2844                                                           |     4|
|730   |          \mem_bank[5].lsu_dccm_cgc                                                                |rvclkhdr_2845                                                              |     2|
|731   |            rvclkhdr                                                                               |clockhdr_2856                                                              |     2|
|732   |          \mem_bank[6].dccm_bank                                                                   |ram_2048x39_2846                                                           |     4|
|733   |          \mem_bank[6].lsu_dccm_cgc                                                                |rvclkhdr_2847                                                              |     2|
|734   |            rvclkhdr                                                                               |clockhdr_2855                                                              |     2|
|735   |          \mem_bank[7].dccm_bank                                                                   |ram_2048x39_2848                                                           |     4|
|736   |          \mem_bank[7].lsu_dccm_cgc                                                                |rvclkhdr_2849                                                              |     2|
|737   |            rvclkhdr                                                                               |clockhdr_2854                                                              |     2|
|738   |          rd_addr_hi_ff                                                                            |rvdffs__parameterized1_2850                                                |   120|
|739   |            dffs                                                                                   |rvdff__parameterized1_2853                                                 |   120|
|740   |          rd_addr_lo_ff                                                                            |rvdffs__parameterized1_2851                                                |   120|
|741   |            dffs                                                                                   |rvdff__parameterized1_2852                                                 |   120|
|742   |        icm                                                                                        |ifu_ic_mem                                                                 |   455|
|743   |          ic_data_inst                                                                             |IC_DATA                                                                    |   318|
|744   |            \WAYS[0].SUBBANKS[0].ic_bank_sb_way_data                                               |ram_256x34                                                                 |     1|
|745   |            \WAYS[0].SUBBANKS[1].ic_bank_sb_way_data                                               |ram_256x34_2811                                                            |     1|
|746   |            \WAYS[0].SUBBANKS[2].ic_bank_sb_way_data                                               |ram_256x34_2812                                                            |     1|
|747   |            \WAYS[0].SUBBANKS[3].ic_bank_sb_way_data                                               |ram_256x34_2813                                                            |     1|
|748   |            \WAYS[0].bank_way_c1_cgc                                                               |rvclkhdr_2814                                                              |     1|
|749   |              rvclkhdr                                                                             |clockhdr_2834                                                              |     1|
|750   |            \WAYS[1].SUBBANKS[0].ic_bank_sb_way_data                                               |ram_256x34_2815                                                            |     1|
|751   |            \WAYS[1].SUBBANKS[1].ic_bank_sb_way_data                                               |ram_256x34_2816                                                            |     1|
|752   |            \WAYS[1].SUBBANKS[2].ic_bank_sb_way_data                                               |ram_256x34_2817                                                            |     1|
|753   |            \WAYS[1].SUBBANKS[3].ic_bank_sb_way_data                                               |ram_256x34_2818                                                            |     1|
|754   |            \WAYS[1].bank_way_c1_cgc                                                               |rvclkhdr_2819                                                              |     1|
|755   |              rvclkhdr                                                                             |clockhdr_2833                                                              |     1|
|756   |            \WAYS[2].SUBBANKS[0].ic_bank_sb_way_data                                               |ram_256x34_2820                                                            |     1|
|757   |            \WAYS[2].SUBBANKS[1].ic_bank_sb_way_data                                               |ram_256x34_2821                                                            |     1|
|758   |            \WAYS[2].SUBBANKS[2].ic_bank_sb_way_data                                               |ram_256x34_2822                                                            |     1|
|759   |            \WAYS[2].SUBBANKS[3].ic_bank_sb_way_data                                               |ram_256x34_2823                                                            |     1|
|760   |            \WAYS[2].bank_way_c1_cgc                                                               |rvclkhdr_2824                                                              |     1|
|761   |              rvclkhdr                                                                             |clockhdr_2832                                                              |     1|
|762   |            \WAYS[3].SUBBANKS[0].ic_bank_sb_way_data                                               |ram_256x34_2825                                                            |     1|
|763   |            \WAYS[3].SUBBANKS[1].ic_bank_sb_way_data                                               |ram_256x34_2826                                                            |     1|
|764   |            \WAYS[3].SUBBANKS[2].ic_bank_sb_way_data                                               |ram_256x34_2827                                                            |     1|
|765   |            \WAYS[3].SUBBANKS[3].ic_bank_sb_way_data                                               |ram_256x34_2828                                                            |     1|
|766   |            \WAYS[3].bank_way_c1_cgc                                                               |rvclkhdr_2829                                                              |     1|
|767   |              rvclkhdr                                                                             |clockhdr_2831                                                              |     1|
|768   |            debug_rd_wy_ff                                                                         |rvdff__parameterized0_2830                                                 |   298|
|769   |          ic_tag_inst                                                                              |IC_TAG                                                                     |   137|
|770   |            \WAYS[0].ICACHE_SZ_16.ic_way_tag                                                       |ram_64x21                                                                  |    12|
|771   |            \WAYS[0].ic_tag_c1_cgc                                                                 |rvclkhdr_2798                                                              |     1|
|772   |              rvclkhdr                                                                             |clockhdr_2810                                                              |     1|
|773   |            \WAYS[1].ICACHE_SZ_16.ic_way_tag                                                       |ram_64x21_2799                                                             |    13|
|774   |            \WAYS[1].ic_tag_c1_cgc                                                                 |rvclkhdr_2800                                                              |     1|
|775   |              rvclkhdr                                                                             |clockhdr_2809                                                              |     1|
|776   |            \WAYS[2].ICACHE_SZ_16.ic_way_tag                                                       |ram_64x21_2801                                                             |    13|
|777   |            \WAYS[2].ic_tag_c1_cgc                                                                 |rvclkhdr_2802                                                              |     1|
|778   |              rvclkhdr                                                                             |clockhdr_2808                                                              |     1|
|779   |            \WAYS[3].ICACHE_SZ_16.ic_way_tag                                                       |ram_64x21_2803                                                             |    13|
|780   |            \WAYS[3].ic_tag_c1_cgc                                                                 |rvclkhdr_2804                                                              |     1|
|781   |              rvclkhdr                                                                             |clockhdr_2807                                                              |     1|
|782   |            adr_ff                                                                                 |rvdff__parameterized32_2805                                                |    20|
|783   |            tag_rd_wy_ff                                                                           |rvdff__parameterized3_2806                                                 |    46|
|784   |      swerv                                                                                        |swerv                                                                      | 44408|
|785   |        active_cg                                                                                  |rvclkhdr                                                                   |     1|
|786   |          rvclkhdr                                                                                 |clockhdr_2797                                                              |     1|
|787   |        dbg                                                                                        |dbg                                                                        |   945|
|788   |          axi_arready_ff                                                                           |rvdffs_2722                                                                |     2|
|789   |            dffs                                                                                   |rvdff_2796                                                                 |     2|
|790   |          axi_arvalid_ff                                                                           |rvdffs_2723                                                                |     1|
|791   |            dffs                                                                                   |rvdff_2795                                                                 |     1|
|792   |          axi_awready_ff                                                                           |rvdffs_2724                                                                |     2|
|793   |            dffs                                                                                   |rvdff_2794                                                                 |     2|
|794   |          axi_awvalid_ff                                                                           |rvdffs_2725                                                                |     1|
|795   |            dffs                                                                                   |rvdff_2793                                                                 |     1|
|796   |          axi_bready_ff                                                                            |rvdffs_2726                                                                |     1|
|797   |            dffs                                                                                   |rvdff_2792                                                                 |     1|
|798   |          axi_rdata_ff                                                                             |rvdff__parameterized5_2727                                                 |    88|
|799   |          axi_rvalid_ff                                                                            |rvdffs_2728                                                                |     2|
|800   |            dffs                                                                                   |rvdff_2791                                                                 |     2|
|801   |          axi_wready_ff                                                                            |rvdffs_2729                                                                |     1|
|802   |            dffs                                                                                   |rvdff_2790                                                                 |     1|
|803   |          axi_wvalid_ff                                                                            |rvdffs_2730                                                                |     1|
|804   |            dffs                                                                                   |rvdff_2789                                                                 |     1|
|805   |          bus_cgc                                                                                  |rvclkhdr_2731                                                              |     1|
|806   |            rvclkhdr                                                                               |clockhdr_2788                                                              |     1|
|807   |          dbg_data0_reg                                                                            |rvdffe_2732                                                                |    33|
|808   |            \genblock.clkhdr                                                                       |rvclkhdr_2785                                                              |     1|
|809   |              rvclkhdr                                                                             |clockhdr_2787                                                              |     1|
|810   |            \genblock.dff                                                                          |rvdff__parameterized2_2786                                                 |    32|
|811   |          dbg_data1_reg                                                                            |rvdffe_2733                                                                |    58|
|812   |            \genblock.clkhdr                                                                       |rvclkhdr_2782                                                              |     1|
|813   |              rvclkhdr                                                                             |clockhdr_2784                                                              |     1|
|814   |            \genblock.dff                                                                          |rvdff__parameterized2_2783                                                 |    57|
|815   |          dbg_free_cgc                                                                             |rvclkhdr_2734                                                              |     1|
|816   |            rvclkhdr                                                                               |clockhdr_2781                                                              |     1|
|817   |          dbg_sbaddress0_reg                                                                       |rvdffe_2735                                                                |    69|
|818   |            \genblock.clkhdr                                                                       |rvclkhdr_2778                                                              |     1|
|819   |              rvclkhdr                                                                             |clockhdr_2780                                                              |     1|
|820   |            \genblock.dff                                                                          |rvdff__parameterized2_2779                                                 |    68|
|821   |          dbg_sbdata0_reg                                                                          |rvdffe_2736                                                                |    49|
|822   |            \genblock.clkhdr                                                                       |rvclkhdr_2775                                                              |     1|
|823   |              rvclkhdr                                                                             |clockhdr_2777                                                              |     1|
|824   |            \genblock.dff                                                                          |rvdff__parameterized2_2776                                                 |    48|
|825   |          dbg_sbdata1_reg                                                                          |rvdffe_2737                                                                |    33|
|826   |            \genblock.clkhdr                                                                       |rvclkhdr_2772                                                              |     1|
|827   |              rvclkhdr                                                                             |clockhdr_2774                                                              |     1|
|828   |            \genblock.dff                                                                          |rvdff__parameterized2_2773                                                 |    32|
|829   |          dbg_state_reg                                                                            |rvdffs__parameterized1_2738                                                |    56|
|830   |            dffs                                                                                   |rvdff__parameterized1_2771                                                 |    56|
|831   |          dmabstractcs_busy_reg                                                                    |rvdffs_2739                                                                |     1|
|832   |            dffs                                                                                   |rvdff_2770                                                                 |     1|
|833   |          dmabstractcs_error_reg                                                                   |rvdff__parameterized1_2740                                                 |    53|
|834   |          dmcommand_reg                                                                            |rvdffe_2741                                                                |   228|
|835   |            \genblock.clkhdr                                                                       |rvclkhdr_2767                                                              |     1|
|836   |              rvclkhdr                                                                             |clockhdr_2769                                                              |     1|
|837   |            \genblock.dff                                                                          |rvdff__parameterized2_2768                                                 |   227|
|838   |          dmcontrol_dmactive_ff                                                                    |rvdffs_2742                                                                |     1|
|839   |            dffs                                                                                   |rvdff_2766                                                                 |     1|
|840   |          dmcontrol_wrenff                                                                         |rvdff_2743                                                                 |     1|
|841   |          dmcontrolff                                                                              |rvdffs__parameterized0_2744                                                |    11|
|842   |            dffs                                                                                   |rvdff__parameterized0_2765                                                 |    11|
|843   |          dmi_rddata_reg                                                                           |rvdffs__parameterized2                                                     |    53|
|844   |            dffs                                                                                   |rvdff__parameterized2_2764                                                 |    53|
|845   |          dmstatus_halted_reg                                                                      |rvdff_2745                                                                 |     1|
|846   |          dmstatus_havereset_reg                                                                   |rvdffsc_2746                                                               |     1|
|847   |            dffsc                                                                                  |rvdff_2763                                                                 |     1|
|848   |          dmstatus_resumeack_reg                                                                   |rvdffs_2747                                                                |     1|
|849   |            dffs                                                                                   |rvdff_2762                                                                 |     1|
|850   |          sb_free_cgc                                                                              |rvclkhdr_2748                                                              |     1|
|851   |            rvclkhdr                                                                               |clockhdr_2761                                                              |     1|
|852   |          sb_state_reg                                                                             |rvdffs__parameterized3_2749                                                |    40|
|853   |            dffs                                                                                   |rvdff__parameterized3_2760                                                 |    40|
|854   |          sbcs_error_reg                                                                           |rvdffs__parameterized1_2750                                                |     3|
|855   |            dffs                                                                                   |rvdff__parameterized1_2759                                                 |     3|
|856   |          sbcs_misc_reg                                                                            |rvdffs__parameterized0_2751                                                |   148|
|857   |            dffs                                                                                   |rvdff__parameterized0_2758                                                 |   148|
|858   |          sbcs_sbbusy_reg                                                                          |rvdffs_2752                                                                |     1|
|859   |            dffs                                                                                   |rvdff_2757                                                                 |     1|
|860   |          sbcs_sbbusyerror_reg                                                                     |rvdffs_2753                                                                |     1|
|861   |            dffs                                                                                   |rvdff_2756                                                                 |     1|
|862   |          sbcs_sbreadonaddr_reg                                                                    |rvdffs_2754                                                                |     1|
|863   |            dffs                                                                                   |rvdff_2755                                                                 |     1|
|864   |        dec                                                                                        |dec                                                                        | 16181|
|865   |          arf                                                                                      |dec_gpr_ctl                                                                |  3199|
|866   |            \gpr_banks[0].gpr[10].gprff                                                            |rvdffe_2598                                                                |    33|
|867   |              \genblock.clkhdr                                                                     |rvclkhdr_2719                                                              |     1|
|868   |                rvclkhdr                                                                           |clockhdr_2721                                                              |     1|
|869   |              \genblock.dff                                                                        |rvdff__parameterized2_2720                                                 |    32|
|870   |            \gpr_banks[0].gpr[11].gprff                                                            |rvdffe_2599                                                                |   161|
|871   |              \genblock.clkhdr                                                                     |rvclkhdr_2716                                                              |     1|
|872   |                rvclkhdr                                                                           |clockhdr_2718                                                              |     1|
|873   |              \genblock.dff                                                                        |rvdff__parameterized2_2717                                                 |   160|
|874   |            \gpr_banks[0].gpr[12].gprff                                                            |rvdffe_2600                                                                |   161|
|875   |              \genblock.clkhdr                                                                     |rvclkhdr_2713                                                              |     1|
|876   |                rvclkhdr                                                                           |clockhdr_2715                                                              |     1|
|877   |              \genblock.dff                                                                        |rvdff__parameterized2_2714                                                 |   160|
|878   |            \gpr_banks[0].gpr[13].gprff                                                            |rvdffe_2601                                                                |    33|
|879   |              \genblock.clkhdr                                                                     |rvclkhdr_2710                                                              |     1|
|880   |                rvclkhdr                                                                           |clockhdr_2712                                                              |     1|
|881   |              \genblock.dff                                                                        |rvdff__parameterized2_2711                                                 |    32|
|882   |            \gpr_banks[0].gpr[14].gprff                                                            |rvdffe_2602                                                                |    33|
|883   |              \genblock.clkhdr                                                                     |rvclkhdr_2707                                                              |     1|
|884   |                rvclkhdr                                                                           |clockhdr_2709                                                              |     1|
|885   |              \genblock.dff                                                                        |rvdff__parameterized2_2708                                                 |    32|
|886   |            \gpr_banks[0].gpr[15].gprff                                                            |rvdffe_2603                                                                |   161|
|887   |              \genblock.clkhdr                                                                     |rvclkhdr_2704                                                              |     1|
|888   |                rvclkhdr                                                                           |clockhdr_2706                                                              |     1|
|889   |              \genblock.dff                                                                        |rvdff__parameterized2_2705                                                 |   160|
|890   |            \gpr_banks[0].gpr[16].gprff                                                            |rvdffe_2604                                                                |   161|
|891   |              \genblock.clkhdr                                                                     |rvclkhdr_2701                                                              |     1|
|892   |                rvclkhdr                                                                           |clockhdr_2703                                                              |     1|
|893   |              \genblock.dff                                                                        |rvdff__parameterized2_2702                                                 |   160|
|894   |            \gpr_banks[0].gpr[17].gprff                                                            |rvdffe_2605                                                                |    33|
|895   |              \genblock.clkhdr                                                                     |rvclkhdr_2698                                                              |     1|
|896   |                rvclkhdr                                                                           |clockhdr_2700                                                              |     1|
|897   |              \genblock.dff                                                                        |rvdff__parameterized2_2699                                                 |    32|
|898   |            \gpr_banks[0].gpr[18].gprff                                                            |rvdffe_2606                                                                |    33|
|899   |              \genblock.clkhdr                                                                     |rvclkhdr_2695                                                              |     1|
|900   |                rvclkhdr                                                                           |clockhdr_2697                                                              |     1|
|901   |              \genblock.dff                                                                        |rvdff__parameterized2_2696                                                 |    32|
|902   |            \gpr_banks[0].gpr[19].gprff                                                            |rvdffe_2607                                                                |   161|
|903   |              \genblock.clkhdr                                                                     |rvclkhdr_2692                                                              |     1|
|904   |                rvclkhdr                                                                           |clockhdr_2694                                                              |     1|
|905   |              \genblock.dff                                                                        |rvdff__parameterized2_2693                                                 |   160|
|906   |            \gpr_banks[0].gpr[1].gprff                                                             |rvdffe_2608                                                                |   289|
|907   |              \genblock.clkhdr                                                                     |rvclkhdr_2689                                                              |     1|
|908   |                rvclkhdr                                                                           |clockhdr_2691                                                              |     1|
|909   |              \genblock.dff                                                                        |rvdff__parameterized2_2690                                                 |   288|
|910   |            \gpr_banks[0].gpr[20].gprff                                                            |rvdffe_2609                                                                |   161|
|911   |              \genblock.clkhdr                                                                     |rvclkhdr_2686                                                              |     1|
|912   |                rvclkhdr                                                                           |clockhdr_2688                                                              |     1|
|913   |              \genblock.dff                                                                        |rvdff__parameterized2_2687                                                 |   160|
|914   |            \gpr_banks[0].gpr[21].gprff                                                            |rvdffe_2610                                                                |    33|
|915   |              \genblock.clkhdr                                                                     |rvclkhdr_2683                                                              |     1|
|916   |                rvclkhdr                                                                           |clockhdr_2685                                                              |     1|
|917   |              \genblock.dff                                                                        |rvdff__parameterized2_2684                                                 |    32|
|918   |            \gpr_banks[0].gpr[22].gprff                                                            |rvdffe_2611                                                                |    33|
|919   |              \genblock.clkhdr                                                                     |rvclkhdr_2680                                                              |     1|
|920   |                rvclkhdr                                                                           |clockhdr_2682                                                              |     1|
|921   |              \genblock.dff                                                                        |rvdff__parameterized2_2681                                                 |    32|
|922   |            \gpr_banks[0].gpr[23].gprff                                                            |rvdffe_2612                                                                |   161|
|923   |              \genblock.clkhdr                                                                     |rvclkhdr_2677                                                              |     1|
|924   |                rvclkhdr                                                                           |clockhdr_2679                                                              |     1|
|925   |              \genblock.dff                                                                        |rvdff__parameterized2_2678                                                 |   160|
|926   |            \gpr_banks[0].gpr[24].gprff                                                            |rvdffe_2613                                                                |   289|
|927   |              \genblock.clkhdr                                                                     |rvclkhdr_2674                                                              |     1|
|928   |                rvclkhdr                                                                           |clockhdr_2676                                                              |     1|
|929   |              \genblock.dff                                                                        |rvdff__parameterized2_2675                                                 |   288|
|930   |            \gpr_banks[0].gpr[25].gprff                                                            |rvdffe_2614                                                                |    33|
|931   |              \genblock.clkhdr                                                                     |rvclkhdr_2671                                                              |     1|
|932   |                rvclkhdr                                                                           |clockhdr_2673                                                              |     1|
|933   |              \genblock.dff                                                                        |rvdff__parameterized2_2672                                                 |    32|
|934   |            \gpr_banks[0].gpr[26].gprff                                                            |rvdffe_2615                                                                |    33|
|935   |              \genblock.clkhdr                                                                     |rvclkhdr_2668                                                              |     1|
|936   |                rvclkhdr                                                                           |clockhdr_2670                                                              |     1|
|937   |              \genblock.dff                                                                        |rvdff__parameterized2_2669                                                 |    32|
|938   |            \gpr_banks[0].gpr[27].gprff                                                            |rvdffe_2616                                                                |   161|
|939   |              \genblock.clkhdr                                                                     |rvclkhdr_2665                                                              |     1|
|940   |                rvclkhdr                                                                           |clockhdr_2667                                                              |     1|
|941   |              \genblock.dff                                                                        |rvdff__parameterized2_2666                                                 |   160|
|942   |            \gpr_banks[0].gpr[28].gprff                                                            |rvdffe_2617                                                                |    33|
|943   |              \genblock.clkhdr                                                                     |rvclkhdr_2662                                                              |     1|
|944   |                rvclkhdr                                                                           |clockhdr_2664                                                              |     1|
|945   |              \genblock.dff                                                                        |rvdff__parameterized2_2663                                                 |    32|
|946   |            \gpr_banks[0].gpr[29].gprff                                                            |rvdffe_2618                                                                |    33|
|947   |              \genblock.clkhdr                                                                     |rvclkhdr_2659                                                              |     1|
|948   |                rvclkhdr                                                                           |clockhdr_2661                                                              |     1|
|949   |              \genblock.dff                                                                        |rvdff__parameterized2_2660                                                 |    32|
|950   |            \gpr_banks[0].gpr[2].gprff                                                             |rvdffe_2619                                                                |    33|
|951   |              \genblock.clkhdr                                                                     |rvclkhdr_2656                                                              |     1|
|952   |                rvclkhdr                                                                           |clockhdr_2658                                                              |     1|
|953   |              \genblock.dff                                                                        |rvdff__parameterized2_2657                                                 |    32|
|954   |            \gpr_banks[0].gpr[30].gprff                                                            |rvdffe_2620                                                                |    33|
|955   |              \genblock.clkhdr                                                                     |rvclkhdr_2653                                                              |     1|
|956   |                rvclkhdr                                                                           |clockhdr_2655                                                              |     1|
|957   |              \genblock.dff                                                                        |rvdff__parameterized2_2654                                                 |    32|
|958   |            \gpr_banks[0].gpr[31].gprff                                                            |rvdffe_2621                                                                |    33|
|959   |              \genblock.clkhdr                                                                     |rvclkhdr_2650                                                              |     1|
|960   |                rvclkhdr                                                                           |clockhdr_2652                                                              |     1|
|961   |              \genblock.dff                                                                        |rvdff__parameterized2_2651                                                 |    32|
|962   |            \gpr_banks[0].gpr[3].gprff                                                             |rvdffe_2622                                                                |   161|
|963   |              \genblock.clkhdr                                                                     |rvclkhdr_2647                                                              |     1|
|964   |                rvclkhdr                                                                           |clockhdr_2649                                                              |     1|
|965   |              \genblock.dff                                                                        |rvdff__parameterized2_2648                                                 |   160|
|966   |            \gpr_banks[0].gpr[4].gprff                                                             |rvdffe_2623                                                                |    33|
|967   |              \genblock.clkhdr                                                                     |rvclkhdr_2644                                                              |     1|
|968   |                rvclkhdr                                                                           |clockhdr_2646                                                              |     1|
|969   |              \genblock.dff                                                                        |rvdff__parameterized2_2645                                                 |    32|
|970   |            \gpr_banks[0].gpr[5].gprff                                                             |rvdffe_2624                                                                |   161|
|971   |              \genblock.clkhdr                                                                     |rvclkhdr_2641                                                              |     1|
|972   |                rvclkhdr                                                                           |clockhdr_2643                                                              |     1|
|973   |              \genblock.dff                                                                        |rvdff__parameterized2_2642                                                 |   160|
|974   |            \gpr_banks[0].gpr[6].gprff                                                             |rvdffe_2625                                                                |    33|
|975   |              \genblock.clkhdr                                                                     |rvclkhdr_2638                                                              |     1|
|976   |                rvclkhdr                                                                           |clockhdr_2640                                                              |     1|
|977   |              \genblock.dff                                                                        |rvdff__parameterized2_2639                                                 |    32|
|978   |            \gpr_banks[0].gpr[7].gprff                                                             |rvdffe_2626                                                                |   289|
|979   |              \genblock.clkhdr                                                                     |rvclkhdr_2635                                                              |     1|
|980   |                rvclkhdr                                                                           |clockhdr_2637                                                              |     1|
|981   |              \genblock.dff                                                                        |rvdff__parameterized2_2636                                                 |   288|
|982   |            \gpr_banks[0].gpr[8].gprff                                                             |rvdffe_2627                                                                |    33|
|983   |              \genblock.clkhdr                                                                     |rvclkhdr_2632                                                              |     1|
|984   |                rvclkhdr                                                                           |clockhdr_2634                                                              |     1|
|985   |              \genblock.dff                                                                        |rvdff__parameterized2_2633                                                 |    32|
|986   |            \gpr_banks[0].gpr[9].gprff                                                             |rvdffe_2628                                                                |   161|
|987   |              \genblock.clkhdr                                                                     |rvclkhdr_2629                                                              |     1|
|988   |                rvclkhdr                                                                           |clockhdr_2631                                                              |     1|
|989   |              \genblock.dff                                                                        |rvdff__parameterized2_2630                                                 |   160|
|990   |          decode                                                                                   |dec_decode_ctl                                                             |  5807|
|991   |            \cam_array[0].cam_ff                                                                   |rvdff__parameterized21_2441                                                |    33|
|992   |            \cam_array[1].cam_ff                                                                   |rvdff__parameterized21_2442                                                |    25|
|993   |            \cam_array[2].cam_ff                                                                   |rvdff__parameterized21_2443                                                |    23|
|994   |            \cam_array[3].cam_ff                                                                   |rvdff__parameterized21_2444                                                |    39|
|995   |            \cam_array[4].cam_ff                                                                   |rvdff__parameterized21_2445                                                |    17|
|996   |            \cam_array[5].cam_ff                                                                   |rvdff__parameterized21_2446                                                |    18|
|997   |            \cam_array[6].cam_ff                                                                   |rvdff__parameterized21_2447                                                |    18|
|998   |            \cam_array[7].cam_ff                                                                   |rvdff__parameterized21_2448                                                |    19|
|999   |            csr_data_e1ff                                                                          |rvdffe__parameterized8_2449                                                |    42|
|1000  |              \genblock.dff                                                                        |rvdff__parameterized19_2597                                                |    42|
|1001  |            csrmiscff                                                                              |rvdffs__parameterized0_2450                                                |    41|
|1002  |              dffs                                                                                 |rvdff__parameterized0_2596                                                 |    41|
|1003  |            divpcff                                                                                |rvdffe__parameterized0_2451                                                |    94|
|1004  |              \genblock.clkhdr                                                                     |rvclkhdr_2593                                                              |     1|
|1005  |                rvclkhdr                                                                           |clockhdr_2595                                                              |     1|
|1006  |              \genblock.dff                                                                        |rvdff__parameterized6_2594                                                 |    93|
|1007  |            divstallff                                                                             |rvdff_2452                                                                 |     2|
|1008  |            divtriggerff                                                                           |rvdffs__parameterized3_2453                                                |     4|
|1009  |              dffs                                                                                 |rvdff__parameterized3_2592                                                 |     4|
|1010  |            divwbaddrff                                                                            |rvdffs__parameterized0_2454                                                |    11|
|1011  |              dffs                                                                                 |rvdff__parameterized0_2591                                                 |    11|
|1012  |            divwbff                                                                                |rvdff_2455                                                                 |   701|
|1013  |            e1brpcff                                                                               |rvdffe__parameterized12_2456                                               |    12|
|1014  |              \genblock.dff                                                                        |rvdff__parameterized23_2590                                                |    12|
|1015  |            e1ff                                                                                   |rvdffe__parameterized11                                                    |    79|
|1016  |              \genblock.dff                                                                        |rvdff__parameterized22_2589                                                |    79|
|1017  |            e1loadff                                                                               |rvdffs__parameterized4_2457                                                |     2|
|1018  |              dffs                                                                                 |rvdff__parameterized4_2588                                                 |     2|
|1019  |            e2brpcff                                                                               |rvdffe__parameterized12_2458                                               |    13|
|1020  |              \genblock.dff                                                                        |rvdff__parameterized23_2587                                                |    13|
|1021  |            e2ff                                                                                   |rvdffe__parameterized11_2459                                               |   255|
|1022  |              \genblock.dff                                                                        |rvdff__parameterized22_2586                                                |   255|
|1023  |            e2loadff                                                                               |rvdffs_2460                                                                |     2|
|1024  |              dffs                                                                                 |rvdff_2585                                                                 |     2|
|1025  |            e3ff                                                                                   |rvdffe__parameterized11_2461                                               |   638|
|1026  |              \genblock.dff                                                                        |rvdff__parameterized22_2584                                                |   638|
|1027  |            e4_trigger_ff                                                                          |rvdffe__parameterized10_2462                                               |    18|
|1028  |              \genblock.dff                                                                        |rvdff__parameterized11_2583                                                |    18|
|1029  |            e4ff                                                                                   |rvdffe__parameterized11_2463                                               |   149|
|1030  |              \genblock.clkhdr                                                                     |rvclkhdr_2580                                                              |     1|
|1031  |                rvclkhdr                                                                           |clockhdr_2582                                                              |     1|
|1032  |              \genblock.dff                                                                        |rvdff__parameterized22_2581                                                |   148|
|1033  |            e4nbloadff                                                                             |rvdffs_2464                                                                |     1|
|1034  |              dffs                                                                                 |rvdff_2579                                                                 |     1|
|1035  |            flushff                                                                                |rvdffs__parameterized4_2465                                                |    35|
|1036  |              dffs                                                                                 |rvdff__parameterized4_2578                                                 |    35|
|1037  |            freeze_e4_ff                                                                           |rvdff_2466                                                                 |     1|
|1038  |            freeze_i0_e4ff                                                                         |rvdffe_2467                                                                |    64|
|1039  |              \genblock.dff                                                                        |rvdff__parameterized2_2577                                                 |    64|
|1040  |            freeze_i0_wbff                                                                         |rvdffe_2468                                                                |    32|
|1041  |              \genblock.dff                                                                        |rvdff__parameterized2_2576                                                 |    32|
|1042  |            freeze_i1_e4ff                                                                         |rvdffe_2469                                                                |    65|
|1043  |              \genblock.clkhdr                                                                     |rvclkhdr_2573                                                              |     1|
|1044  |                rvclkhdr                                                                           |clockhdr_2575                                                              |     1|
|1045  |              \genblock.dff                                                                        |rvdff__parameterized2_2574                                                 |    64|
|1046  |            freeze_i1_wbff                                                                         |rvdffe_2470                                                                |    32|
|1047  |              \genblock.dff                                                                        |rvdff__parameterized2_2572                                                 |    32|
|1048  |            freezeff                                                                               |rvdff__parameterized4_2471                                                 |   357|
|1049  |            i0_e1c_ff                                                                              |rvdffs__parameterized3_2472                                                |     5|
|1050  |              dffs                                                                                 |rvdff__parameterized3_2571                                                 |     5|
|1051  |            i0_e2c_ff                                                                              |rvdffs__parameterized3_2473                                                |     6|
|1052  |              dffs                                                                                 |rvdff__parameterized3_2570                                                 |     6|
|1053  |            i0_e3c_ff                                                                              |rvdffs__parameterized3_2474                                                |    16|
|1054  |              dffs                                                                                 |rvdff__parameterized3_2569                                                 |    16|
|1055  |            i0_e4c_ff                                                                              |rvdffs__parameterized3_2475                                                |     8|
|1056  |              dffs                                                                                 |rvdff__parameterized3_2568                                                 |     8|
|1057  |            i0_wbc_ff                                                                              |rvdffs__parameterized3_2476                                                |     9|
|1058  |              dffs                                                                                 |rvdff__parameterized3_2567                                                 |     9|
|1059  |            i0cg0ff                                                                                |rvdffs__parameterized1_2477                                                |     7|
|1060  |              dffs                                                                                 |rvdff__parameterized1_2566                                                 |     7|
|1061  |            i0cg1ff                                                                                |rvdff__parameterized4_2478                                                 |     4|
|1062  |            i0e2pcff                                                                               |rvdffe__parameterized0_2479                                                |    61|
|1063  |              \genblock.dff                                                                        |rvdff__parameterized6_2565                                                 |    61|
|1064  |            i0e2resultff                                                                           |rvdffe_2480                                                                |    48|
|1065  |              \genblock.clkhdr                                                                     |rvclkhdr_2562                                                              |     1|
|1066  |                rvclkhdr                                                                           |clockhdr_2564                                                              |     1|
|1067  |              \genblock.dff                                                                        |rvdff__parameterized2_2563                                                 |    47|
|1068  |            i0e3pcff                                                                               |rvdffe__parameterized0_2481                                                |    31|
|1069  |              \genblock.dff                                                                        |rvdff__parameterized6_2561                                                 |    31|
|1070  |            i0e3resultff                                                                           |rvdffe_2482                                                                |    33|
|1071  |              \genblock.clkhdr                                                                     |rvclkhdr_2558                                                              |     1|
|1072  |                rvclkhdr                                                                           |clockhdr_2560                                                              |     1|
|1073  |              \genblock.dff                                                                        |rvdff__parameterized2_2559                                                 |    32|
|1074  |            i0e4pcff                                                                               |rvdffe__parameterized0_2483                                                |    31|
|1075  |              \genblock.dff                                                                        |rvdff__parameterized6_2557                                                 |    31|
|1076  |            i0e4resultff                                                                           |rvdffe_2484                                                                |    33|
|1077  |              \genblock.clkhdr                                                                     |rvclkhdr_2554                                                              |     1|
|1078  |                rvclkhdr                                                                           |clockhdr_2556                                                              |     1|
|1079  |              \genblock.dff                                                                        |rvdff__parameterized2_2555                                                 |    32|
|1080  |            i0wbresultff                                                                           |rvdffe_2485                                                                |    35|
|1081  |              \genblock.clkhdr                                                                     |rvclkhdr_2551                                                              |     1|
|1082  |                rvclkhdr                                                                           |clockhdr_2553                                                              |     1|
|1083  |              \genblock.dff                                                                        |rvdff__parameterized2_2552                                                 |    34|
|1084  |            i1_e1c_ff                                                                              |rvdffs__parameterized3_2486                                                |   483|
|1085  |              dffs                                                                                 |rvdff__parameterized3_2550                                                 |   483|
|1086  |            i1_e2c_ff                                                                              |rvdffs__parameterized3_2487                                                |     5|
|1087  |              dffs                                                                                 |rvdff__parameterized3_2549                                                 |     5|
|1088  |            i1_e3c_ff                                                                              |rvdffs__parameterized3_2488                                                |     8|
|1089  |              dffs                                                                                 |rvdff__parameterized3_2548                                                 |     8|
|1090  |            i1_e4c_ff                                                                              |rvdffs__parameterized3_2489                                                |     6|
|1091  |              dffs                                                                                 |rvdff__parameterized3_2547                                                 |     6|
|1092  |            i1_wbc_ff                                                                              |rvdffs__parameterized3_2490                                                |     5|
|1093  |              dffs                                                                                 |rvdff__parameterized3_2546                                                 |     5|
|1094  |            i1cg0ff                                                                                |rvdffs__parameterized1_2491                                                |     4|
|1095  |              dffs                                                                                 |rvdff__parameterized1_2545                                                 |     4|
|1096  |            i1cg1ff                                                                                |rvdff__parameterized4_2492                                                 |     3|
|1097  |            i1e2pcff                                                                               |rvdffe__parameterized0_2493                                                |   129|
|1098  |              \genblock.dff                                                                        |rvdff__parameterized6_2544                                                 |   129|
|1099  |            i1e2resultff                                                                           |rvdffe_2494                                                                |    46|
|1100  |              \genblock.clkhdr                                                                     |rvclkhdr_2541                                                              |     1|
|1101  |                rvclkhdr                                                                           |clockhdr_2543                                                              |     1|
|1102  |              \genblock.dff                                                                        |rvdff__parameterized2_2542                                                 |    45|
|1103  |            i1e3pcff                                                                               |rvdffe__parameterized0_2495                                                |    31|
|1104  |              \genblock.dff                                                                        |rvdff__parameterized6_2540                                                 |    31|
|1105  |            i1e3resultff                                                                           |rvdffe_2496                                                                |    33|
|1106  |              \genblock.clkhdr                                                                     |rvclkhdr_2537                                                              |     1|
|1107  |                rvclkhdr                                                                           |clockhdr_2539                                                              |     1|
|1108  |              \genblock.dff                                                                        |rvdff__parameterized2_2538                                                 |    32|
|1109  |            i1e4pcff                                                                               |rvdffe__parameterized0_2497                                                |    31|
|1110  |              \genblock.dff                                                                        |rvdff__parameterized6_2536                                                 |    31|
|1111  |            i1e4resultff                                                                           |rvdffe_2498                                                                |    33|
|1112  |              \genblock.clkhdr                                                                     |rvclkhdr_2533                                                              |     1|
|1113  |                rvclkhdr                                                                           |clockhdr_2535                                                              |     1|
|1114  |              \genblock.dff                                                                        |rvdff__parameterized2_2534                                                 |    32|
|1115  |            i1wbresultff                                                                           |rvdffe_2499                                                                |    35|
|1116  |              \genblock.clkhdr                                                                     |rvclkhdr_2530                                                              |     1|
|1117  |                rvclkhdr                                                                           |clockhdr_2532                                                              |     1|
|1118  |              \genblock.dff                                                                        |rvdff__parameterized2_2531                                                 |    34|
|1119  |            illegal_any_ff                                                                         |rvdffe_2500                                                                |    33|
|1120  |              \genblock.clkhdr                                                                     |rvclkhdr_2527                                                              |     1|
|1121  |                rvclkhdr                                                                           |clockhdr_2529                                                              |     1|
|1122  |              \genblock.dff                                                                        |rvdff__parameterized2_2528                                                 |    32|
|1123  |            illegal_lockout_any_ff                                                                 |rvdffs_2501                                                                |     1|
|1124  |              dffs                                                                                 |rvdff_2526                                                                 |     1|
|1125  |            leak1_i0_stall_ff                                                                      |rvdff_2502                                                                 |     2|
|1126  |            leak1_i1_stall_ff                                                                      |rvdff_2503                                                                 |     2|
|1127  |            lsu_idle_ff                                                                            |rvdff_2504                                                                 |     1|
|1128  |            pause_state_f                                                                          |rvdff_2505                                                                 |    25|
|1129  |            pause_state_wb_ff                                                                      |rvdff__parameterized4_2506                                                 |     2|
|1130  |            postsync_stallff                                                                       |rvdffs_2507                                                                |     3|
|1131  |              dffs                                                                                 |rvdff_2525                                                                 |     3|
|1132  |            trap_e1ff                                                                              |rvdffe__parameterized1_2508                                                |    22|
|1133  |              \genblock.dff                                                                        |rvdff__parameterized7_2524                                                 |    22|
|1134  |            trap_e2ff                                                                              |rvdffe__parameterized1_2509                                                |    21|
|1135  |              \genblock.dff                                                                        |rvdff__parameterized7_2523                                                 |    21|
|1136  |            trap_e3ff                                                                              |rvdffe__parameterized1_2510                                                |    21|
|1137  |              \genblock.dff                                                                        |rvdff__parameterized7_2522                                                 |    21|
|1138  |            trap_e4ff                                                                              |rvdffe__parameterized1_2511                                                |   137|
|1139  |              \genblock.dff                                                                        |rvdff__parameterized7_2521                                                 |   137|
|1140  |            wbff                                                                                   |rvdffe__parameterized11_2512                                               |  1428|
|1141  |              \genblock.clkhdr                                                                     |rvclkhdr_2519                                                              |     1|
|1142  |                rvclkhdr                                                                           |clockhdr_2520                                                              |     1|
|1143  |              \genblock.dff                                                                        |rvdff__parameterized22                                                     |  1427|
|1144  |            wbnbloadff                                                                             |rvdffs_2513                                                                |     7|
|1145  |              dffs                                                                                 |rvdff_2518                                                                 |     7|
|1146  |            write_csr_ff                                                                           |rvdffe_2514                                                                |    81|
|1147  |              \genblock.clkhdr                                                                     |rvclkhdr_2515                                                              |     1|
|1148  |                rvclkhdr                                                                           |clockhdr_2517                                                              |     1|
|1149  |              \genblock.dff                                                                        |rvdff__parameterized2_2516                                                 |    80|
|1150  |          instbuff                                                                                 |dec_ib_ctl                                                                 |  2788|
|1151  |            bp0ff                                                                                  |rvdffe__parameterized9                                                     |    79|
|1152  |              \genblock.dff                                                                        |rvdff__parameterized20_2440                                                |    79|
|1153  |            bp1ff                                                                                  |rvdffe__parameterized9_2410                                                |    73|
|1154  |              \genblock.dff                                                                        |rvdff__parameterized20_2439                                                |    73|
|1155  |            bp2ff                                                                                  |rvdffe__parameterized9_2411                                                |   136|
|1156  |              \genblock.dff                                                                        |rvdff__parameterized20_2438                                                |   136|
|1157  |            bp3ff                                                                                  |rvdffe__parameterized9_2412                                                |    68|
|1158  |              \genblock.dff                                                                        |rvdff__parameterized20                                                     |    68|
|1159  |            debug_fence_ff                                                                         |rvdff_2413                                                                 |     2|
|1160  |            debug_wdata_rs1ff                                                                      |rvdff_2414                                                                 |    32|
|1161  |            ib0ff                                                                                  |rvdffe_2415                                                                |  1763|
|1162  |              \genblock.dff                                                                        |rvdff__parameterized2_2437                                                 |  1763|
|1163  |            ib1ff                                                                                  |rvdffe_2416                                                                |   354|
|1164  |              \genblock.clkhdr                                                                     |rvclkhdr_2434                                                              |     1|
|1165  |                rvclkhdr                                                                           |clockhdr_2436                                                              |     1|
|1166  |              \genblock.dff                                                                        |rvdff__parameterized2_2435                                                 |   353|
|1167  |            ib2ff                                                                                  |rvdffe_2417                                                                |    64|
|1168  |              \genblock.dff                                                                        |rvdff__parameterized2_2433                                                 |    64|
|1169  |            ib3ff                                                                                  |rvdffe_2418                                                                |    33|
|1170  |              \genblock.clkhdr                                                                     |rvclkhdr_2430                                                              |     1|
|1171  |                rvclkhdr                                                                           |clockhdr_2432                                                              |     1|
|1172  |              \genblock.dff                                                                        |rvdff__parameterized2_2431                                                 |    32|
|1173  |            ibvalff                                                                                |rvdff__parameterized3_2419                                                 |    14|
|1174  |            pc0ff                                                                                  |rvdffe__parameterized8                                                     |    37|
|1175  |              \genblock.clkhdr                                                                     |rvclkhdr_2427                                                              |     1|
|1176  |                rvclkhdr                                                                           |clockhdr_2429                                                              |     1|
|1177  |              \genblock.dff                                                                        |rvdff__parameterized19_2428                                                |    36|
|1178  |            pc1ff                                                                                  |rvdffe__parameterized8_2420                                                |    33|
|1179  |              \genblock.dff                                                                        |rvdff__parameterized19_2426                                                |    33|
|1180  |            pc2ff                                                                                  |rvdffe__parameterized8_2421                                                |    67|
|1181  |              \genblock.clkhdr                                                                     |rvclkhdr_2423                                                              |     1|
|1182  |                rvclkhdr                                                                           |clockhdr_2425                                                              |     1|
|1183  |              \genblock.dff                                                                        |rvdff__parameterized19_2424                                                |    66|
|1184  |            pc3ff                                                                                  |rvdffe__parameterized8_2422                                                |    33|
|1185  |              \genblock.dff                                                                        |rvdff__parameterized19                                                     |    33|
|1186  |          tlu                                                                                      |dec_tlu_ctl                                                                |  4068|
|1187  |            bp_wb_ff                                                                               |rvdff__parameterized26_2236                                                |   617|
|1188  |            bp_wb_ghrff                                                                            |rvdff__parameterized21                                                     |   166|
|1189  |            bp_wb_index_ff                                                                         |rvdff__parameterized3_2237                                                 |     5|
|1190  |            csrwr_wb_cgc                                                                           |rvclkhdr_2238                                                              |     1|
|1191  |              rvclkhdr                                                                             |clockhdr_2409                                                              |     1|
|1192  |            dcsr_ff                                                                                |rvdffe__parameterized13                                                    |    15|
|1193  |              \genblock.clkhdr                                                                     |rvclkhdr_2406                                                              |     1|
|1194  |                rvclkhdr                                                                           |clockhdr_2408                                                              |     1|
|1195  |              \genblock.dff                                                                        |rvdff__parameterized28_2407                                                |    14|
|1196  |            dicad0_ff                                                                              |rvdffe_2239                                                                |    54|
|1197  |              \genblock.clkhdr                                                                     |rvclkhdr_2403                                                              |     1|
|1198  |                rvclkhdr                                                                           |clockhdr_2405                                                              |     1|
|1199  |              \genblock.dff                                                                        |rvdff__parameterized2_2404                                                 |    53|
|1200  |            dicad1_ff                                                                              |rvdffs__parameterized4_2240                                                |     2|
|1201  |              dffs                                                                                 |rvdff__parameterized4_2402                                                 |     2|
|1202  |            dicawics_ff                                                                            |rvdffe__parameterized15                                                    |   204|
|1203  |              \genblock.clkhdr                                                                     |rvclkhdr_2400                                                              |     1|
|1204  |                rvclkhdr                                                                           |clockhdr_2401                                                              |     1|
|1205  |              \genblock.dff                                                                        |rvdff__parameterized29                                                     |   203|
|1206  |            dicgo_ff                                                                               |rvdff__parameterized4_2241                                                 |    18|
|1207  |            dpc_ff                                                                                 |rvdffe__parameterized0_2242                                                |    32|
|1208  |              \genblock.clkhdr                                                                     |rvclkhdr_2397                                                              |     1|
|1209  |                rvclkhdr                                                                           |clockhdr_2399                                                              |     1|
|1210  |              \genblock.dff                                                                        |rvdff__parameterized6_2398                                                 |    31|
|1211  |            e4e5_cgc                                                                               |rvclkhdr_2243                                                              |     1|
|1212  |              rvclkhdr                                                                             |clockhdr_2396                                                              |     1|
|1213  |            e4e5_int_cgc                                                                           |rvclkhdr_2244                                                              |     1|
|1214  |              rvclkhdr                                                                             |clockhdr_2395                                                              |     1|
|1215  |            excinfo_wb_ff                                                                          |rvdff__parameterized27                                                     |    85|
|1216  |            exctype_wb_ff                                                                          |rvdff__parameterized21_2245                                                |    10|
|1217  |            exthaltff                                                                              |rvdff__parameterized14_2246                                                |    12|
|1218  |            flush_lower_ff                                                                         |rvdff__parameterized6_2247                                                 |    44|
|1219  |            freeff                                                                                 |rvdff__parameterized14_2248                                                |   148|
|1220  |            halt_ff                                                                                |rvdff__parameterized24                                                     |   129|
|1221  |            lsu_dccm_errorff                                                                       |rvdff__parameterized4_2249                                                 |     2|
|1222  |            lsu_e3_e4_cgc                                                                          |rvclkhdr_2250                                                              |     1|
|1223  |              rvclkhdr                                                                             |clockhdr_2394                                                              |     1|
|1224  |            lsu_e4_e5_cgc                                                                          |rvclkhdr_2251                                                              |     1|
|1225  |              rvclkhdr                                                                             |clockhdr_2393                                                              |     1|
|1226  |            lsu_error_dc4ff                                                                        |rvdff__parameterized25                                                     |   132|
|1227  |            lsu_error_wbff                                                                         |rvdff__parameterized18_2252                                                |    35|
|1228  |            mcause_ff                                                                              |rvdff__parameterized2_2253                                                 |    32|
|1229  |            mcgc_ff                                                                                |rvdffe__parameterized10                                                    |    35|
|1230  |              \genblock.clkhdr                                                                     |rvclkhdr_2390                                                              |     1|
|1231  |                rvclkhdr                                                                           |clockhdr_2392                                                              |     1|
|1232  |              \genblock.dff                                                                        |rvdff__parameterized11_2391                                                |    34|
|1233  |            mcyclef_cout_ff                                                                        |rvdff_2254                                                                 |     2|
|1234  |            mcycleh_ff                                                                             |rvdffe_2255                                                                |    42|
|1235  |              \genblock.clkhdr                                                                     |rvclkhdr_2387                                                              |     1|
|1236  |                rvclkhdr                                                                           |clockhdr_2389                                                              |     1|
|1237  |              \genblock.dff                                                                        |rvdff__parameterized2_2388                                                 |    41|
|1238  |            mcyclel_ff                                                                             |rvdffe_2256                                                                |    43|
|1239  |              \genblock.clkhdr                                                                     |rvclkhdr_2384                                                              |     1|
|1240  |                rvclkhdr                                                                           |clockhdr_2386                                                              |     1|
|1241  |              \genblock.dff                                                                        |rvdff__parameterized2_2385                                                 |    42|
|1242  |            mdccmect_ff                                                                            |rvdffe_2257                                                                |    57|
|1243  |              \genblock.clkhdr                                                                     |rvclkhdr_2381                                                              |     1|
|1244  |                rvclkhdr                                                                           |clockhdr_2383                                                              |     1|
|1245  |              \genblock.dff                                                                        |rvdff__parameterized2_2382                                                 |    56|
|1246  |            meicidpl_ff                                                                            |rvdff__parameterized3_2258                                                 |     4|
|1247  |            meicurpl_ff                                                                            |rvdff__parameterized3_2259                                                 |     4|
|1248  |            meihap_ff                                                                              |rvdffe__parameterized6_2260                                                |     5|
|1249  |              \genblock.clkhdr                                                                     |rvclkhdr_2378                                                              |     1|
|1250  |                rvclkhdr                                                                           |clockhdr_2380                                                              |     1|
|1251  |              \genblock.dff                                                                        |rvdff__parameterized14_2379                                                |     4|
|1252  |            meipt_ff                                                                               |rvdff__parameterized3_2261                                                 |     4|
|1253  |            meivt_ff                                                                               |rvdffe__parameterized14                                                    |    23|
|1254  |              \genblock.clkhdr                                                                     |rvclkhdr_2375                                                              |     1|
|1255  |                rvclkhdr                                                                           |clockhdr_2377                                                              |     1|
|1256  |              \genblock.dff                                                                        |rvdff__parameterized24_2376                                                |    22|
|1257  |            mepc_ff                                                                                |rvdff__parameterized6_2262                                                 |    41|
|1258  |            mfdc_ff                                                                                |rvdffe__parameterized13_2263                                               |    22|
|1259  |              \genblock.clkhdr                                                                     |rvclkhdr_2373                                                              |     1|
|1260  |                rvclkhdr                                                                           |clockhdr_2374                                                              |     1|
|1261  |              \genblock.dff                                                                        |rvdff__parameterized28                                                     |    21|
|1262  |            mgpmc_ff                                                                               |rvdffs_2264                                                                |     1|
|1263  |              dffs                                                                                 |rvdff_2372                                                                 |     1|
|1264  |            mhpmc3_ff                                                                              |rvdffe_2265                                                                |    41|
|1265  |              \genblock.clkhdr                                                                     |rvclkhdr_2369                                                              |     1|
|1266  |                rvclkhdr                                                                           |clockhdr_2371                                                              |     1|
|1267  |              \genblock.dff                                                                        |rvdff__parameterized2_2370                                                 |    40|
|1268  |            mhpmc3h_ff                                                                             |rvdffe_2266                                                                |    41|
|1269  |              \genblock.clkhdr                                                                     |rvclkhdr_2366                                                              |     1|
|1270  |                rvclkhdr                                                                           |clockhdr_2368                                                              |     1|
|1271  |              \genblock.dff                                                                        |rvdff__parameterized2_2367                                                 |    40|
|1272  |            mhpmc4_ff                                                                              |rvdffe_2267                                                                |    41|
|1273  |              \genblock.clkhdr                                                                     |rvclkhdr_2363                                                              |     1|
|1274  |                rvclkhdr                                                                           |clockhdr_2365                                                              |     1|
|1275  |              \genblock.dff                                                                        |rvdff__parameterized2_2364                                                 |    40|
|1276  |            mhpmc4h_ff                                                                             |rvdffe_2268                                                                |    41|
|1277  |              \genblock.clkhdr                                                                     |rvclkhdr_2360                                                              |     1|
|1278  |                rvclkhdr                                                                           |clockhdr_2362                                                              |     1|
|1279  |              \genblock.dff                                                                        |rvdff__parameterized2_2361                                                 |    40|
|1280  |            mhpmc5_ff                                                                              |rvdffe_2269                                                                |    42|
|1281  |              \genblock.clkhdr                                                                     |rvclkhdr_2357                                                              |     1|
|1282  |                rvclkhdr                                                                           |clockhdr_2359                                                              |     1|
|1283  |              \genblock.dff                                                                        |rvdff__parameterized2_2358                                                 |    41|
|1284  |            mhpmc5h_ff                                                                             |rvdffe_2270                                                                |    42|
|1285  |              \genblock.clkhdr                                                                     |rvclkhdr_2354                                                              |     1|
|1286  |                rvclkhdr                                                                           |clockhdr_2356                                                              |     1|
|1287  |              \genblock.dff                                                                        |rvdff__parameterized2_2355                                                 |    41|
|1288  |            mhpmc6_ff                                                                              |rvdffe_2271                                                                |    41|
|1289  |              \genblock.clkhdr                                                                     |rvclkhdr_2351                                                              |     1|
|1290  |                rvclkhdr                                                                           |clockhdr_2353                                                              |     1|
|1291  |              \genblock.dff                                                                        |rvdff__parameterized2_2352                                                 |    40|
|1292  |            mhpmc6h_ff                                                                             |rvdffe_2272                                                                |    42|
|1293  |              \genblock.clkhdr                                                                     |rvclkhdr_2348                                                              |     1|
|1294  |                rvclkhdr                                                                           |clockhdr_2350                                                              |     1|
|1295  |              \genblock.dff                                                                        |rvdff__parameterized2_2349                                                 |    41|
|1296  |            mhpme3_ff                                                                              |rvdffs__parameterized6                                                     |    67|
|1297  |              dffs                                                                                 |rvdff__parameterized17_2347                                                |    67|
|1298  |            mhpme4_ff                                                                              |rvdffs__parameterized6_2273                                                |    62|
|1299  |              dffs                                                                                 |rvdff__parameterized17_2346                                                |    62|
|1300  |            mhpme5_ff                                                                              |rvdffs__parameterized6_2274                                                |    62|
|1301  |              dffs                                                                                 |rvdff__parameterized17_2345                                                |    62|
|1302  |            mhpme6_ff                                                                              |rvdffs__parameterized6_2275                                                |    64|
|1303  |              dffs                                                                                 |rvdff__parameterized17_2344                                                |    64|
|1304  |            miccmect_ff                                                                            |rvdffe_2276                                                                |    48|
|1305  |              \genblock.clkhdr                                                                     |rvclkhdr_2341                                                              |     1|
|1306  |                rvclkhdr                                                                           |clockhdr_2343                                                              |     1|
|1307  |              \genblock.dff                                                                        |rvdff__parameterized2_2342                                                 |    47|
|1308  |            micect_ff                                                                              |rvdffe_2277                                                                |    57|
|1309  |              \genblock.clkhdr                                                                     |rvclkhdr_2338                                                              |     1|
|1310  |                rvclkhdr                                                                           |clockhdr_2340                                                              |     1|
|1311  |              \genblock.dff                                                                        |rvdff__parameterized2_2339                                                 |    56|
|1312  |            mie_ff                                                                                 |rvdff__parameterized3_2278                                                 |     4|
|1313  |            minstretf_cout_ff                                                                      |rvdff__parameterized4_2279                                                 |     3|
|1314  |            minstreth_ff                                                                           |rvdffe_2280                                                                |    42|
|1315  |              \genblock.clkhdr                                                                     |rvclkhdr_2335                                                              |     1|
|1316  |                rvclkhdr                                                                           |clockhdr_2337                                                              |     1|
|1317  |              \genblock.dff                                                                        |rvdff__parameterized2_2336                                                 |    41|
|1318  |            minstretl_ff                                                                           |rvdffe_2281                                                                |    42|
|1319  |              \genblock.clkhdr                                                                     |rvclkhdr_2332                                                              |     1|
|1320  |                rvclkhdr                                                                           |clockhdr_2334                                                              |     1|
|1321  |              \genblock.dff                                                                        |rvdff__parameterized2_2333                                                 |    41|
|1322  |            mip_ff                                                                                 |rvdff__parameterized3_2282                                                 |    13|
|1323  |            mpvhalt_ff                                                                             |rvdff__parameterized16_2283                                                |     2|
|1324  |            mrac_ff                                                                                |rvdffe_2284                                                                |    45|
|1325  |              \genblock.clkhdr                                                                     |rvclkhdr_2329                                                              |     1|
|1326  |                rvclkhdr                                                                           |clockhdr_2331                                                              |     1|
|1327  |              \genblock.dff                                                                        |rvdff__parameterized2_2330                                                 |    44|
|1328  |            mscratch_ff                                                                            |rvdffe_2285                                                                |    33|
|1329  |              \genblock.clkhdr                                                                     |rvclkhdr_2326                                                              |     1|
|1330  |                rvclkhdr                                                                           |clockhdr_2328                                                              |     1|
|1331  |              \genblock.dff                                                                        |rvdff__parameterized2_2327                                                 |    32|
|1332  |            mstatus_ff                                                                             |rvdff__parameterized4_2286                                                 |     5|
|1333  |            mtdata1_t0_ff                                                                          |rvdff__parameterized21_2287                                                |   138|
|1334  |            mtdata1_t1_ff                                                                          |rvdff__parameterized21_2288                                                |    88|
|1335  |            mtdata1_t2_ff                                                                          |rvdff__parameterized21_2289                                                |    97|
|1336  |            mtdata1_t3_ff                                                                          |rvdff__parameterized21_2290                                                |    84|
|1337  |            mtdata2_t0_ff                                                                          |rvdffe_2291                                                                |   124|
|1338  |              \genblock.clkhdr                                                                     |rvclkhdr_2323                                                              |     1|
|1339  |                rvclkhdr                                                                           |clockhdr_2325                                                              |     1|
|1340  |              \genblock.dff                                                                        |rvdff__parameterized2_2324                                                 |   123|
|1341  |            mtdata2_t1_ff                                                                          |rvdffe_2292                                                                |   124|
|1342  |              \genblock.clkhdr                                                                     |rvclkhdr_2320                                                              |     1|
|1343  |                rvclkhdr                                                                           |clockhdr_2322                                                              |     1|
|1344  |              \genblock.dff                                                                        |rvdff__parameterized2_2321                                                 |   123|
|1345  |            mtdata2_t2_ff                                                                          |rvdffe_2293                                                                |   120|
|1346  |              \genblock.clkhdr                                                                     |rvclkhdr_2317                                                              |     1|
|1347  |                rvclkhdr                                                                           |clockhdr_2319                                                              |     1|
|1348  |              \genblock.dff                                                                        |rvdff__parameterized2_2318                                                 |   119|
|1349  |            mtdata2_t3_ff                                                                          |rvdffe_2294                                                                |   128|
|1350  |              \genblock.clkhdr                                                                     |rvclkhdr_2314                                                              |     1|
|1351  |                rvclkhdr                                                                           |clockhdr_2316                                                              |     1|
|1352  |              \genblock.dff                                                                        |rvdff__parameterized2_2315                                                 |   127|
|1353  |            mtsel_ff                                                                               |rvdff__parameterized4_2295                                                 |    76|
|1354  |            mtval_ff                                                                               |rvdff__parameterized2_2296                                                 |    34|
|1355  |            mtvec_ff                                                                               |rvdffe__parameterized0_2297                                                |    45|
|1356  |              \genblock.clkhdr                                                                     |rvclkhdr_2311                                                              |     1|
|1357  |                rvclkhdr                                                                           |clockhdr_2313                                                              |     1|
|1358  |              \genblock.dff                                                                        |rvdff__parameterized6_2312                                                 |    44|
|1359  |            npwbc_ff                                                                               |rvdffe__parameterized0_2298                                                |    33|
|1360  |              \genblock.clkhdr                                                                     |rvclkhdr_2308                                                              |     1|
|1361  |                rvclkhdr                                                                           |clockhdr_2310                                                              |     1|
|1362  |              \genblock.dff                                                                        |rvdff__parameterized6_2309                                                 |    32|
|1363  |            pmu0inc_ff                                                                             |rvdff__parameterized4_2299                                                 |     8|
|1364  |            pmu1inc_ff                                                                             |rvdff__parameterized4_2300                                                 |     8|
|1365  |            pmu2inc_ff                                                                             |rvdff__parameterized4_2301                                                 |     8|
|1366  |            pmu3inc_ff                                                                             |rvdff__parameterized4_2302                                                 |     8|
|1367  |            pwbc_ff                                                                                |rvdffe__parameterized0_2303                                                |    32|
|1368  |              \genblock.clkhdr                                                                     |rvclkhdr_2305                                                              |     1|
|1369  |                rvclkhdr                                                                           |clockhdr_2307                                                              |     1|
|1370  |              \genblock.dff                                                                        |rvdff__parameterized6_2306                                                 |    31|
|1371  |            reset_ff                                                                               |rvdff__parameterized4_2304                                                 |     3|
|1372  |        dma_ctrl                                                                                   |dma_ctrl                                                                   |   917|
|1373  |          \GenFifo[0].fifo_addr_dff                                                                |rvdffe_2108                                                                |    33|
|1374  |            \genblock.clkhdr                                                                       |rvclkhdr_2233                                                              |     1|
|1375  |              rvclkhdr                                                                             |clockhdr_2235                                                              |     1|
|1376  |            \genblock.dff                                                                          |rvdff__parameterized2_2234                                                 |    32|
|1377  |          \GenFifo[0].fifo_data_dff                                                                |rvdffe__parameterized21_2109                                               |    65|
|1378  |            \genblock.clkhdr                                                                       |rvclkhdr_2230                                                              |     1|
|1379  |              rvclkhdr                                                                             |clockhdr_2232                                                              |     1|
|1380  |            \genblock.dff                                                                          |rvdff__parameterized5_2231                                                 |    64|
|1381  |          \GenFifo[0].fifo_data_valid_dff                                                          |rvdffsc_2110                                                               |     1|
|1382  |            dffsc                                                                                  |rvdff_2229                                                                 |     1|
|1383  |          \GenFifo[0].fifo_dbg_dff                                                                 |rvdffs_2111                                                                |     1|
|1384  |            dffs                                                                                   |rvdff_2228                                                                 |     1|
|1385  |          \GenFifo[0].fifo_dccm_valid_dff                                                          |rvdffs_2112                                                                |     1|
|1386  |            dffs                                                                                   |rvdff_2227                                                                 |     1|
|1387  |          \GenFifo[0].fifo_done_bus_dff                                                            |rvdffsc_2113                                                               |     1|
|1388  |            dffsc                                                                                  |rvdff_2226                                                                 |     1|
|1389  |          \GenFifo[0].fifo_done_dff                                                                |rvdffsc_2114                                                               |     1|
|1390  |            dffsc                                                                                  |rvdff_2225                                                                 |     1|
|1391  |          \GenFifo[0].fifo_error_dff                                                               |rvdffsc__parameterized0                                                    |     4|
|1392  |            dffsc                                                                                  |rvdff__parameterized4_2224                                                 |     4|
|1393  |          \GenFifo[0].fifo_rpend_dff                                                               |rvdffsc_2115                                                               |     1|
|1394  |            dffsc                                                                                  |rvdff_2223                                                                 |     1|
|1395  |          \GenFifo[0].fifo_sz_dff                                                                  |rvdffs__parameterized1_2116                                                |     2|
|1396  |            dffs                                                                                   |rvdff__parameterized1_2222                                                 |     2|
|1397  |          \GenFifo[0].fifo_valid_dff                                                               |rvdffsc_2117                                                               |     1|
|1398  |            dffsc                                                                                  |rvdff_2221                                                                 |     1|
|1399  |          \GenFifo[0].fifo_write_dff                                                               |rvdffs_2118                                                                |     1|
|1400  |            dffs                                                                                   |rvdff_2220                                                                 |     1|
|1401  |          \GenFifo[1].fifo_addr_dff                                                                |rvdffe_2119                                                                |    33|
|1402  |            \genblock.clkhdr                                                                       |rvclkhdr_2217                                                              |     1|
|1403  |              rvclkhdr                                                                             |clockhdr_2219                                                              |     1|
|1404  |            \genblock.dff                                                                          |rvdff__parameterized2_2218                                                 |    32|
|1405  |          \GenFifo[1].fifo_data_dff                                                                |rvdffe__parameterized21_2120                                               |    65|
|1406  |            \genblock.clkhdr                                                                       |rvclkhdr_2214                                                              |     1|
|1407  |              rvclkhdr                                                                             |clockhdr_2216                                                              |     1|
|1408  |            \genblock.dff                                                                          |rvdff__parameterized5_2215                                                 |    64|
|1409  |          \GenFifo[1].fifo_data_valid_dff                                                          |rvdffsc_2121                                                               |     1|
|1410  |            dffsc                                                                                  |rvdff_2213                                                                 |     1|
|1411  |          \GenFifo[1].fifo_dbg_dff                                                                 |rvdffs_2122                                                                |     1|
|1412  |            dffs                                                                                   |rvdff_2212                                                                 |     1|
|1413  |          \GenFifo[1].fifo_dccm_valid_dff                                                          |rvdffs_2123                                                                |     1|
|1414  |            dffs                                                                                   |rvdff_2211                                                                 |     1|
|1415  |          \GenFifo[1].fifo_done_bus_dff                                                            |rvdffsc_2124                                                               |     1|
|1416  |            dffsc                                                                                  |rvdff_2210                                                                 |     1|
|1417  |          \GenFifo[1].fifo_done_dff                                                                |rvdffsc_2125                                                               |     1|
|1418  |            dffsc                                                                                  |rvdff_2209                                                                 |     1|
|1419  |          \GenFifo[1].fifo_error_dff                                                               |rvdffsc__parameterized0_2126                                               |     3|
|1420  |            dffsc                                                                                  |rvdff__parameterized4_2208                                                 |     3|
|1421  |          \GenFifo[1].fifo_rpend_dff                                                               |rvdffsc_2127                                                               |     1|
|1422  |            dffsc                                                                                  |rvdff_2207                                                                 |     1|
|1423  |          \GenFifo[1].fifo_sz_dff                                                                  |rvdffs__parameterized1_2128                                                |     2|
|1424  |            dffs                                                                                   |rvdff__parameterized1_2206                                                 |     2|
|1425  |          \GenFifo[1].fifo_valid_dff                                                               |rvdffsc_2129                                                               |     2|
|1426  |            dffsc                                                                                  |rvdff_2205                                                                 |     2|
|1427  |          \GenFifo[1].fifo_write_dff                                                               |rvdffs_2130                                                                |     1|
|1428  |            dffs                                                                                   |rvdff_2204                                                                 |     1|
|1429  |          \GenFifo[2].fifo_addr_dff                                                                |rvdffe_2131                                                                |    33|
|1430  |            \genblock.clkhdr                                                                       |rvclkhdr_2201                                                              |     1|
|1431  |              rvclkhdr                                                                             |clockhdr_2203                                                              |     1|
|1432  |            \genblock.dff                                                                          |rvdff__parameterized2_2202                                                 |    32|
|1433  |          \GenFifo[2].fifo_data_dff                                                                |rvdffe__parameterized21_2132                                               |    65|
|1434  |            \genblock.clkhdr                                                                       |rvclkhdr_2198                                                              |     1|
|1435  |              rvclkhdr                                                                             |clockhdr_2200                                                              |     1|
|1436  |            \genblock.dff                                                                          |rvdff__parameterized5_2199                                                 |    64|
|1437  |          \GenFifo[2].fifo_data_valid_dff                                                          |rvdffsc_2133                                                               |     1|
|1438  |            dffsc                                                                                  |rvdff_2197                                                                 |     1|
|1439  |          \GenFifo[2].fifo_dbg_dff                                                                 |rvdffs_2134                                                                |     1|
|1440  |            dffs                                                                                   |rvdff_2196                                                                 |     1|
|1441  |          \GenFifo[2].fifo_dccm_valid_dff                                                          |rvdffs_2135                                                                |     1|
|1442  |            dffs                                                                                   |rvdff_2195                                                                 |     1|
|1443  |          \GenFifo[2].fifo_done_bus_dff                                                            |rvdffsc_2136                                                               |     1|
|1444  |            dffsc                                                                                  |rvdff_2194                                                                 |     1|
|1445  |          \GenFifo[2].fifo_done_dff                                                                |rvdffsc_2137                                                               |     1|
|1446  |            dffsc                                                                                  |rvdff_2193                                                                 |     1|
|1447  |          \GenFifo[2].fifo_error_dff                                                               |rvdffsc__parameterized0_2138                                               |     3|
|1448  |            dffsc                                                                                  |rvdff__parameterized4_2192                                                 |     3|
|1449  |          \GenFifo[2].fifo_rpend_dff                                                               |rvdffsc_2139                                                               |     1|
|1450  |            dffsc                                                                                  |rvdff_2191                                                                 |     1|
|1451  |          \GenFifo[2].fifo_sz_dff                                                                  |rvdffs__parameterized1_2140                                                |     2|
|1452  |            dffs                                                                                   |rvdff__parameterized1_2190                                                 |     2|
|1453  |          \GenFifo[2].fifo_valid_dff                                                               |rvdffsc_2141                                                               |     1|
|1454  |            dffsc                                                                                  |rvdff_2189                                                                 |     1|
|1455  |          \GenFifo[2].fifo_write_dff                                                               |rvdffs_2142                                                                |     1|
|1456  |            dffs                                                                                   |rvdff_2188                                                                 |     1|
|1457  |          \GenFifo[3].fifo_addr_dff                                                                |rvdffe_2143                                                                |    33|
|1458  |            \genblock.clkhdr                                                                       |rvclkhdr_2185                                                              |     1|
|1459  |              rvclkhdr                                                                             |clockhdr_2187                                                              |     1|
|1460  |            \genblock.dff                                                                          |rvdff__parameterized2_2186                                                 |    32|
|1461  |          \GenFifo[3].fifo_data_dff                                                                |rvdffe__parameterized21_2144                                               |    65|
|1462  |            \genblock.clkhdr                                                                       |rvclkhdr_2182                                                              |     1|
|1463  |              rvclkhdr                                                                             |clockhdr_2184                                                              |     1|
|1464  |            \genblock.dff                                                                          |rvdff__parameterized5_2183                                                 |    64|
|1465  |          \GenFifo[3].fifo_data_valid_dff                                                          |rvdffsc_2145                                                               |     1|
|1466  |            dffsc                                                                                  |rvdff_2181                                                                 |     1|
|1467  |          \GenFifo[3].fifo_dbg_dff                                                                 |rvdffs_2146                                                                |     1|
|1468  |            dffs                                                                                   |rvdff_2180                                                                 |     1|
|1469  |          \GenFifo[3].fifo_dccm_valid_dff                                                          |rvdffs_2147                                                                |     1|
|1470  |            dffs                                                                                   |rvdff_2179                                                                 |     1|
|1471  |          \GenFifo[3].fifo_done_bus_dff                                                            |rvdffsc_2148                                                               |     1|
|1472  |            dffsc                                                                                  |rvdff_2178                                                                 |     1|
|1473  |          \GenFifo[3].fifo_done_dff                                                                |rvdffsc_2149                                                               |     1|
|1474  |            dffsc                                                                                  |rvdff_2177                                                                 |     1|
|1475  |          \GenFifo[3].fifo_error_dff                                                               |rvdffsc__parameterized0_2150                                               |     3|
|1476  |            dffsc                                                                                  |rvdff__parameterized4_2176                                                 |     3|
|1477  |          \GenFifo[3].fifo_rpend_dff                                                               |rvdffsc_2151                                                               |     1|
|1478  |            dffsc                                                                                  |rvdff_2175                                                                 |     1|
|1479  |          \GenFifo[3].fifo_sz_dff                                                                  |rvdffs__parameterized1_2152                                                |     2|
|1480  |            dffs                                                                                   |rvdff__parameterized1_2174                                                 |     2|
|1481  |          \GenFifo[3].fifo_valid_dff                                                               |rvdffsc_2153                                                               |     1|
|1482  |            dffsc                                                                                  |rvdff_2173                                                                 |     1|
|1483  |          \GenFifo[3].fifo_write_dff                                                               |rvdffs_2154                                                                |     1|
|1484  |            dffs                                                                                   |rvdff_2172                                                                 |     1|
|1485  |          RdPtrQ1_dff                                                                              |rvdff__parameterized4_2155                                                 |     2|
|1486  |          RdPtrQ2_dff                                                                              |rvdff__parameterized4_2156                                                 |     2|
|1487  |          RdPtrQ3_dff                                                                              |rvdff__parameterized4_2157                                                 |     6|
|1488  |          RdPtr_dff                                                                                |rvdffs__parameterized4_2158                                                |   286|
|1489  |            dffs                                                                                   |rvdff__parameterized4_2171                                                 |   286|
|1490  |          RspPtr_dff                                                                               |rvdffs__parameterized4_2159                                                |   156|
|1491  |            dffs                                                                                   |rvdff__parameterized4_2170                                                 |   156|
|1492  |          WrPtr_dff                                                                                |rvdffs__parameterized4_2160                                                |    10|
|1493  |            dffs                                                                                   |rvdff__parameterized4_2169                                                 |    10|
|1494  |          axi_slv_sentff                                                                           |rvdff_2161                                                                 |     3|
|1495  |          dma_buffer_c1cgc                                                                         |rvclkhdr_2162                                                              |     1|
|1496  |            rvclkhdr                                                                               |clockhdr_2168                                                              |     1|
|1497  |          dma_dbg_cmd_doneff                                                                       |rvdff_2163                                                                 |     1|
|1498  |          dma_free_cgc                                                                             |rvclkhdr_2164                                                              |     1|
|1499  |            rvclkhdr                                                                               |clockhdr_2167                                                              |     1|
|1500  |          nack_count_dff                                                                           |rvdffs__parameterized1_2165                                                |     3|
|1501  |            dffs                                                                                   |rvdff__parameterized1_2166                                                 |     3|
|1502  |        dmi_wrapper                                                                                |dmi_wrapper                                                                |   357|
|1503  |          i_dmi_jtag_to_core_sync                                                                  |dmi_jtag_to_core_sync                                                      |     8|
|1504  |          i_jtag_tap                                                                               |rvjtag_tap                                                                 |   349|
|1505  |        exu                                                                                        |exu                                                                        |  5772|
|1506  |          csr_rs1_ff                                                                               |rvdffe_1927                                                                |    33|
|1507  |            \genblock.clkhdr                                                                       |rvclkhdr_2105                                                              |     1|
|1508  |              rvclkhdr                                                                             |clockhdr_2107                                                              |     1|
|1509  |            \genblock.dff                                                                          |rvdff__parameterized2_2106                                                 |    32|
|1510  |          div_e1                                                                                   |exu_div_ctl                                                                |   694|
|1511  |            aff                                                                                    |rvdffe__parameterized16_2085                                               |   118|
|1512  |              \genblock.clkhdr                                                                     |rvclkhdr_2102                                                              |     1|
|1513  |                rvclkhdr                                                                           |clockhdr_2104                                                              |     1|
|1514  |              \genblock.dff                                                                        |rvdff__parameterized30_2103                                                |   117|
|1515  |            countff                                                                                |rvdff__parameterized17_2086                                                |    18|
|1516  |            e1val_ff                                                                               |rvdff_2087                                                                 |     1|
|1517  |            flush_any_ff                                                                           |rvdff_2088                                                                 |     2|
|1518  |            i_shortq_ff                                                                            |rvdff__parameterized0_2089                                                 |    92|
|1519  |            mff                                                                                    |rvdffe__parameterized16_2090                                               |    86|
|1520  |              \genblock.clkhdr                                                                     |rvclkhdr_2099                                                              |     1|
|1521  |                rvclkhdr                                                                           |clockhdr_2101                                                              |     1|
|1522  |              \genblock.dff                                                                        |rvdff__parameterized30_2100                                                |    85|
|1523  |            miscf                                                                                  |rvdffs__parameterized3_2091                                                |    54|
|1524  |              dffs                                                                                 |rvdff__parameterized3_2098                                                 |    54|
|1525  |            qff                                                                                    |rvdffe__parameterized16_2092                                               |   267|
|1526  |              \genblock.clkhdr                                                                     |rvclkhdr_2095                                                              |     1|
|1527  |                rvclkhdr                                                                           |clockhdr_2097                                                              |     1|
|1528  |              \genblock.dff                                                                        |rvdff__parameterized30_2096                                                |   266|
|1529  |            runff                                                                                  |rvdff_2093                                                                 |    47|
|1530  |            smallnumff                                                                             |rvdff__parameterized0_2094                                                 |     9|
|1531  |          e1ghrdecff                                                                               |rvdffs__parameterized4_1928                                                |     2|
|1532  |            dffs                                                                                   |rvdff__parameterized4_2084                                                 |     2|
|1533  |          e1ghrff                                                                                  |rvdffs__parameterized0                                                     |    20|
|1534  |            dffs                                                                                   |rvdff__parameterized0_2083                                                 |    20|
|1535  |          e4ghrff                                                                                  |rvdff__parameterized0_1929                                                 |     8|
|1536  |          e4ghrflushff                                                                             |rvdff_1930                                                                 |     2|
|1537  |          final_predict_ff                                                                         |rvdff_1931                                                                 |     2|
|1538  |          i0_alu_e1                                                                                |exu_alu_ctl                                                                |   660|
|1539  |            aff                                                                                    |rvdffe_2068                                                                |   208|
|1540  |              \genblock.dff                                                                        |rvdff__parameterized2_2082                                                 |   208|
|1541  |            bff                                                                                    |rvdffe_2069                                                                |   198|
|1542  |              \genblock.clkhdr                                                                     |rvclkhdr_2079                                                              |     1|
|1543  |                rvclkhdr                                                                           |clockhdr_2081                                                              |     1|
|1544  |              \genblock.dff                                                                        |rvdff__parameterized2_2080                                                 |   197|
|1545  |            brimmff                                                                                |rvdffe__parameterized12_2070                                               |    12|
|1546  |              \genblock.dff                                                                        |rvdff__parameterized23_2078                                                |    12|
|1547  |            ibradder                                                                               |rvbradder_2071                                                             |    22|
|1548  |            pcff                                                                                   |rvdffe__parameterized0_2072                                                |    90|
|1549  |              \genblock.dff                                                                        |rvdff__parameterized6_2077                                                 |    90|
|1550  |            predictpacketff                                                                        |rvdffe__parameterized17_2073                                               |   122|
|1551  |              \genblock.dff                                                                        |rvdff__parameterized31_2076                                                |   122|
|1552  |            validff                                                                                |rvdffs_2074                                                                |     8|
|1553  |              dffs                                                                                 |rvdff_2075                                                                 |     8|
|1554  |          i0_alu_e4                                                                                |exu_alu_ctl_1932                                                           |   730|
|1555  |            aff                                                                                    |rvdffe_2053                                                                |   260|
|1556  |              \genblock.dff                                                                        |rvdff__parameterized2_2067                                                 |   260|
|1557  |            bff                                                                                    |rvdffe_2054                                                                |   144|
|1558  |              \genblock.clkhdr                                                                     |rvclkhdr_2064                                                              |     1|
|1559  |                rvclkhdr                                                                           |clockhdr_2066                                                              |     1|
|1560  |              \genblock.dff                                                                        |rvdff__parameterized2_2065                                                 |   143|
|1561  |            brimmff                                                                                |rvdffe__parameterized12_2055                                               |    13|
|1562  |              \genblock.dff                                                                        |rvdff__parameterized23_2063                                                |    13|
|1563  |            ibradder                                                                               |rvbradder_2056                                                             |    22|
|1564  |            pcff                                                                                   |rvdffe__parameterized0_2057                                                |   109|
|1565  |              \genblock.dff                                                                        |rvdff__parameterized6_2062                                                 |   109|
|1566  |            predictpacketff                                                                        |rvdffe__parameterized17_2058                                               |   181|
|1567  |              \genblock.dff                                                                        |rvdff__parameterized31_2061                                                |   181|
|1568  |            validff                                                                                |rvdffs_2059                                                                |     1|
|1569  |              dffs                                                                                 |rvdff_2060                                                                 |     1|
|1570  |          i0_ap_e1_ff                                                                              |rvdffe__parameterized18                                                    |    98|
|1571  |            \genblock.clkhdr                                                                       |rvclkhdr_2050                                                              |     1|
|1572  |              rvclkhdr                                                                             |clockhdr_2052                                                              |     1|
|1573  |            \genblock.dff                                                                          |rvdff__parameterized32_2051                                                |    97|
|1574  |          i0_ap_e2_ff                                                                              |rvdffe__parameterized18_1933                                               |    19|
|1575  |            \genblock.dff                                                                          |rvdff__parameterized32_2049                                                |    19|
|1576  |          i0_ap_e3_ff                                                                              |rvdffe__parameterized18_1934                                               |    20|
|1577  |            \genblock.clkhdr                                                                       |rvclkhdr_2046                                                              |     1|
|1578  |              rvclkhdr                                                                             |clockhdr_2048                                                              |     1|
|1579  |            \genblock.dff                                                                          |rvdff__parameterized32_2047                                                |    19|
|1580  |          i0_ap_e4_ff                                                                              |rvdffe__parameterized18_1935                                               |   129|
|1581  |            \genblock.dff                                                                          |rvdff__parameterized32_2045                                                |   129|
|1582  |          i0_pp_e2_ff                                                                              |rvdffe__parameterized17                                                    |    74|
|1583  |            \genblock.dff                                                                          |rvdff__parameterized31_2044                                                |    74|
|1584  |          i0_pp_e3_ff                                                                              |rvdffe__parameterized17_1936                                               |   141|
|1585  |            \genblock.dff                                                                          |rvdff__parameterized31_2043                                                |   141|
|1586  |          i0_src_e1_ff                                                                             |rvdffe__parameterized19                                                    |    76|
|1587  |            \genblock.dff                                                                          |rvdff__parameterized33_2042                                                |    76|
|1588  |          i0_src_e2_ff                                                                             |rvdffe__parameterized19_1937                                               |    76|
|1589  |            \genblock.dff                                                                          |rvdff__parameterized33_2041                                                |    76|
|1590  |          i0_src_e3_ff                                                                             |rvdffe__parameterized19_1938                                               |    76|
|1591  |            \genblock.dff                                                                          |rvdff__parameterized33_2040                                                |    76|
|1592  |          i0_upper_flush_e2_ff                                                                     |rvdffe_1939                                                                |   167|
|1593  |            \genblock.clkhdr                                                                       |rvclkhdr_2037                                                              |     1|
|1594  |              rvclkhdr                                                                             |clockhdr_2039                                                              |     1|
|1595  |            \genblock.dff                                                                          |rvdff__parameterized2_2038                                                 |   166|
|1596  |          i0_upper_flush_e3_ff                                                                     |rvdffe__parameterized20                                                    |    64|
|1597  |            \genblock.dff                                                                          |rvdff__parameterized34_2036                                                |    64|
|1598  |          i0_upper_flush_e4_ff                                                                     |rvdffe__parameterized20_1940                                               |    64|
|1599  |            \genblock.dff                                                                          |rvdff__parameterized34                                                     |    64|
|1600  |          i1_alu_e1                                                                                |exu_alu_ctl_1941                                                           |   644|
|1601  |            aff                                                                                    |rvdffe_2021                                                                |   210|
|1602  |              \genblock.dff                                                                        |rvdff__parameterized2_2035                                                 |   210|
|1603  |            bff                                                                                    |rvdffe_2022                                                                |   187|
|1604  |              \genblock.clkhdr                                                                     |rvclkhdr_2032                                                              |     1|
|1605  |                rvclkhdr                                                                           |clockhdr_2034                                                              |     1|
|1606  |              \genblock.dff                                                                        |rvdff__parameterized2_2033                                                 |   186|
|1607  |            brimmff                                                                                |rvdffe__parameterized12_2023                                               |    13|
|1608  |              \genblock.dff                                                                        |rvdff__parameterized23_2031                                                |    13|
|1609  |            ibradder                                                                               |rvbradder_2024                                                             |    22|
|1610  |            pcff                                                                                   |rvdffe__parameterized0_2025                                                |    90|
|1611  |              \genblock.dff                                                                        |rvdff__parameterized6_2030                                                 |    90|
|1612  |            predictpacketff                                                                        |rvdffe__parameterized17_2026                                               |   118|
|1613  |              \genblock.dff                                                                        |rvdff__parameterized31_2029                                                |   118|
|1614  |            validff                                                                                |rvdffs_2027                                                                |     4|
|1615  |              dffs                                                                                 |rvdff_2028                                                                 |     4|
|1616  |          i1_alu_e4                                                                                |exu_alu_ctl_1942                                                           |   718|
|1617  |            aff                                                                                    |rvdffe_2008                                                                |   243|
|1618  |              \genblock.dff                                                                        |rvdff__parameterized2_2020                                                 |   243|
|1619  |            bff                                                                                    |rvdffe_2009                                                                |   156|
|1620  |              \genblock.clkhdr                                                                     |rvclkhdr_2017                                                              |     1|
|1621  |                rvclkhdr                                                                           |clockhdr_2019                                                              |     1|
|1622  |              \genblock.dff                                                                        |rvdff__parameterized2_2018                                                 |   155|
|1623  |            brimmff                                                                                |rvdffe__parameterized12                                                    |    13|
|1624  |              \genblock.dff                                                                        |rvdff__parameterized23_2016                                                |    13|
|1625  |            ibradder                                                                               |rvbradder                                                                  |    22|
|1626  |            pcff                                                                                   |rvdffe__parameterized0_2010                                                |   104|
|1627  |              \genblock.dff                                                                        |rvdff__parameterized6_2015                                                 |   104|
|1628  |            predictpacketff                                                                        |rvdffe__parameterized17_2011                                               |   179|
|1629  |              \genblock.dff                                                                        |rvdff__parameterized31_2014                                                |   179|
|1630  |            validff                                                                                |rvdffs_2012                                                                |     1|
|1631  |              dffs                                                                                 |rvdff_2013                                                                 |     1|
|1632  |          i1_ap_e1_ff                                                                              |rvdffe__parameterized18_1943                                               |    75|
|1633  |            \genblock.clkhdr                                                                       |rvclkhdr_2005                                                              |     1|
|1634  |              rvclkhdr                                                                             |clockhdr_2007                                                              |     1|
|1635  |            \genblock.dff                                                                          |rvdff__parameterized32_2006                                                |    74|
|1636  |          i1_ap_e2_ff                                                                              |rvdffe__parameterized18_1944                                               |    17|
|1637  |            \genblock.dff                                                                          |rvdff__parameterized32_2004                                                |    17|
|1638  |          i1_ap_e3_ff                                                                              |rvdffe__parameterized18_1945                                               |    18|
|1639  |            \genblock.clkhdr                                                                       |rvclkhdr_2001                                                              |     1|
|1640  |              rvclkhdr                                                                             |clockhdr_2003                                                              |     1|
|1641  |            \genblock.dff                                                                          |rvdff__parameterized32_2002                                                |    17|
|1642  |          i1_ap_e4_ff                                                                              |rvdffe__parameterized18_1946                                               |    74|
|1643  |            \genblock.clkhdr                                                                       |rvclkhdr_1999                                                              |     1|
|1644  |              rvclkhdr                                                                             |clockhdr_2000                                                              |     1|
|1645  |            \genblock.dff                                                                          |rvdff__parameterized32                                                     |    73|
|1646  |          i1_pp_e2_ff                                                                              |rvdffe__parameterized17_1947                                               |    72|
|1647  |            \genblock.dff                                                                          |rvdff__parameterized31_1998                                                |    72|
|1648  |          i1_pp_e3_ff                                                                              |rvdffe__parameterized17_1948                                               |   144|
|1649  |            \genblock.dff                                                                          |rvdff__parameterized31_1997                                                |   144|
|1650  |          i1_src_e1_ff                                                                             |rvdffe__parameterized19_1949                                               |    77|
|1651  |            \genblock.clkhdr                                                                       |rvclkhdr_1994                                                              |     1|
|1652  |              rvclkhdr                                                                             |clockhdr_1996                                                              |     1|
|1653  |            \genblock.dff                                                                          |rvdff__parameterized33_1995                                                |    76|
|1654  |          i1_src_e2_ff                                                                             |rvdffe__parameterized19_1950                                               |    76|
|1655  |            \genblock.dff                                                                          |rvdff__parameterized33_1993                                                |    76|
|1656  |          i1_src_e3_ff                                                                             |rvdffe__parameterized19_1951                                               |    76|
|1657  |            \genblock.dff                                                                          |rvdff__parameterized33                                                     |    76|
|1658  |          i1_upper_flush_e2_ff                                                                     |rvdffe__parameterized16                                                    |    36|
|1659  |            \genblock.clkhdr                                                                       |rvclkhdr_1990                                                              |     1|
|1660  |              rvclkhdr                                                                             |clockhdr_1992                                                              |     1|
|1661  |            \genblock.dff                                                                          |rvdff__parameterized30_1991                                                |    35|
|1662  |          i1_upper_flush_e3_ff                                                                     |rvdffe_1952                                                                |    33|
|1663  |            \genblock.dff                                                                          |rvdff__parameterized2_1989                                                 |    33|
|1664  |          i1_upper_flush_e4_ff                                                                     |rvdffe_1953                                                                |    32|
|1665  |            \genblock.dff                                                                          |rvdff__parameterized2_1988                                                 |    32|
|1666  |          mul_e1                                                                                   |exu_mul_ctl                                                                |   383|
|1667  |            a_e1_ff                                                                                |rvdff__parameterized2_1967                                                 |    64|
|1668  |            a_e2_ff                                                                                |rvdff__parameterized30                                                     |    33|
|1669  |            b_e1_ff                                                                                |rvdff__parameterized2_1968                                                 |    64|
|1670  |            b_e2_ff                                                                                |rvdff__parameterized30_1969                                                |    33|
|1671  |            exu_mul_c1e1_cgc                                                                       |rvclkhdr_1970                                                              |     1|
|1672  |              rvclkhdr                                                                             |clockhdr_1987                                                              |     1|
|1673  |            exu_mul_c1e2_cgc                                                                       |rvclkhdr_1971                                                              |     1|
|1674  |              rvclkhdr                                                                             |clockhdr_1986                                                              |     1|
|1675  |            exu_mul_c1e3_cgc                                                                       |rvclkhdr_1972                                                              |     1|
|1676  |              rvclkhdr                                                                             |clockhdr_1985                                                              |     1|
|1677  |            ld_rs1_byp_e1_ff                                                                       |rvdff_1973                                                                 |     1|
|1678  |            ld_rs2_byp_e1_ff                                                                       |rvdff_1974                                                                 |     1|
|1679  |            low_e1_ff                                                                              |rvdff_1975                                                                 |     1|
|1680  |            low_e2_ff                                                                              |rvdff_1976                                                                 |     1|
|1681  |            low_e3_ff                                                                              |rvdff_1977                                                                 |     1|
|1682  |            prod_e3_ff                                                                             |rvdff__parameterized5_1978                                                 |    95|
|1683  |            rs1_sign_e1_ff                                                                         |rvdff_1979                                                                 |     2|
|1684  |            rs2_sign_e1_ff                                                                         |rvdff_1980                                                                 |     2|
|1685  |            valid_e1_ff                                                                            |rvdffs_1981                                                                |     1|
|1686  |              dffs                                                                                 |rvdff_1984                                                                 |     1|
|1687  |            valid_e2_ff                                                                            |rvdffs_1982                                                                |     1|
|1688  |              dffs                                                                                 |rvdff_1983                                                                 |     1|
|1689  |          npc_any_ff                                                                               |rvdffe__parameterized0_1954                                                |    32|
|1690  |            \genblock.clkhdr                                                                       |rvclkhdr_1964                                                              |     1|
|1691  |              rvclkhdr                                                                             |clockhdr_1966                                                              |     1|
|1692  |            \genblock.dff                                                                          |rvdff__parameterized6_1965                                                 |    31|
|1693  |          pred_correct_upper_e2_ff                                                                 |rvdffs__parameterized4_1955                                                |     2|
|1694  |            dffs                                                                                   |rvdff__parameterized4_1963                                                 |     2|
|1695  |          pred_correct_upper_e3_ff                                                                 |rvdffs__parameterized4_1956                                                |     2|
|1696  |            dffs                                                                                   |rvdff__parameterized4_1962                                                 |     2|
|1697  |          pred_correct_upper_e4_ff                                                                 |rvdff__parameterized4_1957                                                 |     2|
|1698  |          predict_mp_ff                                                                            |rvdffe__parameterized17_1958                                               |   102|
|1699  |            \genblock.clkhdr                                                                       |rvclkhdr_1960                                                              |     1|
|1700  |              rvclkhdr                                                                             |clockhdr_1961                                                              |     1|
|1701  |            \genblock.dff                                                                          |rvdff__parameterized31                                                     |   101|
|1702  |          sec_decode_e4_ff                                                                         |rvdff__parameterized4_1959                                                 |     2|
|1703  |        ifu                                                                                        |ifu                                                                        |  7763|
|1704  |          aln                                                                                      |ifu_aln_ctl                                                                |  3314|
|1705  |            brdata0ff                                                                              |rvdffe__parameterized5                                                     |    48|
|1706  |              \genblock.dff                                                                        |rvdff__parameterized13_1926                                                |    48|
|1707  |            brdata1ff                                                                              |rvdffe__parameterized5_1879                                                |    48|
|1708  |              \genblock.dff                                                                        |rvdff__parameterized13_1925                                                |    48|
|1709  |            brdata2ff                                                                              |rvdffe__parameterized5_1880                                                |    48|
|1710  |              \genblock.dff                                                                        |rvdff__parameterized13                                                     |    48|
|1711  |            f0pcff                                                                                 |rvdffe__parameterized0_1881                                                |   180|
|1712  |              \genblock.clkhdr                                                                     |rvclkhdr_1922                                                              |     1|
|1713  |                rvclkhdr                                                                           |clockhdr_1924                                                              |     1|
|1714  |              \genblock.dff                                                                        |rvdff__parameterized6_1923                                                 |   179|
|1715  |            f0valff                                                                                |rvdff__parameterized14_1882                                                |   799|
|1716  |            f1pcff                                                                                 |rvdffe__parameterized0_1883                                                |   127|
|1717  |              \genblock.clkhdr                                                                     |rvclkhdr_1919                                                              |     1|
|1718  |                rvclkhdr                                                                           |clockhdr_1921                                                              |     1|
|1719  |              \genblock.dff                                                                        |rvdff__parameterized6_1920                                                 |   126|
|1720  |            f1valff                                                                                |rvdff__parameterized14_1884                                                |    17|
|1721  |            f2pcff                                                                                 |rvdffe__parameterized0_1885                                                |    32|
|1722  |              \genblock.clkhdr                                                                     |rvclkhdr_1916                                                              |     1|
|1723  |                rvclkhdr                                                                           |clockhdr_1918                                                              |     1|
|1724  |              \genblock.dff                                                                        |rvdff__parameterized6_1917                                                 |    31|
|1725  |            f2valff                                                                                |rvdff__parameterized14_1886                                                |    11|
|1726  |            illegal_any_ff                                                                         |rvdffe__parameterized2_1887                                                |    17|
|1727  |              \genblock.clkhdr                                                                     |rvclkhdr_1913                                                              |     1|
|1728  |                rvclkhdr                                                                           |clockhdr_1915                                                              |     1|
|1729  |              \genblock.dff                                                                        |rvdff__parameterized9_1914                                                 |    16|
|1730  |            illegal_lockout_any_ff                                                                 |rvdff_1888                                                                 |     1|
|1731  |            misc0ff                                                                                |rvdffe__parameterized4                                                     |    50|
|1732  |              \genblock.dff                                                                        |rvdff__parameterized12_1912                                                |    50|
|1733  |            misc1ff                                                                                |rvdffe__parameterized4_1889                                                |    50|
|1734  |              \genblock.dff                                                                        |rvdff__parameterized12_1911                                                |    50|
|1735  |            misc2ff                                                                                |rvdffe__parameterized4_1890                                                |    50|
|1736  |              \genblock.dff                                                                        |rvdff__parameterized12                                                     |    50|
|1737  |            q0ff                                                                                   |rvdffe__parameterized7                                                     |   129|
|1738  |              \genblock.clkhdr                                                                     |rvclkhdr_1908                                                              |     1|
|1739  |                rvclkhdr                                                                           |clockhdr_1910                                                              |     1|
|1740  |              \genblock.dff                                                                        |rvdff__parameterized15_1909                                                |   128|
|1741  |            q0offsetff                                                                             |rvdff__parameterized1_1891                                                 |     3|
|1742  |            q0parityff                                                                             |rvdffe__parameterized6                                                     |     8|
|1743  |              \genblock.dff                                                                        |rvdff__parameterized14_1907                                                |     8|
|1744  |            q1ff                                                                                   |rvdffe__parameterized7_1892                                                |   129|
|1745  |              \genblock.clkhdr                                                                     |rvclkhdr_1904                                                              |     1|
|1746  |                rvclkhdr                                                                           |clockhdr_1906                                                              |     1|
|1747  |              \genblock.dff                                                                        |rvdff__parameterized15_1905                                                |   128|
|1748  |            q1offsetff                                                                             |rvdff__parameterized1_1893                                                 |     3|
|1749  |            q1parityff                                                                             |rvdffe__parameterized6_1894                                                |     8|
|1750  |              \genblock.dff                                                                        |rvdff__parameterized14_1903                                                |     8|
|1751  |            q2ff                                                                                   |rvdffe__parameterized7_1895                                                |   129|
|1752  |              \genblock.clkhdr                                                                     |rvclkhdr_1901                                                              |     1|
|1753  |                rvclkhdr                                                                           |clockhdr_1902                                                              |     1|
|1754  |              \genblock.dff                                                                        |rvdff__parameterized15                                                     |   128|
|1755  |            q2offsetff                                                                             |rvdff__parameterized1_1896                                                 |     3|
|1756  |            q2parityff                                                                             |rvdffe__parameterized6_1897                                                |     8|
|1757  |              \genblock.dff                                                                        |rvdff__parameterized14_1900                                                |     8|
|1758  |            rdpff                                                                                  |rvdff__parameterized4_1898                                                 |  1406|
|1759  |            wrpff                                                                                  |rvdff__parameterized4_1899                                                 |    10|
|1760  |          bp                                                                                       |ifu_bp_ctl                                                                 |  2606|
|1761  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                       |rvdffs__parameterized4_1441                                                |     2|
|1762  |              dffs                                                                                 |rvdff__parameterized4_1878                                                 |     2|
|1763  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                      |rvdffs__parameterized4_1442                                                |     2|
|1764  |              dffs                                                                                 |rvdff__parameterized4_1877                                                 |     2|
|1765  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                      |rvdffs__parameterized4_1443                                                |     2|
|1766  |              dffs                                                                                 |rvdff__parameterized4_1876                                                 |     2|
|1767  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                      |rvdffs__parameterized4_1444                                                |     2|
|1768  |              dffs                                                                                 |rvdff__parameterized4_1875                                                 |     2|
|1769  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                      |rvdffs__parameterized4_1445                                                |     2|
|1770  |              dffs                                                                                 |rvdff__parameterized4_1874                                                 |     2|
|1771  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                      |rvdffs__parameterized4_1446                                                |     2|
|1772  |              dffs                                                                                 |rvdff__parameterized4_1873                                                 |     2|
|1773  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                      |rvdffs__parameterized4_1447                                                |     2|
|1774  |              dffs                                                                                 |rvdff__parameterized4_1872                                                 |     2|
|1775  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                       |rvdffs__parameterized4_1448                                                |     2|
|1776  |              dffs                                                                                 |rvdff__parameterized4_1871                                                 |     2|
|1777  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                       |rvdffs__parameterized4_1449                                                |     2|
|1778  |              dffs                                                                                 |rvdff__parameterized4_1870                                                 |     2|
|1779  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                       |rvdffs__parameterized4_1450                                                |     2|
|1780  |              dffs                                                                                 |rvdff__parameterized4_1869                                                 |     2|
|1781  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                       |rvdffs__parameterized4_1451                                                |     2|
|1782  |              dffs                                                                                 |rvdff__parameterized4_1868                                                 |     2|
|1783  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                       |rvdffs__parameterized4_1452                                                |     2|
|1784  |              dffs                                                                                 |rvdff__parameterized4_1867                                                 |     2|
|1785  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                       |rvdffs__parameterized4_1453                                                |     2|
|1786  |              dffs                                                                                 |rvdff__parameterized4_1866                                                 |     2|
|1787  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                       |rvdffs__parameterized4_1454                                                |     2|
|1788  |              dffs                                                                                 |rvdff__parameterized4_1865                                                 |     2|
|1789  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                       |rvdffs__parameterized4_1455                                                |     2|
|1790  |              dffs                                                                                 |rvdff__parameterized4_1864                                                 |     2|
|1791  |            \BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                       |rvdffs__parameterized4_1456                                                |     2|
|1792  |              dffs                                                                                 |rvdff__parameterized4_1863                                                 |     2|
|1793  |            \BANKS[0].BHT_CLK_GROUP[0].bht_bank_grp_cgc                                            |rvclkhdr_1457                                                              |     1|
|1794  |              rvclkhdr                                                                             |clockhdr_1862                                                              |     1|
|1795  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                       |rvdffs__parameterized4_1458                                                |     2|
|1796  |              dffs                                                                                 |rvdff__parameterized4_1861                                                 |     2|
|1797  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                      |rvdffs__parameterized4_1459                                                |     2|
|1798  |              dffs                                                                                 |rvdff__parameterized4_1860                                                 |     2|
|1799  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                      |rvdffs__parameterized4_1460                                                |     2|
|1800  |              dffs                                                                                 |rvdff__parameterized4_1859                                                 |     2|
|1801  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                      |rvdffs__parameterized4_1461                                                |     2|
|1802  |              dffs                                                                                 |rvdff__parameterized4_1858                                                 |     2|
|1803  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                      |rvdffs__parameterized4_1462                                                |     2|
|1804  |              dffs                                                                                 |rvdff__parameterized4_1857                                                 |     2|
|1805  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                      |rvdffs__parameterized4_1463                                                |     2|
|1806  |              dffs                                                                                 |rvdff__parameterized4_1856                                                 |     2|
|1807  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                      |rvdffs__parameterized4_1464                                                |     2|
|1808  |              dffs                                                                                 |rvdff__parameterized4_1855                                                 |     2|
|1809  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                       |rvdffs__parameterized4_1465                                                |     2|
|1810  |              dffs                                                                                 |rvdff__parameterized4_1854                                                 |     2|
|1811  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                       |rvdffs__parameterized4_1466                                                |     2|
|1812  |              dffs                                                                                 |rvdff__parameterized4_1853                                                 |     2|
|1813  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                       |rvdffs__parameterized4_1467                                                |     2|
|1814  |              dffs                                                                                 |rvdff__parameterized4_1852                                                 |     2|
|1815  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                       |rvdffs__parameterized4_1468                                                |     2|
|1816  |              dffs                                                                                 |rvdff__parameterized4_1851                                                 |     2|
|1817  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                       |rvdffs__parameterized4_1469                                                |     2|
|1818  |              dffs                                                                                 |rvdff__parameterized4_1850                                                 |     2|
|1819  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                       |rvdffs__parameterized4_1470                                                |     2|
|1820  |              dffs                                                                                 |rvdff__parameterized4_1849                                                 |     2|
|1821  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                       |rvdffs__parameterized4_1471                                                |     2|
|1822  |              dffs                                                                                 |rvdff__parameterized4_1848                                                 |     2|
|1823  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                       |rvdffs__parameterized4_1472                                                |     2|
|1824  |              dffs                                                                                 |rvdff__parameterized4_1847                                                 |     2|
|1825  |            \BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                       |rvdffs__parameterized4_1473                                                |     2|
|1826  |              dffs                                                                                 |rvdff__parameterized4_1846                                                 |     2|
|1827  |            \BANKS[1].BHT_CLK_GROUP[0].bht_bank_grp_cgc                                            |rvclkhdr_1474                                                              |     1|
|1828  |              rvclkhdr                                                                             |clockhdr_1845                                                              |     1|
|1829  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                       |rvdffs__parameterized4_1475                                                |     2|
|1830  |              dffs                                                                                 |rvdff__parameterized4_1844                                                 |     2|
|1831  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                      |rvdffs__parameterized4_1476                                                |     2|
|1832  |              dffs                                                                                 |rvdff__parameterized4_1843                                                 |     2|
|1833  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                      |rvdffs__parameterized4_1477                                                |     2|
|1834  |              dffs                                                                                 |rvdff__parameterized4_1842                                                 |     2|
|1835  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                      |rvdffs__parameterized4_1478                                                |     2|
|1836  |              dffs                                                                                 |rvdff__parameterized4_1841                                                 |     2|
|1837  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                      |rvdffs__parameterized4_1479                                                |     2|
|1838  |              dffs                                                                                 |rvdff__parameterized4_1840                                                 |     2|
|1839  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                      |rvdffs__parameterized4_1480                                                |     2|
|1840  |              dffs                                                                                 |rvdff__parameterized4_1839                                                 |     2|
|1841  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                      |rvdffs__parameterized4_1481                                                |     2|
|1842  |              dffs                                                                                 |rvdff__parameterized4_1838                                                 |     2|
|1843  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                       |rvdffs__parameterized4_1482                                                |     2|
|1844  |              dffs                                                                                 |rvdff__parameterized4_1837                                                 |     2|
|1845  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                       |rvdffs__parameterized4_1483                                                |     2|
|1846  |              dffs                                                                                 |rvdff__parameterized4_1836                                                 |     2|
|1847  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                       |rvdffs__parameterized4_1484                                                |     2|
|1848  |              dffs                                                                                 |rvdff__parameterized4_1835                                                 |     2|
|1849  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                       |rvdffs__parameterized4_1485                                                |     2|
|1850  |              dffs                                                                                 |rvdff__parameterized4_1834                                                 |     2|
|1851  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                       |rvdffs__parameterized4_1486                                                |     2|
|1852  |              dffs                                                                                 |rvdff__parameterized4_1833                                                 |     2|
|1853  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                       |rvdffs__parameterized4_1487                                                |     2|
|1854  |              dffs                                                                                 |rvdff__parameterized4_1832                                                 |     2|
|1855  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                       |rvdffs__parameterized4_1488                                                |     2|
|1856  |              dffs                                                                                 |rvdff__parameterized4_1831                                                 |     2|
|1857  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                       |rvdffs__parameterized4_1489                                                |     2|
|1858  |              dffs                                                                                 |rvdff__parameterized4_1830                                                 |     2|
|1859  |            \BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                       |rvdffs__parameterized4_1490                                                |     2|
|1860  |              dffs                                                                                 |rvdff__parameterized4_1829                                                 |     2|
|1861  |            \BANKS[2].BHT_CLK_GROUP[0].bht_bank_grp_cgc                                            |rvclkhdr_1491                                                              |     1|
|1862  |              rvclkhdr                                                                             |clockhdr_1828                                                              |     1|
|1863  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                       |rvdffs__parameterized4_1492                                                |     2|
|1864  |              dffs                                                                                 |rvdff__parameterized4_1827                                                 |     2|
|1865  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                      |rvdffs__parameterized4_1493                                                |     2|
|1866  |              dffs                                                                                 |rvdff__parameterized4_1826                                                 |     2|
|1867  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                      |rvdffs__parameterized4_1494                                                |     2|
|1868  |              dffs                                                                                 |rvdff__parameterized4_1825                                                 |     2|
|1869  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                      |rvdffs__parameterized4_1495                                                |     2|
|1870  |              dffs                                                                                 |rvdff__parameterized4_1824                                                 |     2|
|1871  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                      |rvdffs__parameterized4_1496                                                |     2|
|1872  |              dffs                                                                                 |rvdff__parameterized4_1823                                                 |     2|
|1873  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                      |rvdffs__parameterized4_1497                                                |     2|
|1874  |              dffs                                                                                 |rvdff__parameterized4_1822                                                 |     2|
|1875  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                      |rvdffs__parameterized4_1498                                                |     2|
|1876  |              dffs                                                                                 |rvdff__parameterized4_1821                                                 |     2|
|1877  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                       |rvdffs__parameterized4_1499                                                |     2|
|1878  |              dffs                                                                                 |rvdff__parameterized4_1820                                                 |     2|
|1879  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                       |rvdffs__parameterized4_1500                                                |     2|
|1880  |              dffs                                                                                 |rvdff__parameterized4_1819                                                 |     2|
|1881  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                       |rvdffs__parameterized4_1501                                                |     2|
|1882  |              dffs                                                                                 |rvdff__parameterized4_1818                                                 |     2|
|1883  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                       |rvdffs__parameterized4_1502                                                |     2|
|1884  |              dffs                                                                                 |rvdff__parameterized4_1817                                                 |     2|
|1885  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                       |rvdffs__parameterized4_1503                                                |     2|
|1886  |              dffs                                                                                 |rvdff__parameterized4_1816                                                 |     2|
|1887  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                       |rvdffs__parameterized4_1504                                                |     2|
|1888  |              dffs                                                                                 |rvdff__parameterized4_1815                                                 |     2|
|1889  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                       |rvdffs__parameterized4_1505                                                |     2|
|1890  |              dffs                                                                                 |rvdff__parameterized4_1814                                                 |     2|
|1891  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                       |rvdffs__parameterized4_1506                                                |     2|
|1892  |              dffs                                                                                 |rvdff__parameterized4_1813                                                 |     2|
|1893  |            \BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                       |rvdffs__parameterized4_1507                                                |     2|
|1894  |              dffs                                                                                 |rvdff__parameterized4_1812                                                 |     2|
|1895  |            \BANKS[3].BHT_CLK_GROUP[0].bht_bank_grp_cgc                                            |rvclkhdr_1508                                                              |     1|
|1896  |              rvclkhdr                                                                             |clockhdr_1811                                                              |     1|
|1897  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                       |rvdffs__parameterized4_1509                                                |     2|
|1898  |              dffs                                                                                 |rvdff__parameterized4_1810                                                 |     2|
|1899  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                      |rvdffs__parameterized4_1510                                                |     2|
|1900  |              dffs                                                                                 |rvdff__parameterized4_1809                                                 |     2|
|1901  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                      |rvdffs__parameterized4_1511                                                |     2|
|1902  |              dffs                                                                                 |rvdff__parameterized4_1808                                                 |     2|
|1903  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                      |rvdffs__parameterized4_1512                                                |     2|
|1904  |              dffs                                                                                 |rvdff__parameterized4_1807                                                 |     2|
|1905  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                      |rvdffs__parameterized4_1513                                                |     2|
|1906  |              dffs                                                                                 |rvdff__parameterized4_1806                                                 |     2|
|1907  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                      |rvdffs__parameterized4_1514                                                |     2|
|1908  |              dffs                                                                                 |rvdff__parameterized4_1805                                                 |     2|
|1909  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                      |rvdffs__parameterized4_1515                                                |     2|
|1910  |              dffs                                                                                 |rvdff__parameterized4_1804                                                 |     2|
|1911  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                       |rvdffs__parameterized4_1516                                                |     2|
|1912  |              dffs                                                                                 |rvdff__parameterized4_1803                                                 |     2|
|1913  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                       |rvdffs__parameterized4_1517                                                |     2|
|1914  |              dffs                                                                                 |rvdff__parameterized4_1802                                                 |     2|
|1915  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                       |rvdffs__parameterized4_1518                                                |     2|
|1916  |              dffs                                                                                 |rvdff__parameterized4_1801                                                 |     2|
|1917  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                       |rvdffs__parameterized4_1519                                                |     2|
|1918  |              dffs                                                                                 |rvdff__parameterized4_1800                                                 |     2|
|1919  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                       |rvdffs__parameterized4_1520                                                |     2|
|1920  |              dffs                                                                                 |rvdff__parameterized4_1799                                                 |     2|
|1921  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                       |rvdffs__parameterized4_1521                                                |     2|
|1922  |              dffs                                                                                 |rvdff__parameterized4_1798                                                 |     2|
|1923  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                       |rvdffs__parameterized4_1522                                                |     2|
|1924  |              dffs                                                                                 |rvdff__parameterized4_1797                                                 |     2|
|1925  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                       |rvdffs__parameterized4_1523                                                |     2|
|1926  |              dffs                                                                                 |rvdff__parameterized4_1796                                                 |     2|
|1927  |            \BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                       |rvdffs__parameterized4_1524                                                |     2|
|1928  |              dffs                                                                                 |rvdff__parameterized4_1795                                                 |     2|
|1929  |            \BANKS[4].BHT_CLK_GROUP[0].bht_bank_grp_cgc                                            |rvclkhdr_1525                                                              |     1|
|1930  |              rvclkhdr                                                                             |clockhdr_1794                                                              |     1|
|1931  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                       |rvdffs__parameterized4_1526                                                |     2|
|1932  |              dffs                                                                                 |rvdff__parameterized4_1793                                                 |     2|
|1933  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                      |rvdffs__parameterized4_1527                                                |     2|
|1934  |              dffs                                                                                 |rvdff__parameterized4_1792                                                 |     2|
|1935  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                      |rvdffs__parameterized4_1528                                                |     2|
|1936  |              dffs                                                                                 |rvdff__parameterized4_1791                                                 |     2|
|1937  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                      |rvdffs__parameterized4_1529                                                |     2|
|1938  |              dffs                                                                                 |rvdff__parameterized4_1790                                                 |     2|
|1939  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                      |rvdffs__parameterized4_1530                                                |     2|
|1940  |              dffs                                                                                 |rvdff__parameterized4_1789                                                 |     2|
|1941  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                      |rvdffs__parameterized4_1531                                                |     2|
|1942  |              dffs                                                                                 |rvdff__parameterized4_1788                                                 |     2|
|1943  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                      |rvdffs__parameterized4_1532                                                |     2|
|1944  |              dffs                                                                                 |rvdff__parameterized4_1787                                                 |     2|
|1945  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                       |rvdffs__parameterized4_1533                                                |     2|
|1946  |              dffs                                                                                 |rvdff__parameterized4_1786                                                 |     2|
|1947  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                       |rvdffs__parameterized4_1534                                                |     2|
|1948  |              dffs                                                                                 |rvdff__parameterized4_1785                                                 |     2|
|1949  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                       |rvdffs__parameterized4_1535                                                |     2|
|1950  |              dffs                                                                                 |rvdff__parameterized4_1784                                                 |     2|
|1951  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                       |rvdffs__parameterized4_1536                                                |     2|
|1952  |              dffs                                                                                 |rvdff__parameterized4_1783                                                 |     2|
|1953  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                       |rvdffs__parameterized4_1537                                                |     2|
|1954  |              dffs                                                                                 |rvdff__parameterized4_1782                                                 |     2|
|1955  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                       |rvdffs__parameterized4_1538                                                |     2|
|1956  |              dffs                                                                                 |rvdff__parameterized4_1781                                                 |     2|
|1957  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                       |rvdffs__parameterized4_1539                                                |     2|
|1958  |              dffs                                                                                 |rvdff__parameterized4_1780                                                 |     2|
|1959  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                       |rvdffs__parameterized4_1540                                                |     2|
|1960  |              dffs                                                                                 |rvdff__parameterized4_1779                                                 |     2|
|1961  |            \BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                       |rvdffs__parameterized4_1541                                                |     2|
|1962  |              dffs                                                                                 |rvdff__parameterized4_1778                                                 |     2|
|1963  |            \BANKS[5].BHT_CLK_GROUP[0].bht_bank_grp_cgc                                            |rvclkhdr_1542                                                              |     1|
|1964  |              rvclkhdr                                                                             |clockhdr_1777                                                              |     1|
|1965  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                       |rvdffs__parameterized4_1543                                                |     2|
|1966  |              dffs                                                                                 |rvdff__parameterized4_1776                                                 |     2|
|1967  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                      |rvdffs__parameterized4_1544                                                |     2|
|1968  |              dffs                                                                                 |rvdff__parameterized4_1775                                                 |     2|
|1969  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                      |rvdffs__parameterized4_1545                                                |     2|
|1970  |              dffs                                                                                 |rvdff__parameterized4_1774                                                 |     2|
|1971  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                      |rvdffs__parameterized4_1546                                                |     2|
|1972  |              dffs                                                                                 |rvdff__parameterized4_1773                                                 |     2|
|1973  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                      |rvdffs__parameterized4_1547                                                |     2|
|1974  |              dffs                                                                                 |rvdff__parameterized4_1772                                                 |     2|
|1975  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                      |rvdffs__parameterized4_1548                                                |     2|
|1976  |              dffs                                                                                 |rvdff__parameterized4_1771                                                 |     2|
|1977  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                      |rvdffs__parameterized4_1549                                                |     2|
|1978  |              dffs                                                                                 |rvdff__parameterized4_1770                                                 |     2|
|1979  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                       |rvdffs__parameterized4_1550                                                |     2|
|1980  |              dffs                                                                                 |rvdff__parameterized4_1769                                                 |     2|
|1981  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                       |rvdffs__parameterized4_1551                                                |     2|
|1982  |              dffs                                                                                 |rvdff__parameterized4_1768                                                 |     2|
|1983  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                       |rvdffs__parameterized4_1552                                                |     2|
|1984  |              dffs                                                                                 |rvdff__parameterized4_1767                                                 |     2|
|1985  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                       |rvdffs__parameterized4_1553                                                |     2|
|1986  |              dffs                                                                                 |rvdff__parameterized4_1766                                                 |     2|
|1987  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                       |rvdffs__parameterized4_1554                                                |     2|
|1988  |              dffs                                                                                 |rvdff__parameterized4_1765                                                 |     2|
|1989  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                       |rvdffs__parameterized4_1555                                                |     2|
|1990  |              dffs                                                                                 |rvdff__parameterized4_1764                                                 |     2|
|1991  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                       |rvdffs__parameterized4_1556                                                |     2|
|1992  |              dffs                                                                                 |rvdff__parameterized4_1763                                                 |     2|
|1993  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                       |rvdffs__parameterized4_1557                                                |     2|
|1994  |              dffs                                                                                 |rvdff__parameterized4_1762                                                 |     2|
|1995  |            \BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                       |rvdffs__parameterized4_1558                                                |     2|
|1996  |              dffs                                                                                 |rvdff__parameterized4_1761                                                 |     2|
|1997  |            \BANKS[6].BHT_CLK_GROUP[0].bht_bank_grp_cgc                                            |rvclkhdr_1559                                                              |     1|
|1998  |              rvclkhdr                                                                             |clockhdr_1760                                                              |     1|
|1999  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank                                       |rvdffs__parameterized4_1560                                                |     2|
|2000  |              dffs                                                                                 |rvdff__parameterized4_1759                                                 |     2|
|2001  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank                                      |rvdffs__parameterized4_1561                                                |     2|
|2002  |              dffs                                                                                 |rvdff__parameterized4_1758                                                 |     2|
|2003  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank                                      |rvdffs__parameterized4_1562                                                |     2|
|2004  |              dffs                                                                                 |rvdff__parameterized4_1757                                                 |     2|
|2005  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank                                      |rvdffs__parameterized4_1563                                                |     2|
|2006  |              dffs                                                                                 |rvdff__parameterized4_1756                                                 |     2|
|2007  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank                                      |rvdffs__parameterized4_1564                                                |     2|
|2008  |              dffs                                                                                 |rvdff__parameterized4_1755                                                 |     2|
|2009  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank                                      |rvdffs__parameterized4_1565                                                |     2|
|2010  |              dffs                                                                                 |rvdff__parameterized4_1754                                                 |     2|
|2011  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank                                      |rvdffs__parameterized4_1566                                                |     2|
|2012  |              dffs                                                                                 |rvdff__parameterized4_1753                                                 |     2|
|2013  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank                                       |rvdffs__parameterized4_1567                                                |     2|
|2014  |              dffs                                                                                 |rvdff__parameterized4_1752                                                 |     2|
|2015  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[2].bht_bank                                       |rvdffs__parameterized4_1568                                                |     2|
|2016  |              dffs                                                                                 |rvdff__parameterized4_1751                                                 |     2|
|2017  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[3].bht_bank                                       |rvdffs__parameterized4_1569                                                |     2|
|2018  |              dffs                                                                                 |rvdff__parameterized4_1750                                                 |     2|
|2019  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[4].bht_bank                                       |rvdffs__parameterized4_1570                                                |     2|
|2020  |              dffs                                                                                 |rvdff__parameterized4_1749                                                 |     2|
|2021  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[5].bht_bank                                       |rvdffs__parameterized4_1571                                                |     2|
|2022  |              dffs                                                                                 |rvdff__parameterized4_1748                                                 |     2|
|2023  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[6].bht_bank                                       |rvdffs__parameterized4_1572                                                |     2|
|2024  |              dffs                                                                                 |rvdff__parameterized4_1747                                                 |     2|
|2025  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[7].bht_bank                                       |rvdffs__parameterized4_1573                                                |     2|
|2026  |              dffs                                                                                 |rvdff__parameterized4_1746                                                 |     2|
|2027  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[8].bht_bank                                       |rvdffs__parameterized4_1574                                                |     2|
|2028  |              dffs                                                                                 |rvdff__parameterized4_1745                                                 |     2|
|2029  |            \BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[9].bht_bank                                       |rvdffs__parameterized4_1575                                                |     2|
|2030  |              dffs                                                                                 |rvdff__parameterized4_1744                                                 |     2|
|2031  |            \BANKS[7].BHT_CLK_GROUP[0].bht_bank_grp_cgc                                            |rvclkhdr_1576                                                              |     1|
|2032  |              rvclkhdr                                                                             |clockhdr_1743                                                              |     1|
|2033  |            \BTB_FLOPS[0].btb_bank0_way0                                                           |rvdffe__parameterized1                                                     |    27|
|2034  |              \genblock.clkhdr                                                                     |rvclkhdr_1740                                                              |     1|
|2035  |                rvclkhdr                                                                           |clockhdr_1742                                                              |     1|
|2036  |              \genblock.dff                                                                        |rvdff__parameterized7_1741                                                 |    26|
|2037  |            \BTB_FLOPS[0].btb_bank0_way1                                                           |rvdffe__parameterized1_1577                                                |    27|
|2038  |              \genblock.clkhdr                                                                     |rvclkhdr_1737                                                              |     1|
|2039  |                rvclkhdr                                                                           |clockhdr_1739                                                              |     1|
|2040  |              \genblock.dff                                                                        |rvdff__parameterized7_1738                                                 |    26|
|2041  |            \BTB_FLOPS[0].btb_bank1_way0                                                           |rvdffe__parameterized1_1578                                                |    27|
|2042  |              \genblock.clkhdr                                                                     |rvclkhdr_1734                                                              |     1|
|2043  |                rvclkhdr                                                                           |clockhdr_1736                                                              |     1|
|2044  |              \genblock.dff                                                                        |rvdff__parameterized7_1735                                                 |    26|
|2045  |            \BTB_FLOPS[0].btb_bank1_way1                                                           |rvdffe__parameterized1_1579                                                |    27|
|2046  |              \genblock.clkhdr                                                                     |rvclkhdr_1731                                                              |     1|
|2047  |                rvclkhdr                                                                           |clockhdr_1733                                                              |     1|
|2048  |              \genblock.dff                                                                        |rvdff__parameterized7_1732                                                 |    26|
|2049  |            \BTB_FLOPS[0].btb_bank2_way0                                                           |rvdffe__parameterized1_1580                                                |    27|
|2050  |              \genblock.clkhdr                                                                     |rvclkhdr_1728                                                              |     1|
|2051  |                rvclkhdr                                                                           |clockhdr_1730                                                              |     1|
|2052  |              \genblock.dff                                                                        |rvdff__parameterized7_1729                                                 |    26|
|2053  |            \BTB_FLOPS[0].btb_bank2_way1                                                           |rvdffe__parameterized1_1581                                                |    27|
|2054  |              \genblock.clkhdr                                                                     |rvclkhdr_1725                                                              |     1|
|2055  |                rvclkhdr                                                                           |clockhdr_1727                                                              |     1|
|2056  |              \genblock.dff                                                                        |rvdff__parameterized7_1726                                                 |    26|
|2057  |            \BTB_FLOPS[0].btb_bank3_way0                                                           |rvdffe__parameterized1_1582                                                |    27|
|2058  |              \genblock.clkhdr                                                                     |rvclkhdr_1722                                                              |     1|
|2059  |                rvclkhdr                                                                           |clockhdr_1724                                                              |     1|
|2060  |              \genblock.dff                                                                        |rvdff__parameterized7_1723                                                 |    26|
|2061  |            \BTB_FLOPS[0].btb_bank3_way1                                                           |rvdffe__parameterized1_1583                                                |    27|
|2062  |              \genblock.clkhdr                                                                     |rvclkhdr_1719                                                              |     1|
|2063  |                rvclkhdr                                                                           |clockhdr_1721                                                              |     1|
|2064  |              \genblock.dff                                                                        |rvdff__parameterized7_1720                                                 |    26|
|2065  |            \BTB_FLOPS[1].btb_bank0_way0                                                           |rvdffe__parameterized1_1584                                                |    27|
|2066  |              \genblock.clkhdr                                                                     |rvclkhdr_1716                                                              |     1|
|2067  |                rvclkhdr                                                                           |clockhdr_1718                                                              |     1|
|2068  |              \genblock.dff                                                                        |rvdff__parameterized7_1717                                                 |    26|
|2069  |            \BTB_FLOPS[1].btb_bank0_way1                                                           |rvdffe__parameterized1_1585                                                |    27|
|2070  |              \genblock.clkhdr                                                                     |rvclkhdr_1713                                                              |     1|
|2071  |                rvclkhdr                                                                           |clockhdr_1715                                                              |     1|
|2072  |              \genblock.dff                                                                        |rvdff__parameterized7_1714                                                 |    26|
|2073  |            \BTB_FLOPS[1].btb_bank1_way0                                                           |rvdffe__parameterized1_1586                                                |    27|
|2074  |              \genblock.clkhdr                                                                     |rvclkhdr_1710                                                              |     1|
|2075  |                rvclkhdr                                                                           |clockhdr_1712                                                              |     1|
|2076  |              \genblock.dff                                                                        |rvdff__parameterized7_1711                                                 |    26|
|2077  |            \BTB_FLOPS[1].btb_bank1_way1                                                           |rvdffe__parameterized1_1587                                                |    27|
|2078  |              \genblock.clkhdr                                                                     |rvclkhdr_1707                                                              |     1|
|2079  |                rvclkhdr                                                                           |clockhdr_1709                                                              |     1|
|2080  |              \genblock.dff                                                                        |rvdff__parameterized7_1708                                                 |    26|
|2081  |            \BTB_FLOPS[1].btb_bank2_way0                                                           |rvdffe__parameterized1_1588                                                |    27|
|2082  |              \genblock.clkhdr                                                                     |rvclkhdr_1704                                                              |     1|
|2083  |                rvclkhdr                                                                           |clockhdr_1706                                                              |     1|
|2084  |              \genblock.dff                                                                        |rvdff__parameterized7_1705                                                 |    26|
|2085  |            \BTB_FLOPS[1].btb_bank2_way1                                                           |rvdffe__parameterized1_1589                                                |    27|
|2086  |              \genblock.clkhdr                                                                     |rvclkhdr_1701                                                              |     1|
|2087  |                rvclkhdr                                                                           |clockhdr_1703                                                              |     1|
|2088  |              \genblock.dff                                                                        |rvdff__parameterized7_1702                                                 |    26|
|2089  |            \BTB_FLOPS[1].btb_bank3_way0                                                           |rvdffe__parameterized1_1590                                                |    27|
|2090  |              \genblock.clkhdr                                                                     |rvclkhdr_1698                                                              |     1|
|2091  |                rvclkhdr                                                                           |clockhdr_1700                                                              |     1|
|2092  |              \genblock.dff                                                                        |rvdff__parameterized7_1699                                                 |    26|
|2093  |            \BTB_FLOPS[1].btb_bank3_way1                                                           |rvdffe__parameterized1_1591                                                |    27|
|2094  |              \genblock.clkhdr                                                                     |rvclkhdr_1695                                                              |     1|
|2095  |                rvclkhdr                                                                           |clockhdr_1697                                                              |     1|
|2096  |              \genblock.dff                                                                        |rvdff__parameterized7_1696                                                 |    26|
|2097  |            \BTB_FLOPS[2].btb_bank0_way0                                                           |rvdffe__parameterized1_1592                                                |    27|
|2098  |              \genblock.clkhdr                                                                     |rvclkhdr_1692                                                              |     1|
|2099  |                rvclkhdr                                                                           |clockhdr_1694                                                              |     1|
|2100  |              \genblock.dff                                                                        |rvdff__parameterized7_1693                                                 |    26|
|2101  |            \BTB_FLOPS[2].btb_bank0_way1                                                           |rvdffe__parameterized1_1593                                                |    27|
|2102  |              \genblock.clkhdr                                                                     |rvclkhdr_1689                                                              |     1|
|2103  |                rvclkhdr                                                                           |clockhdr_1691                                                              |     1|
|2104  |              \genblock.dff                                                                        |rvdff__parameterized7_1690                                                 |    26|
|2105  |            \BTB_FLOPS[2].btb_bank1_way0                                                           |rvdffe__parameterized1_1594                                                |    27|
|2106  |              \genblock.clkhdr                                                                     |rvclkhdr_1686                                                              |     1|
|2107  |                rvclkhdr                                                                           |clockhdr_1688                                                              |     1|
|2108  |              \genblock.dff                                                                        |rvdff__parameterized7_1687                                                 |    26|
|2109  |            \BTB_FLOPS[2].btb_bank1_way1                                                           |rvdffe__parameterized1_1595                                                |    27|
|2110  |              \genblock.clkhdr                                                                     |rvclkhdr_1683                                                              |     1|
|2111  |                rvclkhdr                                                                           |clockhdr_1685                                                              |     1|
|2112  |              \genblock.dff                                                                        |rvdff__parameterized7_1684                                                 |    26|
|2113  |            \BTB_FLOPS[2].btb_bank2_way0                                                           |rvdffe__parameterized1_1596                                                |    27|
|2114  |              \genblock.clkhdr                                                                     |rvclkhdr_1680                                                              |     1|
|2115  |                rvclkhdr                                                                           |clockhdr_1682                                                              |     1|
|2116  |              \genblock.dff                                                                        |rvdff__parameterized7_1681                                                 |    26|
|2117  |            \BTB_FLOPS[2].btb_bank2_way1                                                           |rvdffe__parameterized1_1597                                                |    27|
|2118  |              \genblock.clkhdr                                                                     |rvclkhdr_1677                                                              |     1|
|2119  |                rvclkhdr                                                                           |clockhdr_1679                                                              |     1|
|2120  |              \genblock.dff                                                                        |rvdff__parameterized7_1678                                                 |    26|
|2121  |            \BTB_FLOPS[2].btb_bank3_way0                                                           |rvdffe__parameterized1_1598                                                |    27|
|2122  |              \genblock.clkhdr                                                                     |rvclkhdr_1674                                                              |     1|
|2123  |                rvclkhdr                                                                           |clockhdr_1676                                                              |     1|
|2124  |              \genblock.dff                                                                        |rvdff__parameterized7_1675                                                 |    26|
|2125  |            \BTB_FLOPS[2].btb_bank3_way1                                                           |rvdffe__parameterized1_1599                                                |    27|
|2126  |              \genblock.clkhdr                                                                     |rvclkhdr_1671                                                              |     1|
|2127  |                rvclkhdr                                                                           |clockhdr_1673                                                              |     1|
|2128  |              \genblock.dff                                                                        |rvdff__parameterized7_1672                                                 |    26|
|2129  |            \BTB_FLOPS[3].btb_bank0_way0                                                           |rvdffe__parameterized1_1600                                                |    53|
|2130  |              \genblock.clkhdr                                                                     |rvclkhdr_1668                                                              |     1|
|2131  |                rvclkhdr                                                                           |clockhdr_1670                                                              |     1|
|2132  |              \genblock.dff                                                                        |rvdff__parameterized7_1669                                                 |    52|
|2133  |            \BTB_FLOPS[3].btb_bank0_way1                                                           |rvdffe__parameterized1_1601                                                |    53|
|2134  |              \genblock.clkhdr                                                                     |rvclkhdr_1665                                                              |     1|
|2135  |                rvclkhdr                                                                           |clockhdr_1667                                                              |     1|
|2136  |              \genblock.dff                                                                        |rvdff__parameterized7_1666                                                 |    52|
|2137  |            \BTB_FLOPS[3].btb_bank1_way0                                                           |rvdffe__parameterized1_1602                                                |    53|
|2138  |              \genblock.clkhdr                                                                     |rvclkhdr_1662                                                              |     1|
|2139  |                rvclkhdr                                                                           |clockhdr_1664                                                              |     1|
|2140  |              \genblock.dff                                                                        |rvdff__parameterized7_1663                                                 |    52|
|2141  |            \BTB_FLOPS[3].btb_bank1_way1                                                           |rvdffe__parameterized1_1603                                                |    53|
|2142  |              \genblock.clkhdr                                                                     |rvclkhdr_1659                                                              |     1|
|2143  |                rvclkhdr                                                                           |clockhdr_1661                                                              |     1|
|2144  |              \genblock.dff                                                                        |rvdff__parameterized7_1660                                                 |    52|
|2145  |            \BTB_FLOPS[3].btb_bank2_way0                                                           |rvdffe__parameterized1_1604                                                |    53|
|2146  |              \genblock.clkhdr                                                                     |rvclkhdr_1656                                                              |     1|
|2147  |                rvclkhdr                                                                           |clockhdr_1658                                                              |     1|
|2148  |              \genblock.dff                                                                        |rvdff__parameterized7_1657                                                 |    52|
|2149  |            \BTB_FLOPS[3].btb_bank2_way1                                                           |rvdffe__parameterized1_1605                                                |    53|
|2150  |              \genblock.clkhdr                                                                     |rvclkhdr_1653                                                              |     1|
|2151  |                rvclkhdr                                                                           |clockhdr_1655                                                              |     1|
|2152  |              \genblock.dff                                                                        |rvdff__parameterized7_1654                                                 |    52|
|2153  |            \BTB_FLOPS[3].btb_bank3_way0                                                           |rvdffe__parameterized1_1606                                                |    53|
|2154  |              \genblock.clkhdr                                                                     |rvclkhdr_1650                                                              |     1|
|2155  |                rvclkhdr                                                                           |clockhdr_1652                                                              |     1|
|2156  |              \genblock.dff                                                                        |rvdff__parameterized7_1651                                                 |    52|
|2157  |            \BTB_FLOPS[3].btb_bank3_way1                                                           |rvdffe__parameterized1_1607                                                |    53|
|2158  |              \genblock.clkhdr                                                                     |rvclkhdr_1647                                                              |     1|
|2159  |                rvclkhdr                                                                           |clockhdr_1649                                                              |     1|
|2160  |              \genblock.dff                                                                        |rvdff__parameterized7_1648                                                 |    52|
|2161  |            bht_dataoutf                                                                           |rvdffe__parameterized2_1608                                                |    16|
|2162  |              \genblock.dff                                                                        |rvdff__parameterized9_1646                                                 |    16|
|2163  |            btb_bank0_way0_data_out                                                                |rvdffe__parameterized1_1609                                                |    69|
|2164  |              \genblock.dff                                                                        |rvdff__parameterized7_1645                                                 |    69|
|2165  |            btb_bank0_way1_data_out                                                                |rvdffe__parameterized1_1610                                                |    48|
|2166  |              \genblock.dff                                                                        |rvdff__parameterized7_1644                                                 |    48|
|2167  |            btb_bank1_way0_data_out                                                                |rvdffe__parameterized1_1611                                                |    47|
|2168  |              \genblock.dff                                                                        |rvdff__parameterized7_1643                                                 |    47|
|2169  |            btb_bank1_way1_data_out                                                                |rvdffe__parameterized1_1612                                                |    31|
|2170  |              \genblock.dff                                                                        |rvdff__parameterized7_1642                                                 |    31|
|2171  |            btb_bank2_way0_data_out                                                                |rvdffe__parameterized1_1613                                                |    45|
|2172  |              \genblock.dff                                                                        |rvdff__parameterized7_1641                                                 |    45|
|2173  |            btb_bank2_way1_data_out                                                                |rvdffe__parameterized1_1614                                                |    44|
|2174  |              \genblock.dff                                                                        |rvdff__parameterized7_1640                                                 |    44|
|2175  |            btb_bank3_way0_data_out                                                                |rvdffe__parameterized1_1615                                                |    57|
|2176  |              \genblock.clkhdr                                                                     |rvclkhdr_1637                                                              |     1|
|2177  |                rvclkhdr                                                                           |clockhdr_1639                                                              |     1|
|2178  |              \genblock.dff                                                                        |rvdff__parameterized7_1638                                                 |    56|
|2179  |            btb_bank3_way1_data_out                                                                |rvdffe__parameterized1_1616                                                |    56|
|2180  |              \genblock.dff                                                                        |rvdff__parameterized7                                                      |    56|
|2181  |            btb_lru_ff                                                                             |rvdffe__parameterized2_1617                                                |    21|
|2182  |              \genblock.clkhdr                                                                     |rvclkhdr_1634                                                              |     1|
|2183  |                rvclkhdr                                                                           |clockhdr_1636                                                              |     1|
|2184  |              \genblock.dff                                                                        |rvdff__parameterized9_1635                                                 |    20|
|2185  |            coll_ff                                                                                |rvdff__parameterized8                                                      |   487|
|2186  |            faddrf2_ff                                                                             |rvdffe__parameterized3                                                     |   185|
|2187  |              \genblock.clkhdr                                                                     |rvclkhdr_1632                                                              |     1|
|2188  |                rvclkhdr                                                                           |clockhdr_1633                                                              |     1|
|2189  |              \genblock.dff                                                                        |rvdff__parameterized10                                                     |   184|
|2190  |            fetchghr                                                                               |rvdff__parameterized0_1618                                                 |     9|
|2191  |            rdtagf                                                                                 |rvdff__parameterized11_1619                                                |     9|
|2192  |            \retstack[0].rets_ff                                                                   |rvdffe__parameterized0_1620                                                |    52|
|2193  |              \genblock.clkhdr                                                                     |rvclkhdr_1629                                                              |     1|
|2194  |                rvclkhdr                                                                           |clockhdr_1631                                                              |     1|
|2195  |              \genblock.dff                                                                        |rvdff__parameterized6_1630                                                 |    51|
|2196  |            \retstack[1].rets_ff                                                                   |rvdffe__parameterized0_1621                                                |    31|
|2197  |              \genblock.dff                                                                        |rvdff__parameterized6_1628                                                 |    31|
|2198  |            \retstack[2].rets_ff                                                                   |rvdffe__parameterized0_1622                                                |    31|
|2199  |              \genblock.dff                                                                        |rvdff__parameterized6_1627                                                 |    31|
|2200  |            \retstack[3].rets_ff                                                                   |rvdffe__parameterized0_1623                                                |    32|
|2201  |              \genblock.clkhdr                                                                     |rvclkhdr_1624                                                              |     1|
|2202  |                rvclkhdr                                                                           |clockhdr_1626                                                              |     1|
|2203  |              \genblock.dff                                                                        |rvdff__parameterized6_1625                                                 |    31|
|2204  |          ifc                                                                                      |ifu_ifc_ctl                                                                |   220|
|2205  |            faddmiss_ff                                                                            |rvdffe__parameterized0                                                     |    36|
|2206  |              \genblock.clkhdr                                                                     |rvclkhdr_1438                                                              |     1|
|2207  |                rvclkhdr                                                                           |clockhdr_1440                                                              |     1|
|2208  |              \genblock.dff                                                                        |rvdff__parameterized6_1439                                                 |    35|
|2209  |            faddrf1_ff                                                                             |rvdffe__parameterized0_1426                                                |    39|
|2210  |              \genblock.clkhdr                                                                     |rvclkhdr_1435                                                              |     1|
|2211  |                rvclkhdr                                                                           |clockhdr_1437                                                              |     1|
|2212  |              \genblock.dff                                                                        |rvdff__parameterized6_1436                                                 |    38|
|2213  |            faddrf2_ff                                                                             |rvdff__parameterized6_1427                                                 |    77|
|2214  |            fbwrite_ff                                                                             |rvdff__parameterized0_1428                                                 |    10|
|2215  |            fsm_ff                                                                                 |rvdff__parameterized4_1429                                                 |     6|
|2216  |            ifu_fa2_cgc                                                                            |rvclkhdr_1430                                                              |     1|
|2217  |              rvclkhdr                                                                             |clockhdr_1434                                                              |     1|
|2218  |            ran_ff                                                                                 |rvdff__parameterized1_1431                                                 |     1|
|2219  |            req_ff                                                                                 |rvdff__parameterized4_1432                                                 |    41|
|2220  |            reset_ff                                                                               |rvdff__parameterized4_1433                                                 |     2|
|2221  |          mem_ctl                                                                                  |ifu_mem_ctl                                                                |  1623|
|2222  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way0_tagvalid_dup                                |rvdffs_717                                                                 |     1|
|2223  |              dffs                                                                                 |rvdff_1425                                                                 |     1|
|2224  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup                                |rvdffs_718                                                                 |     1|
|2225  |              dffs                                                                                 |rvdff_1424                                                                 |     1|
|2226  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way2_tagvalid_dup                                |rvdffs_719                                                                 |     1|
|2227  |              dffs                                                                                 |rvdff_1423                                                                 |     1|
|2228  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way3_tagvalid_dup                                |rvdffs_720                                                                 |     1|
|2229  |              dffs                                                                                 |rvdff_1422                                                                 |     1|
|2230  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way0_tagvalid_dup                               |rvdffs_721                                                                 |     1|
|2231  |              dffs                                                                                 |rvdff_1421                                                                 |     1|
|2232  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way1_tagvalid_dup                               |rvdffs_722                                                                 |     1|
|2233  |              dffs                                                                                 |rvdff_1420                                                                 |     1|
|2234  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way2_tagvalid_dup                               |rvdffs_723                                                                 |     1|
|2235  |              dffs                                                                                 |rvdff_1419                                                                 |     1|
|2236  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way3_tagvalid_dup                               |rvdffs_724                                                                 |     1|
|2237  |              dffs                                                                                 |rvdff_1418                                                                 |     1|
|2238  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way0_tagvalid_dup                               |rvdffs_725                                                                 |     1|
|2239  |              dffs                                                                                 |rvdff_1417                                                                 |     1|
|2240  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way1_tagvalid_dup                               |rvdffs_726                                                                 |     1|
|2241  |              dffs                                                                                 |rvdff_1416                                                                 |     1|
|2242  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way2_tagvalid_dup                               |rvdffs_727                                                                 |     1|
|2243  |              dffs                                                                                 |rvdff_1415                                                                 |     1|
|2244  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way3_tagvalid_dup                               |rvdffs_728                                                                 |     1|
|2245  |              dffs                                                                                 |rvdff_1414                                                                 |     1|
|2246  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way0_tagvalid_dup                               |rvdffs_729                                                                 |     1|
|2247  |              dffs                                                                                 |rvdff_1413                                                                 |     1|
|2248  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way1_tagvalid_dup                               |rvdffs_730                                                                 |     1|
|2249  |              dffs                                                                                 |rvdff_1412                                                                 |     1|
|2250  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way2_tagvalid_dup                               |rvdffs_731                                                                 |     1|
|2251  |              dffs                                                                                 |rvdff_1411                                                                 |     1|
|2252  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way3_tagvalid_dup                               |rvdffs_732                                                                 |     1|
|2253  |              dffs                                                                                 |rvdff_1410                                                                 |     1|
|2254  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way0_tagvalid_dup                               |rvdffs_733                                                                 |     1|
|2255  |              dffs                                                                                 |rvdff_1409                                                                 |     1|
|2256  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way1_tagvalid_dup                               |rvdffs_734                                                                 |     1|
|2257  |              dffs                                                                                 |rvdff_1408                                                                 |     1|
|2258  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way2_tagvalid_dup                               |rvdffs_735                                                                 |     1|
|2259  |              dffs                                                                                 |rvdff_1407                                                                 |     1|
|2260  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way3_tagvalid_dup                               |rvdffs_736                                                                 |     1|
|2261  |              dffs                                                                                 |rvdff_1406                                                                 |     1|
|2262  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way0_tagvalid_dup                               |rvdffs_737                                                                 |     1|
|2263  |              dffs                                                                                 |rvdff_1405                                                                 |     1|
|2264  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way1_tagvalid_dup                               |rvdffs_738                                                                 |     1|
|2265  |              dffs                                                                                 |rvdff_1404                                                                 |     1|
|2266  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way2_tagvalid_dup                               |rvdffs_739                                                                 |     1|
|2267  |              dffs                                                                                 |rvdff_1403                                                                 |     1|
|2268  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way3_tagvalid_dup                               |rvdffs_740                                                                 |     1|
|2269  |              dffs                                                                                 |rvdff_1402                                                                 |     1|
|2270  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way0_tagvalid_dup                               |rvdffs_741                                                                 |     1|
|2271  |              dffs                                                                                 |rvdff_1401                                                                 |     1|
|2272  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way1_tagvalid_dup                               |rvdffs_742                                                                 |     1|
|2273  |              dffs                                                                                 |rvdff_1400                                                                 |     1|
|2274  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way2_tagvalid_dup                               |rvdffs_743                                                                 |     1|
|2275  |              dffs                                                                                 |rvdff_1399                                                                 |     1|
|2276  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way3_tagvalid_dup                               |rvdffs_744                                                                 |     1|
|2277  |              dffs                                                                                 |rvdff_1398                                                                 |     1|
|2278  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way0_tagvalid_dup                               |rvdffs_745                                                                 |     1|
|2279  |              dffs                                                                                 |rvdff_1397                                                                 |     1|
|2280  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way1_tagvalid_dup                               |rvdffs_746                                                                 |     1|
|2281  |              dffs                                                                                 |rvdff_1396                                                                 |     1|
|2282  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way2_tagvalid_dup                               |rvdffs_747                                                                 |     1|
|2283  |              dffs                                                                                 |rvdff_1395                                                                 |     1|
|2284  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way3_tagvalid_dup                               |rvdffs_748                                                                 |     1|
|2285  |              dffs                                                                                 |rvdff_1394                                                                 |     1|
|2286  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way0_tagvalid_dup                               |rvdffs_749                                                                 |     1|
|2287  |              dffs                                                                                 |rvdff_1393                                                                 |     1|
|2288  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way1_tagvalid_dup                               |rvdffs_750                                                                 |     1|
|2289  |              dffs                                                                                 |rvdff_1392                                                                 |     1|
|2290  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way2_tagvalid_dup                               |rvdffs_751                                                                 |     1|
|2291  |              dffs                                                                                 |rvdff_1391                                                                 |     1|
|2292  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way3_tagvalid_dup                               |rvdffs_752                                                                 |     1|
|2293  |              dffs                                                                                 |rvdff_1390                                                                 |     1|
|2294  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way0_tagvalid_dup                               |rvdffs_753                                                                 |     1|
|2295  |              dffs                                                                                 |rvdff_1389                                                                 |     1|
|2296  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way1_tagvalid_dup                               |rvdffs_754                                                                 |     1|
|2297  |              dffs                                                                                 |rvdff_1388                                                                 |     1|
|2298  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way2_tagvalid_dup                               |rvdffs_755                                                                 |     1|
|2299  |              dffs                                                                                 |rvdff_1387                                                                 |     1|
|2300  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way3_tagvalid_dup                               |rvdffs_756                                                                 |     1|
|2301  |              dffs                                                                                 |rvdff_1386                                                                 |     1|
|2302  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way0_tagvalid_dup                               |rvdffs_757                                                                 |     1|
|2303  |              dffs                                                                                 |rvdff_1385                                                                 |     1|
|2304  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way1_tagvalid_dup                               |rvdffs_758                                                                 |     1|
|2305  |              dffs                                                                                 |rvdff_1384                                                                 |     1|
|2306  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way2_tagvalid_dup                               |rvdffs_759                                                                 |     1|
|2307  |              dffs                                                                                 |rvdff_1383                                                                 |     1|
|2308  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way3_tagvalid_dup                               |rvdffs_760                                                                 |     1|
|2309  |              dffs                                                                                 |rvdff_1382                                                                 |     1|
|2310  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way0_tagvalid_dup                                |rvdffs_761                                                                 |     1|
|2311  |              dffs                                                                                 |rvdff_1381                                                                 |     1|
|2312  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way1_tagvalid_dup                                |rvdffs_762                                                                 |     1|
|2313  |              dffs                                                                                 |rvdff_1380                                                                 |     1|
|2314  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way2_tagvalid_dup                                |rvdffs_763                                                                 |     1|
|2315  |              dffs                                                                                 |rvdff_1379                                                                 |     1|
|2316  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way3_tagvalid_dup                                |rvdffs_764                                                                 |     1|
|2317  |              dffs                                                                                 |rvdff_1378                                                                 |     1|
|2318  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way0_tagvalid_dup                               |rvdffs_765                                                                 |     1|
|2319  |              dffs                                                                                 |rvdff_1377                                                                 |     1|
|2320  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup                               |rvdffs_766                                                                 |     1|
|2321  |              dffs                                                                                 |rvdff_1376                                                                 |     1|
|2322  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way2_tagvalid_dup                               |rvdffs_767                                                                 |     1|
|2323  |              dffs                                                                                 |rvdff_1375                                                                 |     1|
|2324  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way3_tagvalid_dup                               |rvdffs_768                                                                 |     1|
|2325  |              dffs                                                                                 |rvdff_1374                                                                 |     1|
|2326  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way0_tagvalid_dup                               |rvdffs_769                                                                 |     1|
|2327  |              dffs                                                                                 |rvdff_1373                                                                 |     1|
|2328  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup                               |rvdffs_770                                                                 |     1|
|2329  |              dffs                                                                                 |rvdff_1372                                                                 |     1|
|2330  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way2_tagvalid_dup                               |rvdffs_771                                                                 |     1|
|2331  |              dffs                                                                                 |rvdff_1371                                                                 |     1|
|2332  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way3_tagvalid_dup                               |rvdffs_772                                                                 |     1|
|2333  |              dffs                                                                                 |rvdff_1370                                                                 |     1|
|2334  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way0_tagvalid_dup                               |rvdffs_773                                                                 |     1|
|2335  |              dffs                                                                                 |rvdff_1369                                                                 |     1|
|2336  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup                               |rvdffs_774                                                                 |     1|
|2337  |              dffs                                                                                 |rvdff_1368                                                                 |     1|
|2338  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way2_tagvalid_dup                               |rvdffs_775                                                                 |     1|
|2339  |              dffs                                                                                 |rvdff_1367                                                                 |     1|
|2340  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way3_tagvalid_dup                               |rvdffs_776                                                                 |     1|
|2341  |              dffs                                                                                 |rvdff_1366                                                                 |     1|
|2342  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way0_tagvalid_dup                               |rvdffs_777                                                                 |     1|
|2343  |              dffs                                                                                 |rvdff_1365                                                                 |     1|
|2344  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way1_tagvalid_dup                               |rvdffs_778                                                                 |     1|
|2345  |              dffs                                                                                 |rvdff_1364                                                                 |     1|
|2346  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way2_tagvalid_dup                               |rvdffs_779                                                                 |     1|
|2347  |              dffs                                                                                 |rvdff_1363                                                                 |     1|
|2348  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[23].ic_way3_tagvalid_dup                               |rvdffs_780                                                                 |     1|
|2349  |              dffs                                                                                 |rvdff_1362                                                                 |     1|
|2350  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way0_tagvalid_dup                               |rvdffs_781                                                                 |     1|
|2351  |              dffs                                                                                 |rvdff_1361                                                                 |     1|
|2352  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way1_tagvalid_dup                               |rvdffs_782                                                                 |     1|
|2353  |              dffs                                                                                 |rvdff_1360                                                                 |     1|
|2354  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way2_tagvalid_dup                               |rvdffs_783                                                                 |     1|
|2355  |              dffs                                                                                 |rvdff_1359                                                                 |     1|
|2356  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[24].ic_way3_tagvalid_dup                               |rvdffs_784                                                                 |     1|
|2357  |              dffs                                                                                 |rvdff_1358                                                                 |     1|
|2358  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way0_tagvalid_dup                               |rvdffs_785                                                                 |     1|
|2359  |              dffs                                                                                 |rvdff_1357                                                                 |     1|
|2360  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way1_tagvalid_dup                               |rvdffs_786                                                                 |     1|
|2361  |              dffs                                                                                 |rvdff_1356                                                                 |     1|
|2362  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way2_tagvalid_dup                               |rvdffs_787                                                                 |     1|
|2363  |              dffs                                                                                 |rvdff_1355                                                                 |     1|
|2364  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[25].ic_way3_tagvalid_dup                               |rvdffs_788                                                                 |     1|
|2365  |              dffs                                                                                 |rvdff_1354                                                                 |     1|
|2366  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way0_tagvalid_dup                               |rvdffs_789                                                                 |     1|
|2367  |              dffs                                                                                 |rvdff_1353                                                                 |     1|
|2368  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way1_tagvalid_dup                               |rvdffs_790                                                                 |     1|
|2369  |              dffs                                                                                 |rvdff_1352                                                                 |     1|
|2370  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way2_tagvalid_dup                               |rvdffs_791                                                                 |     1|
|2371  |              dffs                                                                                 |rvdff_1351                                                                 |     1|
|2372  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[26].ic_way3_tagvalid_dup                               |rvdffs_792                                                                 |     1|
|2373  |              dffs                                                                                 |rvdff_1350                                                                 |     1|
|2374  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way0_tagvalid_dup                               |rvdffs_793                                                                 |     1|
|2375  |              dffs                                                                                 |rvdff_1349                                                                 |     1|
|2376  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way1_tagvalid_dup                               |rvdffs_794                                                                 |     1|
|2377  |              dffs                                                                                 |rvdff_1348                                                                 |     1|
|2378  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way2_tagvalid_dup                               |rvdffs_795                                                                 |     1|
|2379  |              dffs                                                                                 |rvdff_1347                                                                 |     1|
|2380  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[27].ic_way3_tagvalid_dup                               |rvdffs_796                                                                 |     1|
|2381  |              dffs                                                                                 |rvdff_1346                                                                 |     1|
|2382  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way0_tagvalid_dup                               |rvdffs_797                                                                 |     1|
|2383  |              dffs                                                                                 |rvdff_1345                                                                 |     1|
|2384  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way1_tagvalid_dup                               |rvdffs_798                                                                 |     1|
|2385  |              dffs                                                                                 |rvdff_1344                                                                 |     1|
|2386  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way2_tagvalid_dup                               |rvdffs_799                                                                 |     1|
|2387  |              dffs                                                                                 |rvdff_1343                                                                 |     1|
|2388  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[28].ic_way3_tagvalid_dup                               |rvdffs_800                                                                 |     1|
|2389  |              dffs                                                                                 |rvdff_1342                                                                 |     1|
|2390  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way0_tagvalid_dup                               |rvdffs_801                                                                 |     1|
|2391  |              dffs                                                                                 |rvdff_1341                                                                 |     1|
|2392  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way1_tagvalid_dup                               |rvdffs_802                                                                 |     1|
|2393  |              dffs                                                                                 |rvdff_1340                                                                 |     1|
|2394  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way2_tagvalid_dup                               |rvdffs_803                                                                 |     1|
|2395  |              dffs                                                                                 |rvdff_1339                                                                 |     1|
|2396  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[29].ic_way3_tagvalid_dup                               |rvdffs_804                                                                 |     1|
|2397  |              dffs                                                                                 |rvdff_1338                                                                 |     1|
|2398  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way0_tagvalid_dup                                |rvdffs_805                                                                 |     1|
|2399  |              dffs                                                                                 |rvdff_1337                                                                 |     1|
|2400  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way1_tagvalid_dup                                |rvdffs_806                                                                 |     1|
|2401  |              dffs                                                                                 |rvdff_1336                                                                 |     1|
|2402  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way2_tagvalid_dup                                |rvdffs_807                                                                 |     1|
|2403  |              dffs                                                                                 |rvdff_1335                                                                 |     1|
|2404  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[2].ic_way3_tagvalid_dup                                |rvdffs_808                                                                 |     1|
|2405  |              dffs                                                                                 |rvdff_1334                                                                 |     1|
|2406  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way0_tagvalid_dup                               |rvdffs_809                                                                 |     1|
|2407  |              dffs                                                                                 |rvdff_1333                                                                 |     1|
|2408  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way1_tagvalid_dup                               |rvdffs_810                                                                 |     1|
|2409  |              dffs                                                                                 |rvdff_1332                                                                 |     1|
|2410  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way2_tagvalid_dup                               |rvdffs_811                                                                 |     1|
|2411  |              dffs                                                                                 |rvdff_1331                                                                 |     1|
|2412  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[30].ic_way3_tagvalid_dup                               |rvdffs_812                                                                 |     1|
|2413  |              dffs                                                                                 |rvdff_1330                                                                 |     1|
|2414  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way0_tagvalid_dup                               |rvdffs_813                                                                 |     1|
|2415  |              dffs                                                                                 |rvdff_1329                                                                 |     1|
|2416  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way1_tagvalid_dup                               |rvdffs_814                                                                 |     1|
|2417  |              dffs                                                                                 |rvdff_1328                                                                 |     1|
|2418  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way2_tagvalid_dup                               |rvdffs_815                                                                 |     1|
|2419  |              dffs                                                                                 |rvdff_1327                                                                 |     1|
|2420  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[31].ic_way3_tagvalid_dup                               |rvdffs_816                                                                 |     1|
|2421  |              dffs                                                                                 |rvdff_1326                                                                 |     1|
|2422  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way0_tagvalid_dup                                |rvdffs_817                                                                 |     1|
|2423  |              dffs                                                                                 |rvdff_1325                                                                 |     1|
|2424  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way1_tagvalid_dup                                |rvdffs_818                                                                 |     1|
|2425  |              dffs                                                                                 |rvdff_1324                                                                 |     1|
|2426  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way2_tagvalid_dup                                |rvdffs_819                                                                 |     1|
|2427  |              dffs                                                                                 |rvdff_1323                                                                 |     1|
|2428  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[3].ic_way3_tagvalid_dup                                |rvdffs_820                                                                 |     1|
|2429  |              dffs                                                                                 |rvdff_1322                                                                 |     1|
|2430  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way0_tagvalid_dup                                |rvdffs_821                                                                 |     1|
|2431  |              dffs                                                                                 |rvdff_1321                                                                 |     1|
|2432  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way1_tagvalid_dup                                |rvdffs_822                                                                 |     1|
|2433  |              dffs                                                                                 |rvdff_1320                                                                 |     1|
|2434  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way2_tagvalid_dup                                |rvdffs_823                                                                 |     1|
|2435  |              dffs                                                                                 |rvdff_1319                                                                 |     1|
|2436  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[4].ic_way3_tagvalid_dup                                |rvdffs_824                                                                 |     1|
|2437  |              dffs                                                                                 |rvdff_1318                                                                 |     1|
|2438  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way0_tagvalid_dup                                |rvdffs_825                                                                 |     1|
|2439  |              dffs                                                                                 |rvdff_1317                                                                 |     1|
|2440  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way1_tagvalid_dup                                |rvdffs_826                                                                 |     1|
|2441  |              dffs                                                                                 |rvdff_1316                                                                 |     1|
|2442  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way2_tagvalid_dup                                |rvdffs_827                                                                 |     1|
|2443  |              dffs                                                                                 |rvdff_1315                                                                 |     1|
|2444  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[5].ic_way3_tagvalid_dup                                |rvdffs_828                                                                 |     1|
|2445  |              dffs                                                                                 |rvdff_1314                                                                 |     1|
|2446  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way0_tagvalid_dup                                |rvdffs_829                                                                 |     1|
|2447  |              dffs                                                                                 |rvdff_1313                                                                 |     1|
|2448  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way1_tagvalid_dup                                |rvdffs_830                                                                 |     1|
|2449  |              dffs                                                                                 |rvdff_1312                                                                 |     1|
|2450  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way2_tagvalid_dup                                |rvdffs_831                                                                 |     1|
|2451  |              dffs                                                                                 |rvdff_1311                                                                 |     1|
|2452  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[6].ic_way3_tagvalid_dup                                |rvdffs_832                                                                 |     1|
|2453  |              dffs                                                                                 |rvdff_1310                                                                 |     1|
|2454  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way0_tagvalid_dup                                |rvdffs_833                                                                 |     1|
|2455  |              dffs                                                                                 |rvdff_1309                                                                 |     1|
|2456  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way1_tagvalid_dup                                |rvdffs_834                                                                 |     1|
|2457  |              dffs                                                                                 |rvdff_1308                                                                 |     1|
|2458  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way2_tagvalid_dup                                |rvdffs_835                                                                 |     1|
|2459  |              dffs                                                                                 |rvdff_1307                                                                 |     1|
|2460  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[7].ic_way3_tagvalid_dup                                |rvdffs_836                                                                 |     1|
|2461  |              dffs                                                                                 |rvdff_1306                                                                 |     1|
|2462  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way0_tagvalid_dup                                |rvdffs_837                                                                 |     1|
|2463  |              dffs                                                                                 |rvdff_1305                                                                 |     1|
|2464  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way1_tagvalid_dup                                |rvdffs_838                                                                 |     1|
|2465  |              dffs                                                                                 |rvdff_1304                                                                 |     1|
|2466  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way2_tagvalid_dup                                |rvdffs_839                                                                 |     1|
|2467  |              dffs                                                                                 |rvdff_1303                                                                 |     1|
|2468  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[8].ic_way3_tagvalid_dup                                |rvdffs_840                                                                 |     1|
|2469  |              dffs                                                                                 |rvdff_1302                                                                 |     1|
|2470  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way0_tagvalid_dup                                |rvdffs_841                                                                 |     1|
|2471  |              dffs                                                                                 |rvdff_1301                                                                 |     1|
|2472  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way1_tagvalid_dup                                |rvdffs_842                                                                 |     1|
|2473  |              dffs                                                                                 |rvdff_1300                                                                 |     1|
|2474  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way2_tagvalid_dup                                |rvdffs_843                                                                 |     1|
|2475  |              dffs                                                                                 |rvdff_1299                                                                 |     1|
|2476  |            \CLK_GRP_TAG_VALID[0].TAG_VALID[9].ic_way3_tagvalid_dup                                |rvdffs_844                                                                 |     1|
|2477  |              dffs                                                                                 |rvdff_1298                                                                 |     1|
|2478  |            \CLK_GRP_TAG_VALID[0].way0_status_cgc                                                  |rvclkhdr_845                                                               |     1|
|2479  |              rvclkhdr                                                                             |clockhdr_1297                                                              |     1|
|2480  |            \CLK_GRP_TAG_VALID[0].way1_status_cgc                                                  |rvclkhdr_846                                                               |     1|
|2481  |              rvclkhdr                                                                             |clockhdr_1296                                                              |     1|
|2482  |            \CLK_GRP_TAG_VALID[0].way2_status_cgc                                                  |rvclkhdr_847                                                               |     1|
|2483  |              rvclkhdr                                                                             |clockhdr_1295                                                              |     1|
|2484  |            \CLK_GRP_TAG_VALID[0].way3_status_cgc                                                  |rvclkhdr_848                                                               |     1|
|2485  |              rvclkhdr                                                                             |clockhdr_1294                                                              |     1|
|2486  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way0_tagvalid_dup                                |rvdffs_849                                                                 |     1|
|2487  |              dffs                                                                                 |rvdff_1293                                                                 |     1|
|2488  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way1_tagvalid_dup                                |rvdffs_850                                                                 |     1|
|2489  |              dffs                                                                                 |rvdff_1292                                                                 |     1|
|2490  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way2_tagvalid_dup                                |rvdffs_851                                                                 |     1|
|2491  |              dffs                                                                                 |rvdff_1291                                                                 |     1|
|2492  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way3_tagvalid_dup                                |rvdffs_852                                                                 |     1|
|2493  |              dffs                                                                                 |rvdff_1290                                                                 |     1|
|2494  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way0_tagvalid_dup                               |rvdffs_853                                                                 |     1|
|2495  |              dffs                                                                                 |rvdff_1289                                                                 |     1|
|2496  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way1_tagvalid_dup                               |rvdffs_854                                                                 |     1|
|2497  |              dffs                                                                                 |rvdff_1288                                                                 |     1|
|2498  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way2_tagvalid_dup                               |rvdffs_855                                                                 |     1|
|2499  |              dffs                                                                                 |rvdff_1287                                                                 |     1|
|2500  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way3_tagvalid_dup                               |rvdffs_856                                                                 |     1|
|2501  |              dffs                                                                                 |rvdff_1286                                                                 |     1|
|2502  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way0_tagvalid_dup                               |rvdffs_857                                                                 |     1|
|2503  |              dffs                                                                                 |rvdff_1285                                                                 |     1|
|2504  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup                               |rvdffs_858                                                                 |     1|
|2505  |              dffs                                                                                 |rvdff_1284                                                                 |     1|
|2506  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way2_tagvalid_dup                               |rvdffs_859                                                                 |     1|
|2507  |              dffs                                                                                 |rvdff_1283                                                                 |     1|
|2508  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way3_tagvalid_dup                               |rvdffs_860                                                                 |     1|
|2509  |              dffs                                                                                 |rvdff_1282                                                                 |     1|
|2510  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way0_tagvalid_dup                               |rvdffs_861                                                                 |     1|
|2511  |              dffs                                                                                 |rvdff_1281                                                                 |     1|
|2512  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup                               |rvdffs_862                                                                 |     1|
|2513  |              dffs                                                                                 |rvdff_1280                                                                 |     1|
|2514  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way2_tagvalid_dup                               |rvdffs_863                                                                 |     1|
|2515  |              dffs                                                                                 |rvdff_1279                                                                 |     1|
|2516  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way3_tagvalid_dup                               |rvdffs_864                                                                 |     1|
|2517  |              dffs                                                                                 |rvdff_1278                                                                 |     1|
|2518  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way0_tagvalid_dup                               |rvdffs_865                                                                 |     1|
|2519  |              dffs                                                                                 |rvdff_1277                                                                 |     1|
|2520  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way1_tagvalid_dup                               |rvdffs_866                                                                 |     1|
|2521  |              dffs                                                                                 |rvdff_1276                                                                 |     1|
|2522  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way2_tagvalid_dup                               |rvdffs_867                                                                 |     1|
|2523  |              dffs                                                                                 |rvdff_1275                                                                 |     1|
|2524  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way3_tagvalid_dup                               |rvdffs_868                                                                 |     1|
|2525  |              dffs                                                                                 |rvdff_1274                                                                 |     1|
|2526  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way0_tagvalid_dup                               |rvdffs_869                                                                 |     1|
|2527  |              dffs                                                                                 |rvdff_1273                                                                 |     1|
|2528  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way1_tagvalid_dup                               |rvdffs_870                                                                 |     1|
|2529  |              dffs                                                                                 |rvdff_1272                                                                 |     1|
|2530  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way2_tagvalid_dup                               |rvdffs_871                                                                 |     1|
|2531  |              dffs                                                                                 |rvdff_1271                                                                 |     1|
|2532  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way3_tagvalid_dup                               |rvdffs_872                                                                 |     1|
|2533  |              dffs                                                                                 |rvdff_1270                                                                 |     1|
|2534  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way0_tagvalid_dup                               |rvdffs_873                                                                 |     1|
|2535  |              dffs                                                                                 |rvdff_1269                                                                 |     1|
|2536  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way1_tagvalid_dup                               |rvdffs_874                                                                 |     1|
|2537  |              dffs                                                                                 |rvdff_1268                                                                 |     1|
|2538  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way2_tagvalid_dup                               |rvdffs_875                                                                 |     1|
|2539  |              dffs                                                                                 |rvdff_1267                                                                 |     1|
|2540  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way3_tagvalid_dup                               |rvdffs_876                                                                 |     1|
|2541  |              dffs                                                                                 |rvdff_1266                                                                 |     1|
|2542  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way0_tagvalid_dup                               |rvdffs_877                                                                 |     1|
|2543  |              dffs                                                                                 |rvdff_1265                                                                 |     1|
|2544  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way1_tagvalid_dup                               |rvdffs_878                                                                 |     1|
|2545  |              dffs                                                                                 |rvdff_1264                                                                 |     1|
|2546  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way2_tagvalid_dup                               |rvdffs_879                                                                 |     1|
|2547  |              dffs                                                                                 |rvdff_1263                                                                 |     1|
|2548  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup                               |rvdffs_880                                                                 |     1|
|2549  |              dffs                                                                                 |rvdff_1262                                                                 |     1|
|2550  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way0_tagvalid_dup                               |rvdffs_881                                                                 |     1|
|2551  |              dffs                                                                                 |rvdff_1261                                                                 |     1|
|2552  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way1_tagvalid_dup                               |rvdffs_882                                                                 |     1|
|2553  |              dffs                                                                                 |rvdff_1260                                                                 |     1|
|2554  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way2_tagvalid_dup                               |rvdffs_883                                                                 |     1|
|2555  |              dffs                                                                                 |rvdff_1259                                                                 |     1|
|2556  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way3_tagvalid_dup                               |rvdffs_884                                                                 |     1|
|2557  |              dffs                                                                                 |rvdff_1258                                                                 |     1|
|2558  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way0_tagvalid_dup                               |rvdffs_885                                                                 |     1|
|2559  |              dffs                                                                                 |rvdff_1257                                                                 |     1|
|2560  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way1_tagvalid_dup                               |rvdffs_886                                                                 |     1|
|2561  |              dffs                                                                                 |rvdff_1256                                                                 |     1|
|2562  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way2_tagvalid_dup                               |rvdffs_887                                                                 |     1|
|2563  |              dffs                                                                                 |rvdff_1255                                                                 |     1|
|2564  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way3_tagvalid_dup                               |rvdffs_888                                                                 |     1|
|2565  |              dffs                                                                                 |rvdff_1254                                                                 |     1|
|2566  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way0_tagvalid_dup                               |rvdffs_889                                                                 |     1|
|2567  |              dffs                                                                                 |rvdff_1253                                                                 |     1|
|2568  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way1_tagvalid_dup                               |rvdffs_890                                                                 |     1|
|2569  |              dffs                                                                                 |rvdff_1252                                                                 |     1|
|2570  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way2_tagvalid_dup                               |rvdffs_891                                                                 |     1|
|2571  |              dffs                                                                                 |rvdff_1251                                                                 |     1|
|2572  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way3_tagvalid_dup                               |rvdffs_892                                                                 |     1|
|2573  |              dffs                                                                                 |rvdff_1250                                                                 |     1|
|2574  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way0_tagvalid_dup                                |rvdffs_893                                                                 |     1|
|2575  |              dffs                                                                                 |rvdff_1249                                                                 |     1|
|2576  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way1_tagvalid_dup                                |rvdffs_894                                                                 |     1|
|2577  |              dffs                                                                                 |rvdff_1248                                                                 |     1|
|2578  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way2_tagvalid_dup                                |rvdffs_895                                                                 |     1|
|2579  |              dffs                                                                                 |rvdff_1247                                                                 |     1|
|2580  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way3_tagvalid_dup                                |rvdffs_896                                                                 |     1|
|2581  |              dffs                                                                                 |rvdff_1246                                                                 |     1|
|2582  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way0_tagvalid_dup                               |rvdffs_897                                                                 |     1|
|2583  |              dffs                                                                                 |rvdff_1245                                                                 |     1|
|2584  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way1_tagvalid_dup                               |rvdffs_898                                                                 |     1|
|2585  |              dffs                                                                                 |rvdff_1244                                                                 |     1|
|2586  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way2_tagvalid_dup                               |rvdffs_899                                                                 |     1|
|2587  |              dffs                                                                                 |rvdff_1243                                                                 |     1|
|2588  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way3_tagvalid_dup                               |rvdffs_900                                                                 |     1|
|2589  |              dffs                                                                                 |rvdff_1242                                                                 |     1|
|2590  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way0_tagvalid_dup                               |rvdffs_901                                                                 |     1|
|2591  |              dffs                                                                                 |rvdff_1241                                                                 |     1|
|2592  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way1_tagvalid_dup                               |rvdffs_902                                                                 |     1|
|2593  |              dffs                                                                                 |rvdff_1240                                                                 |     1|
|2594  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way2_tagvalid_dup                               |rvdffs_903                                                                 |     1|
|2595  |              dffs                                                                                 |rvdff_1239                                                                 |     1|
|2596  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way3_tagvalid_dup                               |rvdffs_904                                                                 |     1|
|2597  |              dffs                                                                                 |rvdff_1238                                                                 |     1|
|2598  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way0_tagvalid_dup                               |rvdffs_905                                                                 |     1|
|2599  |              dffs                                                                                 |rvdff_1237                                                                 |     1|
|2600  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way1_tagvalid_dup                               |rvdffs_906                                                                 |     1|
|2601  |              dffs                                                                                 |rvdff_1236                                                                 |     1|
|2602  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way2_tagvalid_dup                               |rvdffs_907                                                                 |     1|
|2603  |              dffs                                                                                 |rvdff_1235                                                                 |     1|
|2604  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way3_tagvalid_dup                               |rvdffs_908                                                                 |     1|
|2605  |              dffs                                                                                 |rvdff_1234                                                                 |     1|
|2606  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way0_tagvalid_dup                               |rvdffs_909                                                                 |     1|
|2607  |              dffs                                                                                 |rvdff_1233                                                                 |     1|
|2608  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way1_tagvalid_dup                               |rvdffs_910                                                                 |     1|
|2609  |              dffs                                                                                 |rvdff_1232                                                                 |     1|
|2610  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way2_tagvalid_dup                               |rvdffs_911                                                                 |     1|
|2611  |              dffs                                                                                 |rvdff_1231                                                                 |     1|
|2612  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[23].ic_way3_tagvalid_dup                               |rvdffs_912                                                                 |     1|
|2613  |              dffs                                                                                 |rvdff_1230                                                                 |     1|
|2614  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way0_tagvalid_dup                               |rvdffs_913                                                                 |     1|
|2615  |              dffs                                                                                 |rvdff_1229                                                                 |     1|
|2616  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way1_tagvalid_dup                               |rvdffs_914                                                                 |     1|
|2617  |              dffs                                                                                 |rvdff_1228                                                                 |     1|
|2618  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way2_tagvalid_dup                               |rvdffs_915                                                                 |     1|
|2619  |              dffs                                                                                 |rvdff_1227                                                                 |     1|
|2620  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[24].ic_way3_tagvalid_dup                               |rvdffs_916                                                                 |     1|
|2621  |              dffs                                                                                 |rvdff_1226                                                                 |     1|
|2622  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way0_tagvalid_dup                               |rvdffs_917                                                                 |     1|
|2623  |              dffs                                                                                 |rvdff_1225                                                                 |     1|
|2624  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way1_tagvalid_dup                               |rvdffs_918                                                                 |     1|
|2625  |              dffs                                                                                 |rvdff_1224                                                                 |     1|
|2626  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way2_tagvalid_dup                               |rvdffs_919                                                                 |     1|
|2627  |              dffs                                                                                 |rvdff_1223                                                                 |     1|
|2628  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[25].ic_way3_tagvalid_dup                               |rvdffs_920                                                                 |     1|
|2629  |              dffs                                                                                 |rvdff_1222                                                                 |     1|
|2630  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way0_tagvalid_dup                               |rvdffs_921                                                                 |     1|
|2631  |              dffs                                                                                 |rvdff_1221                                                                 |     1|
|2632  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way1_tagvalid_dup                               |rvdffs_922                                                                 |     1|
|2633  |              dffs                                                                                 |rvdff_1220                                                                 |     1|
|2634  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way2_tagvalid_dup                               |rvdffs_923                                                                 |     1|
|2635  |              dffs                                                                                 |rvdff_1219                                                                 |     1|
|2636  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[26].ic_way3_tagvalid_dup                               |rvdffs_924                                                                 |     1|
|2637  |              dffs                                                                                 |rvdff_1218                                                                 |     1|
|2638  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way0_tagvalid_dup                               |rvdffs_925                                                                 |     1|
|2639  |              dffs                                                                                 |rvdff_1217                                                                 |     1|
|2640  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way1_tagvalid_dup                               |rvdffs_926                                                                 |     1|
|2641  |              dffs                                                                                 |rvdff_1216                                                                 |     1|
|2642  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way2_tagvalid_dup                               |rvdffs_927                                                                 |     1|
|2643  |              dffs                                                                                 |rvdff_1215                                                                 |     1|
|2644  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[27].ic_way3_tagvalid_dup                               |rvdffs_928                                                                 |     1|
|2645  |              dffs                                                                                 |rvdff_1214                                                                 |     1|
|2646  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way0_tagvalid_dup                               |rvdffs_929                                                                 |     1|
|2647  |              dffs                                                                                 |rvdff_1213                                                                 |     1|
|2648  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way1_tagvalid_dup                               |rvdffs_930                                                                 |     1|
|2649  |              dffs                                                                                 |rvdff_1212                                                                 |     1|
|2650  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way2_tagvalid_dup                               |rvdffs_931                                                                 |     1|
|2651  |              dffs                                                                                 |rvdff_1211                                                                 |     1|
|2652  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[28].ic_way3_tagvalid_dup                               |rvdffs_932                                                                 |     1|
|2653  |              dffs                                                                                 |rvdff_1210                                                                 |     1|
|2654  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way0_tagvalid_dup                               |rvdffs_933                                                                 |     1|
|2655  |              dffs                                                                                 |rvdff_1209                                                                 |     1|
|2656  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way1_tagvalid_dup                               |rvdffs_934                                                                 |     1|
|2657  |              dffs                                                                                 |rvdff_1208                                                                 |     1|
|2658  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way2_tagvalid_dup                               |rvdffs_935                                                                 |     1|
|2659  |              dffs                                                                                 |rvdff_1207                                                                 |     1|
|2660  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[29].ic_way3_tagvalid_dup                               |rvdffs_936                                                                 |     1|
|2661  |              dffs                                                                                 |rvdff_1206                                                                 |     1|
|2662  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way0_tagvalid_dup                                |rvdffs_937                                                                 |     1|
|2663  |              dffs                                                                                 |rvdff_1205                                                                 |     1|
|2664  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way1_tagvalid_dup                                |rvdffs_938                                                                 |     1|
|2665  |              dffs                                                                                 |rvdff_1204                                                                 |     1|
|2666  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way2_tagvalid_dup                                |rvdffs_939                                                                 |     1|
|2667  |              dffs                                                                                 |rvdff_1203                                                                 |     1|
|2668  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[2].ic_way3_tagvalid_dup                                |rvdffs_940                                                                 |     1|
|2669  |              dffs                                                                                 |rvdff_1202                                                                 |     1|
|2670  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way0_tagvalid_dup                               |rvdffs_941                                                                 |     1|
|2671  |              dffs                                                                                 |rvdff_1201                                                                 |     1|
|2672  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way1_tagvalid_dup                               |rvdffs_942                                                                 |     1|
|2673  |              dffs                                                                                 |rvdff_1200                                                                 |     1|
|2674  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way2_tagvalid_dup                               |rvdffs_943                                                                 |     1|
|2675  |              dffs                                                                                 |rvdff_1199                                                                 |     1|
|2676  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[30].ic_way3_tagvalid_dup                               |rvdffs_944                                                                 |     1|
|2677  |              dffs                                                                                 |rvdff_1198                                                                 |     1|
|2678  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way0_tagvalid_dup                               |rvdffs_945                                                                 |     1|
|2679  |              dffs                                                                                 |rvdff_1197                                                                 |     1|
|2680  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way1_tagvalid_dup                               |rvdffs_946                                                                 |     1|
|2681  |              dffs                                                                                 |rvdff_1196                                                                 |     1|
|2682  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way2_tagvalid_dup                               |rvdffs_947                                                                 |     1|
|2683  |              dffs                                                                                 |rvdff_1195                                                                 |     1|
|2684  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[31].ic_way3_tagvalid_dup                               |rvdffs_948                                                                 |     1|
|2685  |              dffs                                                                                 |rvdff_1194                                                                 |     1|
|2686  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way0_tagvalid_dup                                |rvdffs_949                                                                 |     1|
|2687  |              dffs                                                                                 |rvdff_1193                                                                 |     1|
|2688  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way1_tagvalid_dup                                |rvdffs_950                                                                 |     1|
|2689  |              dffs                                                                                 |rvdff_1192                                                                 |     1|
|2690  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way2_tagvalid_dup                                |rvdffs_951                                                                 |     1|
|2691  |              dffs                                                                                 |rvdff_1191                                                                 |     1|
|2692  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[3].ic_way3_tagvalid_dup                                |rvdffs_952                                                                 |     1|
|2693  |              dffs                                                                                 |rvdff_1190                                                                 |     1|
|2694  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way0_tagvalid_dup                                |rvdffs_953                                                                 |     1|
|2695  |              dffs                                                                                 |rvdff_1189                                                                 |     1|
|2696  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way1_tagvalid_dup                                |rvdffs_954                                                                 |     1|
|2697  |              dffs                                                                                 |rvdff_1188                                                                 |     1|
|2698  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way2_tagvalid_dup                                |rvdffs_955                                                                 |     1|
|2699  |              dffs                                                                                 |rvdff_1187                                                                 |     1|
|2700  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[4].ic_way3_tagvalid_dup                                |rvdffs_956                                                                 |     1|
|2701  |              dffs                                                                                 |rvdff_1186                                                                 |     1|
|2702  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way0_tagvalid_dup                                |rvdffs_957                                                                 |     1|
|2703  |              dffs                                                                                 |rvdff_1185                                                                 |     1|
|2704  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way1_tagvalid_dup                                |rvdffs_958                                                                 |     1|
|2705  |              dffs                                                                                 |rvdff_1184                                                                 |     1|
|2706  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way2_tagvalid_dup                                |rvdffs_959                                                                 |     1|
|2707  |              dffs                                                                                 |rvdff_1183                                                                 |     1|
|2708  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[5].ic_way3_tagvalid_dup                                |rvdffs_960                                                                 |     1|
|2709  |              dffs                                                                                 |rvdff_1182                                                                 |     1|
|2710  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way0_tagvalid_dup                                |rvdffs_961                                                                 |     1|
|2711  |              dffs                                                                                 |rvdff_1181                                                                 |     1|
|2712  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way1_tagvalid_dup                                |rvdffs_962                                                                 |     1|
|2713  |              dffs                                                                                 |rvdff_1180                                                                 |     1|
|2714  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way2_tagvalid_dup                                |rvdffs_963                                                                 |     1|
|2715  |              dffs                                                                                 |rvdff_1179                                                                 |     1|
|2716  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[6].ic_way3_tagvalid_dup                                |rvdffs_964                                                                 |     1|
|2717  |              dffs                                                                                 |rvdff_1178                                                                 |     1|
|2718  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way0_tagvalid_dup                                |rvdffs_965                                                                 |     1|
|2719  |              dffs                                                                                 |rvdff_1177                                                                 |     1|
|2720  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way1_tagvalid_dup                                |rvdffs_966                                                                 |     1|
|2721  |              dffs                                                                                 |rvdff_1176                                                                 |     1|
|2722  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way2_tagvalid_dup                                |rvdffs_967                                                                 |     1|
|2723  |              dffs                                                                                 |rvdff_1175                                                                 |     1|
|2724  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[7].ic_way3_tagvalid_dup                                |rvdffs_968                                                                 |     1|
|2725  |              dffs                                                                                 |rvdff_1174                                                                 |     1|
|2726  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way0_tagvalid_dup                                |rvdffs_969                                                                 |     1|
|2727  |              dffs                                                                                 |rvdff_1173                                                                 |     1|
|2728  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way1_tagvalid_dup                                |rvdffs_970                                                                 |     1|
|2729  |              dffs                                                                                 |rvdff_1172                                                                 |     1|
|2730  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way2_tagvalid_dup                                |rvdffs_971                                                                 |     1|
|2731  |              dffs                                                                                 |rvdff_1171                                                                 |     1|
|2732  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[8].ic_way3_tagvalid_dup                                |rvdffs_972                                                                 |     1|
|2733  |              dffs                                                                                 |rvdff_1170                                                                 |     1|
|2734  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way0_tagvalid_dup                                |rvdffs_973                                                                 |     1|
|2735  |              dffs                                                                                 |rvdff_1169                                                                 |     1|
|2736  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way1_tagvalid_dup                                |rvdffs_974                                                                 |     1|
|2737  |              dffs                                                                                 |rvdff_1168                                                                 |     1|
|2738  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way2_tagvalid_dup                                |rvdffs_975                                                                 |     1|
|2739  |              dffs                                                                                 |rvdff_1167                                                                 |     1|
|2740  |            \CLK_GRP_TAG_VALID[1].TAG_VALID[9].ic_way3_tagvalid_dup                                |rvdffs_976                                                                 |     1|
|2741  |              dffs                                                                                 |rvdff_1166                                                                 |     1|
|2742  |            \CLK_GRP_TAG_VALID[1].way0_status_cgc                                                  |rvclkhdr_977                                                               |     1|
|2743  |              rvclkhdr                                                                             |clockhdr_1165                                                              |     1|
|2744  |            \CLK_GRP_TAG_VALID[1].way1_status_cgc                                                  |rvclkhdr_978                                                               |     1|
|2745  |              rvclkhdr                                                                             |clockhdr_1164                                                              |     1|
|2746  |            \CLK_GRP_TAG_VALID[1].way2_status_cgc                                                  |rvclkhdr_979                                                               |     1|
|2747  |              rvclkhdr                                                                             |clockhdr_1163                                                              |     1|
|2748  |            \CLK_GRP_TAG_VALID[1].way3_status_cgc                                                  |rvclkhdr_980                                                               |     1|
|2749  |              rvclkhdr                                                                             |clockhdr_1162                                                              |     1|
|2750  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status                                     |rvdffs__parameterized1_981                                                 |     3|
|2751  |              dffs                                                                                 |rvdff__parameterized1_1161                                                 |     3|
|2752  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status                                     |rvdffs__parameterized1_982                                                 |     3|
|2753  |              dffs                                                                                 |rvdff__parameterized1_1160                                                 |     3|
|2754  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status                                     |rvdffs__parameterized1_983                                                 |     3|
|2755  |              dffs                                                                                 |rvdff__parameterized1_1159                                                 |     3|
|2756  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status                                     |rvdffs__parameterized1_984                                                 |     3|
|2757  |              dffs                                                                                 |rvdff__parameterized1_1158                                                 |     3|
|2758  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status                                     |rvdffs__parameterized1_985                                                 |     3|
|2759  |              dffs                                                                                 |rvdff__parameterized1_1157                                                 |     3|
|2760  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[5].ic_way_status                                     |rvdffs__parameterized1_986                                                 |     3|
|2761  |              dffs                                                                                 |rvdff__parameterized1_1156                                                 |     3|
|2762  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[6].ic_way_status                                     |rvdffs__parameterized1_987                                                 |     3|
|2763  |              dffs                                                                                 |rvdff__parameterized1_1155                                                 |     3|
|2764  |            \CLK_GRP_WAY_STATUS[0].WAY_STATUS[7].ic_way_status                                     |rvdffs__parameterized1_988                                                 |     3|
|2765  |              dffs                                                                                 |rvdff__parameterized1_1154                                                 |     3|
|2766  |            \CLK_GRP_WAY_STATUS[0].way_status_cgc                                                  |rvclkhdr_989                                                               |     1|
|2767  |              rvclkhdr                                                                             |clockhdr_1153                                                              |     1|
|2768  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status                                     |rvdffs__parameterized1_990                                                 |     3|
|2769  |              dffs                                                                                 |rvdff__parameterized1_1152                                                 |     3|
|2770  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status                                     |rvdffs__parameterized1_991                                                 |     3|
|2771  |              dffs                                                                                 |rvdff__parameterized1_1151                                                 |     3|
|2772  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status                                     |rvdffs__parameterized1_992                                                 |     3|
|2773  |              dffs                                                                                 |rvdff__parameterized1_1150                                                 |     3|
|2774  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status                                     |rvdffs__parameterized1_993                                                 |     3|
|2775  |              dffs                                                                                 |rvdff__parameterized1_1149                                                 |     3|
|2776  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status                                     |rvdffs__parameterized1_994                                                 |     3|
|2777  |              dffs                                                                                 |rvdff__parameterized1_1148                                                 |     3|
|2778  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[5].ic_way_status                                     |rvdffs__parameterized1_995                                                 |     3|
|2779  |              dffs                                                                                 |rvdff__parameterized1_1147                                                 |     3|
|2780  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[6].ic_way_status                                     |rvdffs__parameterized1_996                                                 |     3|
|2781  |              dffs                                                                                 |rvdff__parameterized1_1146                                                 |     3|
|2782  |            \CLK_GRP_WAY_STATUS[1].WAY_STATUS[7].ic_way_status                                     |rvdffs__parameterized1_997                                                 |     3|
|2783  |              dffs                                                                                 |rvdff__parameterized1_1145                                                 |     3|
|2784  |            \CLK_GRP_WAY_STATUS[1].way_status_cgc                                                  |rvclkhdr_998                                                               |     1|
|2785  |              rvclkhdr                                                                             |clockhdr_1144                                                              |     1|
|2786  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status                                     |rvdffs__parameterized1_999                                                 |     3|
|2787  |              dffs                                                                                 |rvdff__parameterized1_1143                                                 |     3|
|2788  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status                                     |rvdffs__parameterized1_1000                                                |     3|
|2789  |              dffs                                                                                 |rvdff__parameterized1_1142                                                 |     3|
|2790  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status                                     |rvdffs__parameterized1_1001                                                |     3|
|2791  |              dffs                                                                                 |rvdff__parameterized1_1141                                                 |     3|
|2792  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status                                     |rvdffs__parameterized1_1002                                                |     3|
|2793  |              dffs                                                                                 |rvdff__parameterized1_1140                                                 |     3|
|2794  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status                                     |rvdffs__parameterized1_1003                                                |     3|
|2795  |              dffs                                                                                 |rvdff__parameterized1_1139                                                 |     3|
|2796  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[5].ic_way_status                                     |rvdffs__parameterized1_1004                                                |     3|
|2797  |              dffs                                                                                 |rvdff__parameterized1_1138                                                 |     3|
|2798  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[6].ic_way_status                                     |rvdffs__parameterized1_1005                                                |     3|
|2799  |              dffs                                                                                 |rvdff__parameterized1_1137                                                 |     3|
|2800  |            \CLK_GRP_WAY_STATUS[2].WAY_STATUS[7].ic_way_status                                     |rvdffs__parameterized1_1006                                                |     3|
|2801  |              dffs                                                                                 |rvdff__parameterized1_1136                                                 |     3|
|2802  |            \CLK_GRP_WAY_STATUS[2].way_status_cgc                                                  |rvclkhdr_1007                                                              |     1|
|2803  |              rvclkhdr                                                                             |clockhdr_1135                                                              |     1|
|2804  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status                                     |rvdffs__parameterized1_1008                                                |     3|
|2805  |              dffs                                                                                 |rvdff__parameterized1_1134                                                 |     3|
|2806  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status                                     |rvdffs__parameterized1_1009                                                |     3|
|2807  |              dffs                                                                                 |rvdff__parameterized1_1133                                                 |     3|
|2808  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status                                     |rvdffs__parameterized1_1010                                                |     3|
|2809  |              dffs                                                                                 |rvdff__parameterized1_1132                                                 |     3|
|2810  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status                                     |rvdffs__parameterized1_1011                                                |     3|
|2811  |              dffs                                                                                 |rvdff__parameterized1_1131                                                 |     3|
|2812  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status                                     |rvdffs__parameterized1_1012                                                |     3|
|2813  |              dffs                                                                                 |rvdff__parameterized1_1130                                                 |     3|
|2814  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[5].ic_way_status                                     |rvdffs__parameterized1_1013                                                |     3|
|2815  |              dffs                                                                                 |rvdff__parameterized1_1129                                                 |     3|
|2816  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[6].ic_way_status                                     |rvdffs__parameterized1_1014                                                |     3|
|2817  |              dffs                                                                                 |rvdff__parameterized1_1128                                                 |     3|
|2818  |            \CLK_GRP_WAY_STATUS[3].WAY_STATUS[7].ic_way_status                                     |rvdffs__parameterized1_1015                                                |     3|
|2819  |              dffs                                                                                 |rvdff__parameterized1_1127                                                 |     3|
|2820  |            \CLK_GRP_WAY_STATUS[3].way_status_cgc                                                  |rvclkhdr_1016                                                              |     1|
|2821  |              rvclkhdr                                                                             |clockhdr_1126                                                              |     1|
|2822  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status                                     |rvdffs__parameterized1_1017                                                |     3|
|2823  |              dffs                                                                                 |rvdff__parameterized1_1125                                                 |     3|
|2824  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status                                     |rvdffs__parameterized1_1018                                                |     3|
|2825  |              dffs                                                                                 |rvdff__parameterized1_1124                                                 |     3|
|2826  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status                                     |rvdffs__parameterized1_1019                                                |     3|
|2827  |              dffs                                                                                 |rvdff__parameterized1_1123                                                 |     3|
|2828  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status                                     |rvdffs__parameterized1_1020                                                |     3|
|2829  |              dffs                                                                                 |rvdff__parameterized1_1122                                                 |     3|
|2830  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status                                     |rvdffs__parameterized1_1021                                                |     3|
|2831  |              dffs                                                                                 |rvdff__parameterized1_1121                                                 |     3|
|2832  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[5].ic_way_status                                     |rvdffs__parameterized1_1022                                                |     3|
|2833  |              dffs                                                                                 |rvdff__parameterized1_1120                                                 |     3|
|2834  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[6].ic_way_status                                     |rvdffs__parameterized1_1023                                                |     3|
|2835  |              dffs                                                                                 |rvdff__parameterized1_1119                                                 |     3|
|2836  |            \CLK_GRP_WAY_STATUS[4].WAY_STATUS[7].ic_way_status                                     |rvdffs__parameterized1_1024                                                |     3|
|2837  |              dffs                                                                                 |rvdff__parameterized1_1118                                                 |     3|
|2838  |            \CLK_GRP_WAY_STATUS[4].way_status_cgc                                                  |rvclkhdr_1025                                                              |     1|
|2839  |              rvclkhdr                                                                             |clockhdr_1117                                                              |     1|
|2840  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status                                     |rvdffs__parameterized1_1026                                                |     3|
|2841  |              dffs                                                                                 |rvdff__parameterized1_1116                                                 |     3|
|2842  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status                                     |rvdffs__parameterized1_1027                                                |     3|
|2843  |              dffs                                                                                 |rvdff__parameterized1_1115                                                 |     3|
|2844  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status                                     |rvdffs__parameterized1_1028                                                |     3|
|2845  |              dffs                                                                                 |rvdff__parameterized1_1114                                                 |     3|
|2846  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status                                     |rvdffs__parameterized1_1029                                                |     3|
|2847  |              dffs                                                                                 |rvdff__parameterized1_1113                                                 |     3|
|2848  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status                                     |rvdffs__parameterized1_1030                                                |     3|
|2849  |              dffs                                                                                 |rvdff__parameterized1_1112                                                 |     3|
|2850  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[5].ic_way_status                                     |rvdffs__parameterized1_1031                                                |     3|
|2851  |              dffs                                                                                 |rvdff__parameterized1_1111                                                 |     3|
|2852  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[6].ic_way_status                                     |rvdffs__parameterized1_1032                                                |     3|
|2853  |              dffs                                                                                 |rvdff__parameterized1_1110                                                 |     3|
|2854  |            \CLK_GRP_WAY_STATUS[5].WAY_STATUS[7].ic_way_status                                     |rvdffs__parameterized1_1033                                                |     3|
|2855  |              dffs                                                                                 |rvdff__parameterized1_1109                                                 |     3|
|2856  |            \CLK_GRP_WAY_STATUS[5].way_status_cgc                                                  |rvclkhdr_1034                                                              |     1|
|2857  |              rvclkhdr                                                                             |clockhdr_1108                                                              |     1|
|2858  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status                                     |rvdffs__parameterized1_1035                                                |     3|
|2859  |              dffs                                                                                 |rvdff__parameterized1_1107                                                 |     3|
|2860  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status                                     |rvdffs__parameterized1_1036                                                |     3|
|2861  |              dffs                                                                                 |rvdff__parameterized1_1106                                                 |     3|
|2862  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status                                     |rvdffs__parameterized1_1037                                                |     3|
|2863  |              dffs                                                                                 |rvdff__parameterized1_1105                                                 |     3|
|2864  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status                                     |rvdffs__parameterized1_1038                                                |     3|
|2865  |              dffs                                                                                 |rvdff__parameterized1_1104                                                 |     3|
|2866  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status                                     |rvdffs__parameterized1_1039                                                |     3|
|2867  |              dffs                                                                                 |rvdff__parameterized1_1103                                                 |     3|
|2868  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[5].ic_way_status                                     |rvdffs__parameterized1_1040                                                |     3|
|2869  |              dffs                                                                                 |rvdff__parameterized1_1102                                                 |     3|
|2870  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[6].ic_way_status                                     |rvdffs__parameterized1_1041                                                |     3|
|2871  |              dffs                                                                                 |rvdff__parameterized1_1101                                                 |     3|
|2872  |            \CLK_GRP_WAY_STATUS[6].WAY_STATUS[7].ic_way_status                                     |rvdffs__parameterized1_1042                                                |     3|
|2873  |              dffs                                                                                 |rvdff__parameterized1_1100                                                 |     3|
|2874  |            \CLK_GRP_WAY_STATUS[6].way_status_cgc                                                  |rvclkhdr_1043                                                              |     1|
|2875  |              rvclkhdr                                                                             |clockhdr_1099                                                              |     1|
|2876  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status                                     |rvdffs__parameterized1_1044                                                |     3|
|2877  |              dffs                                                                                 |rvdff__parameterized1_1098                                                 |     3|
|2878  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status                                     |rvdffs__parameterized1_1045                                                |     3|
|2879  |              dffs                                                                                 |rvdff__parameterized1_1097                                                 |     3|
|2880  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status                                     |rvdffs__parameterized1_1046                                                |     3|
|2881  |              dffs                                                                                 |rvdff__parameterized1_1096                                                 |     3|
|2882  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status                                     |rvdffs__parameterized1_1047                                                |     3|
|2883  |              dffs                                                                                 |rvdff__parameterized1_1095                                                 |     3|
|2884  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status                                     |rvdffs__parameterized1_1048                                                |     3|
|2885  |              dffs                                                                                 |rvdff__parameterized1_1094                                                 |     3|
|2886  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[5].ic_way_status                                     |rvdffs__parameterized1_1049                                                |     3|
|2887  |              dffs                                                                                 |rvdff__parameterized1_1093                                                 |     3|
|2888  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[6].ic_way_status                                     |rvdffs__parameterized1_1050                                                |     3|
|2889  |              dffs                                                                                 |rvdff__parameterized1_1092                                                 |     3|
|2890  |            \CLK_GRP_WAY_STATUS[7].WAY_STATUS[7].ic_way_status                                     |rvdffs__parameterized1_1051                                                |     3|
|2891  |              dffs                                                                                 |rvdff__parameterized1_1091                                                 |     3|
|2892  |            \CLK_GRP_WAY_STATUS[7].way_status_cgc                                                  |rvclkhdr_1052                                                              |     1|
|2893  |              rvclkhdr                                                                             |clockhdr_1090                                                              |     1|
|2894  |            act_miss_ff                                                                            |rvdff_1053                                                                 |     1|
|2895  |            axi_cmd_beat_ff                                                                        |rvdff__parameterized1_1054                                                 |     5|
|2896  |            axi_cmd_ff                                                                             |rvdff_1055                                                                 |     1|
|2897  |            axi_cmd_req_ff                                                                         |rvdff_1056                                                                 |     1|
|2898  |            axi_ic_req_ff2                                                                         |rvdff_1057                                                                 |     1|
|2899  |            axi_mb_beat_count_ff                                                                   |rvdff__parameterized1_1058                                                 |     7|
|2900  |            axi_rdy_ff                                                                             |rvdff_1059                                                                 |     1|
|2901  |            axi_rsp_vld_ff                                                                         |rvdff_1060                                                                 |     1|
|2902  |            debug_c1_cgc                                                                           |rvclkhdr_1061                                                              |     1|
|2903  |              rvclkhdr                                                                             |clockhdr_1089                                                              |     1|
|2904  |            debug_data_c1_cgc                                                                      |rvclkhdr_1062                                                              |     1|
|2905  |              rvclkhdr                                                                             |clockhdr_1088                                                              |     1|
|2906  |            fetch_f1_f2_c1_cgc                                                                     |rvclkhdr_1063                                                              |     1|
|2907  |              rvclkhdr                                                                             |clockhdr_1087                                                              |     1|
|2908  |            fetch_req_f2_ff                                                                        |rvdff_1064                                                                 |     2|
|2909  |            flush_final_ff                                                                         |rvdff_1065                                                                 |     1|
|2910  |            ic_index_q                                                                             |rvdff__parameterized16                                                     |     6|
|2911  |            ifu_debug_data_ff                                                                      |rvdff__parameterized18                                                     |    34|
|2912  |            ifu_debug_rd_en_ff                                                                     |rvdff_1066                                                                 |     1|
|2913  |            ifu_debug_sel_ff                                                                       |rvdff__parameterized11                                                     |    59|
|2914  |            ifu_debug_valid_ff                                                                     |rvdff_1067                                                                 |     2|
|2915  |            ifu_fetch_addr_f2_ff                                                                   |rvdff__parameterized6                                                      |    15|
|2916  |            ifu_pmu_sigs_ff                                                                        |rvdff__parameterized0                                                      |     4|
|2917  |            imb_f2_ff                                                                              |rvdff__parameterized6_1068                                                 |    59|
|2918  |            mb_rep_wayf2_ff                                                                        |rvdff__parameterized1_1069                                                 |     3|
|2919  |            mb_tagv_ff                                                                             |rvdff__parameterized3_1070                                                 |    20|
|2920  |            miss_state_ff                                                                          |rvdffs__parameterized1_1071                                                |    63|
|2921  |              dffs                                                                                 |rvdff__parameterized1_1086                                                 |    63|
|2922  |            perr_dat_ff                                                                            |rvdffs__parameterized5                                                     |    44|
|2923  |              dffs                                                                                 |rvdff__parameterized16_1085                                                |    44|
|2924  |            perr_err_ff                                                                            |rvdff_1072                                                                 |     1|
|2925  |            perr_state_ff                                                                          |rvdffs__parameterized1_1073                                                |   395|
|2926  |              dffs                                                                                 |rvdff__parameterized1_1084                                                 |   395|
|2927  |            reset_all_tag_ff                                                                       |rvdff_1074                                                                 |     1|
|2928  |            reset_ic_f                                                                             |rvdff_1075                                                                 |     1|
|2929  |            sel_mb_addr_flop                                                                       |rvdff_1076                                                                 |     1|
|2930  |            status_data_ff                                                                         |rvdff__parameterized1_1077                                                 |     3|
|2931  |            status_wr_addr_ff                                                                      |rvdff__parameterized17                                                     |   206|
|2932  |            status_wren_ff                                                                         |rvdff_1078                                                                 |     3|
|2933  |            tag_addr_ff                                                                            |rvdff__parameterized17_1079                                                |   195|
|2934  |            tag_v_ff                                                                               |rvdff_1080                                                                 |     1|
|2935  |            tag_v_we_ff                                                                            |rvdff__parameterized3_1081                                                 |     8|
|2936  |            unc_miss_ff                                                                            |rvdff_1082                                                                 |     3|
|2937  |            uncache_ff                                                                             |rvdff_1083                                                                 |     1|
|2938  |        ifu_axi4_to_ahb                                                                            |axi4_to_ahb__parameterized1                                                |     6|
|2939  |          buf_state_ff                                                                             |rvdffsc__parameterized1_715                                                |     6|
|2940  |            dffsc                                                                                  |rvdff__parameterized1_716                                                  |     4|
|2941  |        lsu                                                                                        |lsu                                                                        | 11584|
|2942  |          bus_intf                                                                                 |lsu_bus_intf                                                               |  5179|
|2943  |            bus_buffer                                                                             |lsu_bus_buffer                                                             |  5091|
|2944  |              dec_nonblock_load_freeze_dc3ff                                                       |rvdff_374                                                                  |     1|
|2945  |              \genblk9[0].buf_addrff                                                               |rvdffe_375                                                                 |   103|
|2946  |                \genblock.clkhdr                                                                   |rvclkhdr_712                                                               |     1|
|2947  |                  rvclkhdr                                                                         |clockhdr_714                                                               |     1|
|2948  |                \genblock.dff                                                                      |rvdff__parameterized2_713                                                  |   102|
|2949  |              \genblk9[0].buf_ageff                                                                |rvdff__parameterized14_376                                                 |    26|
|2950  |              \genblk9[0].buf_byteenff                                                             |rvdffs__parameterized3_377                                                 |     4|
|2951  |                dffs                                                                               |rvdff__parameterized3_711                                                  |     4|
|2952  |              \genblk9[0].buf_dataff                                                               |rvdffe_378                                                                 |    97|
|2953  |                \genblock.clkhdr                                                                   |rvclkhdr_708                                                               |     1|
|2954  |                  rvclkhdr                                                                         |clockhdr_710                                                               |     1|
|2955  |                \genblock.dff                                                                      |rvdff__parameterized2_709                                                  |    96|
|2956  |              \genblk9[0].buf_dualff                                                               |rvdffs_379                                                                 |     2|
|2957  |                dffs                                                                               |rvdff_707                                                                  |     2|
|2958  |              \genblk9[0].buf_dualhiff                                                             |rvdffs_380                                                                 |     2|
|2959  |                dffs                                                                               |rvdff_706                                                                  |     2|
|2960  |              \genblk9[0].buf_dualtagff                                                            |rvdffs__parameterized1_381                                                 |     7|
|2961  |                dffs                                                                               |rvdff__parameterized1_705                                                  |     7|
|2962  |              \genblk9[0].buf_nbff                                                                 |rvdffs_382                                                                 |    54|
|2963  |                dffs                                                                               |rvdff_704                                                                  |    54|
|2964  |              \genblk9[0].buf_nomergeff                                                            |rvdffs_383                                                                 |     1|
|2965  |                dffs                                                                               |rvdff_703                                                                  |     1|
|2966  |              \genblk9[0].buf_samedwff                                                             |rvdffs_384                                                                 |     1|
|2967  |                dffs                                                                               |rvdff_702                                                                  |     1|
|2968  |              \genblk9[0].buf_sideeffectff                                                         |rvdffs_385                                                                 |     2|
|2969  |                dffs                                                                               |rvdff_701                                                                  |     2|
|2970  |              \genblk9[0].buf_state_ff                                                             |rvdffs__parameterized1_386                                                 |   166|
|2971  |                dffs                                                                               |rvdff__parameterized1_700                                                  |   166|
|2972  |              \genblk9[0].buf_szff                                                                 |rvdffs__parameterized4_387                                                 |     4|
|2973  |                dffs                                                                               |rvdff__parameterized4_699                                                  |     4|
|2974  |              \genblk9[0].buf_unsignff                                                             |rvdffs_388                                                                 |     2|
|2975  |                dffs                                                                               |rvdff_698                                                                  |     2|
|2976  |              \genblk9[0].buf_writeff                                                              |rvdffs_389                                                                 |     2|
|2977  |                dffs                                                                               |rvdff_697                                                                  |     2|
|2978  |              \genblk9[1].buf_addrff                                                               |rvdffe_390                                                                 |    75|
|2979  |                \genblock.clkhdr                                                                   |rvclkhdr_694                                                               |     1|
|2980  |                  rvclkhdr                                                                         |clockhdr_696                                                               |     1|
|2981  |                \genblock.dff                                                                      |rvdff__parameterized2_695                                                  |    74|
|2982  |              \genblk9[1].buf_ageff                                                                |rvdff__parameterized14_391                                                 |    21|
|2983  |              \genblk9[1].buf_byteenff                                                             |rvdffs__parameterized3_392                                                 |     4|
|2984  |                dffs                                                                               |rvdff__parameterized3_693                                                  |     4|
|2985  |              \genblk9[1].buf_dataff                                                               |rvdffe_393                                                                 |    77|
|2986  |                \genblock.clkhdr                                                                   |rvclkhdr_690                                                               |     1|
|2987  |                  rvclkhdr                                                                         |clockhdr_692                                                               |     1|
|2988  |                \genblock.dff                                                                      |rvdff__parameterized2_691                                                  |    76|
|2989  |              \genblk9[1].buf_dualff                                                               |rvdffs_394                                                                 |     1|
|2990  |                dffs                                                                               |rvdff_689                                                                  |     1|
|2991  |              \genblk9[1].buf_dualhiff                                                             |rvdffs_395                                                                 |     1|
|2992  |                dffs                                                                               |rvdff_688                                                                  |     1|
|2993  |              \genblk9[1].buf_dualtagff                                                            |rvdffs__parameterized1_396                                                 |    90|
|2994  |                dffs                                                                               |rvdff__parameterized1_687                                                  |    90|
|2995  |              \genblk9[1].buf_nbff                                                                 |rvdffs_397                                                                 |     1|
|2996  |                dffs                                                                               |rvdff_686                                                                  |     1|
|2997  |              \genblk9[1].buf_nomergeff                                                            |rvdffs_398                                                                 |     1|
|2998  |                dffs                                                                               |rvdff_685                                                                  |     1|
|2999  |              \genblk9[1].buf_samedwff                                                             |rvdffs_399                                                                 |     1|
|3000  |                dffs                                                                               |rvdff_684                                                                  |     1|
|3001  |              \genblk9[1].buf_sideeffectff                                                         |rvdffs_400                                                                 |     1|
|3002  |                dffs                                                                               |rvdff_683                                                                  |     1|
|3003  |              \genblk9[1].buf_state_ff                                                             |rvdffs__parameterized1_401                                                 |   154|
|3004  |                dffs                                                                               |rvdff__parameterized1_682                                                  |   154|
|3005  |              \genblk9[1].buf_szff                                                                 |rvdffs__parameterized4_402                                                 |     2|
|3006  |                dffs                                                                               |rvdff__parameterized4_681                                                  |     2|
|3007  |              \genblk9[1].buf_unsignff                                                             |rvdffs_403                                                                 |     1|
|3008  |                dffs                                                                               |rvdff_680                                                                  |     1|
|3009  |              \genblk9[1].buf_writeff                                                              |rvdffs_404                                                                 |     1|
|3010  |                dffs                                                                               |rvdff_679                                                                  |     1|
|3011  |              \genblk9[2].buf_addrff                                                               |rvdffe_405                                                                 |    75|
|3012  |                \genblock.clkhdr                                                                   |rvclkhdr_676                                                               |     1|
|3013  |                  rvclkhdr                                                                         |clockhdr_678                                                               |     1|
|3014  |                \genblock.dff                                                                      |rvdff__parameterized2_677                                                  |    74|
|3015  |              \genblk9[2].buf_ageff                                                                |rvdff__parameterized14_406                                                 |    24|
|3016  |              \genblk9[2].buf_byteenff                                                             |rvdffs__parameterized3_407                                                 |     8|
|3017  |                dffs                                                                               |rvdff__parameterized3_675                                                  |     8|
|3018  |              \genblk9[2].buf_dataff                                                               |rvdffe_408                                                                 |   176|
|3019  |                \genblock.clkhdr                                                                   |rvclkhdr_672                                                               |     1|
|3020  |                  rvclkhdr                                                                         |clockhdr_674                                                               |     1|
|3021  |                \genblock.dff                                                                      |rvdff__parameterized2_673                                                  |   175|
|3022  |              \genblk9[2].buf_dualff                                                               |rvdffs_409                                                                 |     2|
|3023  |                dffs                                                                               |rvdff_671                                                                  |     2|
|3024  |              \genblk9[2].buf_dualhiff                                                             |rvdffs_410                                                                 |     1|
|3025  |                dffs                                                                               |rvdff_670                                                                  |     1|
|3026  |              \genblk9[2].buf_dualtagff                                                            |rvdffs__parameterized1_411                                                 |    11|
|3027  |                dffs                                                                               |rvdff__parameterized1_669                                                  |    11|
|3028  |              \genblk9[2].buf_nbff                                                                 |rvdffs_412                                                                 |     1|
|3029  |                dffs                                                                               |rvdff_668                                                                  |     1|
|3030  |              \genblk9[2].buf_nomergeff                                                            |rvdffs_413                                                                 |     1|
|3031  |                dffs                                                                               |rvdff_667                                                                  |     1|
|3032  |              \genblk9[2].buf_samedwff                                                             |rvdffs_414                                                                 |     1|
|3033  |                dffs                                                                               |rvdff_666                                                                  |     1|
|3034  |              \genblk9[2].buf_sideeffectff                                                         |rvdffs_415                                                                 |     1|
|3035  |                dffs                                                                               |rvdff_665                                                                  |     1|
|3036  |              \genblk9[2].buf_state_ff                                                             |rvdffs__parameterized1_416                                                 |   130|
|3037  |                dffs                                                                               |rvdff__parameterized1_664                                                  |   130|
|3038  |              \genblk9[2].buf_szff                                                                 |rvdffs__parameterized4_417                                                 |     2|
|3039  |                dffs                                                                               |rvdff__parameterized4_663                                                  |     2|
|3040  |              \genblk9[2].buf_unsignff                                                             |rvdffs_418                                                                 |     1|
|3041  |                dffs                                                                               |rvdff_662                                                                  |     1|
|3042  |              \genblk9[2].buf_writeff                                                              |rvdffs_419                                                                 |     1|
|3043  |                dffs                                                                               |rvdff_661                                                                  |     1|
|3044  |              \genblk9[3].buf_addrff                                                               |rvdffe_420                                                                 |    73|
|3045  |                \genblock.clkhdr                                                                   |rvclkhdr_658                                                               |     1|
|3046  |                  rvclkhdr                                                                         |clockhdr_660                                                               |     1|
|3047  |                \genblock.dff                                                                      |rvdff__parameterized2_659                                                  |    72|
|3048  |              \genblk9[3].buf_ageff                                                                |rvdff__parameterized14_421                                                 |    40|
|3049  |              \genblk9[3].buf_byteenff                                                             |rvdffs__parameterized3_422                                                 |     4|
|3050  |                dffs                                                                               |rvdff__parameterized3_657                                                  |     4|
|3051  |              \genblk9[3].buf_dataff                                                               |rvdffe_423                                                                 |    40|
|3052  |                \genblock.clkhdr                                                                   |rvclkhdr_654                                                               |     1|
|3053  |                  rvclkhdr                                                                         |clockhdr_656                                                               |     1|
|3054  |                \genblock.dff                                                                      |rvdff__parameterized2_655                                                  |    39|
|3055  |              \genblk9[3].buf_dualff                                                               |rvdffs_424                                                                 |     2|
|3056  |                dffs                                                                               |rvdff_653                                                                  |     2|
|3057  |              \genblk9[3].buf_dualhiff                                                             |rvdffs_425                                                                 |     1|
|3058  |                dffs                                                                               |rvdff_652                                                                  |     1|
|3059  |              \genblk9[3].buf_dualtagff                                                            |rvdffs__parameterized1_426                                                 |    62|
|3060  |                dffs                                                                               |rvdff__parameterized1_651                                                  |    62|
|3061  |              \genblk9[3].buf_nbff                                                                 |rvdffs_427                                                                 |     1|
|3062  |                dffs                                                                               |rvdff_650                                                                  |     1|
|3063  |              \genblk9[3].buf_nomergeff                                                            |rvdffs_428                                                                 |     1|
|3064  |                dffs                                                                               |rvdff_649                                                                  |     1|
|3065  |              \genblk9[3].buf_samedwff                                                             |rvdffs_429                                                                 |     1|
|3066  |                dffs                                                                               |rvdff_648                                                                  |     1|
|3067  |              \genblk9[3].buf_sideeffectff                                                         |rvdffs_430                                                                 |     1|
|3068  |                dffs                                                                               |rvdff_647                                                                  |     1|
|3069  |              \genblk9[3].buf_state_ff                                                             |rvdffs__parameterized1_431                                                 |   193|
|3070  |                dffs                                                                               |rvdff__parameterized1_646                                                  |   193|
|3071  |              \genblk9[3].buf_szff                                                                 |rvdffs__parameterized4_432                                                 |     2|
|3072  |                dffs                                                                               |rvdff__parameterized4_645                                                  |     2|
|3073  |              \genblk9[3].buf_unsignff                                                             |rvdffs_433                                                                 |     1|
|3074  |                dffs                                                                               |rvdff_644                                                                  |     1|
|3075  |              \genblk9[3].buf_writeff                                                              |rvdffs_434                                                                 |     1|
|3076  |                dffs                                                                               |rvdff_643                                                                  |     1|
|3077  |              \genblk9[4].buf_addrff                                                               |rvdffe_435                                                                 |   104|
|3078  |                \genblock.clkhdr                                                                   |rvclkhdr_640                                                               |     1|
|3079  |                  rvclkhdr                                                                         |clockhdr_642                                                               |     1|
|3080  |                \genblock.dff                                                                      |rvdff__parameterized2_641                                                  |   103|
|3081  |              \genblk9[4].buf_ageff                                                                |rvdff__parameterized14_436                                                 |    39|
|3082  |              \genblk9[4].buf_byteenff                                                             |rvdffs__parameterized3_437                                                 |     4|
|3083  |                dffs                                                                               |rvdff__parameterized3_639                                                  |     4|
|3084  |              \genblk9[4].buf_dataff                                                               |rvdffe_438                                                                 |   111|
|3085  |                \genblock.clkhdr                                                                   |rvclkhdr_636                                                               |     1|
|3086  |                  rvclkhdr                                                                         |clockhdr_638                                                               |     1|
|3087  |                \genblock.dff                                                                      |rvdff__parameterized2_637                                                  |   110|
|3088  |              \genblk9[4].buf_dualff                                                               |rvdffs_439                                                                 |     4|
|3089  |                dffs                                                                               |rvdff_635                                                                  |     4|
|3090  |              \genblk9[4].buf_dualhiff                                                             |rvdffs_440                                                                 |    35|
|3091  |                dffs                                                                               |rvdff_634                                                                  |    35|
|3092  |              \genblk9[4].buf_dualtagff                                                            |rvdffs__parameterized1_441                                                 |    42|
|3093  |                dffs                                                                               |rvdff__parameterized1_633                                                  |    42|
|3094  |              \genblk9[4].buf_nbff                                                                 |rvdffs_442                                                                 |     1|
|3095  |                dffs                                                                               |rvdff_632                                                                  |     1|
|3096  |              \genblk9[4].buf_nomergeff                                                            |rvdffs_443                                                                 |     2|
|3097  |                dffs                                                                               |rvdff_631                                                                  |     2|
|3098  |              \genblk9[4].buf_samedwff                                                             |rvdffs_444                                                                 |     1|
|3099  |                dffs                                                                               |rvdff_630                                                                  |     1|
|3100  |              \genblk9[4].buf_sideeffectff                                                         |rvdffs_445                                                                 |     2|
|3101  |                dffs                                                                               |rvdff_629                                                                  |     2|
|3102  |              \genblk9[4].buf_state_ff                                                             |rvdffs__parameterized1_446                                                 |   325|
|3103  |                dffs                                                                               |rvdff__parameterized1_628                                                  |   325|
|3104  |              \genblk9[4].buf_szff                                                                 |rvdffs__parameterized4_447                                                 |     4|
|3105  |                dffs                                                                               |rvdff__parameterized4_627                                                  |     4|
|3106  |              \genblk9[4].buf_unsignff                                                             |rvdffs_448                                                                 |     2|
|3107  |                dffs                                                                               |rvdff_626                                                                  |     2|
|3108  |              \genblk9[4].buf_writeff                                                              |rvdffs_449                                                                 |     4|
|3109  |                dffs                                                                               |rvdff_625                                                                  |     4|
|3110  |              \genblk9[5].buf_addrff                                                               |rvdffe_450                                                                 |    76|
|3111  |                \genblock.clkhdr                                                                   |rvclkhdr_622                                                               |     1|
|3112  |                  rvclkhdr                                                                         |clockhdr_624                                                               |     1|
|3113  |                \genblock.dff                                                                      |rvdff__parameterized2_623                                                  |    75|
|3114  |              \genblk9[5].buf_ageff                                                                |rvdff__parameterized14_451                                                 |    38|
|3115  |              \genblk9[5].buf_byteenff                                                             |rvdffs__parameterized3_452                                                 |     4|
|3116  |                dffs                                                                               |rvdff__parameterized3_621                                                  |     4|
|3117  |              \genblk9[5].buf_dataff                                                               |rvdffe_453                                                                 |    89|
|3118  |                \genblock.clkhdr                                                                   |rvclkhdr_618                                                               |     1|
|3119  |                  rvclkhdr                                                                         |clockhdr_620                                                               |     1|
|3120  |                \genblock.dff                                                                      |rvdff__parameterized2_619                                                  |    88|
|3121  |              \genblk9[5].buf_dualff                                                               |rvdffs_454                                                                 |     2|
|3122  |                dffs                                                                               |rvdff_617                                                                  |     2|
|3123  |              \genblk9[5].buf_dualhiff                                                             |rvdffs_455                                                                 |     1|
|3124  |                dffs                                                                               |rvdff_616                                                                  |     1|
|3125  |              \genblk9[5].buf_dualtagff                                                            |rvdffs__parameterized1_456                                                 |    10|
|3126  |                dffs                                                                               |rvdff__parameterized1_615                                                  |    10|
|3127  |              \genblk9[5].buf_nbff                                                                 |rvdffs_457                                                                 |     1|
|3128  |                dffs                                                                               |rvdff_614                                                                  |     1|
|3129  |              \genblk9[5].buf_nomergeff                                                            |rvdffs_458                                                                 |     1|
|3130  |                dffs                                                                               |rvdff_613                                                                  |     1|
|3131  |              \genblk9[5].buf_samedwff                                                             |rvdffs_459                                                                 |     1|
|3132  |                dffs                                                                               |rvdff_612                                                                  |     1|
|3133  |              \genblk9[5].buf_sideeffectff                                                         |rvdffs_460                                                                 |     1|
|3134  |                dffs                                                                               |rvdff_611                                                                  |     1|
|3135  |              \genblk9[5].buf_state_ff                                                             |rvdffs__parameterized1_461                                                 |   164|
|3136  |                dffs                                                                               |rvdff__parameterized1_610                                                  |   164|
|3137  |              \genblk9[5].buf_szff                                                                 |rvdffs__parameterized4_462                                                 |     2|
|3138  |                dffs                                                                               |rvdff__parameterized4_609                                                  |     2|
|3139  |              \genblk9[5].buf_unsignff                                                             |rvdffs_463                                                                 |     1|
|3140  |                dffs                                                                               |rvdff_608                                                                  |     1|
|3141  |              \genblk9[5].buf_writeff                                                              |rvdffs_464                                                                 |     1|
|3142  |                dffs                                                                               |rvdff_607                                                                  |     1|
|3143  |              \genblk9[6].buf_addrff                                                               |rvdffe_465                                                                 |    73|
|3144  |                \genblock.clkhdr                                                                   |rvclkhdr_604                                                               |     1|
|3145  |                  rvclkhdr                                                                         |clockhdr_606                                                               |     1|
|3146  |                \genblock.dff                                                                      |rvdff__parameterized2_605                                                  |    72|
|3147  |              \genblk9[6].buf_ageff                                                                |rvdff__parameterized14_466                                                 |    38|
|3148  |              \genblk9[6].buf_byteenff                                                             |rvdffs__parameterized3_467                                                 |     8|
|3149  |                dffs                                                                               |rvdff__parameterized3_603                                                  |     8|
|3150  |              \genblk9[6].buf_dataff                                                               |rvdffe_468                                                                 |   107|
|3151  |                \genblock.clkhdr                                                                   |rvclkhdr_600                                                               |     1|
|3152  |                  rvclkhdr                                                                         |clockhdr_602                                                               |     1|
|3153  |                \genblock.dff                                                                      |rvdff__parameterized2_601                                                  |   106|
|3154  |              \genblk9[6].buf_dualff                                                               |rvdffs_469                                                                 |     2|
|3155  |                dffs                                                                               |rvdff_599                                                                  |     2|
|3156  |              \genblk9[6].buf_dualhiff                                                             |rvdffs_470                                                                 |     3|
|3157  |                dffs                                                                               |rvdff_598                                                                  |     3|
|3158  |              \genblk9[6].buf_dualtagff                                                            |rvdffs__parameterized1_471                                                 |     8|
|3159  |                dffs                                                                               |rvdff__parameterized1_597                                                  |     8|
|3160  |              \genblk9[6].buf_nbff                                                                 |rvdffs_472                                                                 |     1|
|3161  |                dffs                                                                               |rvdff_596                                                                  |     1|
|3162  |              \genblk9[6].buf_nomergeff                                                            |rvdffs_473                                                                 |     1|
|3163  |                dffs                                                                               |rvdff_595                                                                  |     1|
|3164  |              \genblk9[6].buf_samedwff                                                             |rvdffs_474                                                                 |     1|
|3165  |                dffs                                                                               |rvdff_594                                                                  |     1|
|3166  |              \genblk9[6].buf_sideeffectff                                                         |rvdffs_475                                                                 |     1|
|3167  |                dffs                                                                               |rvdff_593                                                                  |     1|
|3168  |              \genblk9[6].buf_state_ff                                                             |rvdffs__parameterized1_476                                                 |   150|
|3169  |                dffs                                                                               |rvdff__parameterized1_592                                                  |   150|
|3170  |              \genblk9[6].buf_szff                                                                 |rvdffs__parameterized4_477                                                 |     2|
|3171  |                dffs                                                                               |rvdff__parameterized4_591                                                  |     2|
|3172  |              \genblk9[6].buf_unsignff                                                             |rvdffs_478                                                                 |     1|
|3173  |                dffs                                                                               |rvdff_590                                                                  |     1|
|3174  |              \genblk9[6].buf_writeff                                                              |rvdffs_479                                                                 |     5|
|3175  |                dffs                                                                               |rvdff_589                                                                  |     5|
|3176  |              \genblk9[7].buf_addrff                                                               |rvdffe_480                                                                 |    73|
|3177  |                \genblock.clkhdr                                                                   |rvclkhdr_586                                                               |     1|
|3178  |                  rvclkhdr                                                                         |clockhdr_588                                                               |     1|
|3179  |                \genblock.dff                                                                      |rvdff__parameterized2_587                                                  |    72|
|3180  |              \genblk9[7].buf_ageff                                                                |rvdff__parameterized14_481                                                 |    73|
|3181  |              \genblk9[7].buf_byteenff                                                             |rvdffs__parameterized3_482                                                 |     4|
|3182  |                dffs                                                                               |rvdff__parameterized3_585                                                  |     4|
|3183  |              \genblk9[7].buf_dataff                                                               |rvdffe_483                                                                 |    86|
|3184  |                \genblock.clkhdr                                                                   |rvclkhdr_582                                                               |     1|
|3185  |                  rvclkhdr                                                                         |clockhdr_584                                                               |     1|
|3186  |                \genblock.dff                                                                      |rvdff__parameterized2_583                                                  |    85|
|3187  |              \genblk9[7].buf_dualff                                                               |rvdffs_484                                                                 |     3|
|3188  |                dffs                                                                               |rvdff_581                                                                  |     3|
|3189  |              \genblk9[7].buf_dualhiff                                                             |rvdffs_485                                                                 |    11|
|3190  |                dffs                                                                               |rvdff_580                                                                  |    11|
|3191  |              \genblk9[7].buf_dualtagff                                                            |rvdffs__parameterized1_486                                                 |     8|
|3192  |                dffs                                                                               |rvdff__parameterized1_579                                                  |     8|
|3193  |              \genblk9[7].buf_nbff                                                                 |rvdffs_487                                                                 |    45|
|3194  |                dffs                                                                               |rvdff_578                                                                  |    45|
|3195  |              \genblk9[7].buf_nomergeff                                                            |rvdffs_488                                                                 |     1|
|3196  |                dffs                                                                               |rvdff_577                                                                  |     1|
|3197  |              \genblk9[7].buf_samedwff                                                             |rvdffs_489                                                                 |     1|
|3198  |                dffs                                                                               |rvdff_576                                                                  |     1|
|3199  |              \genblk9[7].buf_sideeffectff                                                         |rvdffs_490                                                                 |     3|
|3200  |                dffs                                                                               |rvdff_575                                                                  |     3|
|3201  |              \genblk9[7].buf_state_ff                                                             |rvdffs__parameterized1_491                                                 |   165|
|3202  |                dffs                                                                               |rvdff__parameterized1_574                                                  |   165|
|3203  |              \genblk9[7].buf_szff                                                                 |rvdffs__parameterized4_492                                                 |     2|
|3204  |                dffs                                                                               |rvdff__parameterized4_573                                                  |     2|
|3205  |              \genblk9[7].buf_unsignff                                                             |rvdffs_493                                                                 |     1|
|3206  |                dffs                                                                               |rvdff_572                                                                  |     1|
|3207  |              \genblk9[7].buf_writeff                                                              |rvdffs_494                                                                 |     1|
|3208  |                dffs                                                                               |rvdff_571                                                                  |     1|
|3209  |              ibuf_addrff                                                                          |rvdffe_495                                                                 |   327|
|3210  |                \genblock.dff                                                                      |rvdff__parameterized2_570                                                  |   327|
|3211  |              ibuf_byteenff                                                                        |rvdffs__parameterized3_496                                                 |    41|
|3212  |                dffs                                                                               |rvdff__parameterized3_569                                                  |    41|
|3213  |              ibuf_dataff                                                                          |rvdffe_497                                                                 |   113|
|3214  |                \genblock.clkhdr                                                                   |rvclkhdr_566                                                               |     1|
|3215  |                  rvclkhdr                                                                         |clockhdr_568                                                               |     1|
|3216  |                \genblock.dff                                                                      |rvdff__parameterized2_567                                                  |   112|
|3217  |              ibuf_dualff                                                                          |rvdffs_498                                                                 |     1|
|3218  |                dffs                                                                               |rvdff_565                                                                  |     1|
|3219  |              ibuf_dualtagff                                                                       |rvdffs__parameterized1_499                                                 |     3|
|3220  |                dffs                                                                               |rvdff__parameterized1_564                                                  |     3|
|3221  |              ibuf_nbff                                                                            |rvdffs_500                                                                 |     1|
|3222  |                dffs                                                                               |rvdff_563                                                                  |     1|
|3223  |              ibuf_nomergeff                                                                       |rvdffs_501                                                                 |     2|
|3224  |                dffs                                                                               |rvdff_562                                                                  |     2|
|3225  |              ibuf_samedwff                                                                        |rvdffs_502                                                                 |     9|
|3226  |                dffs                                                                               |rvdff_561                                                                  |     9|
|3227  |              ibuf_sideeffectff                                                                    |rvdffs_503                                                                 |     1|
|3228  |                dffs                                                                               |rvdff_560                                                                  |     1|
|3229  |              ibuf_szff                                                                            |rvdffs__parameterized4_504                                                 |     2|
|3230  |                dffs                                                                               |rvdff__parameterized4_559                                                  |     2|
|3231  |              ibuf_tagff                                                                           |rvdffs__parameterized1_505                                                 |   112|
|3232  |                dffs                                                                               |rvdff__parameterized1_558                                                  |   112|
|3233  |              ibuf_unsignff                                                                        |rvdffs_506                                                                 |     1|
|3234  |                dffs                                                                               |rvdff_557                                                                  |     1|
|3235  |              ibuf_valid_ff                                                                        |rvdffsc_507                                                                |     6|
|3236  |                dffsc                                                                              |rvdff_556                                                                  |     6|
|3237  |              ibuf_writeff                                                                         |rvdffs_508                                                                 |    23|
|3238  |                dffs                                                                               |rvdff_555                                                                  |    23|
|3239  |              ld_bus_dataff                                                                        |rvdff__parameterized2_509                                                  |    32|
|3240  |              ld_freezeff                                                                          |rvdffsc_510                                                                |     1|
|3241  |                dffsc                                                                              |rvdff_554                                                                  |     1|
|3242  |              lsu_FreezePtrff                                                                      |rvdffs__parameterized1_511                                                 |   226|
|3243  |                dffs                                                                               |rvdff__parameterized1_553                                                  |   226|
|3244  |              lsu_WrPtr0_dc4ff                                                                     |rvdff__parameterized1_512                                                  |    10|
|3245  |              lsu_WrPtr0_dc5ff                                                                     |rvdff__parameterized1_513                                                  |    75|
|3246  |              lsu_WrPtr1_dc4ff                                                                     |rvdff__parameterized1_514                                                  |     4|
|3247  |              lsu_WrPtr1_dc5ff                                                                     |rvdff__parameterized1_515                                                  |    73|
|3248  |              lsu_axi_arready_ff                                                                   |rvdff_516                                                                  |     2|
|3249  |              lsu_axi_arvalid_ff                                                                   |rvdff_517                                                                  |     2|
|3250  |              lsu_axi_awready_ff                                                                   |rvdff_518                                                                  |     1|
|3251  |              lsu_axi_awvalid_ff                                                                   |rvdff_519                                                                  |     1|
|3252  |              lsu_axi_rdata_ff                                                                     |rvdffe__parameterized21_520                                                |   129|
|3253  |                \genblock.clkhdr                                                                   |rvclkhdr_550                                                               |     1|
|3254  |                  rvclkhdr                                                                         |clockhdr_552                                                               |     1|
|3255  |                \genblock.dff                                                                      |rvdff__parameterized5_551                                                  |   128|
|3256  |              lsu_axi_rvalid_ff                                                                    |rvdff_521                                                                  |     3|
|3257  |              lsu_axi_wready_ff                                                                    |rvdff_522                                                                  |     1|
|3258  |              lsu_axi_wvalid_ff                                                                    |rvdff_523                                                                  |     1|
|3259  |              lsu_busreq_dc3ff                                                                     |rvdff_524                                                                  |     7|
|3260  |              lsu_busreq_dc4ff                                                                     |rvdff_525                                                                  |    11|
|3261  |              lsu_busreq_dc5ff                                                                     |rvdff_526                                                                  |     5|
|3262  |              lsu_nonblock_load_valid_dc4ff                                                        |rvdff_527                                                                  |     1|
|3263  |              lsu_nonblock_load_valid_dc5ff                                                        |rvdff_528                                                                  |     1|
|3264  |              obuf_addrff                                                                          |rvdffe_529                                                                 |    31|
|3265  |                \genblock.clkhdr                                                                   |rvclkhdr_547                                                               |     1|
|3266  |                  rvclkhdr                                                                         |clockhdr_549                                                               |     1|
|3267  |                \genblock.dff                                                                      |rvdff__parameterized2_548                                                  |    30|
|3268  |              obuf_cmd_done_ff                                                                     |rvdff_530                                                                  |     4|
|3269  |              obuf_data_done_ff                                                                    |rvdff_531                                                                  |     7|
|3270  |              obuf_dataff                                                                          |rvdffe__parameterized21_532                                                |    64|
|3271  |                \genblock.dff                                                                      |rvdff__parameterized5_546                                                  |    64|
|3272  |              obuf_mergeff                                                                         |rvdffs_533                                                                 |     1|
|3273  |                dffs                                                                               |rvdff_545                                                                  |     1|
|3274  |              obuf_sideeffectff                                                                    |rvdffs_534                                                                 |     1|
|3275  |                dffs                                                                               |rvdff_544                                                                  |     1|
|3276  |              obuf_tag0ff                                                                          |rvdffs__parameterized3_535                                                 |    27|
|3277  |                dffs                                                                               |rvdff__parameterized3_543                                                  |    27|
|3278  |              obuf_tag1ff                                                                          |rvdffs__parameterized3_536                                                 |     8|
|3279  |                dffs                                                                               |rvdff__parameterized3_542                                                  |     8|
|3280  |              obuf_valid_ff                                                                        |rvdffsc_537                                                                |     5|
|3281  |                dffsc                                                                              |rvdff_541                                                                  |     5|
|3282  |              obuf_wren_ff                                                                         |rvdff_538                                                                  |     1|
|3283  |              obuf_writeff                                                                         |rvdffs_539                                                                 |     1|
|3284  |                dffs                                                                               |rvdff_540                                                                  |     1|
|3285  |            is_sideeffects_dc4ff                                                                   |rvdff_363                                                                  |     1|
|3286  |            is_sideeffects_dc5ff                                                                   |rvdff_364                                                                  |     1|
|3287  |            ldst_dual_dc2ff                                                                        |rvdff_365                                                                  |     2|
|3288  |            ldst_dual_dc3ff                                                                        |rvdff_366                                                                  |     1|
|3289  |            ldst_dual_dc4ff                                                                        |rvdff_367                                                                  |     2|
|3290  |            ldst_dual_dc5ff                                                                        |rvdff_368                                                                  |     3|
|3291  |            lsu_byten_dc3ff                                                                        |rvdff__parameterized3_369                                                  |     3|
|3292  |            lsu_byten_dc4ff                                                                        |rvdff__parameterized3_370                                                  |     5|
|3293  |            lsu_byten_dc5ff                                                                        |rvdff__parameterized3_371                                                  |     5|
|3294  |            lsu_full_hit_dc3ff                                                                     |rvdff_372                                                                  |    17|
|3295  |            lsu_fwddata_dc3ff                                                                      |rvdff__parameterized2_373                                                  |    32|
|3296  |          clkdomain                                                                                |lsu_clkdomain                                                              |    42|
|3297  |            lsu_bus_buf_c1_cgc                                                                     |rvclkhdr_303                                                               |     1|
|3298  |              rvclkhdr                                                                             |clockhdr_362                                                               |     1|
|3299  |            lsu_bus_ibuf_c1_cgc                                                                    |rvclkhdr_304                                                               |     1|
|3300  |              rvclkhdr                                                                             |clockhdr_361                                                               |     1|
|3301  |            lsu_bus_obuf_c1_cgc                                                                    |rvclkhdr_305                                                               |     1|
|3302  |              rvclkhdr                                                                             |clockhdr_360                                                               |     1|
|3303  |            lsu_c1_dc1_clkenff                                                                     |rvdff_306                                                                  |     1|
|3304  |            lsu_c1_dc2_clkenff                                                                     |rvdff_307                                                                  |     1|
|3305  |            lsu_c1_dc3_clkenff                                                                     |rvdff_308                                                                  |     2|
|3306  |            lsu_c1_dc4_clkenff                                                                     |rvdff_309                                                                  |     4|
|3307  |            lsu_c1_dc5_clkenff                                                                     |rvdff_310                                                                  |     1|
|3308  |            lsu_c1dc3_cgc                                                                          |rvclkhdr_311                                                               |     1|
|3309  |              rvclkhdr                                                                             |clockhdr_359                                                               |     1|
|3310  |            lsu_c1dc4_cgc                                                                          |rvclkhdr_312                                                               |     1|
|3311  |              rvclkhdr                                                                             |clockhdr_358                                                               |     1|
|3312  |            lsu_c1dc5_cgc                                                                          |rvclkhdr_313                                                               |     1|
|3313  |              rvclkhdr                                                                             |clockhdr_357                                                               |     1|
|3314  |            lsu_c2dc3_cgc                                                                          |rvclkhdr_314                                                               |     1|
|3315  |              rvclkhdr                                                                             |clockhdr_356                                                               |     1|
|3316  |            lsu_c2dc4_cgc                                                                          |rvclkhdr_315                                                               |     1|
|3317  |              rvclkhdr                                                                             |clockhdr_355                                                               |     1|
|3318  |            lsu_c2dc5_cgc                                                                          |rvclkhdr_316                                                               |     1|
|3319  |              rvclkhdr                                                                             |clockhdr_354                                                               |     1|
|3320  |            lsu_dccm_c1dc3_cgc                                                                     |rvclkhdr_317                                                               |     1|
|3321  |              rvclkhdr                                                                             |clockhdr_353                                                               |     1|
|3322  |            lsu_free_c1_clkenff                                                                    |rvdff_318                                                                  |     1|
|3323  |            lsu_free_cgc                                                                           |rvclkhdr_319                                                               |     1|
|3324  |              rvclkhdr                                                                             |clockhdr_352                                                               |     1|
|3325  |            lsu_freeze_c1_dc1_clkenff                                                              |rvdff_320                                                                  |     1|
|3326  |            lsu_freeze_c1_dc2_clkenff                                                              |rvdff_321                                                                  |     2|
|3327  |            lsu_freeze_c1_dc3_clkenff                                                              |rvdff_322                                                                  |     2|
|3328  |            lsu_freeze_c1_dc4_clkenff                                                              |rvdff_323                                                                  |     2|
|3329  |            lsu_freeze_c1dc1_cgc                                                                   |rvclkhdr_324                                                               |     1|
|3330  |              rvclkhdr                                                                             |clockhdr_351                                                               |     1|
|3331  |            lsu_freeze_c1dc2_cgc                                                                   |rvclkhdr_325                                                               |     1|
|3332  |              rvclkhdr                                                                             |clockhdr_350                                                               |     1|
|3333  |            lsu_freeze_c1dc3_cgc                                                                   |rvclkhdr_326                                                               |     1|
|3334  |              rvclkhdr                                                                             |clockhdr_349                                                               |     1|
|3335  |            lsu_freeze_c2dc1_cgc                                                                   |rvclkhdr_327                                                               |     1|
|3336  |              rvclkhdr                                                                             |clockhdr_348                                                               |     1|
|3337  |            lsu_freeze_c2dc2_cgc                                                                   |rvclkhdr_328                                                               |     1|
|3338  |              rvclkhdr                                                                             |clockhdr_347                                                               |     1|
|3339  |            lsu_freeze_c2dc3_cgc                                                                   |rvclkhdr_329                                                               |     1|
|3340  |              rvclkhdr                                                                             |clockhdr_346                                                               |     1|
|3341  |            lsu_freeze_c2dc4_cgc                                                                   |rvclkhdr_330                                                               |     1|
|3342  |              rvclkhdr                                                                             |clockhdr_345                                                               |     1|
|3343  |            lsu_pic_c1dc3_cgc                                                                      |rvclkhdr_331                                                               |     1|
|3344  |              rvclkhdr                                                                             |clockhdr_344                                                               |     1|
|3345  |            lsu_stbuf_c1_cgc                                                                       |rvclkhdr_332                                                               |     1|
|3346  |              rvclkhdr                                                                             |clockhdr_343                                                               |     1|
|3347  |            lsu_store_c1dc1_cgc                                                                    |rvclkhdr_333                                                               |     1|
|3348  |              rvclkhdr                                                                             |clockhdr_342                                                               |     1|
|3349  |            lsu_store_c1dc2_cgc                                                                    |rvclkhdr_334                                                               |     1|
|3350  |              rvclkhdr                                                                             |clockhdr_341                                                               |     1|
|3351  |            lsu_store_c1dc3_cgc                                                                    |rvclkhdr_335                                                               |     1|
|3352  |              rvclkhdr                                                                             |clockhdr_340                                                               |     1|
|3353  |            lsu_store_c1dc4_cgc                                                                    |rvclkhdr_336                                                               |     1|
|3354  |              rvclkhdr                                                                             |clockhdr_339                                                               |     1|
|3355  |            lsu_store_c1dc5_cgc                                                                    |rvclkhdr_337                                                               |     1|
|3356  |              rvclkhdr                                                                             |clockhdr_338                                                               |     1|
|3357  |          dccm_ctl                                                                                 |lsu_dccm_ctl                                                               |   282|
|3358  |            \Gen_dccm_enable.dccm_data_ecc_hi_ff                                                   |rvdff__parameterized35                                                     |     9|
|3359  |            \Gen_dccm_enable.dccm_data_ecc_lo_ff                                                   |rvdff__parameterized35_297                                                 |     9|
|3360  |            \Gen_dccm_enable.dccm_data_hi_ff                                                       |rvdff__parameterized2_298                                                  |   119|
|3361  |            \Gen_dccm_enable.dccm_data_lo_ff                                                       |rvdff__parameterized2_299                                                  |   133|
|3362  |            \Gen_dccm_enable.dccm_rden_dc2ff                                                       |rvdff_300                                                                  |     1|
|3363  |            \Gen_dccm_enable.dccm_rden_dc3ff                                                       |rvdff_301                                                                  |     1|
|3364  |            picm_data_ff                                                                           |rvdff__parameterized2_302                                                  |     9|
|3365  |          ecc                                                                                      |lsu_ecc                                                                    |    21|
|3366  |            \Gen_dccm_enable.lsu_ecc_encode                                                        |rvecc_encode                                                               |    21|
|3367  |          lsu_i0_valid_dc1ff                                                                       |rvdff_98                                                                   |     1|
|3368  |          lsu_i0_valid_dc2ff                                                                       |rvdff_99                                                                   |     1|
|3369  |          lsu_i0_valid_dc3ff                                                                       |rvdff_100                                                                  |     2|
|3370  |          lsu_i0_valid_dc4ff                                                                       |rvdff_101                                                                  |     1|
|3371  |          lsu_i0_valid_dc5ff                                                                       |rvdff_102                                                                  |     1|
|3372  |          lsu_lsc_ctl                                                                              |lsu_lsc_ctl                                                                |  2870|
|3373  |            access_fault_dc2ff                                                                     |rvdff_261                                                                  |     5|
|3374  |            access_fault_dc3ff                                                                     |rvdff_262                                                                  |     1|
|3375  |            addr_external_dc2ff                                                                    |rvdff_263                                                                  |     5|
|3376  |            addr_external_dc3ff                                                                    |rvdff_264                                                                  |    26|
|3377  |            addr_in_dccm_dc2ff                                                                     |rvdff_265                                                                  |    10|
|3378  |            addr_in_dccm_dc3ff                                                                     |rvdff_266                                                                  |     2|
|3379  |            addr_in_pic_dc2ff                                                                      |rvdff_267                                                                  |     2|
|3380  |            addr_in_pic_dc3ff                                                                      |rvdff_268                                                                  |    57|
|3381  |            addrcheck                                                                              |lsu_addrcheck                                                              |     4|
|3382  |              is_sideeffects_dc2ff                                                                 |rvdff_295                                                                  |     2|
|3383  |              is_sideeffects_dc3ff                                                                 |rvdff_296                                                                  |     1|
|3384  |            end_addr_dc2ff                                                                         |rvdff__parameterized2_269                                                  |   147|
|3385  |            end_addr_dc3ff                                                                         |rvdff__parameterized2_270                                                  |    52|
|3386  |            end_addr_dc4ff                                                                         |rvdff__parameterized2_271                                                  |    32|
|3387  |            end_addr_dc5ff                                                                         |rvdff__parameterized2_272                                                  |    64|
|3388  |            lsadder                                                                                |rvlsadder                                                                  |     6|
|3389  |            lsu_pkt_dc1ff                                                                          |rvdff__parameterized26                                                     |   101|
|3390  |            lsu_pkt_dc2ff                                                                          |rvdff__parameterized26_273                                                 |   125|
|3391  |            lsu_pkt_dc3ff                                                                          |rvdff__parameterized26_274                                                 |   717|
|3392  |            lsu_pkt_dc4ff                                                                          |rvdff__parameterized26_275                                                 |     7|
|3393  |            lsu_pkt_dc5ff                                                                          |rvdff__parameterized26_276                                                 |    20|
|3394  |            lsu_pkt_vlddc1ff                                                                       |rvdff_277                                                                  |     5|
|3395  |            lsu_pkt_vlddc2ff                                                                       |rvdff_278                                                                  |     2|
|3396  |            lsu_pkt_vlddc3ff                                                                       |rvdff_279                                                                  |     9|
|3397  |            lsu_pkt_vlddc4ff                                                                       |rvdff_280                                                                  |     9|
|3398  |            lsu_pkt_vlddc5ff                                                                       |rvdff_281                                                                  |     3|
|3399  |            lsu_result_corr_dc4ff                                                                  |rvdff__parameterized2_282                                                  |    32|
|3400  |            misaligned_fault_dc2ff                                                                 |rvdff_283                                                                  |     3|
|3401  |            misaligned_fault_dc3ff                                                                 |rvdff_284                                                                  |     2|
|3402  |            offsetff                                                                               |rvdff__parameterized23                                                     |    29|
|3403  |            rs1ff                                                                                  |rvdff__parameterized2_285                                                  |    34|
|3404  |            sadc2ff                                                                                |rvdff__parameterized2_286                                                  |   186|
|3405  |            sadc3ff                                                                                |rvdff__parameterized2_287                                                  |   327|
|3406  |            sadc4ff                                                                                |rvdff__parameterized2_288                                                  |   151|
|3407  |            sadc5ff                                                                                |rvdff__parameterized2_289                                                  |   309|
|3408  |            sddc1ff                                                                                |rvdff__parameterized5_290                                                  |    64|
|3409  |            sddc2ff                                                                                |rvdff__parameterized5_291                                                  |    64|
|3410  |            sddc3ff                                                                                |rvdffs__parameterized7                                                     |    80|
|3411  |              dffs                                                                                 |rvdff__parameterized5_294                                                  |    80|
|3412  |            sddc4ff                                                                                |rvdff__parameterized2_292                                                  |    72|
|3413  |            sddc5ff                                                                                |rvdff__parameterized2_293                                                  |   104|
|3414  |          lsu_single_ecc_err_dc4                                                                   |rvdff_103                                                                  |     1|
|3415  |          lsu_single_ecc_err_dc5                                                                   |rvdff_104                                                                  |     1|
|3416  |          stbuf                                                                                    |lsu_stbuf                                                                  |  3182|
|3417  |            \GenStBuf[0].stbuf_addr_in_picff                                                       |rvdffs_105                                                                 |     1|
|3418  |              dffs                                                                                 |rvdff_260                                                                  |     1|
|3419  |            \GenStBuf[0].stbuf_addrff                                                              |rvdffe__parameterized2                                                     |    21|
|3420  |              \genblock.clkhdr                                                                     |rvclkhdr_257                                                               |     1|
|3421  |                rvclkhdr                                                                           |clockhdr_259                                                               |     1|
|3422  |              \genblock.dff                                                                        |rvdff__parameterized9_258                                                  |    20|
|3423  |            \GenStBuf[0].stbuf_byteenff                                                            |rvdffs__parameterized3_106                                                 |    84|
|3424  |              dffs                                                                                 |rvdff__parameterized3_256                                                  |    84|
|3425  |            \GenStBuf[0].stbuf_data_vldff                                                          |rvdffsc_107                                                                |     5|
|3426  |              dffsc                                                                                |rvdff_255                                                                  |     5|
|3427  |            \GenStBuf[0].stbuf_dataff                                                              |rvdffe                                                                     |   110|
|3428  |              \genblock.dff                                                                        |rvdff__parameterized2_254                                                  |   110|
|3429  |            \GenStBuf[0].stbuf_dma_picff                                                           |rvdffs_108                                                                 |     1|
|3430  |              dffs                                                                                 |rvdff_253                                                                  |     1|
|3431  |            \GenStBuf[0].stbuf_drain_vldff                                                         |rvdffsc_109                                                                |     2|
|3432  |              dffsc                                                                                |rvdff_252                                                                  |     2|
|3433  |            \GenStBuf[0].stbuf_flush_vldff                                                         |rvdffsc_110                                                                |     1|
|3434  |              dffsc                                                                                |rvdff_251                                                                  |     1|
|3435  |            \GenStBuf[1].stbuf_addr_in_picff                                                       |rvdffs_111                                                                 |     1|
|3436  |              dffs                                                                                 |rvdff_250                                                                  |     1|
|3437  |            \GenStBuf[1].stbuf_addrff                                                              |rvdffe__parameterized2_112                                                 |    25|
|3438  |              \genblock.clkhdr                                                                     |rvclkhdr_247                                                               |     1|
|3439  |                rvclkhdr                                                                           |clockhdr_249                                                               |     1|
|3440  |              \genblock.dff                                                                        |rvdff__parameterized9_248                                                  |    24|
|3441  |            \GenStBuf[1].stbuf_byteenff                                                            |rvdffs__parameterized3_113                                                 |    58|
|3442  |              dffs                                                                                 |rvdff__parameterized3_246                                                  |    58|
|3443  |            \GenStBuf[1].stbuf_data_vldff                                                          |rvdffsc_114                                                                |    20|
|3444  |              dffsc                                                                                |rvdff_245                                                                  |    20|
|3445  |            \GenStBuf[1].stbuf_dataff                                                              |rvdffe_115                                                                 |    87|
|3446  |              \genblock.dff                                                                        |rvdff__parameterized2_244                                                  |    87|
|3447  |            \GenStBuf[1].stbuf_dma_picff                                                           |rvdffs_116                                                                 |     1|
|3448  |              dffs                                                                                 |rvdff_243                                                                  |     1|
|3449  |            \GenStBuf[1].stbuf_drain_vldff                                                         |rvdffsc_117                                                                |     1|
|3450  |              dffsc                                                                                |rvdff_242                                                                  |     1|
|3451  |            \GenStBuf[1].stbuf_flush_vldff                                                         |rvdffsc_118                                                                |     1|
|3452  |              dffsc                                                                                |rvdff_241                                                                  |     1|
|3453  |            \GenStBuf[2].stbuf_addr_in_picff                                                       |rvdffs_119                                                                 |     1|
|3454  |              dffs                                                                                 |rvdff_240                                                                  |     1|
|3455  |            \GenStBuf[2].stbuf_addrff                                                              |rvdffe__parameterized2_120                                                 |    21|
|3456  |              \genblock.clkhdr                                                                     |rvclkhdr_237                                                               |     1|
|3457  |                rvclkhdr                                                                           |clockhdr_239                                                               |     1|
|3458  |              \genblock.dff                                                                        |rvdff__parameterized9_238                                                  |    20|
|3459  |            \GenStBuf[2].stbuf_byteenff                                                            |rvdffs__parameterized3_121                                                 |    63|
|3460  |              dffs                                                                                 |rvdff__parameterized3_236                                                  |    63|
|3461  |            \GenStBuf[2].stbuf_data_vldff                                                          |rvdffsc_122                                                                |    15|
|3462  |              dffsc                                                                                |rvdff_235                                                                  |    15|
|3463  |            \GenStBuf[2].stbuf_dataff                                                              |rvdffe_123                                                                 |    97|
|3464  |              \genblock.dff                                                                        |rvdff__parameterized2_234                                                  |    97|
|3465  |            \GenStBuf[2].stbuf_dma_picff                                                           |rvdffs_124                                                                 |     1|
|3466  |              dffs                                                                                 |rvdff_233                                                                  |     1|
|3467  |            \GenStBuf[2].stbuf_drain_vldff                                                         |rvdffsc_125                                                                |     2|
|3468  |              dffsc                                                                                |rvdff_232                                                                  |     2|
|3469  |            \GenStBuf[2].stbuf_flush_vldff                                                         |rvdffsc_126                                                                |     1|
|3470  |              dffsc                                                                                |rvdff_231                                                                  |     1|
|3471  |            \GenStBuf[3].stbuf_addr_in_picff                                                       |rvdffs_127                                                                 |     1|
|3472  |              dffs                                                                                 |rvdff_230                                                                  |     1|
|3473  |            \GenStBuf[3].stbuf_addrff                                                              |rvdffe__parameterized2_128                                                 |    19|
|3474  |              \genblock.clkhdr                                                                     |rvclkhdr_227                                                               |     1|
|3475  |                rvclkhdr                                                                           |clockhdr_229                                                               |     1|
|3476  |              \genblock.dff                                                                        |rvdff__parameterized9_228                                                  |    18|
|3477  |            \GenStBuf[3].stbuf_byteenff                                                            |rvdffs__parameterized3_129                                                 |    50|
|3478  |              dffs                                                                                 |rvdff__parameterized3_226                                                  |    50|
|3479  |            \GenStBuf[3].stbuf_data_vldff                                                          |rvdffsc_130                                                                |    29|
|3480  |              dffsc                                                                                |rvdff_225                                                                  |    29|
|3481  |            \GenStBuf[3].stbuf_dataff                                                              |rvdffe_131                                                                 |    84|
|3482  |              \genblock.dff                                                                        |rvdff__parameterized2_224                                                  |    84|
|3483  |            \GenStBuf[3].stbuf_dma_picff                                                           |rvdffs_132                                                                 |     1|
|3484  |              dffs                                                                                 |rvdff_223                                                                  |     1|
|3485  |            \GenStBuf[3].stbuf_drain_vldff                                                         |rvdffsc_133                                                                |     1|
|3486  |              dffsc                                                                                |rvdff_222                                                                  |     1|
|3487  |            \GenStBuf[3].stbuf_flush_vldff                                                         |rvdffsc_134                                                                |     1|
|3488  |              dffsc                                                                                |rvdff_221                                                                  |     1|
|3489  |            \GenStBuf[4].stbuf_addr_in_picff                                                       |rvdffs_135                                                                 |     1|
|3490  |              dffs                                                                                 |rvdff_220                                                                  |     1|
|3491  |            \GenStBuf[4].stbuf_addrff                                                              |rvdffe__parameterized2_136                                                 |    19|
|3492  |              \genblock.clkhdr                                                                     |rvclkhdr_217                                                               |     1|
|3493  |                rvclkhdr                                                                           |clockhdr_219                                                               |     1|
|3494  |              \genblock.dff                                                                        |rvdff__parameterized9_218                                                  |    18|
|3495  |            \GenStBuf[4].stbuf_byteenff                                                            |rvdffs__parameterized3_137                                                 |    59|
|3496  |              dffs                                                                                 |rvdff__parameterized3_216                                                  |    59|
|3497  |            \GenStBuf[4].stbuf_data_vldff                                                          |rvdffsc_138                                                                |    15|
|3498  |              dffsc                                                                                |rvdff_215                                                                  |    15|
|3499  |            \GenStBuf[4].stbuf_dataff                                                              |rvdffe_139                                                                 |   107|
|3500  |              \genblock.dff                                                                        |rvdff__parameterized2_214                                                  |   107|
|3501  |            \GenStBuf[4].stbuf_dma_picff                                                           |rvdffs_140                                                                 |     3|
|3502  |              dffs                                                                                 |rvdff_213                                                                  |     3|
|3503  |            \GenStBuf[4].stbuf_drain_vldff                                                         |rvdffsc_141                                                                |     2|
|3504  |              dffsc                                                                                |rvdff_212                                                                  |     2|
|3505  |            \GenStBuf[4].stbuf_flush_vldff                                                         |rvdffsc_142                                                                |     1|
|3506  |              dffsc                                                                                |rvdff_211                                                                  |     1|
|3507  |            \GenStBuf[5].stbuf_addr_in_picff                                                       |rvdffs_143                                                                 |     1|
|3508  |              dffs                                                                                 |rvdff_210                                                                  |     1|
|3509  |            \GenStBuf[5].stbuf_addrff                                                              |rvdffe__parameterized2_144                                                 |    25|
|3510  |              \genblock.clkhdr                                                                     |rvclkhdr_207                                                               |     1|
|3511  |                rvclkhdr                                                                           |clockhdr_209                                                               |     1|
|3512  |              \genblock.dff                                                                        |rvdff__parameterized9_208                                                  |    24|
|3513  |            \GenStBuf[5].stbuf_byteenff                                                            |rvdffs__parameterized3_145                                                 |    89|
|3514  |              dffs                                                                                 |rvdff__parameterized3_206                                                  |    89|
|3515  |            \GenStBuf[5].stbuf_data_vldff                                                          |rvdffsc_146                                                                |    11|
|3516  |              dffsc                                                                                |rvdff_205                                                                  |    11|
|3517  |            \GenStBuf[5].stbuf_dataff                                                              |rvdffe_147                                                                 |    83|
|3518  |              \genblock.dff                                                                        |rvdff__parameterized2_204                                                  |    83|
|3519  |            \GenStBuf[5].stbuf_dma_picff                                                           |rvdffs_148                                                                 |     1|
|3520  |              dffs                                                                                 |rvdff_203                                                                  |     1|
|3521  |            \GenStBuf[5].stbuf_drain_vldff                                                         |rvdffsc_149                                                                |     1|
|3522  |              dffsc                                                                                |rvdff_202                                                                  |     1|
|3523  |            \GenStBuf[5].stbuf_flush_vldff                                                         |rvdffsc_150                                                                |     1|
|3524  |              dffsc                                                                                |rvdff_201                                                                  |     1|
|3525  |            \GenStBuf[6].stbuf_addr_in_picff                                                       |rvdffs_151                                                                 |     1|
|3526  |              dffs                                                                                 |rvdff_200                                                                  |     1|
|3527  |            \GenStBuf[6].stbuf_addrff                                                              |rvdffe__parameterized2_152                                                 |    19|
|3528  |              \genblock.clkhdr                                                                     |rvclkhdr_197                                                               |     1|
|3529  |                rvclkhdr                                                                           |clockhdr_199                                                               |     1|
|3530  |              \genblock.dff                                                                        |rvdff__parameterized9_198                                                  |    18|
|3531  |            \GenStBuf[6].stbuf_byteenff                                                            |rvdffs__parameterized3_153                                                 |    72|
|3532  |              dffs                                                                                 |rvdff__parameterized3_196                                                  |    72|
|3533  |            \GenStBuf[6].stbuf_data_vldff                                                          |rvdffsc_154                                                                |     1|
|3534  |              dffsc                                                                                |rvdff_195                                                                  |     1|
|3535  |            \GenStBuf[6].stbuf_dataff                                                              |rvdffe_155                                                                 |   103|
|3536  |              \genblock.dff                                                                        |rvdff__parameterized2_194                                                  |   103|
|3537  |            \GenStBuf[6].stbuf_dma_picff                                                           |rvdffs_156                                                                 |     2|
|3538  |              dffs                                                                                 |rvdff_193                                                                  |     2|
|3539  |            \GenStBuf[6].stbuf_drain_vldff                                                         |rvdffsc_157                                                                |     2|
|3540  |              dffsc                                                                                |rvdff_192                                                                  |     2|
|3541  |            \GenStBuf[6].stbuf_flush_vldff                                                         |rvdffsc_158                                                                |     1|
|3542  |              dffsc                                                                                |rvdff_191                                                                  |     1|
|3543  |            \GenStBuf[7].stbuf_addr_in_picff                                                       |rvdffs_159                                                                 |     1|
|3544  |              dffs                                                                                 |rvdff_190                                                                  |     1|
|3545  |            \GenStBuf[7].stbuf_addrff                                                              |rvdffe__parameterized2_160                                                 |    27|
|3546  |              \genblock.clkhdr                                                                     |rvclkhdr_188                                                               |     1|
|3547  |                rvclkhdr                                                                           |clockhdr_189                                                               |     1|
|3548  |              \genblock.dff                                                                        |rvdff__parameterized9                                                      |    26|
|3549  |            \GenStBuf[7].stbuf_byteenff                                                            |rvdffs__parameterized3_161                                                 |    89|
|3550  |              dffs                                                                                 |rvdff__parameterized3_187                                                  |    89|
|3551  |            \GenStBuf[7].stbuf_data_vldff                                                          |rvdffsc_162                                                                |     2|
|3552  |              dffsc                                                                                |rvdff_186                                                                  |     2|
|3553  |            \GenStBuf[7].stbuf_dataff                                                              |rvdffe_163                                                                 |    90|
|3554  |              \genblock.dff                                                                        |rvdff__parameterized2_185                                                  |    90|
|3555  |            \GenStBuf[7].stbuf_dma_picff                                                           |rvdffs_164                                                                 |     1|
|3556  |              dffs                                                                                 |rvdff_184                                                                  |     1|
|3557  |            \GenStBuf[7].stbuf_drain_vldff                                                         |rvdffsc_165                                                                |     1|
|3558  |              dffsc                                                                                |rvdff_183                                                                  |     1|
|3559  |            \GenStBuf[7].stbuf_flush_vldff                                                         |rvdffsc_166                                                                |     1|
|3560  |              dffsc                                                                                |rvdff_182                                                                  |     1|
|3561  |            RdPtrff                                                                                |rvdffs__parameterized1                                                     |   301|
|3562  |              dffs                                                                                 |rvdff__parameterized1_181                                                  |   301|
|3563  |            WrPtr_dc4ff                                                                            |rvdff__parameterized1_167                                                  |     3|
|3564  |            WrPtr_dc5ff                                                                            |rvdff__parameterized1_168                                                  |    13|
|3565  |            WrPtrff                                                                                |rvdffs__parameterized1_169                                                 |   734|
|3566  |              dffs                                                                                 |rvdff__parameterized1_180                                                  |   734|
|3567  |            dual_stbuf_write_dc4ff                                                                 |rvdff_170                                                                  |     1|
|3568  |            dual_stbuf_write_dc5ff                                                                 |rvdff_171                                                                  |     1|
|3569  |            ldst_dual_dc2ff                                                                        |rvdff_172                                                                  |     1|
|3570  |            ldst_dual_dc3ff                                                                        |rvdff_173                                                                  |     1|
|3571  |            ldst_reqvld_dc4ff                                                                      |rvdff_174                                                                  |     1|
|3572  |            ldst_reqvld_dc5ff                                                                      |rvdff_175                                                                  |     2|
|3573  |            stbuf_fwdbyteen_hi_dc3ff                                                               |rvdff__parameterized3_176                                                  |     4|
|3574  |            stbuf_fwdbyteen_lo_dc3ff                                                               |rvdff__parameterized3_177                                                  |     4|
|3575  |            stbuf_fwddata_hi_dc3ff                                                                 |rvdff__parameterized2_178                                                  |   113|
|3576  |            stbuf_fwddata_lo_dc3ff                                                                 |rvdff__parameterized2_179                                                  |   365|
|3577  |        lsu_axi4_to_ahb                                                                            |axi4_to_ahb                                                                |   274|
|3578  |          buf_dataff                                                                               |rvdffe__parameterized21_84                                                 |    65|
|3579  |            \genblock.clkhdr                                                                       |rvclkhdr_95                                                                |     1|
|3580  |              rvclkhdr                                                                             |clockhdr_97                                                                |     1|
|3581  |            \genblock.dff                                                                          |rvdff__parameterized5_96                                                   |    64|
|3582  |          buf_state_ff                                                                             |rvdffsc__parameterized1_85                                                 |   140|
|3583  |            dffsc                                                                                  |rvdff__parameterized1_94                                                   |   140|
|3584  |          wrbuf_data_vldff                                                                         |rvdffsc_86                                                                 |     3|
|3585  |            dffsc                                                                                  |rvdff_93                                                                   |     3|
|3586  |          wrbuf_dataff                                                                             |rvdffe__parameterized21_87                                                 |    65|
|3587  |            \genblock.clkhdr                                                                       |rvclkhdr_90                                                                |     1|
|3588  |              rvclkhdr                                                                             |clockhdr_92                                                                |     1|
|3589  |            \genblock.dff                                                                          |rvdff__parameterized5_91                                                   |    64|
|3590  |          wrbuf_vldff                                                                              |rvdffsc_88                                                                 |     1|
|3591  |            dffsc                                                                                  |rvdff_89                                                                   |     1|
|3592  |        pic_ctrl_inst                                                                              |pic_ctrl                                                                   |   333|
|3593  |          \SETREG[1].NON_ZERO_INT.config_gw_inst                                                   |configurable_gw                                                            |     1|
|3594  |            int_pend_ff                                                                            |rvdff_83                                                                   |     1|
|3595  |          \SETREG[1].NON_ZERO_INT.gw_config_ff                                                     |rvdffs__parameterized4                                                     |    10|
|3596  |            dffs                                                                                   |rvdff__parameterized4_82                                                   |    10|
|3597  |          \SETREG[1].NON_ZERO_INT.intenable_ff                                                     |rvdffs                                                                     |     1|
|3598  |            dffs                                                                                   |rvdff_81                                                                   |     1|
|3599  |          \SETREG[1].NON_ZERO_INT.intpriority_ff                                                   |rvdffs__parameterized3                                                     |     5|
|3600  |            dffs                                                                                   |rvdff__parameterized3_80                                                   |     5|
|3601  |          \SETREG[2].NON_ZERO_INT.config_gw_inst                                                   |configurable_gw_7                                                          |     1|
|3602  |            int_pend_ff                                                                            |rvdff_79                                                                   |     1|
|3603  |          \SETREG[2].NON_ZERO_INT.gw_config_ff                                                     |rvdffs__parameterized4_8                                                   |    13|
|3604  |            dffs                                                                                   |rvdff__parameterized4_78                                                   |    13|
|3605  |          \SETREG[2].NON_ZERO_INT.intenable_ff                                                     |rvdffs_9                                                                   |     1|
|3606  |            dffs                                                                                   |rvdff_77                                                                   |     1|
|3607  |          \SETREG[2].NON_ZERO_INT.intpriority_ff                                                   |rvdffs__parameterized3_10                                                  |     4|
|3608  |            dffs                                                                                   |rvdff__parameterized3_76                                                   |     4|
|3609  |          \SETREG[3].NON_ZERO_INT.config_gw_inst                                                   |configurable_gw_11                                                         |     1|
|3610  |            int_pend_ff                                                                            |rvdff_75                                                                   |     1|
|3611  |          \SETREG[3].NON_ZERO_INT.gw_config_ff                                                     |rvdffs__parameterized4_12                                                  |    13|
|3612  |            dffs                                                                                   |rvdff__parameterized4_74                                                   |    13|
|3613  |          \SETREG[3].NON_ZERO_INT.intenable_ff                                                     |rvdffs_13                                                                  |     1|
|3614  |            dffs                                                                                   |rvdff_73                                                                   |     1|
|3615  |          \SETREG[3].NON_ZERO_INT.intpriority_ff                                                   |rvdffs__parameterized3_14                                                  |     5|
|3616  |            dffs                                                                                   |rvdff__parameterized3_72                                                   |     5|
|3617  |          \SETREG[4].NON_ZERO_INT.config_gw_inst                                                   |configurable_gw_15                                                         |     1|
|3618  |            int_pend_ff                                                                            |rvdff_71                                                                   |     1|
|3619  |          \SETREG[4].NON_ZERO_INT.gw_config_ff                                                     |rvdffs__parameterized4_16                                                  |    13|
|3620  |            dffs                                                                                   |rvdff__parameterized4_70                                                   |    13|
|3621  |          \SETREG[4].NON_ZERO_INT.intenable_ff                                                     |rvdffs_17                                                                  |     1|
|3622  |            dffs                                                                                   |rvdff_69                                                                   |     1|
|3623  |          \SETREG[4].NON_ZERO_INT.intpriority_ff                                                   |rvdffs__parameterized3_18                                                  |     4|
|3624  |            dffs                                                                                   |rvdff__parameterized3_68                                                   |     4|
|3625  |          \SETREG[5].NON_ZERO_INT.config_gw_inst                                                   |configurable_gw_19                                                         |     1|
|3626  |            int_pend_ff                                                                            |rvdff_67                                                                   |     1|
|3627  |          \SETREG[5].NON_ZERO_INT.gw_config_ff                                                     |rvdffs__parameterized4_20                                                  |     8|
|3628  |            dffs                                                                                   |rvdff__parameterized4_66                                                   |     8|
|3629  |          \SETREG[5].NON_ZERO_INT.intenable_ff                                                     |rvdffs_21                                                                  |     1|
|3630  |            dffs                                                                                   |rvdff_65                                                                   |     1|
|3631  |          \SETREG[5].NON_ZERO_INT.intpriority_ff                                                   |rvdffs__parameterized3_22                                                  |     6|
|3632  |            dffs                                                                                   |rvdff__parameterized3_64                                                   |     6|
|3633  |          \SETREG[6].NON_ZERO_INT.config_gw_inst                                                   |configurable_gw_23                                                         |     1|
|3634  |            int_pend_ff                                                                            |rvdff_63                                                                   |     1|
|3635  |          \SETREG[6].NON_ZERO_INT.gw_config_ff                                                     |rvdffs__parameterized4_24                                                  |    42|
|3636  |            dffs                                                                                   |rvdff__parameterized4_62                                                   |    42|
|3637  |          \SETREG[6].NON_ZERO_INT.intenable_ff                                                     |rvdffs_25                                                                  |     1|
|3638  |            dffs                                                                                   |rvdff_61                                                                   |     1|
|3639  |          \SETREG[6].NON_ZERO_INT.intpriority_ff                                                   |rvdffs__parameterized3_26                                                  |     4|
|3640  |            dffs                                                                                   |rvdff__parameterized3_60                                                   |     4|
|3641  |          \SETREG[7].NON_ZERO_INT.config_gw_inst                                                   |configurable_gw_27                                                         |     1|
|3642  |            int_pend_ff                                                                            |rvdff_59                                                                   |     1|
|3643  |          \SETREG[7].NON_ZERO_INT.gw_config_ff                                                     |rvdffs__parameterized4_28                                                  |     8|
|3644  |            dffs                                                                                   |rvdff__parameterized4_58                                                   |     8|
|3645  |          \SETREG[7].NON_ZERO_INT.intenable_ff                                                     |rvdffs_29                                                                  |     1|
|3646  |            dffs                                                                                   |rvdff_57                                                                   |     1|
|3647  |          \SETREG[7].NON_ZERO_INT.intpriority_ff                                                   |rvdffs__parameterized3_30                                                  |     6|
|3648  |            dffs                                                                                   |rvdff__parameterized3_56                                                   |     6|
|3649  |          \SETREG[8].NON_ZERO_INT.config_gw_inst                                                   |configurable_gw_31                                                         |     1|
|3650  |            int_pend_ff                                                                            |rvdff_55                                                                   |     1|
|3651  |          \SETREG[8].NON_ZERO_INT.gw_config_ff                                                     |rvdffs__parameterized4_32                                                  |     7|
|3652  |            dffs                                                                                   |rvdff__parameterized4                                                      |     7|
|3653  |          \SETREG[8].NON_ZERO_INT.intenable_ff                                                     |rvdffs_33                                                                  |     1|
|3654  |            dffs                                                                                   |rvdff_54                                                                   |     1|
|3655  |          \SETREG[8].NON_ZERO_INT.intpriority_ff                                                   |rvdffs__parameterized3_34                                                  |     4|
|3656  |            dffs                                                                                   |rvdff__parameterized3_53                                                   |     4|
|3657  |          claimid_ff                                                                               |rvdff__parameterized14                                                     |     4|
|3658  |          config_reg_ff                                                                            |rvdffs_35                                                                  |     6|
|3659  |            dffs                                                                                   |rvdff_52                                                                   |     6|
|3660  |          gw_config_c1_cgc                                                                         |rvclkhdr_36                                                                |     1|
|3661  |            rvclkhdr                                                                               |clockhdr_51                                                                |     1|
|3662  |          mexintpend_ff                                                                            |rvdff_37                                                                   |     1|
|3663  |          pic_addr_c1_cgc                                                                          |rvclkhdr_38                                                                |     1|
|3664  |            rvclkhdr                                                                               |clockhdr_50                                                                |     1|
|3665  |          pic_data_c1_cgc                                                                          |rvclkhdr_39                                                                |     1|
|3666  |            rvclkhdr                                                                               |clockhdr_49                                                                |     1|
|3667  |          pic_int_c1_cgc                                                                           |rvclkhdr_40                                                                |     1|
|3668  |            rvclkhdr                                                                               |clockhdr_48                                                                |     1|
|3669  |          pic_pri_c1_cgc                                                                           |rvclkhdr_41                                                                |     1|
|3670  |            rvclkhdr                                                                               |clockhdr_47                                                                |     1|
|3671  |          picm_add_flop                                                                            |rvdff__parameterized2                                                      |   137|
|3672  |          picm_dat_flop                                                                            |rvdff__parameterized2_42                                                   |     4|
|3673  |          picm_mke_flop                                                                            |rvdff_43                                                                   |     1|
|3674  |          picm_rde_flop                                                                            |rvdff_44                                                                   |     1|
|3675  |          picm_wre_flop                                                                            |rvdff_45                                                                   |     1|
|3676  |          pl_ff                                                                                    |rvdff__parameterized3                                                      |     4|
|3677  |          wake_up_ff                                                                               |rvdff_46                                                                   |     1|
|3678  |        sb_axi4_to_ahb                                                                             |axi4_to_ahb__parameterized0                                                |   275|
|3679  |          buf_dataff                                                                               |rvdffe__parameterized21                                                    |    65|
|3680  |            \genblock.clkhdr                                                                       |rvclkhdr_4                                                                 |     1|
|3681  |              rvclkhdr                                                                             |clockhdr_6                                                                 |     1|
|3682  |            \genblock.dff                                                                          |rvdff__parameterized5_5                                                    |    64|
|3683  |          buf_state_ff                                                                             |rvdffsc__parameterized1                                                    |   140|
|3684  |            dffsc                                                                                  |rvdff__parameterized1                                                      |   140|
|3685  |          wrbuf_data_vldff                                                                         |rvdffsc                                                                    |     4|
|3686  |            dffsc                                                                                  |rvdff_3                                                                    |     4|
|3687  |          wrbuf_dataff                                                                             |rvdffe__parameterized21_0                                                  |    65|
|3688  |            \genblock.clkhdr                                                                       |rvclkhdr_2                                                                 |     1|
|3689  |              rvclkhdr                                                                             |clockhdr                                                                   |     1|
|3690  |            \genblock.dff                                                                          |rvdff__parameterized5                                                      |    64|
|3691  |          wrbuf_vldff                                                                              |rvdffsc_1                                                                  |     1|
|3692  |            dffsc                                                                                  |rvdff                                                                      |     1|
+------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:27 ; elapsed = 00:12:58 . Memory (MB): peak = 3019.887 ; gain = 1263.703 ; free physical = 288 ; free virtual = 1651
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2682 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:30 ; elapsed = 00:13:38 . Memory (MB): peak = 3023.797 ; gain = 1148.824 ; free physical = 529 ; free virtual = 4486
Synthesis Optimization Complete : Time (s): cpu = 00:10:45 ; elapsed = 00:13:54 . Memory (MB): peak = 3023.797 ; gain = 1267.613 ; free physical = 522 ; free virtual = 4486
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1553 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'inst/ibufg_jtag_tck' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/axi_intc_ooc.xdc] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/axi_intc_ooc.xdc] for cell 'inst/axi_intc_wrapper_inst/axi_intc_i'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/clk_and_rst_proc_sys_reset_0_0_board.xdc] for cell 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/clk_and_rst_proc_sys_reset_0_0_board.xdc] for cell 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0_board.xdc] for cell 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0_board.xdc] for cell 'inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst'
INFO: [Opt 31-138] Pushed 1 inverter(s) to 278 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3023.797 ; gain = 0.000 ; free physical = 325 ; free virtual = 4352
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 475 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  FDR => FDRE: 13 instances
  IBUFG => IBUF: 1 instances
  LD => LDCE (inverted pins: G): 278 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 181 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
729 Infos, 377 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:01 ; elapsed = 00:15:37 . Memory (MB): peak = 3023.797 ; gain = 1596.539 ; free physical = 548 ; free virtual = 4606
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3023.797 ; gain = 0.000 ; free physical = 547 ; free virtual = 4606
INFO: [Common 17-1381] The checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/top_bd_swerv_eh1_reference_0_6_synth_1/top_bd_swerv_eh1_reference_0_6.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3043.898 ; gain = 20.102 ; free physical = 527 ; free virtual = 4604
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_bd_swerv_eh1_reference_0_6, cache-ID = 762f6aca41ab1b57
INFO: [Coretcl 2-1174] Renamed 3691 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3043.898 ; gain = 0.000 ; free physical = 437 ; free virtual = 4602
INFO: [Common 17-1381] The checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/top_bd_swerv_eh1_reference_0_6_synth_1/top_bd_swerv_eh1_reference_0_6.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3043.898 ; gain = 0.000 ; free physical = 439 ; free virtual = 4604
INFO: [runtcl-4] Executing : report_utilization -file top_bd_swerv_eh1_reference_0_6_utilization_synth.rpt -pb top_bd_swerv_eh1_reference_0_6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 26 20:19:44 2019...
