# Integrated-Circuit-Design-Final-Project-Gate-Level-ALU-Design-
I designed an industrial grade vlsi design of an ALU.
# 4-bit Arithmetic Logic Unit (ALU) - VLSI Design Project

 ğŸ“‹ Project Overview
This project involves the design and implementation of a 4-bit Arithmetic Logic Unit (ALU) as part of the Integrated Circuit Design program at Griffith University. The ALU supports eight operations including addition, subtraction, logical shifts, negation, absolute value, multiplication, and minimum selection. The design focuses on optimizing delay, area, and power consumption using the Electric VLSI Design System.



 ğŸ› ï¸ Features
- 8 Operations Supported:
  1. Addition (A + B)
  2. Subtraction (A â€“ B)
  3. Left shift B
  4. Negative A (twoâ€™s complement)
  5. Negative B (twoâ€™s complement)
  6. Absolute (|A â€“ B|)
  7. Multiplication (A Ã— B) â€“ 8-bit output
  8. Minimum selector (Min(A, B))

- Inputs:
  - 4-bit A (A0â€“A3)
  - 4-bit B (B0â€“B3)
  - 3-bit selector (S2, S1, S0)

- Outputs:
  - 4-bit R (R0â€“R3) for most operations
  - 8-bit R (R0â€“R7) for multiplication
  - Carry (cout) and Overflow (V) flags for arithmetic operations



 ğŸ”§ Design Highlights
# 1. Transistor Sizing
- pMOS width = 2 Ã— nMOS width to balance mobility and switching thresholds.
- Minimum transistor length = 2Î» (MOSIS CMOS technology).

# 2. Gate-Level Optimizations
- Used NAND gates instead of AND/OR gates for lower logical effort and reduced area.
- Designed custom XOR gates and full adders for improved speed and power efficiency.

# 3. Layout Strategies
- Inputs and outputs placed on opposite sides to reduce wire length and crosstalk.
- Wire shielding and increased spacing to minimize interference.
- Used Ï€-model for long wires to reduce RC delay.

# 4. Power Optimization
- Dynamic power reduction through:
  - Smaller pin sizes (lower capacitance).
  - Shorter wires and efficient multiplexer design.
  - Organized power (VDD) and ground (GND) distribution using Metal 3.



 ğŸ“ Project Structure
```
ğŸ“¦ ALU-Design-Project
â”œâ”€â”€ ğŸ“„ README.md
â”œâ”€â”€ ğŸ“‚ schematics/          # Electric schematic files (.sch)
â”œâ”€â”€ ğŸ“‚ layouts/             # Electric layout files (.lay)
â”œâ”€â”€ ğŸ“‚ simulations/         # Simulation waveforms and testbenches
â”œâ”€â”€ ğŸ“‚ stimuli/             # Input stimuli files for verification
â”œâ”€â”€ ğŸ“‚ docs/                # Project report and references
â””â”€â”€ ğŸ“‚ appendix/            # Additional gates and block designs




 âš™ï¸ Simulation & Verification
- Tools Used: Electric VLSI Design System
- Checks Performed:
  - Design Rule Check (DRC)
  - Electrical Rule Check (ERC)
  - Netlist Connectivity Check (NCC)
- Simulation Results:
  - All blocks verified with delay < 2 ns.
  - Final ALU delay â‰ˆ 1.5 ns.



 ğŸ“Š Performance Metrics
- Delay: < 2 ns per block
- Area: Optimized through gate reuse and compact layout
- Power: Reduced via pin sizing, wire optimization, and efficient multiplexing



 ğŸš§ Known Issues & Future Work
- Multiplier currently not fully functional in final integration (pin connection issue).
- Further optimization possible in wire routing to reduce delay.
- Plan to implement Boothâ€™s algorithm for multiplier enhancement.



 ğŸ“š References
1. Weste, N.H.E. & Harris, D.M. â€“ Integrated Circuit Design
2. Stan, M.R. â€“ Optimal Voltages and Sizing for Low Power
3. Singh et al. â€“ Optimum Transistor Sizing Using Logical Effort Theory
4. Raj & Syamala â€“ Transistor Level Implementation of Digital Reversible Circuits



 ğŸ‘¤ Author
Waleed Umer  
Griffith University  


