Classic Timing Analyzer report for sjtl2
Wed Oct 27 23:12:47 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+------------------------+------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                   ; To                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------+------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 88.045 ns                        ; alu_sel[0]             ; exp_r_alu:inst1|dr2[7] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 95.184 ns                        ; exp_r_alu:inst1|dr2[0] ; d[7]                   ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 95.411 ns                        ; alu_sel[0]             ; d[7]                   ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.686 ns                        ; bus_sel[4]             ; exp_r_alu:inst1|dr2[2] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 11.39 MHz ( period = 87.818 ns ) ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|dr2[7] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                        ;                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------+------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 11.39 MHz ( period = 87.818 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 87.554 ns               ;
; N/A                                     ; 11.40 MHz ( period = 87.713 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 87.449 ns               ;
; N/A                                     ; 11.49 MHz ( period = 87.011 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 86.765 ns               ;
; N/A                                     ; 11.49 MHz ( period = 87.010 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 86.764 ns               ;
; N/A                                     ; 11.49 MHz ( period = 87.004 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 86.757 ns               ;
; N/A                                     ; 11.51 MHz ( period = 86.906 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 86.660 ns               ;
; N/A                                     ; 11.51 MHz ( period = 86.905 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 86.659 ns               ;
; N/A                                     ; 11.51 MHz ( period = 86.899 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 86.652 ns               ;
; N/A                                     ; 12.54 MHz ( period = 79.729 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 79.445 ns               ;
; N/A                                     ; 12.67 MHz ( period = 78.922 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 78.656 ns               ;
; N/A                                     ; 12.67 MHz ( period = 78.921 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 78.655 ns               ;
; N/A                                     ; 12.67 MHz ( period = 78.915 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 78.648 ns               ;
; N/A                                     ; 12.69 MHz ( period = 78.802 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 78.555 ns               ;
; N/A                                     ; 12.69 MHz ( period = 78.800 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 78.553 ns               ;
; N/A                                     ; 12.71 MHz ( period = 78.697 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 78.450 ns               ;
; N/A                                     ; 12.71 MHz ( period = 78.695 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 78.448 ns               ;
; N/A                                     ; 12.75 MHz ( period = 78.411 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 78.167 ns               ;
; N/A                                     ; 12.77 MHz ( period = 78.339 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 78.050 ns               ;
; N/A                                     ; 12.77 MHz ( period = 78.306 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 78.062 ns               ;
; N/A                                     ; 12.90 MHz ( period = 77.532 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 77.261 ns               ;
; N/A                                     ; 12.90 MHz ( period = 77.531 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 77.260 ns               ;
; N/A                                     ; 12.90 MHz ( period = 77.525 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 77.253 ns               ;
; N/A                                     ; 12.93 MHz ( period = 77.353 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 77.109 ns               ;
; N/A                                     ; 12.95 MHz ( period = 77.248 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 77.004 ns               ;
; N/A                                     ; 14.14 MHz ( period = 70.713 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 70.446 ns               ;
; N/A                                     ; 14.14 MHz ( period = 70.711 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 70.444 ns               ;
; N/A                                     ; 14.22 MHz ( period = 70.322 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 70.058 ns               ;
; N/A                                     ; 14.43 MHz ( period = 69.323 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 69.051 ns               ;
; N/A                                     ; 14.43 MHz ( period = 69.321 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 69.049 ns               ;
; N/A                                     ; 14.44 MHz ( period = 69.264 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 69.000 ns               ;
; N/A                                     ; 14.47 MHz ( period = 69.085 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 68.832 ns               ;
; N/A                                     ; 14.49 MHz ( period = 69.033 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 68.789 ns               ;
; N/A                                     ; 14.50 MHz ( period = 68.980 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 68.727 ns               ;
; N/A                                     ; 14.51 MHz ( period = 68.932 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 68.663 ns               ;
; N/A                                     ; 14.51 MHz ( period = 68.928 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 68.684 ns               ;
; N/A                                     ; 14.56 MHz ( period = 68.672 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 68.425 ns               ;
; N/A                                     ; 14.58 MHz ( period = 68.567 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 68.320 ns               ;
; N/A                                     ; 14.63 MHz ( period = 68.345 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 68.061 ns               ;
; N/A                                     ; 14.73 MHz ( period = 67.874 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 67.605 ns               ;
; N/A                                     ; 14.79 MHz ( period = 67.632 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 67.385 ns               ;
; N/A                                     ; 14.81 MHz ( period = 67.538 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 67.272 ns               ;
; N/A                                     ; 14.81 MHz ( period = 67.537 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 67.271 ns               ;
; N/A                                     ; 14.81 MHz ( period = 67.531 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 67.264 ns               ;
; N/A                                     ; 14.81 MHz ( period = 67.527 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 67.280 ns               ;
; N/A                                     ; 14.83 MHz ( period = 67.430 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 67.151 ns               ;
; N/A                                     ; 15.01 MHz ( period = 66.623 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 66.362 ns               ;
; N/A                                     ; 15.01 MHz ( period = 66.622 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 66.361 ns               ;
; N/A                                     ; 15.01 MHz ( period = 66.616 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 66.354 ns               ;
; N/A                                     ; 16.39 MHz ( period = 60.996 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 60.723 ns               ;
; N/A                                     ; 16.41 MHz ( period = 60.954 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 60.689 ns               ;
; N/A                                     ; 16.41 MHz ( period = 60.944 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 60.680 ns               ;
; N/A                                     ; 16.43 MHz ( period = 60.849 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 60.584 ns               ;
; N/A                                     ; 16.51 MHz ( period = 60.583 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 60.316 ns               ;
; N/A                                     ; 16.61 MHz ( period = 60.217 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 59.970 ns               ;
; N/A                                     ; 16.61 MHz ( period = 60.216 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 59.969 ns               ;
; N/A                                     ; 16.64 MHz ( period = 60.112 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 59.865 ns               ;
; N/A                                     ; 16.64 MHz ( period = 60.111 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 59.864 ns               ;
; N/A                                     ; 16.70 MHz ( period = 59.896 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 59.612 ns               ;
; N/A                                     ; 16.78 MHz ( period = 59.606 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 59.328 ns               ;
; N/A                                     ; 16.79 MHz ( period = 59.554 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 59.285 ns               ;
; N/A                                     ; 16.79 MHz ( period = 59.543 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 59.276 ns               ;
; N/A                                     ; 16.86 MHz ( period = 59.329 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 59.062 ns               ;
; N/A                                     ; 16.86 MHz ( period = 59.327 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 59.060 ns               ;
; N/A                                     ; 16.89 MHz ( period = 59.193 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 58.921 ns               ;
; N/A                                     ; 16.92 MHz ( period = 59.089 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 58.823 ns               ;
; N/A                                     ; 16.92 MHz ( period = 59.088 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 58.822 ns               ;
; N/A                                     ; 16.92 MHz ( period = 59.088 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 58.855 ns               ;
; N/A                                     ; 16.93 MHz ( period = 59.082 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 58.815 ns               ;
; N/A                                     ; 16.94 MHz ( period = 59.026 ns )                    ; exp_r_alu:inst1|dr2[3] ; exp_r_alu:inst1|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 58.731 ns               ;
; N/A                                     ; 16.95 MHz ( period = 58.983 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 58.750 ns               ;
; N/A                                     ; 16.97 MHz ( period = 58.938 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 58.674 ns               ;
; N/A                                     ; 17.12 MHz ( period = 58.414 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 58.152 ns               ;
; N/A                                     ; 17.12 MHz ( period = 58.412 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 58.150 ns               ;
; N/A                                     ; 17.18 MHz ( period = 58.219 ns )                    ; exp_r_alu:inst1|dr2[3] ; exp_r_alu:inst1|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 57.942 ns               ;
; N/A                                     ; 17.18 MHz ( period = 58.218 ns )                    ; exp_r_alu:inst1|dr2[3] ; exp_r_alu:inst1|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 57.941 ns               ;
; N/A                                     ; 17.18 MHz ( period = 58.212 ns )                    ; exp_r_alu:inst1|dr2[3] ; exp_r_alu:inst1|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 57.934 ns               ;
; N/A                                     ; 17.20 MHz ( period = 58.153 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 57.881 ns               ;
; N/A                                     ; 17.23 MHz ( period = 58.023 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 57.764 ns               ;
; N/A                                     ; 17.28 MHz ( period = 57.880 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 57.616 ns               ;
; N/A                                     ; 17.55 MHz ( period = 56.965 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 56.706 ns               ;
; N/A                                     ; 18.92 MHz ( period = 52.865 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 52.580 ns               ;
; N/A                                     ; 18.94 MHz ( period = 52.797 ns )                    ; exp_r_alu:inst1|dr1[4] ; exp_r_alu:inst1|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 52.502 ns               ;
; N/A                                     ; 19.18 MHz ( period = 52.128 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 51.861 ns               ;
; N/A                                     ; 19.18 MHz ( period = 52.127 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 51.860 ns               ;
; N/A                                     ; 19.23 MHz ( period = 51.990 ns )                    ; exp_r_alu:inst1|dr1[4] ; exp_r_alu:inst1|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 51.713 ns               ;
; N/A                                     ; 19.23 MHz ( period = 51.989 ns )                    ; exp_r_alu:inst1|dr1[4] ; exp_r_alu:inst1|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 51.712 ns               ;
; N/A                                     ; 19.24 MHz ( period = 51.983 ns )                    ; exp_r_alu:inst1|dr1[4] ; exp_r_alu:inst1|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 51.705 ns               ;
; N/A                                     ; 19.43 MHz ( period = 51.475 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 51.185 ns               ;
; N/A                                     ; 19.47 MHz ( period = 51.361 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|r4[3]  ; clk        ; clk      ; None                        ; None                      ; 51.114 ns               ;
; N/A                                     ; 19.47 MHz ( period = 51.360 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|r5[3]  ; clk        ; clk      ; None                        ; None                      ; 51.113 ns               ;
; N/A                                     ; 19.49 MHz ( period = 51.314 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|dr1[3] ; clk        ; clk      ; None                        ; None                      ; 51.070 ns               ;
; N/A                                     ; 19.51 MHz ( period = 51.256 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|r4[3]  ; clk        ; clk      ; None                        ; None                      ; 51.009 ns               ;
; N/A                                     ; 19.51 MHz ( period = 51.255 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|r5[3]  ; clk        ; clk      ; None                        ; None                      ; 51.008 ns               ;
; N/A                                     ; 19.53 MHz ( period = 51.209 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|dr1[3] ; clk        ; clk      ; None                        ; None                      ; 50.965 ns               ;
; N/A                                     ; 19.61 MHz ( period = 50.999 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 50.746 ns               ;
; N/A                                     ; 19.65 MHz ( period = 50.880 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 50.613 ns               ;
; N/A                                     ; 19.65 MHz ( period = 50.878 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 50.611 ns               ;
; N/A                                     ; 19.71 MHz ( period = 50.738 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 50.466 ns               ;
; N/A                                     ; 19.71 MHz ( period = 50.737 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 50.465 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.489 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 50.225 ns               ;
; N/A                                     ; 19.84 MHz ( period = 50.391 ns )                    ; exp_r_alu:inst1|dr2[4] ; exp_r_alu:inst1|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 50.128 ns               ;
; N/A                                     ; 20.00 MHz ( period = 50.010 ns )                    ; exp_r_alu:inst1|dr2[3] ; exp_r_alu:inst1|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 49.732 ns               ;
; N/A                                     ; 20.00 MHz ( period = 50.008 ns )                    ; exp_r_alu:inst1|dr2[3] ; exp_r_alu:inst1|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 49.730 ns               ;
; N/A                                     ; 20.15 MHz ( period = 49.619 ns )                    ; exp_r_alu:inst1|dr2[3] ; exp_r_alu:inst1|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 49.344 ns               ;
; N/A                                     ; 20.16 MHz ( period = 49.612 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 49.339 ns               ;
; N/A                                     ; 20.16 MHz ( period = 49.609 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 49.351 ns               ;
; N/A                                     ; 20.17 MHz ( period = 49.584 ns )                    ; exp_r_alu:inst1|dr2[4] ; exp_r_alu:inst1|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 49.339 ns               ;
; N/A                                     ; 20.17 MHz ( period = 49.583 ns )                    ; exp_r_alu:inst1|dr2[4] ; exp_r_alu:inst1|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 49.338 ns               ;
; N/A                                     ; 20.17 MHz ( period = 49.577 ns )                    ; exp_r_alu:inst1|dr2[4] ; exp_r_alu:inst1|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 49.331 ns               ;
; N/A                                     ; 20.18 MHz ( period = 49.560 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 49.296 ns               ;
; N/A                                     ; 20.21 MHz ( period = 49.474 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|dr2[3] ; clk        ; clk      ; None                        ; None                      ; 49.241 ns               ;
; N/A                                     ; 20.23 MHz ( period = 49.431 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 49.167 ns               ;
; N/A                                     ; 20.26 MHz ( period = 49.369 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|dr2[3] ; clk        ; clk      ; None                        ; None                      ; 49.136 ns               ;
; N/A                                     ; 20.33 MHz ( period = 49.199 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 48.932 ns               ;
; N/A                                     ; 20.54 MHz ( period = 48.697 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 48.429 ns               ;
; N/A                                     ; 20.56 MHz ( period = 48.645 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 48.386 ns               ;
; N/A                                     ; 20.59 MHz ( period = 48.561 ns )                    ; exp_r_alu:inst1|dr2[3] ; exp_r_alu:inst1|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 48.286 ns               ;
; N/A                                     ; 20.71 MHz ( period = 48.284 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 48.022 ns               ;
; N/A                                     ; 20.76 MHz ( period = 48.159 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 47.892 ns               ;
; N/A                                     ; 21.17 MHz ( period = 47.244 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 46.982 ns               ;
; N/A                                     ; 22.84 MHz ( period = 43.781 ns )                    ; exp_r_alu:inst1|dr1[4] ; exp_r_alu:inst1|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 43.503 ns               ;
; N/A                                     ; 22.84 MHz ( period = 43.779 ns )                    ; exp_r_alu:inst1|dr1[4] ; exp_r_alu:inst1|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 43.501 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.390 ns )                    ; exp_r_alu:inst1|dr1[4] ; exp_r_alu:inst1|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 43.115 ns               ;
; N/A                                     ; 23.07 MHz ( period = 43.354 ns )                    ; exp_r_alu:inst1|dr1[5] ; exp_r_alu:inst1|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 43.070 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.272 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|r4[3]  ; clk        ; clk      ; None                        ; None                      ; 43.005 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.271 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|r5[3]  ; clk        ; clk      ; None                        ; None                      ; 43.004 ns               ;
; N/A                                     ; 23.13 MHz ( period = 43.225 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|dr1[3] ; clk        ; clk      ; None                        ; None                      ; 42.961 ns               ;
; N/A                                     ; 23.50 MHz ( period = 42.547 ns )                    ; exp_r_alu:inst1|dr1[5] ; exp_r_alu:inst1|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 42.281 ns               ;
; N/A                                     ; 23.50 MHz ( period = 42.546 ns )                    ; exp_r_alu:inst1|dr1[5] ; exp_r_alu:inst1|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 42.280 ns               ;
; N/A                                     ; 23.51 MHz ( period = 42.540 ns )                    ; exp_r_alu:inst1|dr1[5] ; exp_r_alu:inst1|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 42.273 ns               ;
; N/A                                     ; 23.62 MHz ( period = 42.332 ns )                    ; exp_r_alu:inst1|dr1[4] ; exp_r_alu:inst1|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 42.057 ns               ;
; N/A                                     ; 23.70 MHz ( period = 42.193 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|dr1[2] ; clk        ; clk      ; None                        ; None                      ; 41.949 ns               ;
; N/A                                     ; 23.76 MHz ( period = 42.088 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|dr1[2] ; clk        ; clk      ; None                        ; None                      ; 41.844 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.882 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|r4[3]  ; clk        ; clk      ; None                        ; None                      ; 41.610 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.881 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|r5[3]  ; clk        ; clk      ; None                        ; None                      ; 41.609 ns               ;
; N/A                                     ; 23.90 MHz ( period = 41.835 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|dr1[3] ; clk        ; clk      ; None                        ; None                      ; 41.566 ns               ;
; N/A                                     ; 23.93 MHz ( period = 41.793 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|r5[2]  ; clk        ; clk      ; None                        ; None                      ; 41.546 ns               ;
; N/A                                     ; 23.93 MHz ( period = 41.793 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|r4[2]  ; clk        ; clk      ; None                        ; None                      ; 41.546 ns               ;
; N/A                                     ; 23.99 MHz ( period = 41.688 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|r5[2]  ; clk        ; clk      ; None                        ; None                      ; 41.441 ns               ;
; N/A                                     ; 23.99 MHz ( period = 41.688 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|r4[2]  ; clk        ; clk      ; None                        ; None                      ; 41.441 ns               ;
; N/A                                     ; 24.11 MHz ( period = 41.481 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 41.196 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.385 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|dr2[3] ; clk        ; clk      ; None                        ; None                      ; 41.132 ns               ;
; N/A                                     ; 24.17 MHz ( period = 41.375 ns )                    ; exp_r_alu:inst1|dr2[4] ; exp_r_alu:inst1|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 41.129 ns               ;
; N/A                                     ; 24.17 MHz ( period = 41.373 ns )                    ; exp_r_alu:inst1|dr2[4] ; exp_r_alu:inst1|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 41.127 ns               ;
; N/A                                     ; 24.29 MHz ( period = 41.163 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 40.890 ns               ;
; N/A                                     ; 24.31 MHz ( period = 41.138 ns )                    ; exp_r_alu:inst1|dr2[5] ; exp_r_alu:inst1|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 40.863 ns               ;
; N/A                                     ; 24.32 MHz ( period = 41.111 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 40.847 ns               ;
; N/A                                     ; 24.40 MHz ( period = 40.984 ns )                    ; exp_r_alu:inst1|dr2[4] ; exp_r_alu:inst1|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 40.741 ns               ;
; N/A                                     ; 24.54 MHz ( period = 40.750 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 40.483 ns               ;
; N/A                                     ; 24.54 MHz ( period = 40.744 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 40.477 ns               ;
; N/A                                     ; 24.54 MHz ( period = 40.743 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 40.476 ns               ;
; N/A                                     ; 24.65 MHz ( period = 40.566 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 40.286 ns               ;
; N/A                                     ; 24.79 MHz ( period = 40.331 ns )                    ; exp_r_alu:inst1|dr2[5] ; exp_r_alu:inst1|dr1[7] ; clk        ; clk      ; None                        ; None                      ; 40.074 ns               ;
; N/A                                     ; 24.80 MHz ( period = 40.330 ns )                    ; exp_r_alu:inst1|dr2[5] ; exp_r_alu:inst1|r5[7]  ; clk        ; clk      ; None                        ; None                      ; 40.073 ns               ;
; N/A                                     ; 24.80 MHz ( period = 40.324 ns )                    ; exp_r_alu:inst1|dr2[5] ; exp_r_alu:inst1|r4[7]  ; clk        ; clk      ; None                        ; None                      ; 40.066 ns               ;
; N/A                                     ; 24.82 MHz ( period = 40.293 ns )                    ; exp_r_alu:inst1|dr2[3] ; exp_r_alu:inst1|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 40.009 ns               ;
; N/A                                     ; 24.85 MHz ( period = 40.241 ns )                    ; exp_r_alu:inst1|dr2[3] ; exp_r_alu:inst1|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 39.966 ns               ;
; N/A                                     ; 25.00 MHz ( period = 39.995 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|dr2[3] ; clk        ; clk      ; None                        ; None                      ; 39.737 ns               ;
; N/A                                     ; 25.05 MHz ( period = 39.926 ns )                    ; exp_r_alu:inst1|dr2[4] ; exp_r_alu:inst1|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 39.683 ns               ;
; N/A                                     ; 25.08 MHz ( period = 39.880 ns )                    ; exp_r_alu:inst1|dr2[3] ; exp_r_alu:inst1|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 39.602 ns               ;
; N/A                                     ; 25.11 MHz ( period = 39.829 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 39.567 ns               ;
; N/A                                     ; 25.11 MHz ( period = 39.828 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 39.566 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.710 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 39.443 ns               ;
; N/A                                     ; 25.24 MHz ( period = 39.615 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 39.362 ns               ;
; N/A                                     ; 25.74 MHz ( period = 38.848 ns )                    ; exp_r_alu:inst1|dr2[0] ; exp_r_alu:inst1|dr2[2] ; clk        ; clk      ; None                        ; None                      ; 38.599 ns               ;
; N/A                                     ; 25.75 MHz ( period = 38.840 ns )                    ; exp_r_alu:inst1|dr2[3] ; exp_r_alu:inst1|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 38.562 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.743 ns )                    ; exp_r_alu:inst1|dr1[0] ; exp_r_alu:inst1|dr2[2] ; clk        ; clk      ; None                        ; None                      ; 38.494 ns               ;
; N/A                                     ; 25.84 MHz ( period = 38.700 ns )                    ; exp_r_alu:inst1|dr2[2] ; exp_r_alu:inst1|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 38.452 ns               ;
; N/A                                     ; 29.12 MHz ( period = 34.338 ns )                    ; exp_r_alu:inst1|dr1[5] ; exp_r_alu:inst1|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 34.071 ns               ;
; N/A                                     ; 29.12 MHz ( period = 34.336 ns )                    ; exp_r_alu:inst1|dr1[5] ; exp_r_alu:inst1|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 34.069 ns               ;
; N/A                                     ; 29.32 MHz ( period = 34.104 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|dr1[2] ; clk        ; clk      ; None                        ; None                      ; 33.840 ns               ;
; N/A                                     ; 29.36 MHz ( period = 34.064 ns )                    ; exp_r_alu:inst1|dr1[4] ; exp_r_alu:inst1|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 33.780 ns               ;
; N/A                                     ; 29.40 MHz ( period = 34.012 ns )                    ; exp_r_alu:inst1|dr1[4] ; exp_r_alu:inst1|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 33.737 ns               ;
; N/A                                     ; 29.46 MHz ( period = 33.947 ns )                    ; exp_r_alu:inst1|dr1[5] ; exp_r_alu:inst1|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 33.683 ns               ;
; N/A                                     ; 29.67 MHz ( period = 33.704 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|r5[2]  ; clk        ; clk      ; None                        ; None                      ; 33.437 ns               ;
; N/A                                     ; 29.67 MHz ( period = 33.704 ns )                    ; exp_r_alu:inst1|dr1[1] ; exp_r_alu:inst1|r4[2]  ; clk        ; clk      ; None                        ; None                      ; 33.437 ns               ;
; N/A                                     ; 29.72 MHz ( period = 33.651 ns )                    ; exp_r_alu:inst1|dr1[4] ; exp_r_alu:inst1|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 33.373 ns               ;
; N/A                                     ; 30.27 MHz ( period = 33.032 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 32.747 ns               ;
; N/A                                     ; 30.41 MHz ( period = 32.889 ns )                    ; exp_r_alu:inst1|dr1[5] ; exp_r_alu:inst1|dr2[6] ; clk        ; clk      ; None                        ; None                      ; 32.625 ns               ;
; N/A                                     ; 30.57 MHz ( period = 32.714 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|dr1[2] ; clk        ; clk      ; None                        ; None                      ; 32.445 ns               ;
; N/A                                     ; 30.66 MHz ( period = 32.611 ns )                    ; exp_r_alu:inst1|dr1[4] ; exp_r_alu:inst1|r4[5]  ; clk        ; clk      ; None                        ; None                      ; 32.333 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.314 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|r5[2]  ; clk        ; clk      ; None                        ; None                      ; 32.042 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.314 ns )                    ; exp_r_alu:inst1|dr2[1] ; exp_r_alu:inst1|r4[2]  ; clk        ; clk      ; None                        ; None                      ; 32.042 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.295 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 32.028 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.294 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 32.027 ns               ;
; N/A                                     ; 31.09 MHz ( period = 32.162 ns )                    ; exp_r_alu:inst1|dr2[3] ; exp_r_alu:inst1|dr2[4] ; clk        ; clk      ; None                        ; None                      ; 31.866 ns               ;
; N/A                                     ; 31.13 MHz ( period = 32.122 ns )                    ; exp_r_alu:inst1|dr2[5] ; exp_r_alu:inst1|r5[6]  ; clk        ; clk      ; None                        ; None                      ; 31.864 ns               ;
; N/A                                     ; 31.13 MHz ( period = 32.120 ns )                    ; exp_r_alu:inst1|dr2[5] ; exp_r_alu:inst1|r4[6]  ; clk        ; clk      ; None                        ; None                      ; 31.862 ns               ;
; N/A                                     ; 31.36 MHz ( period = 31.888 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|r4[3]  ; clk        ; clk      ; None                        ; None                      ; 31.621 ns               ;
; N/A                                     ; 31.36 MHz ( period = 31.887 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|r5[3]  ; clk        ; clk      ; None                        ; None                      ; 31.620 ns               ;
; N/A                                     ; 31.41 MHz ( period = 31.841 ns )                    ; exp_r_alu:inst1|dr1[2] ; exp_r_alu:inst1|dr1[3] ; clk        ; clk      ; None                        ; None                      ; 31.577 ns               ;
; N/A                                     ; 31.50 MHz ( period = 31.749 ns )                    ; exp_r_alu:inst1|dr2[6] ; exp_r_alu:inst1|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 31.465 ns               ;
; N/A                                     ; 31.51 MHz ( period = 31.731 ns )                    ; exp_r_alu:inst1|dr2[5] ; exp_r_alu:inst1|dr1[6] ; clk        ; clk      ; None                        ; None                      ; 31.476 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.658 ns )                    ; exp_r_alu:inst1|dr2[4] ; exp_r_alu:inst1|dr2[5] ; clk        ; clk      ; None                        ; None                      ; 31.406 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.606 ns )                    ; exp_r_alu:inst1|dr2[4] ; exp_r_alu:inst1|dr1[5] ; clk        ; clk      ; None                        ; None                      ; 31.363 ns               ;
; N/A                                     ; 31.77 MHz ( period = 31.473 ns )                    ; exp_r_alu:inst1|dr1[6] ; exp_r_alu:inst1|dr2[7] ; clk        ; clk      ; None                        ; None                      ; 31.189 ns               ;
; N/A                                     ; 31.82 MHz ( period = 31.425 ns )                    ; exp_r_alu:inst1|dr2[3] ; exp_r_alu:inst1|r4[4]  ; clk        ; clk      ; None                        ; None                      ; 31.147 ns               ;
; N/A                                     ; 31.82 MHz ( period = 31.424 ns )                    ; exp_r_alu:inst1|dr2[3] ; exp_r_alu:inst1|r5[4]  ; clk        ; clk      ; None                        ; None                      ; 31.146 ns               ;
; N/A                                     ; 32.01 MHz ( period = 31.245 ns )                    ; exp_r_alu:inst1|dr2[4] ; exp_r_alu:inst1|r5[5]  ; clk        ; clk      ; None                        ; None                      ; 30.999 ns               ;
; N/A                                     ; 32.09 MHz ( period = 31.166 ns )                    ; exp_r_alu:inst1|dr1[3] ; exp_r_alu:inst1|dr1[4] ; clk        ; clk      ; None                        ; None                      ; 30.913 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From       ; To                     ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+------------------------+----------+
; N/A                                     ; None                                                ; 88.045 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 87.820 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 87.700 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 87.238 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 87.237 ns  ; alu_sel[0] ; exp_r_alu:inst1|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 87.231 ns  ; alu_sel[0] ; exp_r_alu:inst1|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 87.013 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 87.012 ns  ; alu_sel[5] ; exp_r_alu:inst1|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 87.006 ns  ; alu_sel[5] ; exp_r_alu:inst1|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 86.893 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 86.892 ns  ; alu_sel[2] ; exp_r_alu:inst1|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 86.886 ns  ; alu_sel[2] ; exp_r_alu:inst1|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 86.522 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 86.164 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 85.715 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 85.714 ns  ; alu_sel[1] ; exp_r_alu:inst1|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 85.708 ns  ; alu_sel[1] ; exp_r_alu:inst1|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 85.357 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 85.356 ns  ; alu_sel[3] ; exp_r_alu:inst1|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 85.350 ns  ; alu_sel[3] ; exp_r_alu:inst1|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 82.810 ns  ; alu_sel[4] ; exp_r_alu:inst1|dr2[7] ; clk      ;
; N/A                                     ; None                                                ; 82.003 ns  ; alu_sel[4] ; exp_r_alu:inst1|dr1[7] ; clk      ;
; N/A                                     ; None                                                ; 82.002 ns  ; alu_sel[4] ; exp_r_alu:inst1|r5[7]  ; clk      ;
; N/A                                     ; None                                                ; 81.996 ns  ; alu_sel[4] ; exp_r_alu:inst1|r4[7]  ; clk      ;
; N/A                                     ; None                                                ; 79.029 ns  ; alu_sel[0] ; exp_r_alu:inst1|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 79.027 ns  ; alu_sel[0] ; exp_r_alu:inst1|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 78.804 ns  ; alu_sel[5] ; exp_r_alu:inst1|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 78.802 ns  ; alu_sel[5] ; exp_r_alu:inst1|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 78.684 ns  ; alu_sel[2] ; exp_r_alu:inst1|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 78.682 ns  ; alu_sel[2] ; exp_r_alu:inst1|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 78.638 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 78.413 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 78.293 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 77.580 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 77.506 ns  ; alu_sel[1] ; exp_r_alu:inst1|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 77.504 ns  ; alu_sel[1] ; exp_r_alu:inst1|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 77.355 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 77.235 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 77.148 ns  ; alu_sel[3] ; exp_r_alu:inst1|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 77.146 ns  ; alu_sel[3] ; exp_r_alu:inst1|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 77.115 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 76.757 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 76.057 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 75.699 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 73.794 ns  ; alu_sel[4] ; exp_r_alu:inst1|r5[6]  ; clk      ;
; N/A                                     ; None                                                ; 73.792 ns  ; alu_sel[4] ; exp_r_alu:inst1|r4[6]  ; clk      ;
; N/A                                     ; None                                                ; 73.403 ns  ; alu_sel[4] ; exp_r_alu:inst1|dr1[6] ; clk      ;
; N/A                                     ; None                                                ; 72.345 ns  ; alu_sel[4] ; exp_r_alu:inst1|dr2[6] ; clk      ;
; N/A                                     ; None                                                ; 69.312 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 69.260 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 69.087 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 69.035 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 68.967 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 68.915 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 68.899 ns  ; alu_sel[0] ; exp_r_alu:inst1|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 68.674 ns  ; alu_sel[5] ; exp_r_alu:inst1|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 68.554 ns  ; alu_sel[2] ; exp_r_alu:inst1|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 67.859 ns  ; alu_sel[0] ; exp_r_alu:inst1|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 67.789 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 67.737 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 67.634 ns  ; alu_sel[5] ; exp_r_alu:inst1|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 67.514 ns  ; alu_sel[2] ; exp_r_alu:inst1|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 67.431 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 67.379 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 67.376 ns  ; alu_sel[1] ; exp_r_alu:inst1|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 67.018 ns  ; alu_sel[3] ; exp_r_alu:inst1|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 66.336 ns  ; alu_sel[1] ; exp_r_alu:inst1|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 65.978 ns  ; alu_sel[3] ; exp_r_alu:inst1|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 64.077 ns  ; alu_sel[4] ; exp_r_alu:inst1|dr2[5] ; clk      ;
; N/A                                     ; None                                                ; 64.025 ns  ; alu_sel[4] ; exp_r_alu:inst1|dr1[5] ; clk      ;
; N/A                                     ; None                                                ; 63.664 ns  ; alu_sel[4] ; exp_r_alu:inst1|r5[5]  ; clk      ;
; N/A                                     ; None                                                ; 62.624 ns  ; alu_sel[4] ; exp_r_alu:inst1|r4[5]  ; clk      ;
; N/A                                     ; None                                                ; 61.181 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 60.956 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 60.836 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 60.444 ns  ; alu_sel[0] ; exp_r_alu:inst1|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 60.443 ns  ; alu_sel[0] ; exp_r_alu:inst1|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 60.219 ns  ; alu_sel[5] ; exp_r_alu:inst1|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 60.218 ns  ; alu_sel[5] ; exp_r_alu:inst1|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 60.099 ns  ; alu_sel[2] ; exp_r_alu:inst1|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 60.098 ns  ; alu_sel[2] ; exp_r_alu:inst1|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 59.658 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 59.315 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 59.300 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 59.090 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 58.970 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 58.921 ns  ; alu_sel[1] ; exp_r_alu:inst1|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 58.920 ns  ; alu_sel[1] ; exp_r_alu:inst1|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 58.563 ns  ; alu_sel[3] ; exp_r_alu:inst1|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 58.562 ns  ; alu_sel[3] ; exp_r_alu:inst1|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 57.792 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 57.434 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 55.946 ns  ; alu_sel[4] ; exp_r_alu:inst1|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 55.209 ns  ; alu_sel[4] ; exp_r_alu:inst1|r4[4]  ; clk      ;
; N/A                                     ; None                                                ; 55.208 ns  ; alu_sel[4] ; exp_r_alu:inst1|r5[4]  ; clk      ;
; N/A                                     ; None                                                ; 54.080 ns  ; alu_sel[4] ; exp_r_alu:inst1|dr1[4] ; clk      ;
; N/A                                     ; None                                                ; 51.588 ns  ; alu_sel[0] ; exp_r_alu:inst1|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 51.587 ns  ; alu_sel[0] ; exp_r_alu:inst1|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 51.541 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 51.363 ns  ; alu_sel[5] ; exp_r_alu:inst1|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 51.362 ns  ; alu_sel[5] ; exp_r_alu:inst1|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 51.316 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 51.243 ns  ; alu_sel[2] ; exp_r_alu:inst1|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 51.242 ns  ; alu_sel[2] ; exp_r_alu:inst1|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 51.196 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 50.065 ns  ; alu_sel[1] ; exp_r_alu:inst1|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 50.064 ns  ; alu_sel[1] ; exp_r_alu:inst1|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 50.018 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 49.707 ns  ; alu_sel[3] ; exp_r_alu:inst1|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 49.706 ns  ; alu_sel[3] ; exp_r_alu:inst1|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 49.701 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 49.660 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 49.476 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 49.356 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 48.178 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 47.820 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 46.353 ns  ; alu_sel[4] ; exp_r_alu:inst1|r4[3]  ; clk      ;
; N/A                                     ; None                                                ; 46.352 ns  ; alu_sel[4] ; exp_r_alu:inst1|r5[3]  ; clk      ;
; N/A                                     ; None                                                ; 46.306 ns  ; alu_sel[4] ; exp_r_alu:inst1|dr1[3] ; clk      ;
; N/A                                     ; None                                                ; 44.466 ns  ; alu_sel[4] ; exp_r_alu:inst1|dr2[3] ; clk      ;
; N/A                                     ; None                                                ; 42.420 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 42.195 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 42.075 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 42.020 ns  ; alu_sel[0] ; exp_r_alu:inst1|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 42.020 ns  ; alu_sel[0] ; exp_r_alu:inst1|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 41.795 ns  ; alu_sel[5] ; exp_r_alu:inst1|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 41.795 ns  ; alu_sel[5] ; exp_r_alu:inst1|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 41.675 ns  ; alu_sel[2] ; exp_r_alu:inst1|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 41.675 ns  ; alu_sel[2] ; exp_r_alu:inst1|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 40.897 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 40.539 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 40.497 ns  ; alu_sel[1] ; exp_r_alu:inst1|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 40.497 ns  ; alu_sel[1] ; exp_r_alu:inst1|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 40.139 ns  ; alu_sel[3] ; exp_r_alu:inst1|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 40.139 ns  ; alu_sel[3] ; exp_r_alu:inst1|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 39.075 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 38.850 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 38.730 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 37.552 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 37.194 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 37.185 ns  ; alu_sel[4] ; exp_r_alu:inst1|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 36.785 ns  ; alu_sel[4] ; exp_r_alu:inst1|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 36.785 ns  ; alu_sel[4] ; exp_r_alu:inst1|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 33.840 ns  ; alu_sel[4] ; exp_r_alu:inst1|dr2[2] ; clk      ;
; N/A                                     ; None                                                ; 30.783 ns  ; alu_sel[0] ; exp_r_alu:inst1|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 30.753 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 30.558 ns  ; alu_sel[5] ; exp_r_alu:inst1|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 30.528 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 30.438 ns  ; alu_sel[2] ; exp_r_alu:inst1|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 30.408 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 30.389 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 30.164 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 30.044 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 29.260 ns  ; alu_sel[1] ; exp_r_alu:inst1|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 29.230 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 28.902 ns  ; alu_sel[3] ; exp_r_alu:inst1|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 28.899 ns  ; alu_sel[0] ; exp_r_alu:inst1|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 28.872 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 28.866 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 28.674 ns  ; alu_sel[5] ; exp_r_alu:inst1|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 28.554 ns  ; alu_sel[2] ; exp_r_alu:inst1|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 28.508 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 27.376 ns  ; alu_sel[1] ; exp_r_alu:inst1|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 27.018 ns  ; alu_sel[3] ; exp_r_alu:inst1|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 25.548 ns  ; alu_sel[4] ; exp_r_alu:inst1|r4[1]  ; clk      ;
; N/A                                     ; None                                                ; 25.518 ns  ; alu_sel[4] ; exp_r_alu:inst1|dr2[1] ; clk      ;
; N/A                                     ; None                                                ; 25.154 ns  ; alu_sel[4] ; exp_r_alu:inst1|dr1[1] ; clk      ;
; N/A                                     ; None                                                ; 23.664 ns  ; alu_sel[4] ; exp_r_alu:inst1|r5[1]  ; clk      ;
; N/A                                     ; None                                                ; 17.856 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 17.855 ns  ; alu_sel[0] ; exp_r_alu:inst1|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 17.631 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 17.630 ns  ; alu_sel[5] ; exp_r_alu:inst1|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 17.511 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 17.510 ns  ; alu_sel[2] ; exp_r_alu:inst1|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 16.333 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 16.332 ns  ; alu_sel[1] ; exp_r_alu:inst1|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 16.145 ns  ; alu_sel[0] ; exp_r_alu:inst1|r4[0]  ; clk      ;
; N/A                                     ; None                                                ; 15.975 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 15.974 ns  ; alu_sel[3] ; exp_r_alu:inst1|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 15.920 ns  ; alu_sel[5] ; exp_r_alu:inst1|r4[0]  ; clk      ;
; N/A                                     ; None                                                ; 15.809 ns  ; bus_sel[3] ; exp_r_alu:inst1|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 15.808 ns  ; bus_sel[3] ; exp_r_alu:inst1|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 15.800 ns  ; alu_sel[2] ; exp_r_alu:inst1|r4[0]  ; clk      ;
; N/A                                     ; None                                                ; 15.137 ns  ; bus_sel[3] ; exp_r_alu:inst1|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 15.039 ns  ; bus_sel[1] ; exp_r_alu:inst1|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 15.038 ns  ; bus_sel[1] ; exp_r_alu:inst1|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 14.842 ns  ; bus_sel[2] ; exp_r_alu:inst1|dr1[0] ; clk      ;
; N/A                                     ; None                                                ; 14.841 ns  ; bus_sel[2] ; exp_r_alu:inst1|dr2[0] ; clk      ;
; N/A                                     ; None                                                ; 14.744 ns  ; alu_sel[0] ; exp_r_alu:inst1|r5[0]  ; clk      ;
; N/A                                     ; None                                                ; 14.737 ns  ; bus_sel[3] ; exp_r_alu:inst1|r5[2]  ; clk      ;
; N/A                                     ; None                                                ; 14.737 ns  ; bus_sel[3] ; exp_r_alu:inst1|r4[2]  ; clk      ;
; N/A                                     ; None                                                ; 14.622 ns  ; alu_sel[1] ; exp_r_alu:inst1|r4[0]  ; clk      ;
; N/A                                     ; None                                                ; 14.519 ns  ; alu_sel[5] ; exp_r_alu:inst1|r5[0]  ; clk      ;
; N/A                                     ; None                                                ; 14.399 ns  ; alu_sel[2] ; exp_r_alu:inst1|r5[0]  ; clk      ;
; N/A                                     ; None                                                ; 14.367 ns  ; bus_sel[1] ; exp_r_alu:inst1|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 14.264 ns  ; alu_sel[3] ; exp_r_alu:inst1|r4[0]  ; clk      ;
; N/A                                     ; None                                                ; 14.170 ns  ; bus_sel[2] ; exp_r_alu:inst1|dr1[2] ; clk      ;
; N/A                                     ; None                                                ; 14.138 ns  ; bus_sel[3] ; exp_r_alu:inst1|dr2[4] ; clk      ;
; N/A                                     ; None                                                ; 14.098 ns  ; bus_sel[3] ; exp_r_alu:inst1|r4[0]  ; clk      ;
; N/A                                     ; None                                                ; 13.967 ns  ; bus_sel[1] ; exp_r_alu:inst1|r5[2]  ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;            ;                        ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                          ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                 ; To   ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 95.184 ns  ; exp_r_alu:inst1|dr2[0]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 95.079 ns  ; exp_r_alu:inst1|dr1[0]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 87.095 ns  ; exp_r_alu:inst1|dr1[1]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 86.416 ns  ; exp_r_alu:inst1|dr2[0]                                                                                                               ; d[6] ; clk        ;
; N/A   ; None         ; 86.311 ns  ; exp_r_alu:inst1|dr1[0]                                                                                                               ; d[6] ; clk        ;
; N/A   ; None         ; 85.705 ns  ; exp_r_alu:inst1|dr2[1]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 78.327 ns  ; exp_r_alu:inst1|dr1[1]                                                                                                               ; d[6] ; clk        ;
; N/A   ; None         ; 77.367 ns  ; exp_r_alu:inst1|dr2[0]                                                                                                               ; d[5] ; clk        ;
; N/A   ; None         ; 77.262 ns  ; exp_r_alu:inst1|dr1[0]                                                                                                               ; d[5] ; clk        ;
; N/A   ; None         ; 76.937 ns  ; exp_r_alu:inst1|dr2[1]                                                                                                               ; d[6] ; clk        ;
; N/A   ; None         ; 75.711 ns  ; exp_r_alu:inst1|dr1[2]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 74.796 ns  ; exp_r_alu:inst1|dr2[2]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 69.278 ns  ; exp_r_alu:inst1|dr1[1]                                                                                                               ; d[5] ; clk        ;
; N/A   ; None         ; 67.888 ns  ; exp_r_alu:inst1|dr2[1]                                                                                                               ; d[5] ; clk        ;
; N/A   ; None         ; 67.277 ns  ; exp_r_alu:inst1|dr2[0]                                                                                                               ; d[4] ; clk        ;
; N/A   ; None         ; 67.262 ns  ; exp_r_alu:inst1|dr1[3]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 67.172 ns  ; exp_r_alu:inst1|dr1[0]                                                                                                               ; d[4] ; clk        ;
; N/A   ; None         ; 66.943 ns  ; exp_r_alu:inst1|dr1[2]                                                                                                               ; d[6] ; clk        ;
; N/A   ; None         ; 66.392 ns  ; exp_r_alu:inst1|dr2[3]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 66.028 ns  ; exp_r_alu:inst1|dr2[2]                                                                                                               ; d[6] ; clk        ;
; N/A   ; None         ; 60.163 ns  ; exp_r_alu:inst1|dr1[4]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 59.188 ns  ; exp_r_alu:inst1|dr1[1]                                                                                                               ; d[4] ; clk        ;
; N/A   ; None         ; 58.494 ns  ; exp_r_alu:inst1|dr1[3]                                                                                                               ; d[6] ; clk        ;
; N/A   ; None         ; 58.303 ns  ; exp_r_alu:inst1|dr2[0]                                                                                                               ; d[3] ; clk        ;
; N/A   ; None         ; 58.198 ns  ; exp_r_alu:inst1|dr1[0]                                                                                                               ; d[3] ; clk        ;
; N/A   ; None         ; 57.894 ns  ; exp_r_alu:inst1|dr1[2]                                                                                                               ; d[5] ; clk        ;
; N/A   ; None         ; 57.798 ns  ; exp_r_alu:inst1|dr2[1]                                                                                                               ; d[4] ; clk        ;
; N/A   ; None         ; 57.757 ns  ; exp_r_alu:inst1|dr2[4]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 57.624 ns  ; exp_r_alu:inst1|dr2[3]                                                                                                               ; d[6] ; clk        ;
; N/A   ; None         ; 56.979 ns  ; exp_r_alu:inst1|dr2[2]                                                                                                               ; d[5] ; clk        ;
; N/A   ; None         ; 51.395 ns  ; exp_r_alu:inst1|dr1[4]                                                                                                               ; d[6] ; clk        ;
; N/A   ; None         ; 50.720 ns  ; exp_r_alu:inst1|dr1[5]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 50.214 ns  ; exp_r_alu:inst1|dr1[1]                                                                                                               ; d[3] ; clk        ;
; N/A   ; None         ; 49.445 ns  ; exp_r_alu:inst1|dr1[3]                                                                                                               ; d[5] ; clk        ;
; N/A   ; None         ; 49.344 ns  ; exp_r_alu:inst1|dr2[0]                                                                                                               ; d[2] ; clk        ;
; N/A   ; None         ; 49.239 ns  ; exp_r_alu:inst1|dr1[0]                                                                                                               ; d[2] ; clk        ;
; N/A   ; None         ; 48.989 ns  ; exp_r_alu:inst1|dr2[4]                                                                                                               ; d[6] ; clk        ;
; N/A   ; None         ; 48.824 ns  ; exp_r_alu:inst1|dr2[1]                                                                                                               ; d[3] ; clk        ;
; N/A   ; None         ; 48.575 ns  ; exp_r_alu:inst1|dr2[3]                                                                                                               ; d[5] ; clk        ;
; N/A   ; None         ; 48.504 ns  ; exp_r_alu:inst1|dr2[5]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 47.804 ns  ; exp_r_alu:inst1|dr1[2]                                                                                                               ; d[4] ; clk        ;
; N/A   ; None         ; 46.889 ns  ; exp_r_alu:inst1|dr2[2]                                                                                                               ; d[4] ; clk        ;
; N/A   ; None         ; 42.346 ns  ; exp_r_alu:inst1|dr1[4]                                                                                                               ; d[5] ; clk        ;
; N/A   ; None         ; 41.952 ns  ; exp_r_alu:inst1|dr1[5]                                                                                                               ; d[6] ; clk        ;
; N/A   ; None         ; 41.255 ns  ; exp_r_alu:inst1|dr1[1]                                                                                                               ; d[2] ; clk        ;
; N/A   ; None         ; 39.940 ns  ; exp_r_alu:inst1|dr2[4]                                                                                                               ; d[5] ; clk        ;
; N/A   ; None         ; 39.865 ns  ; exp_r_alu:inst1|dr2[1]                                                                                                               ; d[2] ; clk        ;
; N/A   ; None         ; 39.736 ns  ; exp_r_alu:inst1|dr2[5]                                                                                                               ; d[6] ; clk        ;
; N/A   ; None         ; 39.355 ns  ; exp_r_alu:inst1|dr1[3]                                                                                                               ; d[4] ; clk        ;
; N/A   ; None         ; 39.115 ns  ; exp_r_alu:inst1|dr2[6]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 38.839 ns  ; exp_r_alu:inst1|dr1[6]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 38.830 ns  ; exp_r_alu:inst1|dr1[2]                                                                                                               ; d[3] ; clk        ;
; N/A   ; None         ; 38.485 ns  ; exp_r_alu:inst1|dr2[3]                                                                                                               ; d[4] ; clk        ;
; N/A   ; None         ; 37.915 ns  ; exp_r_alu:inst1|dr2[2]                                                                                                               ; d[3] ; clk        ;
; N/A   ; None         ; 37.369 ns  ; exp_r_alu:inst1|dr2[0]                                                                                                               ; d[1] ; clk        ;
; N/A   ; None         ; 37.264 ns  ; exp_r_alu:inst1|dr1[0]                                                                                                               ; d[1] ; clk        ;
; N/A   ; None         ; 32.903 ns  ; exp_r_alu:inst1|dr1[5]                                                                                                               ; d[5] ; clk        ;
; N/A   ; None         ; 32.256 ns  ; exp_r_alu:inst1|dr1[4]                                                                                                               ; d[4] ; clk        ;
; N/A   ; None         ; 31.413 ns  ; exp_r_alu:inst1|dr1[7]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 30.687 ns  ; exp_r_alu:inst1|dr2[5]                                                                                                               ; d[5] ; clk        ;
; N/A   ; None         ; 30.381 ns  ; exp_r_alu:inst1|dr1[3]                                                                                                               ; d[3] ; clk        ;
; N/A   ; None         ; 30.347 ns  ; exp_r_alu:inst1|dr2[6]                                                                                                               ; d[6] ; clk        ;
; N/A   ; None         ; 30.071 ns  ; exp_r_alu:inst1|dr1[6]                                                                                                               ; d[6] ; clk        ;
; N/A   ; None         ; 29.871 ns  ; exp_r_alu:inst1|dr1[2]                                                                                                               ; d[2] ; clk        ;
; N/A   ; None         ; 29.850 ns  ; exp_r_alu:inst1|dr2[4]                                                                                                               ; d[4] ; clk        ;
; N/A   ; None         ; 29.730 ns  ; exp_r_alu:inst1|dr2[7]                                                                                                               ; d[7] ; clk        ;
; N/A   ; None         ; 29.511 ns  ; exp_r_alu:inst1|dr2[3]                                                                                                               ; d[3] ; clk        ;
; N/A   ; None         ; 29.280 ns  ; exp_r_alu:inst1|dr1[1]                                                                                                               ; d[1] ; clk        ;
; N/A   ; None         ; 28.956 ns  ; exp_r_alu:inst1|dr2[2]                                                                                                               ; d[2] ; clk        ;
; N/A   ; None         ; 27.890 ns  ; exp_r_alu:inst1|dr2[1]                                                                                                               ; d[1] ; clk        ;
; N/A   ; None         ; 23.545 ns  ; exp_r_alu:inst1|dr2[0]                                                                                                               ; d[0] ; clk        ;
; N/A   ; None         ; 23.440 ns  ; exp_r_alu:inst1|dr1[0]                                                                                                               ; d[0] ; clk        ;
; N/A   ; None         ; 15.307 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[6] ; clk        ;
; N/A   ; None         ; 15.307 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[6] ; clk        ;
; N/A   ; None         ; 15.307 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[6] ; clk        ;
; N/A   ; None         ; 15.307 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[6] ; clk        ;
; N/A   ; None         ; 15.307 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[6] ; clk        ;
; N/A   ; None         ; 15.307 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[6] ; clk        ;
; N/A   ; None         ; 15.307 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[6] ; clk        ;
; N/A   ; None         ; 15.307 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[6] ; clk        ;
; N/A   ; None         ; 15.307 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[6] ; clk        ;
; N/A   ; None         ; 15.266 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[0] ; clk        ;
; N/A   ; None         ; 15.266 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[0] ; clk        ;
; N/A   ; None         ; 15.266 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[0] ; clk        ;
; N/A   ; None         ; 15.266 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[0] ; clk        ;
; N/A   ; None         ; 15.266 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[0] ; clk        ;
; N/A   ; None         ; 15.266 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[0] ; clk        ;
; N/A   ; None         ; 15.266 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[0] ; clk        ;
; N/A   ; None         ; 15.266 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[0] ; clk        ;
; N/A   ; None         ; 15.266 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[0] ; clk        ;
; N/A   ; None         ; 15.229 ns  ; exp_r_alu:inst1|r4[2]                                                                                                                ; d[2] ; clk        ;
; N/A   ; None         ; 14.752 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[7] ; clk        ;
; N/A   ; None         ; 14.752 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[7] ; clk        ;
; N/A   ; None         ; 14.752 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[7] ; clk        ;
; N/A   ; None         ; 14.752 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[7] ; clk        ;
; N/A   ; None         ; 14.752 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[7] ; clk        ;
; N/A   ; None         ; 14.752 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[7] ; clk        ;
; N/A   ; None         ; 14.752 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[7] ; clk        ;
; N/A   ; None         ; 14.752 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[7] ; clk        ;
; N/A   ; None         ; 14.752 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[7] ; clk        ;
; N/A   ; None         ; 14.686 ns  ; exp_r_alu:inst1|r5[2]                                                                                                                ; d[2] ; clk        ;
; N/A   ; None         ; 14.360 ns  ; exp_r_alu:inst1|r5[0]                                                                                                                ; d[0] ; clk        ;
; N/A   ; None         ; 14.126 ns  ; exp_r_alu:inst1|r4[0]                                                                                                                ; d[0] ; clk        ;
; N/A   ; None         ; 14.112 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[5] ; clk        ;
; N/A   ; None         ; 14.112 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[5] ; clk        ;
; N/A   ; None         ; 14.112 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[5] ; clk        ;
; N/A   ; None         ; 14.112 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[5] ; clk        ;
; N/A   ; None         ; 14.112 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[5] ; clk        ;
; N/A   ; None         ; 14.112 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[5] ; clk        ;
; N/A   ; None         ; 14.112 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[5] ; clk        ;
; N/A   ; None         ; 14.112 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[5] ; clk        ;
; N/A   ; None         ; 14.112 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[5] ; clk        ;
; N/A   ; None         ; 14.106 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[1] ; clk        ;
; N/A   ; None         ; 14.106 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[1] ; clk        ;
; N/A   ; None         ; 14.106 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[1] ; clk        ;
; N/A   ; None         ; 14.106 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[1] ; clk        ;
; N/A   ; None         ; 14.106 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[1] ; clk        ;
; N/A   ; None         ; 14.106 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[1] ; clk        ;
; N/A   ; None         ; 14.106 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[1] ; clk        ;
; N/A   ; None         ; 14.106 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[1] ; clk        ;
; N/A   ; None         ; 14.106 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[1] ; clk        ;
; N/A   ; None         ; 14.073 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[3] ; clk        ;
; N/A   ; None         ; 14.073 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[3] ; clk        ;
; N/A   ; None         ; 14.073 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[3] ; clk        ;
; N/A   ; None         ; 14.073 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[3] ; clk        ;
; N/A   ; None         ; 14.073 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[3] ; clk        ;
; N/A   ; None         ; 14.073 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[3] ; clk        ;
; N/A   ; None         ; 14.073 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[3] ; clk        ;
; N/A   ; None         ; 14.073 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[3] ; clk        ;
; N/A   ; None         ; 14.073 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[3] ; clk        ;
; N/A   ; None         ; 13.772 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[4] ; clk        ;
; N/A   ; None         ; 13.772 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[4] ; clk        ;
; N/A   ; None         ; 13.772 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[4] ; clk        ;
; N/A   ; None         ; 13.772 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[4] ; clk        ;
; N/A   ; None         ; 13.772 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[4] ; clk        ;
; N/A   ; None         ; 13.772 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[4] ; clk        ;
; N/A   ; None         ; 13.772 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[4] ; clk        ;
; N/A   ; None         ; 13.772 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[4] ; clk        ;
; N/A   ; None         ; 13.772 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[4] ; clk        ;
; N/A   ; None         ; 13.717 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[2] ; clk        ;
; N/A   ; None         ; 13.717 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[2] ; clk        ;
; N/A   ; None         ; 13.717 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[2] ; clk        ;
; N/A   ; None         ; 13.717 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[2] ; clk        ;
; N/A   ; None         ; 13.717 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[2] ; clk        ;
; N/A   ; None         ; 13.717 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[2] ; clk        ;
; N/A   ; None         ; 13.717 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[2] ; clk        ;
; N/A   ; None         ; 13.717 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[2] ; clk        ;
; N/A   ; None         ; 13.717 ns  ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[2] ; clk        ;
; N/A   ; None         ; 13.116 ns  ; exp_r_alu:inst1|r4[6]                                                                                                                ; d[6] ; clk        ;
; N/A   ; None         ; 13.106 ns  ; exp_r_alu:inst1|r4[4]                                                                                                                ; d[4] ; clk        ;
; N/A   ; None         ; 12.862 ns  ; exp_r_alu:inst1|r5[4]                                                                                                                ; d[4] ; clk        ;
; N/A   ; None         ; 12.585 ns  ; exp_r_alu:inst1|r4[1]                                                                                                                ; d[1] ; clk        ;
; N/A   ; None         ; 12.395 ns  ; exp_r_alu:inst1|r5[6]                                                                                                                ; d[6] ; clk        ;
; N/A   ; None         ; 12.305 ns  ; exp_r_alu:inst1|r4[3]                                                                                                                ; d[3] ; clk        ;
; N/A   ; None         ; 12.028 ns  ; exp_r_alu:inst1|r4[5]                                                                                                                ; d[5] ; clk        ;
; N/A   ; None         ; 11.443 ns  ; exp_r_alu:inst1|r4[7]                                                                                                                ; d[7] ; clk        ;
; N/A   ; None         ; 11.374 ns  ; exp_r_alu:inst1|r5[3]                                                                                                                ; d[3] ; clk        ;
; N/A   ; None         ; 11.236 ns  ; ccq:inst|sw_pc_ar:inst1|pc[6]                                                                                                        ; d[6] ; clk        ;
; N/A   ; None         ; 11.235 ns  ; exp_r_alu:inst1|r5[5]                                                                                                                ; d[5] ; clk        ;
; N/A   ; None         ; 11.121 ns  ; exp_r_alu:inst1|r5[1]                                                                                                                ; d[1] ; clk        ;
; N/A   ; None         ; 10.560 ns  ; exp_r_alu:inst1|r5[7]                                                                                                                ; d[7] ; clk        ;
; N/A   ; None         ; 10.374 ns  ; ccq:inst|sw_pc_ar:inst1|pc[3]                                                                                                        ; d[3] ; clk        ;
; N/A   ; None         ; 10.361 ns  ; ccq:inst|sw_pc_ar:inst1|pc[5]                                                                                                        ; d[5] ; clk        ;
; N/A   ; None         ; 10.091 ns  ; ccq:inst|sw_pc_ar:inst1|pc[1]                                                                                                        ; d[1] ; clk        ;
; N/A   ; None         ; 10.062 ns  ; ccq:inst|sw_pc_ar:inst1|pc[0]                                                                                                        ; d[0] ; clk        ;
; N/A   ; None         ; 10.025 ns  ; ccq:inst|sw_pc_ar:inst1|pc[2]                                                                                                        ; d[2] ; clk        ;
; N/A   ; None         ; 9.785 ns   ; ccq:inst|sw_pc_ar:inst1|pc[7]                                                                                                        ; d[7] ; clk        ;
; N/A   ; None         ; 9.602 ns   ; ccq:inst|sw_pc_ar:inst1|pc[4]                                                                                                        ; d[4] ; clk        ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+------------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To   ;
+-------+-------------------+-----------------+------------+------+
; N/A   ; None              ; 95.411 ns       ; alu_sel[0] ; d[7] ;
; N/A   ; None              ; 95.186 ns       ; alu_sel[5] ; d[7] ;
; N/A   ; None              ; 95.066 ns       ; alu_sel[2] ; d[7] ;
; N/A   ; None              ; 93.888 ns       ; alu_sel[1] ; d[7] ;
; N/A   ; None              ; 93.530 ns       ; alu_sel[3] ; d[7] ;
; N/A   ; None              ; 90.176 ns       ; alu_sel[4] ; d[7] ;
; N/A   ; None              ; 86.643 ns       ; alu_sel[0] ; d[6] ;
; N/A   ; None              ; 86.418 ns       ; alu_sel[5] ; d[6] ;
; N/A   ; None              ; 86.298 ns       ; alu_sel[2] ; d[6] ;
; N/A   ; None              ; 85.120 ns       ; alu_sel[1] ; d[6] ;
; N/A   ; None              ; 84.762 ns       ; alu_sel[3] ; d[6] ;
; N/A   ; None              ; 81.408 ns       ; alu_sel[4] ; d[6] ;
; N/A   ; None              ; 77.594 ns       ; alu_sel[0] ; d[5] ;
; N/A   ; None              ; 77.369 ns       ; alu_sel[5] ; d[5] ;
; N/A   ; None              ; 77.249 ns       ; alu_sel[2] ; d[5] ;
; N/A   ; None              ; 76.071 ns       ; alu_sel[1] ; d[5] ;
; N/A   ; None              ; 75.713 ns       ; alu_sel[3] ; d[5] ;
; N/A   ; None              ; 72.359 ns       ; alu_sel[4] ; d[5] ;
; N/A   ; None              ; 67.504 ns       ; alu_sel[0] ; d[4] ;
; N/A   ; None              ; 67.279 ns       ; alu_sel[5] ; d[4] ;
; N/A   ; None              ; 67.159 ns       ; alu_sel[2] ; d[4] ;
; N/A   ; None              ; 65.981 ns       ; alu_sel[1] ; d[4] ;
; N/A   ; None              ; 65.623 ns       ; alu_sel[3] ; d[4] ;
; N/A   ; None              ; 62.269 ns       ; alu_sel[4] ; d[4] ;
; N/A   ; None              ; 58.530 ns       ; alu_sel[0] ; d[3] ;
; N/A   ; None              ; 58.305 ns       ; alu_sel[5] ; d[3] ;
; N/A   ; None              ; 58.185 ns       ; alu_sel[2] ; d[3] ;
; N/A   ; None              ; 57.007 ns       ; alu_sel[1] ; d[3] ;
; N/A   ; None              ; 56.649 ns       ; alu_sel[3] ; d[3] ;
; N/A   ; None              ; 53.295 ns       ; alu_sel[4] ; d[3] ;
; N/A   ; None              ; 49.571 ns       ; alu_sel[0] ; d[2] ;
; N/A   ; None              ; 49.346 ns       ; alu_sel[5] ; d[2] ;
; N/A   ; None              ; 49.226 ns       ; alu_sel[2] ; d[2] ;
; N/A   ; None              ; 48.048 ns       ; alu_sel[1] ; d[2] ;
; N/A   ; None              ; 47.690 ns       ; alu_sel[3] ; d[2] ;
; N/A   ; None              ; 44.336 ns       ; alu_sel[4] ; d[2] ;
; N/A   ; None              ; 37.596 ns       ; alu_sel[0] ; d[1] ;
; N/A   ; None              ; 37.371 ns       ; alu_sel[5] ; d[1] ;
; N/A   ; None              ; 37.251 ns       ; alu_sel[2] ; d[1] ;
; N/A   ; None              ; 36.073 ns       ; alu_sel[1] ; d[1] ;
; N/A   ; None              ; 35.715 ns       ; alu_sel[3] ; d[1] ;
; N/A   ; None              ; 32.361 ns       ; alu_sel[4] ; d[1] ;
; N/A   ; None              ; 23.772 ns       ; alu_sel[0] ; d[0] ;
; N/A   ; None              ; 23.547 ns       ; alu_sel[5] ; d[0] ;
; N/A   ; None              ; 23.427 ns       ; alu_sel[2] ; d[0] ;
; N/A   ; None              ; 22.288 ns       ; bus_sel[3] ; d[2] ;
; N/A   ; None              ; 22.249 ns       ; alu_sel[1] ; d[0] ;
; N/A   ; None              ; 21.891 ns       ; alu_sel[3] ; d[0] ;
; N/A   ; None              ; 21.725 ns       ; bus_sel[3] ; d[0] ;
; N/A   ; None              ; 21.518 ns       ; bus_sel[1] ; d[2] ;
; N/A   ; None              ; 21.321 ns       ; bus_sel[2] ; d[2] ;
; N/A   ; None              ; 20.955 ns       ; bus_sel[1] ; d[0] ;
; N/A   ; None              ; 20.758 ns       ; bus_sel[2] ; d[0] ;
; N/A   ; None              ; 20.461 ns       ; bus_sel[3] ; d[4] ;
; N/A   ; None              ; 20.189 ns       ; bus_sel[3] ; d[1] ;
; N/A   ; None              ; 19.996 ns       ; bus_sel[3] ; d[6] ;
; N/A   ; None              ; 19.908 ns       ; bus_sel[3] ; d[3] ;
; N/A   ; None              ; 19.691 ns       ; bus_sel[1] ; d[4] ;
; N/A   ; None              ; 19.494 ns       ; bus_sel[2] ; d[4] ;
; N/A   ; None              ; 19.419 ns       ; bus_sel[1] ; d[1] ;
; N/A   ; None              ; 19.389 ns       ; bus_sel[3] ; d[5] ;
; N/A   ; None              ; 19.226 ns       ; bus_sel[1] ; d[6] ;
; N/A   ; None              ; 19.222 ns       ; bus_sel[2] ; d[1] ;
; N/A   ; None              ; 19.138 ns       ; bus_sel[1] ; d[3] ;
; N/A   ; None              ; 19.029 ns       ; bus_sel[2] ; d[6] ;
; N/A   ; None              ; 19.029 ns       ; bus_sel[3] ; d[7] ;
; N/A   ; None              ; 18.941 ns       ; bus_sel[2] ; d[3] ;
; N/A   ; None              ; 18.619 ns       ; bus_sel[1] ; d[5] ;
; N/A   ; None              ; 18.537 ns       ; alu_sel[4] ; d[0] ;
; N/A   ; None              ; 18.422 ns       ; bus_sel[2] ; d[5] ;
; N/A   ; None              ; 18.259 ns       ; bus_sel[1] ; d[7] ;
; N/A   ; None              ; 18.062 ns       ; bus_sel[2] ; d[7] ;
; N/A   ; None              ; 16.271 ns       ; k[2]       ; d[2] ;
; N/A   ; None              ; 15.977 ns       ; d[0]       ; d[0] ;
; N/A   ; None              ; 15.864 ns       ; d[3]       ; d[3] ;
; N/A   ; None              ; 15.818 ns       ; d[2]       ; d[2] ;
; N/A   ; None              ; 15.814 ns       ; d[6]       ; d[6] ;
; N/A   ; None              ; 15.784 ns       ; d[5]       ; d[5] ;
; N/A   ; None              ; 15.139 ns       ; d[7]       ; d[7] ;
; N/A   ; None              ; 15.089 ns       ; bus_sel[4] ; d[6] ;
; N/A   ; None              ; 14.937 ns       ; d[4]       ; d[4] ;
; N/A   ; None              ; 14.884 ns       ; bus_sel[4] ; d[5] ;
; N/A   ; None              ; 14.709 ns       ; bus_sel[0] ; d[6] ;
; N/A   ; None              ; 14.553 ns       ; k[0]       ; d[0] ;
; N/A   ; None              ; 14.465 ns       ; k[7]       ; d[7] ;
; N/A   ; None              ; 14.448 ns       ; bus_sel[4] ; d[2] ;
; N/A   ; None              ; 14.259 ns       ; k[5]       ; d[5] ;
; N/A   ; None              ; 14.209 ns       ; k[6]       ; d[6] ;
; N/A   ; None              ; 14.060 ns       ; bus_sel[4] ; d[7] ;
; N/A   ; None              ; 14.050 ns       ; k[1]       ; d[1] ;
; N/A   ; None              ; 13.931 ns       ; d[1]       ; d[1] ;
; N/A   ; None              ; 13.882 ns       ; bus_sel[4] ; d[3] ;
; N/A   ; None              ; 13.874 ns       ; k[4]       ; d[4] ;
; N/A   ; None              ; 13.699 ns       ; bus_sel[4] ; d[0] ;
; N/A   ; None              ; 13.570 ns       ; bus_sel[4] ; d[4] ;
; N/A   ; None              ; 13.483 ns       ; bus_sel[0] ; d[1] ;
; N/A   ; None              ; 13.270 ns       ; k[3]       ; d[3] ;
; N/A   ; None              ; 13.270 ns       ; bus_sel[0] ; d[5] ;
; N/A   ; None              ; 13.268 ns       ; bus_sel[4] ; d[1] ;
; N/A   ; None              ; 13.246 ns       ; bus_sel[0] ; d[3] ;
; N/A   ; None              ; 13.124 ns       ; bus_sel[0] ; d[7] ;
; N/A   ; None              ; 13.099 ns       ; we_rd[0]   ; d[7] ;
; N/A   ; None              ; 13.050 ns       ; we_rd[0]   ; d[6] ;
; N/A   ; None              ; 12.970 ns       ; bus_sel[0] ; d[4] ;
; N/A   ; None              ; 12.949 ns       ; we_rd[0]   ; d[4] ;
; N/A   ; None              ; 12.918 ns       ; bus_sel[0] ; d[2] ;
; N/A   ; None              ; 12.852 ns       ; bus_sel[0] ; d[0] ;
; N/A   ; None              ; 12.772 ns       ; we_rd[0]   ; d[5] ;
; N/A   ; None              ; 12.750 ns       ; we_rd[0]   ; d[1] ;
; N/A   ; None              ; 12.748 ns       ; we_rd[0]   ; d[3] ;
; N/A   ; None              ; 12.420 ns       ; we_rd[0]   ; d[2] ;
; N/A   ; None              ; 12.372 ns       ; we_rd[0]   ; d[0] ;
+-------+-------------------+-----------------+------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                                                                                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -3.686 ns ; bus_sel[4] ; exp_r_alu:inst1|dr2[2]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -3.835 ns ; d[4]       ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk      ;
; N/A                                     ; None                                                ; -4.099 ns ; d[7]       ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk      ;
; N/A                                     ; None                                                ; -4.104 ns ; d[1]       ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk      ;
; N/A                                     ; None                                                ; -4.124 ns ; d[2]       ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk      ;
; N/A                                     ; None                                                ; -4.175 ns ; k[3]       ; exp_r_alu:inst1|dr2[3]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -4.231 ns ; d[1]       ; ccq:inst|sw_pc_ar:inst1|ar[1]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -4.244 ns ; d[0]       ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk      ;
; N/A                                     ; None                                                ; -4.250 ns ; d[5]       ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk      ;
; N/A                                     ; None                                                ; -4.253 ns ; d[3]       ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk      ;
; N/A                                     ; None                                                ; -4.258 ns ; k[5]       ; exp_r_alu:inst1|r4[5]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -4.305 ns ; bus_sel[4] ; exp_r_alu:inst1|r5[1]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -4.314 ns ; d[3]       ; ccq:inst|sw_pc_ar:inst1|ar[3]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -4.325 ns ; d[4]       ; ccq:inst|sw_pc_ar:inst1|ar[4]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -4.405 ns ; bus_sel[4] ; exp_r_alu:inst1|r5[0]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -4.482 ns ; d[6]       ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk      ;
; N/A                                     ; None                                                ; -4.609 ns ; d[7]       ; ccq:inst|sw_pc_ar:inst1|ar[7]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -4.618 ns ; d[2]       ; ccq:inst|sw_pc_ar:inst1|ar[2]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -4.787 ns ; bus_sel[4] ; exp_r_alu:inst1|dr2[3]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -4.800 ns ; d[5]       ; ccq:inst|sw_pc_ar:inst1|ar[5]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -4.803 ns ; bus_sel[4] ; exp_r_alu:inst1|dr2[6]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -4.813 ns ; ld_reg[4]  ; exp_r_alu:inst1|dr1[4]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -4.880 ns ; k[6]       ; exp_r_alu:inst1|dr2[6]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -4.883 ns ; bus_sel[4] ; exp_r_alu:inst1|r4[5]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -4.968 ns ; d[1]       ; exp_r_alu:inst1|r5[1]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -4.983 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|ar[5]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -4.995 ns ; d[6]       ; ccq:inst|sw_pc_ar:inst1|ar[6]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.037 ns ; bus_sel[4] ; exp_r_alu:inst1|dr1[4]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.054 ns ; d[4]       ; ccq:inst|sw_pc_ar:inst1|pc[4]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.056 ns ; d[2]       ; exp_r_alu:inst1|dr2[2]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.084 ns ; d[0]       ; ccq:inst|sw_pc_ar:inst1|ar[0]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.087 ns ; k[1]       ; exp_r_alu:inst1|r5[1]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -5.245 ns ; ld_reg[4]  ; exp_r_alu:inst1|dr1[2]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.245 ns ; ld_reg[4]  ; exp_r_alu:inst1|dr1[5]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.245 ns ; ld_reg[4]  ; exp_r_alu:inst1|dr1[1]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.245 ns ; ld_reg[4]  ; exp_r_alu:inst1|dr1[3]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.256 ns ; d[1]       ; ccq:inst|sw_pc_ar:inst1|pc[1]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.258 ns ; ld_reg[4]  ; exp_r_alu:inst1|dr1[6]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.259 ns ; k[0]       ; exp_r_alu:inst1|r5[0]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -5.291 ns ; ld_reg[4]  ; exp_r_alu:inst1|dr1[7]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.298 ns ; k[5]       ; exp_r_alu:inst1|r5[5]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -5.397 ns ; ld_reg[0]  ; ccq:inst|sw_pc_ar:inst1|ar[0]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.397 ns ; ld_reg[0]  ; ccq:inst|sw_pc_ar:inst1|ar[1]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.397 ns ; ld_reg[0]  ; ccq:inst|sw_pc_ar:inst1|ar[2]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.397 ns ; ld_reg[0]  ; ccq:inst|sw_pc_ar:inst1|ar[3]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.397 ns ; ld_reg[0]  ; ccq:inst|sw_pc_ar:inst1|ar[4]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.397 ns ; ld_reg[0]  ; ccq:inst|sw_pc_ar:inst1|ar[5]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.397 ns ; ld_reg[0]  ; ccq:inst|sw_pc_ar:inst1|ar[6]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.397 ns ; ld_reg[0]  ; ccq:inst|sw_pc_ar:inst1|ar[7]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.419 ns ; k[4]       ; exp_r_alu:inst1|dr1[4]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.425 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|ar[3]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.427 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|ar[1]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.459 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|ar[0]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.459 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|ar[6]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.461 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|ar[4]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.462 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|ar[2]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.464 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|ar[7]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.509 ns ; k[2]       ; exp_r_alu:inst1|dr2[2]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.614 ns ; bus_sel[4] ; exp_r_alu:inst1|r4[7]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -5.620 ns ; bus_sel[4] ; exp_r_alu:inst1|r5[7]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -5.621 ns ; bus_sel[4] ; exp_r_alu:inst1|dr1[7]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.624 ns ; d[3]       ; ccq:inst|sw_pc_ar:inst1|pc[3]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.645 ns ; d[2]       ; ccq:inst|sw_pc_ar:inst1|pc[2]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.646 ns ; pc_sel[0]  ; ccq:inst|sw_pc_ar:inst1|pc[7]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.646 ns ; pc_sel[0]  ; ccq:inst|sw_pc_ar:inst1|pc[6]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.646 ns ; pc_sel[0]  ; ccq:inst|sw_pc_ar:inst1|pc[5]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.646 ns ; pc_sel[0]  ; ccq:inst|sw_pc_ar:inst1|pc[4]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.646 ns ; pc_sel[0]  ; ccq:inst|sw_pc_ar:inst1|pc[3]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.646 ns ; pc_sel[0]  ; ccq:inst|sw_pc_ar:inst1|pc[2]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.646 ns ; pc_sel[0]  ; ccq:inst|sw_pc_ar:inst1|pc[1]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.646 ns ; pc_sel[0]  ; ccq:inst|sw_pc_ar:inst1|pc[0]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.659 ns ; k[5]       ; exp_r_alu:inst1|dr1[5]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.692 ns ; we_rd[0]   ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg      ; clk      ;
; N/A                                     ; None                                                ; -5.711 ns ; k[5]       ; exp_r_alu:inst1|dr2[5]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.713 ns ; ld_reg[4]  ; exp_r_alu:inst1|dr1[0]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.724 ns ; d[6]       ; ccq:inst|sw_pc_ar:inst1|pc[6]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.768 ns ; ld_reg[2]  ; exp_r_alu:inst1|r5[7]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -5.783 ns ; d[5]       ; exp_r_alu:inst1|r4[5]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -5.795 ns ; bus_sel[4] ; exp_r_alu:inst1|dr1[1]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.806 ns ; bus_sel[4] ; exp_r_alu:inst1|r4[0]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -5.815 ns ; we_rd[1]   ; ccq:inst|ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg      ; clk      ;
; N/A                                     ; None                                                ; -5.829 ns ; d[5]       ; ccq:inst|sw_pc_ar:inst1|pc[5]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -5.861 ns ; bus_sel[4] ; exp_r_alu:inst1|dr1[6]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.923 ns ; bus_sel[4] ; exp_r_alu:inst1|r5[5]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -5.938 ns ; k[6]       ; exp_r_alu:inst1|dr1[6]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.998 ns ; ld_reg[3]  ; exp_r_alu:inst1|r5[7]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.012 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|pc[5]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.015 ns ; k[3]       ; exp_r_alu:inst1|dr1[3]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.019 ns ; k[7]       ; exp_r_alu:inst1|r4[7]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.025 ns ; k[7]       ; exp_r_alu:inst1|r5[7]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.026 ns ; k[7]       ; exp_r_alu:inst1|dr1[7]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.035 ns ; ld_reg[4]  ; exp_r_alu:inst1|r5[7]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.060 ns ; d[7]       ; ccq:inst|sw_pc_ar:inst1|pc[7]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.061 ns ; k[3]       ; exp_r_alu:inst1|r5[3]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.062 ns ; k[3]       ; exp_r_alu:inst1|r4[3]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.089 ns ; ld_reg[1]  ; exp_r_alu:inst1|r5[7]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.103 ns ; ld_reg[2]  ; exp_r_alu:inst1|r5[6]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.103 ns ; ld_reg[2]  ; exp_r_alu:inst1|r5[5]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.103 ns ; ld_reg[2]  ; exp_r_alu:inst1|r5[3]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.103 ns ; ld_reg[2]  ; exp_r_alu:inst1|r5[0]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.103 ns ; ld_reg[2]  ; exp_r_alu:inst1|r5[2]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.103 ns ; ld_reg[2]  ; exp_r_alu:inst1|r5[4]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.111 ns ; d[0]       ; ccq:inst|sw_pc_ar:inst1|pc[0]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.125 ns ; pc_sel[1]  ; ccq:inst|sw_pc_ar:inst1|pc[7]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.125 ns ; pc_sel[1]  ; ccq:inst|sw_pc_ar:inst1|pc[6]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.125 ns ; pc_sel[1]  ; ccq:inst|sw_pc_ar:inst1|pc[5]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.125 ns ; pc_sel[1]  ; ccq:inst|sw_pc_ar:inst1|pc[4]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.125 ns ; pc_sel[1]  ; ccq:inst|sw_pc_ar:inst1|pc[3]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.125 ns ; pc_sel[1]  ; ccq:inst|sw_pc_ar:inst1|pc[2]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.125 ns ; pc_sel[1]  ; ccq:inst|sw_pc_ar:inst1|pc[1]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.125 ns ; pc_sel[1]  ; ccq:inst|sw_pc_ar:inst1|pc[0]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.158 ns ; ld_reg[3]  ; exp_r_alu:inst1|dr2[6]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.159 ns ; bus_sel[4] ; exp_r_alu:inst1|dr2[1]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.165 ns ; bus_sel[4] ; exp_r_alu:inst1|r5[4]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.166 ns ; bus_sel[4] ; exp_r_alu:inst1|r4[4]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.188 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|pc[6]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.189 ns ; bus_sel[4] ; exp_r_alu:inst1|r4[1]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.190 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|pc[4]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.194 ns ; ld_reg[4]  ; exp_r_alu:inst1|dr2[6]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.250 ns ; bus_sel[4] ; exp_r_alu:inst1|r4[6]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.252 ns ; bus_sel[4] ; exp_r_alu:inst1|r5[6]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.284 ns ; bus_sel[4] ; exp_r_alu:inst1|dr1[5]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.327 ns ; k[6]       ; exp_r_alu:inst1|r4[6]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.329 ns ; k[6]       ; exp_r_alu:inst1|r5[6]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.333 ns ; ld_reg[3]  ; exp_r_alu:inst1|r5[6]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.333 ns ; ld_reg[3]  ; exp_r_alu:inst1|r5[5]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.333 ns ; ld_reg[3]  ; exp_r_alu:inst1|r5[3]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.333 ns ; ld_reg[3]  ; exp_r_alu:inst1|r5[0]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.333 ns ; ld_reg[3]  ; exp_r_alu:inst1|r5[2]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.333 ns ; ld_reg[3]  ; exp_r_alu:inst1|r5[4]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.336 ns ; bus_sel[4] ; exp_r_alu:inst1|dr2[5]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.370 ns ; ld_reg[4]  ; exp_r_alu:inst1|r5[6]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.370 ns ; ld_reg[4]  ; exp_r_alu:inst1|r5[5]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.370 ns ; ld_reg[4]  ; exp_r_alu:inst1|r5[3]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.370 ns ; ld_reg[4]  ; exp_r_alu:inst1|r5[0]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.370 ns ; ld_reg[4]  ; exp_r_alu:inst1|r5[2]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.370 ns ; ld_reg[4]  ; exp_r_alu:inst1|r5[4]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.424 ns ; ld_reg[1]  ; exp_r_alu:inst1|r5[6]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.424 ns ; ld_reg[1]  ; exp_r_alu:inst1|r5[5]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.424 ns ; ld_reg[1]  ; exp_r_alu:inst1|r5[3]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.424 ns ; ld_reg[1]  ; exp_r_alu:inst1|r5[0]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.424 ns ; ld_reg[1]  ; exp_r_alu:inst1|r5[2]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.424 ns ; ld_reg[1]  ; exp_r_alu:inst1|r5[4]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.428 ns ; bus_sel[4] ; exp_r_alu:inst1|dr2[7]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.452 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|pc[1]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.458 ns ; d[1]       ; exp_r_alu:inst1|dr1[1]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.482 ns ; d[4]       ; exp_r_alu:inst1|dr1[4]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.485 ns ; d[6]       ; exp_r_alu:inst1|dr2[6]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.486 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|pc[0]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.488 ns ; ld_reg[2]  ; exp_r_alu:inst1|r4[7]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.488 ns ; ld_reg[2]  ; exp_r_alu:inst1|r4[6]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.488 ns ; ld_reg[2]  ; exp_r_alu:inst1|r4[5]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.488 ns ; ld_reg[2]  ; exp_r_alu:inst1|r4[0]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.488 ns ; ld_reg[2]  ; exp_r_alu:inst1|r4[1]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.488 ns ; ld_reg[2]  ; exp_r_alu:inst1|r4[2]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.488 ns ; ld_reg[2]  ; exp_r_alu:inst1|r4[3]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.488 ns ; ld_reg[2]  ; exp_r_alu:inst1|r4[4]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.489 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|pc[2]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.547 ns ; k[4]       ; exp_r_alu:inst1|r5[4]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.548 ns ; k[4]       ; exp_r_alu:inst1|r4[4]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.577 ns ; k[1]       ; exp_r_alu:inst1|dr1[1]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.627 ns ; bus_sel[4] ; exp_r_alu:inst1|dr1[3]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.631 ns ; bus_sel[4] ; exp_r_alu:inst1|r5[2]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.631 ns ; bus_sel[4] ; exp_r_alu:inst1|r4[2]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.660 ns ; k[0]       ; exp_r_alu:inst1|r4[0]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.673 ns ; bus_sel[4] ; exp_r_alu:inst1|r5[3]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.674 ns ; bus_sel[4] ; exp_r_alu:inst1|r4[3]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.681 ns ; ld_reg[4]  ; exp_r_alu:inst1|r4[7]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.681 ns ; ld_reg[4]  ; exp_r_alu:inst1|r4[6]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.681 ns ; ld_reg[4]  ; exp_r_alu:inst1|r4[5]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.681 ns ; ld_reg[4]  ; exp_r_alu:inst1|r4[0]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.681 ns ; ld_reg[4]  ; exp_r_alu:inst1|r4[1]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.681 ns ; ld_reg[4]  ; exp_r_alu:inst1|r4[2]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.681 ns ; ld_reg[4]  ; exp_r_alu:inst1|r4[3]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.681 ns ; ld_reg[4]  ; exp_r_alu:inst1|r4[4]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.683 ns ; d[0]       ; exp_r_alu:inst1|r5[0]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.693 ns ; d[7]       ; exp_r_alu:inst1|r4[7]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.699 ns ; d[7]       ; exp_r_alu:inst1|r5[7]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.700 ns ; d[7]       ; exp_r_alu:inst1|dr1[7]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.735 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|pc[3]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.769 ns ; d[3]       ; exp_r_alu:inst1|dr2[3]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.773 ns ; bus_sel[2] ; exp_r_alu:inst1|r5[1]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.822 ns ; d[1]       ; exp_r_alu:inst1|dr2[1]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.823 ns ; d[5]       ; exp_r_alu:inst1|r5[5]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.823 ns ; bus_sel[2] ; exp_r_alu:inst1|dr1[4]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.833 ns ; k[7]       ; exp_r_alu:inst1|dr2[7]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.835 ns ; ld_reg[2]  ; exp_r_alu:inst1|r5[1]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.852 ns ; d[1]       ; exp_r_alu:inst1|r4[1]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.892 ns ; ld_reg[3]  ; exp_r_alu:inst1|dr2[3]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.903 ns ; bus_sel[4] ; exp_r_alu:inst1|dr2[4]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.915 ns ; bus_sel[0] ; ccq:inst|sw_pc_ar:inst1|pc[7]                                                                                                       ; clk      ;
; N/A                                     ; None                                                ; -6.928 ns ; ld_reg[4]  ; exp_r_alu:inst1|dr2[3]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.941 ns ; k[1]       ; exp_r_alu:inst1|dr2[1]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.970 ns ; bus_sel[1] ; exp_r_alu:inst1|r5[1]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.971 ns ; k[1]       ; exp_r_alu:inst1|r4[1]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.987 ns ; ld_reg[3]  ; exp_r_alu:inst1|dr2[7]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.987 ns ; ld_reg[3]  ; exp_r_alu:inst1|dr2[0]                                                                                                              ; clk      ;
; N/A                                     ; None                                                ; -7.006 ns ; ld_reg[3]  ; exp_r_alu:inst1|r4[7]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -7.006 ns ; ld_reg[3]  ; exp_r_alu:inst1|r4[6]                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -7.006 ns ; ld_reg[3]  ; exp_r_alu:inst1|r4[5]                                                                                                               ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                                                                                     ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 27 23:12:46 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sjtl2 -c sjtl2 --timing_analysis_only
Warning: Found combinational loop of 8 nodes
    Warning: Node "exp_r_alu:inst1|Mux0~24"
    Warning: Node "exp_r_alu:inst1|Add3~14"
    Warning: Node "exp_r_alu:inst1|Mux0~3"
    Warning: Node "exp_r_alu:inst1|Mux0~4"
    Warning: Node "exp_r_alu:inst1|Mux0~5"
    Warning: Node "exp_r_alu:inst1|Mux0~16"
    Warning: Node "exp_r_alu:inst1|Mux0~17"
    Warning: Node "exp_r_alu:inst1|Mux0~23"
Warning: Found combinational loop of 8 nodes
    Warning: Node "exp_r_alu:inst1|Mux1~50"
    Warning: Node "exp_r_alu:inst1|Add3~12"
    Warning: Node "exp_r_alu:inst1|Mux1~12"
    Warning: Node "exp_r_alu:inst1|Mux1~13"
    Warning: Node "exp_r_alu:inst1|Mux1~17"
    Warning: Node "exp_r_alu:inst1|Mux1~36"
    Warning: Node "exp_r_alu:inst1|Mux1~37"
    Warning: Node "exp_r_alu:inst1|Mux1~47"
Warning: Found combinational loop of 9 nodes
    Warning: Node "exp_r_alu:inst1|Mux2~25"
    Warning: Node "exp_r_alu:inst1|Add3~10"
    Warning: Node "exp_r_alu:inst1|Mux2~3"
    Warning: Node "exp_r_alu:inst1|Mux2~4"
    Warning: Node "exp_r_alu:inst1|Mux2~6"
    Warning: Node "exp_r_alu:inst1|Mux2~17"
    Warning: Node "exp_r_alu:inst1|Mux2~18"
    Warning: Node "exp_r_alu:inst1|Mux2~19"
    Warning: Node "exp_r_alu:inst1|Mux2~24"
Warning: Found combinational loop of 9 nodes
    Warning: Node "exp_r_alu:inst1|Mux3~25"
    Warning: Node "exp_r_alu:inst1|Add3~8"
    Warning: Node "exp_r_alu:inst1|Mux3~3"
    Warning: Node "exp_r_alu:inst1|Mux3~4"
    Warning: Node "exp_r_alu:inst1|Mux3~5"
    Warning: Node "exp_r_alu:inst1|Mux3~6"
    Warning: Node "exp_r_alu:inst1|Mux3~17"
    Warning: Node "exp_r_alu:inst1|Mux3~18"
    Warning: Node "exp_r_alu:inst1|Mux3~24"
Warning: Found combinational loop of 9 nodes
    Warning: Node "exp_r_alu:inst1|Mux4~25"
    Warning: Node "exp_r_alu:inst1|Add3~6"
    Warning: Node "exp_r_alu:inst1|Mux4~3"
    Warning: Node "exp_r_alu:inst1|Mux4~4"
    Warning: Node "exp_r_alu:inst1|Mux4~6"
    Warning: Node "exp_r_alu:inst1|Mux4~17"
    Warning: Node "exp_r_alu:inst1|Mux4~18"
    Warning: Node "exp_r_alu:inst1|Mux4~19"
    Warning: Node "exp_r_alu:inst1|Mux4~24"
Warning: Found combinational loop of 9 nodes
    Warning: Node "exp_r_alu:inst1|Mux5~25"
    Warning: Node "exp_r_alu:inst1|Add3~4"
    Warning: Node "exp_r_alu:inst1|Mux5~3"
    Warning: Node "exp_r_alu:inst1|Mux5~4"
    Warning: Node "exp_r_alu:inst1|Mux5~5"
    Warning: Node "exp_r_alu:inst1|Mux5~6"
    Warning: Node "exp_r_alu:inst1|Mux5~17"
    Warning: Node "exp_r_alu:inst1|Mux5~18"
    Warning: Node "exp_r_alu:inst1|Mux5~24"
Warning: Found combinational loop of 9 nodes
    Warning: Node "exp_r_alu:inst1|Mux6~25"
    Warning: Node "exp_r_alu:inst1|Add3~2"
    Warning: Node "exp_r_alu:inst1|Mux6~3"
    Warning: Node "exp_r_alu:inst1|Mux6~4"
    Warning: Node "exp_r_alu:inst1|Mux6~6"
    Warning: Node "exp_r_alu:inst1|Mux6~17"
    Warning: Node "exp_r_alu:inst1|Mux6~18"
    Warning: Node "exp_r_alu:inst1|Mux6~19"
    Warning: Node "exp_r_alu:inst1|Mux6~24"
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:inst1|Mux7~24"
    Warning: Node "exp_r_alu:inst1|Mux1~56"
    Warning: Node "exp_r_alu:inst1|Mux7~6"
    Warning: Node "exp_r_alu:inst1|Mux7~7"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 11.39 MHz between source register "exp_r_alu:inst1|dr2[0]" and destination register "exp_r_alu:inst1|dr2[7]" (period= 87.818 ns)
    Info: + Longest register to register delay is 87.554 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N19; Fanout = 23; REG Node = 'exp_r_alu:inst1|dr2[0]'
        Info: 2: + IC(0.466 ns) + CELL(0.624 ns) = 1.090 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 4; COMB Node = 'exp_r_alu:inst1|aluout~105'
        Info: 3: + IC(1.104 ns) + CELL(0.624 ns) = 2.818 ns; Loc. = LCCOMB_X25_Y10_N14; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add18~0'
        Info: 4: + IC(1.154 ns) + CELL(0.624 ns) = 4.596 ns; Loc. = LCCOMB_X24_Y8_N10; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Add17~0'
        Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 5.161 ns; Loc. = LCCOMB_X24_Y8_N6; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Mux1~57'
        Info: 6: + IC(1.455 ns) + CELL(0.206 ns) = 6.822 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Mux7~13'
        Info: 7: + IC(0.352 ns) + CELL(0.206 ns) = 7.380 ns; Loc. = LCCOMB_X22_Y7_N22; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Mux7~19'
        Info: 8: + IC(1.052 ns) + CELL(0.206 ns) = 8.638 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 2; COMB Node = 'exp_r_alu:inst1|Mux7~23'
        Info: 9: + IC(0.000 ns) + CELL(1.272 ns) = 9.910 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux7~24'
            Info: Loc. = LCCOMB_X25_Y11_N20; Node "exp_r_alu:inst1|Mux7~7"
            Info: Loc. = LCCOMB_X25_Y11_N14; Node "exp_r_alu:inst1|Mux7~24"
            Info: Loc. = LCCOMB_X25_Y11_N2; Node "exp_r_alu:inst1|Mux7~6"
            Info: Loc. = LCCOMB_X25_Y11_N24; Node "exp_r_alu:inst1|Mux1~56"
        Info: 10: + IC(1.158 ns) + CELL(0.706 ns) = 11.774 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~1'
        Info: 11: + IC(0.000 ns) + CELL(12.125 ns) = 23.899 ns; Loc. = LCCOMB_X25_Y9_N30; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux6~25'
            Info: Loc. = LCCOMB_X26_Y7_N6; Node "exp_r_alu:inst1|Mux6~24"
            Info: Loc. = LCCOMB_X24_Y8_N4; Node "exp_r_alu:inst1|Mux6~17"
            Info: Loc. = LCCOMB_X26_Y9_N22; Node "exp_r_alu:inst1|Mux6~3"
            Info: Loc. = LCCOMB_X25_Y9_N30; Node "exp_r_alu:inst1|Mux6~25"
            Info: Loc. = LCCOMB_X25_Y8_N26; Node "exp_r_alu:inst1|Mux6~18"
            Info: Loc. = LCCOMB_X24_Y10_N10; Node "exp_r_alu:inst1|Mux6~6"
            Info: Loc. = LCCOMB_X24_Y10_N6; Node "exp_r_alu:inst1|Mux6~4"
            Info: Loc. = LCCOMB_X25_Y6_N30; Node "exp_r_alu:inst1|Mux6~19"
            Info: Loc. = LCCOMB_X25_Y9_N16; Node "exp_r_alu:inst1|Add3~2"
        Info: 12: + IC(0.375 ns) + CELL(0.596 ns) = 24.870 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~3'
        Info: 13: + IC(0.000 ns) + CELL(10.528 ns) = 35.398 ns; Loc. = LCCOMB_X25_Y9_N12; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux5~25'
            Info: Loc. = LCCOMB_X25_Y10_N0; Node "exp_r_alu:inst1|Mux5~5"
            Info: Loc. = LCCOMB_X26_Y9_N28; Node "exp_r_alu:inst1|Mux5~4"
            Info: Loc. = LCCOMB_X21_Y7_N12; Node "exp_r_alu:inst1|Mux5~24"
            Info: Loc. = LCCOMB_X22_Y8_N20; Node "exp_r_alu:inst1|Mux5~17"
            Info: Loc. = LCCOMB_X26_Y9_N2; Node "exp_r_alu:inst1|Mux5~3"
            Info: Loc. = LCCOMB_X25_Y9_N12; Node "exp_r_alu:inst1|Mux5~25"
            Info: Loc. = LCCOMB_X22_Y8_N30; Node "exp_r_alu:inst1|Mux5~18"
            Info: Loc. = LCCOMB_X25_Y10_N10; Node "exp_r_alu:inst1|Mux5~6"
            Info: Loc. = LCCOMB_X25_Y9_N18; Node "exp_r_alu:inst1|Add3~4"
        Info: 14: + IC(0.401 ns) + CELL(0.621 ns) = 36.420 ns; Loc. = LCCOMB_X25_Y9_N18; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~5'
        Info: 15: + IC(0.000 ns) + CELL(8.358 ns) = 44.778 ns; Loc. = LCCOMB_X25_Y9_N10; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux4~25'
            Info: Loc. = LCCOMB_X25_Y9_N10; Node "exp_r_alu:inst1|Mux4~25"
            Info: Loc. = LCCOMB_X25_Y6_N28; Node "exp_r_alu:inst1|Mux4~24"
            Info: Loc. = LCCOMB_X26_Y6_N30; Node "exp_r_alu:inst1|Mux4~18"
            Info: Loc. = LCCOMB_X26_Y6_N8; Node "exp_r_alu:inst1|Mux4~6"
            Info: Loc. = LCCOMB_X26_Y9_N30; Node "exp_r_alu:inst1|Mux4~3"
            Info: Loc. = LCCOMB_X25_Y9_N20; Node "exp_r_alu:inst1|Add3~6"
            Info: Loc. = LCCOMB_X25_Y6_N4; Node "exp_r_alu:inst1|Mux4~19"
            Info: Loc. = LCCOMB_X26_Y6_N4; Node "exp_r_alu:inst1|Mux4~17"
            Info: Loc. = LCCOMB_X26_Y9_N0; Node "exp_r_alu:inst1|Mux4~4"
        Info: 16: + IC(0.401 ns) + CELL(0.621 ns) = 45.800 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~7'
        Info: 17: + IC(0.000 ns) + CELL(9.414 ns) = 55.214 ns; Loc. = LCCOMB_X25_Y9_N2; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux3~25'
            Info: Loc. = LCCOMB_X26_Y6_N24; Node "exp_r_alu:inst1|Mux3~18"
            Info: Loc. = LCCOMB_X25_Y10_N6; Node "exp_r_alu:inst1|Mux3~6"
            Info: Loc. = LCCOMB_X26_Y9_N20; Node "exp_r_alu:inst1|Mux3~4"
            Info: Loc. = LCCOMB_X25_Y9_N2; Node "exp_r_alu:inst1|Mux3~25"
            Info: Loc. = LCCOMB_X26_Y6_N6; Node "exp_r_alu:inst1|Mux3~17"
            Info: Loc. = LCCOMB_X26_Y9_N26; Node "exp_r_alu:inst1|Mux3~3"
            Info: Loc. = LCCOMB_X27_Y9_N14; Node "exp_r_alu:inst1|Mux3~24"
            Info: Loc. = LCCOMB_X25_Y10_N12; Node "exp_r_alu:inst1|Mux3~5"
            Info: Loc. = LCCOMB_X25_Y9_N22; Node "exp_r_alu:inst1|Add3~8"
        Info: 18: + IC(0.372 ns) + CELL(0.596 ns) = 56.182 ns; Loc. = LCCOMB_X25_Y9_N22; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~9'
        Info: 19: + IC(0.000 ns) + CELL(8.378 ns) = 64.560 ns; Loc. = LCCOMB_X25_Y9_N0; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux2~25'
            Info: Loc. = LCCOMB_X26_Y10_N26; Node "exp_r_alu:inst1|Mux2~17"
            Info: Loc. = LCCOMB_X26_Y10_N2; Node "exp_r_alu:inst1|Mux2~4"
            Info: Loc. = LCCOMB_X25_Y9_N24; Node "exp_r_alu:inst1|Add3~10"
            Info: Loc. = LCCOMB_X25_Y9_N0; Node "exp_r_alu:inst1|Mux2~25"
            Info: Loc. = LCCOMB_X27_Y9_N26; Node "exp_r_alu:inst1|Mux2~24"
            Info: Loc. = LCCOMB_X27_Y9_N10; Node "exp_r_alu:inst1|Mux2~19"
            Info: Loc. = LCCOMB_X27_Y9_N0; Node "exp_r_alu:inst1|Mux2~18"
            Info: Loc. = LCCOMB_X26_Y10_N30; Node "exp_r_alu:inst1|Mux2~6"
            Info: Loc. = LCCOMB_X26_Y10_N0; Node "exp_r_alu:inst1|Mux2~3"
        Info: 20: + IC(0.377 ns) + CELL(0.596 ns) = 65.533 ns; Loc. = LCCOMB_X25_Y9_N24; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~11'
        Info: 21: + IC(0.000 ns) + CELL(8.970 ns) = 74.503 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux1~50'
            Info: Loc. = LCCOMB_X26_Y8_N30; Node "exp_r_alu:inst1|Mux1~37"
            Info: Loc. = LCCOMB_X27_Y10_N26; Node "exp_r_alu:inst1|Mux1~13"
            Info: Loc. = LCCOMB_X27_Y10_N0; Node "exp_r_alu:inst1|Mux1~12"
            Info: Loc. = LCCOMB_X25_Y9_N8; Node "exp_r_alu:inst1|Mux1~50"
            Info: Loc. = LCCOMB_X27_Y9_N12; Node "exp_r_alu:inst1|Mux1~47"
            Info: Loc. = LCCOMB_X26_Y8_N20; Node "exp_r_alu:inst1|Mux1~36"
            Info: Loc. = LCCOMB_X26_Y8_N24; Node "exp_r_alu:inst1|Mux1~17"
            Info: Loc. = LCCOMB_X25_Y9_N26; Node "exp_r_alu:inst1|Add3~12"
        Info: 22: + IC(0.375 ns) + CELL(0.596 ns) = 75.474 ns; Loc. = LCCOMB_X25_Y9_N26; Fanout = 2; COMB Node = 'exp_r_alu:inst1|Add3~13'
        Info: 23: + IC(0.000 ns) + CELL(7.800 ns) = 83.274 ns; Loc. = LCCOMB_X22_Y9_N28; Fanout = 2; COMB LOOP Node = 'exp_r_alu:inst1|Mux0~24'
            Info: Loc. = LCCOMB_X22_Y9_N18; Node "exp_r_alu:inst1|Mux0~23"
            Info: Loc. = LCCOMB_X26_Y10_N22; Node "exp_r_alu:inst1|Mux0~16"
            Info: Loc. = LCCOMB_X25_Y10_N4; Node "exp_r_alu:inst1|Mux0~4"
            Info: Loc. = LCCOMB_X22_Y9_N28; Node "exp_r_alu:inst1|Mux0~24"
            Info: Loc. = LCCOMB_X22_Y9_N30; Node "exp_r_alu:inst1|Mux0~17"
            Info: Loc. = LCCOMB_X25_Y10_N30; Node "exp_r_alu:inst1|Mux0~5"
            Info: Loc. = LCCOMB_X25_Y9_N28; Node "exp_r_alu:inst1|Add3~14"
            Info: Loc. = LCCOMB_X25_Y9_N6; Node "exp_r_alu:inst1|Mux0~3"
        Info: 24: + IC(0.671 ns) + CELL(0.206 ns) = 84.151 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'exp_r_alu:inst1|bus_reg[7]~28'
        Info: 25: + IC(0.678 ns) + CELL(0.206 ns) = 85.035 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 1; COMB Node = 'exp_r_alu:inst1|bus_reg[7]~29'
        Info: 26: + IC(0.365 ns) + CELL(0.206 ns) = 85.606 ns; Loc. = LCCOMB_X22_Y9_N10; Fanout = 5; COMB Node = 'exp_r_alu:inst1|bus_reg[7]~30'
        Info: 27: + IC(1.488 ns) + CELL(0.460 ns) = 87.554 ns; Loc. = LCFF_X25_Y7_N25; Fanout = 17; REG Node = 'exp_r_alu:inst1|dr2[7]'
        Info: Total cell delay = 74.951 ns ( 85.61 % )
        Info: Total interconnect delay = 12.603 ns ( 14.39 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.737 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X25_Y7_N25; Fanout = 17; REG Node = 'exp_r_alu:inst1|dr2[7]'
            Info: Total cell delay = 1.766 ns ( 64.52 % )
            Info: Total interconnect delay = 0.971 ns ( 35.48 % )
        Info: - Longest clock path from clock "clk" to source register is 2.737 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X25_Y7_N19; Fanout = 23; REG Node = 'exp_r_alu:inst1|dr2[0]'
            Info: Total cell delay = 1.766 ns ( 64.52 % )
            Info: Total interconnect delay = 0.971 ns ( 35.48 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "exp_r_alu:inst1|dr2[7]" (data pin = "alu_sel[0]", clock pin = "clk") is 88.045 ns
    Info: + Longest pin to register delay is 90.822 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_93; Fanout = 18; PIN Node = 'alu_sel[0]'
        Info: 2: + IC(6.469 ns) + CELL(0.589 ns) = 8.003 ns; Loc. = LCCOMB_X22_Y7_N28; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Mux7~14'
        Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 8.578 ns; Loc. = LCCOMB_X22_Y7_N30; Fanout = 2; COMB Node = 'exp_r_alu:inst1|Mux7~15'
        Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 9.158 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Mux7~16'
        Info: 5: + IC(0.375 ns) + CELL(0.370 ns) = 9.903 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Mux7~18'
        Info: 6: + IC(0.375 ns) + CELL(0.370 ns) = 10.648 ns; Loc. = LCCOMB_X22_Y7_N22; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Mux7~19'
        Info: 7: + IC(1.052 ns) + CELL(0.206 ns) = 11.906 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 2; COMB Node = 'exp_r_alu:inst1|Mux7~23'
        Info: 8: + IC(0.000 ns) + CELL(1.272 ns) = 13.178 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux7~24'
            Info: Loc. = LCCOMB_X25_Y11_N20; Node "exp_r_alu:inst1|Mux7~7"
            Info: Loc. = LCCOMB_X25_Y11_N14; Node "exp_r_alu:inst1|Mux7~24"
            Info: Loc. = LCCOMB_X25_Y11_N2; Node "exp_r_alu:inst1|Mux7~6"
            Info: Loc. = LCCOMB_X25_Y11_N24; Node "exp_r_alu:inst1|Mux1~56"
        Info: 9: + IC(1.158 ns) + CELL(0.706 ns) = 15.042 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~1'
        Info: 10: + IC(0.000 ns) + CELL(12.125 ns) = 27.167 ns; Loc. = LCCOMB_X25_Y9_N30; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux6~25'
            Info: Loc. = LCCOMB_X26_Y7_N6; Node "exp_r_alu:inst1|Mux6~24"
            Info: Loc. = LCCOMB_X24_Y8_N4; Node "exp_r_alu:inst1|Mux6~17"
            Info: Loc. = LCCOMB_X26_Y9_N22; Node "exp_r_alu:inst1|Mux6~3"
            Info: Loc. = LCCOMB_X25_Y9_N30; Node "exp_r_alu:inst1|Mux6~25"
            Info: Loc. = LCCOMB_X25_Y8_N26; Node "exp_r_alu:inst1|Mux6~18"
            Info: Loc. = LCCOMB_X24_Y10_N10; Node "exp_r_alu:inst1|Mux6~6"
            Info: Loc. = LCCOMB_X24_Y10_N6; Node "exp_r_alu:inst1|Mux6~4"
            Info: Loc. = LCCOMB_X25_Y6_N30; Node "exp_r_alu:inst1|Mux6~19"
            Info: Loc. = LCCOMB_X25_Y9_N16; Node "exp_r_alu:inst1|Add3~2"
        Info: 11: + IC(0.375 ns) + CELL(0.596 ns) = 28.138 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~3'
        Info: 12: + IC(0.000 ns) + CELL(10.528 ns) = 38.666 ns; Loc. = LCCOMB_X25_Y9_N12; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux5~25'
            Info: Loc. = LCCOMB_X25_Y10_N0; Node "exp_r_alu:inst1|Mux5~5"
            Info: Loc. = LCCOMB_X26_Y9_N28; Node "exp_r_alu:inst1|Mux5~4"
            Info: Loc. = LCCOMB_X21_Y7_N12; Node "exp_r_alu:inst1|Mux5~24"
            Info: Loc. = LCCOMB_X22_Y8_N20; Node "exp_r_alu:inst1|Mux5~17"
            Info: Loc. = LCCOMB_X26_Y9_N2; Node "exp_r_alu:inst1|Mux5~3"
            Info: Loc. = LCCOMB_X25_Y9_N12; Node "exp_r_alu:inst1|Mux5~25"
            Info: Loc. = LCCOMB_X22_Y8_N30; Node "exp_r_alu:inst1|Mux5~18"
            Info: Loc. = LCCOMB_X25_Y10_N10; Node "exp_r_alu:inst1|Mux5~6"
            Info: Loc. = LCCOMB_X25_Y9_N18; Node "exp_r_alu:inst1|Add3~4"
        Info: 13: + IC(0.401 ns) + CELL(0.621 ns) = 39.688 ns; Loc. = LCCOMB_X25_Y9_N18; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~5'
        Info: 14: + IC(0.000 ns) + CELL(8.358 ns) = 48.046 ns; Loc. = LCCOMB_X25_Y9_N10; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux4~25'
            Info: Loc. = LCCOMB_X25_Y9_N10; Node "exp_r_alu:inst1|Mux4~25"
            Info: Loc. = LCCOMB_X25_Y6_N28; Node "exp_r_alu:inst1|Mux4~24"
            Info: Loc. = LCCOMB_X26_Y6_N30; Node "exp_r_alu:inst1|Mux4~18"
            Info: Loc. = LCCOMB_X26_Y6_N8; Node "exp_r_alu:inst1|Mux4~6"
            Info: Loc. = LCCOMB_X26_Y9_N30; Node "exp_r_alu:inst1|Mux4~3"
            Info: Loc. = LCCOMB_X25_Y9_N20; Node "exp_r_alu:inst1|Add3~6"
            Info: Loc. = LCCOMB_X25_Y6_N4; Node "exp_r_alu:inst1|Mux4~19"
            Info: Loc. = LCCOMB_X26_Y6_N4; Node "exp_r_alu:inst1|Mux4~17"
            Info: Loc. = LCCOMB_X26_Y9_N0; Node "exp_r_alu:inst1|Mux4~4"
        Info: 15: + IC(0.401 ns) + CELL(0.621 ns) = 49.068 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~7'
        Info: 16: + IC(0.000 ns) + CELL(9.414 ns) = 58.482 ns; Loc. = LCCOMB_X25_Y9_N2; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux3~25'
            Info: Loc. = LCCOMB_X26_Y6_N24; Node "exp_r_alu:inst1|Mux3~18"
            Info: Loc. = LCCOMB_X25_Y10_N6; Node "exp_r_alu:inst1|Mux3~6"
            Info: Loc. = LCCOMB_X26_Y9_N20; Node "exp_r_alu:inst1|Mux3~4"
            Info: Loc. = LCCOMB_X25_Y9_N2; Node "exp_r_alu:inst1|Mux3~25"
            Info: Loc. = LCCOMB_X26_Y6_N6; Node "exp_r_alu:inst1|Mux3~17"
            Info: Loc. = LCCOMB_X26_Y9_N26; Node "exp_r_alu:inst1|Mux3~3"
            Info: Loc. = LCCOMB_X27_Y9_N14; Node "exp_r_alu:inst1|Mux3~24"
            Info: Loc. = LCCOMB_X25_Y10_N12; Node "exp_r_alu:inst1|Mux3~5"
            Info: Loc. = LCCOMB_X25_Y9_N22; Node "exp_r_alu:inst1|Add3~8"
        Info: 17: + IC(0.372 ns) + CELL(0.596 ns) = 59.450 ns; Loc. = LCCOMB_X25_Y9_N22; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~9'
        Info: 18: + IC(0.000 ns) + CELL(8.378 ns) = 67.828 ns; Loc. = LCCOMB_X25_Y9_N0; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux2~25'
            Info: Loc. = LCCOMB_X26_Y10_N26; Node "exp_r_alu:inst1|Mux2~17"
            Info: Loc. = LCCOMB_X26_Y10_N2; Node "exp_r_alu:inst1|Mux2~4"
            Info: Loc. = LCCOMB_X25_Y9_N24; Node "exp_r_alu:inst1|Add3~10"
            Info: Loc. = LCCOMB_X25_Y9_N0; Node "exp_r_alu:inst1|Mux2~25"
            Info: Loc. = LCCOMB_X27_Y9_N26; Node "exp_r_alu:inst1|Mux2~24"
            Info: Loc. = LCCOMB_X27_Y9_N10; Node "exp_r_alu:inst1|Mux2~19"
            Info: Loc. = LCCOMB_X27_Y9_N0; Node "exp_r_alu:inst1|Mux2~18"
            Info: Loc. = LCCOMB_X26_Y10_N30; Node "exp_r_alu:inst1|Mux2~6"
            Info: Loc. = LCCOMB_X26_Y10_N0; Node "exp_r_alu:inst1|Mux2~3"
        Info: 19: + IC(0.377 ns) + CELL(0.596 ns) = 68.801 ns; Loc. = LCCOMB_X25_Y9_N24; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~11'
        Info: 20: + IC(0.000 ns) + CELL(8.970 ns) = 77.771 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux1~50'
            Info: Loc. = LCCOMB_X26_Y8_N30; Node "exp_r_alu:inst1|Mux1~37"
            Info: Loc. = LCCOMB_X27_Y10_N26; Node "exp_r_alu:inst1|Mux1~13"
            Info: Loc. = LCCOMB_X27_Y10_N0; Node "exp_r_alu:inst1|Mux1~12"
            Info: Loc. = LCCOMB_X25_Y9_N8; Node "exp_r_alu:inst1|Mux1~50"
            Info: Loc. = LCCOMB_X27_Y9_N12; Node "exp_r_alu:inst1|Mux1~47"
            Info: Loc. = LCCOMB_X26_Y8_N20; Node "exp_r_alu:inst1|Mux1~36"
            Info: Loc. = LCCOMB_X26_Y8_N24; Node "exp_r_alu:inst1|Mux1~17"
            Info: Loc. = LCCOMB_X25_Y9_N26; Node "exp_r_alu:inst1|Add3~12"
        Info: 21: + IC(0.375 ns) + CELL(0.596 ns) = 78.742 ns; Loc. = LCCOMB_X25_Y9_N26; Fanout = 2; COMB Node = 'exp_r_alu:inst1|Add3~13'
        Info: 22: + IC(0.000 ns) + CELL(7.800 ns) = 86.542 ns; Loc. = LCCOMB_X22_Y9_N28; Fanout = 2; COMB LOOP Node = 'exp_r_alu:inst1|Mux0~24'
            Info: Loc. = LCCOMB_X22_Y9_N18; Node "exp_r_alu:inst1|Mux0~23"
            Info: Loc. = LCCOMB_X26_Y10_N22; Node "exp_r_alu:inst1|Mux0~16"
            Info: Loc. = LCCOMB_X25_Y10_N4; Node "exp_r_alu:inst1|Mux0~4"
            Info: Loc. = LCCOMB_X22_Y9_N28; Node "exp_r_alu:inst1|Mux0~24"
            Info: Loc. = LCCOMB_X22_Y9_N30; Node "exp_r_alu:inst1|Mux0~17"
            Info: Loc. = LCCOMB_X25_Y10_N30; Node "exp_r_alu:inst1|Mux0~5"
            Info: Loc. = LCCOMB_X25_Y9_N28; Node "exp_r_alu:inst1|Add3~14"
            Info: Loc. = LCCOMB_X25_Y9_N6; Node "exp_r_alu:inst1|Mux0~3"
        Info: 23: + IC(0.671 ns) + CELL(0.206 ns) = 87.419 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'exp_r_alu:inst1|bus_reg[7]~28'
        Info: 24: + IC(0.678 ns) + CELL(0.206 ns) = 88.303 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 1; COMB Node = 'exp_r_alu:inst1|bus_reg[7]~29'
        Info: 25: + IC(0.365 ns) + CELL(0.206 ns) = 88.874 ns; Loc. = LCCOMB_X22_Y9_N10; Fanout = 5; COMB Node = 'exp_r_alu:inst1|bus_reg[7]~30'
        Info: 26: + IC(1.488 ns) + CELL(0.460 ns) = 90.822 ns; Loc. = LCFF_X25_Y7_N25; Fanout = 17; REG Node = 'exp_r_alu:inst1|dr2[7]'
        Info: Total cell delay = 75.147 ns ( 82.74 % )
        Info: Total interconnect delay = 15.675 ns ( 17.26 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.737 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X25_Y7_N25; Fanout = 17; REG Node = 'exp_r_alu:inst1|dr2[7]'
        Info: Total cell delay = 1.766 ns ( 64.52 % )
        Info: Total interconnect delay = 0.971 ns ( 35.48 % )
Info: tco from clock "clk" to destination pin "d[7]" through register "exp_r_alu:inst1|dr2[0]" is 95.184 ns
    Info: + Longest clock path from clock "clk" to source register is 2.737 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X25_Y7_N19; Fanout = 23; REG Node = 'exp_r_alu:inst1|dr2[0]'
        Info: Total cell delay = 1.766 ns ( 64.52 % )
        Info: Total interconnect delay = 0.971 ns ( 35.48 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 92.143 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N19; Fanout = 23; REG Node = 'exp_r_alu:inst1|dr2[0]'
        Info: 2: + IC(0.466 ns) + CELL(0.624 ns) = 1.090 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 4; COMB Node = 'exp_r_alu:inst1|aluout~105'
        Info: 3: + IC(1.104 ns) + CELL(0.624 ns) = 2.818 ns; Loc. = LCCOMB_X25_Y10_N14; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add18~0'
        Info: 4: + IC(1.154 ns) + CELL(0.624 ns) = 4.596 ns; Loc. = LCCOMB_X24_Y8_N10; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Add17~0'
        Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 5.161 ns; Loc. = LCCOMB_X24_Y8_N6; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Mux1~57'
        Info: 6: + IC(1.455 ns) + CELL(0.206 ns) = 6.822 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Mux7~13'
        Info: 7: + IC(0.352 ns) + CELL(0.206 ns) = 7.380 ns; Loc. = LCCOMB_X22_Y7_N22; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Mux7~19'
        Info: 8: + IC(1.052 ns) + CELL(0.206 ns) = 8.638 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 2; COMB Node = 'exp_r_alu:inst1|Mux7~23'
        Info: 9: + IC(0.000 ns) + CELL(1.272 ns) = 9.910 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux7~24'
            Info: Loc. = LCCOMB_X25_Y11_N20; Node "exp_r_alu:inst1|Mux7~7"
            Info: Loc. = LCCOMB_X25_Y11_N14; Node "exp_r_alu:inst1|Mux7~24"
            Info: Loc. = LCCOMB_X25_Y11_N2; Node "exp_r_alu:inst1|Mux7~6"
            Info: Loc. = LCCOMB_X25_Y11_N24; Node "exp_r_alu:inst1|Mux1~56"
        Info: 10: + IC(1.158 ns) + CELL(0.706 ns) = 11.774 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~1'
        Info: 11: + IC(0.000 ns) + CELL(12.125 ns) = 23.899 ns; Loc. = LCCOMB_X25_Y9_N30; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux6~25'
            Info: Loc. = LCCOMB_X26_Y7_N6; Node "exp_r_alu:inst1|Mux6~24"
            Info: Loc. = LCCOMB_X24_Y8_N4; Node "exp_r_alu:inst1|Mux6~17"
            Info: Loc. = LCCOMB_X26_Y9_N22; Node "exp_r_alu:inst1|Mux6~3"
            Info: Loc. = LCCOMB_X25_Y9_N30; Node "exp_r_alu:inst1|Mux6~25"
            Info: Loc. = LCCOMB_X25_Y8_N26; Node "exp_r_alu:inst1|Mux6~18"
            Info: Loc. = LCCOMB_X24_Y10_N10; Node "exp_r_alu:inst1|Mux6~6"
            Info: Loc. = LCCOMB_X24_Y10_N6; Node "exp_r_alu:inst1|Mux6~4"
            Info: Loc. = LCCOMB_X25_Y6_N30; Node "exp_r_alu:inst1|Mux6~19"
            Info: Loc. = LCCOMB_X25_Y9_N16; Node "exp_r_alu:inst1|Add3~2"
        Info: 12: + IC(0.375 ns) + CELL(0.596 ns) = 24.870 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~3'
        Info: 13: + IC(0.000 ns) + CELL(10.528 ns) = 35.398 ns; Loc. = LCCOMB_X25_Y9_N12; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux5~25'
            Info: Loc. = LCCOMB_X25_Y10_N0; Node "exp_r_alu:inst1|Mux5~5"
            Info: Loc. = LCCOMB_X26_Y9_N28; Node "exp_r_alu:inst1|Mux5~4"
            Info: Loc. = LCCOMB_X21_Y7_N12; Node "exp_r_alu:inst1|Mux5~24"
            Info: Loc. = LCCOMB_X22_Y8_N20; Node "exp_r_alu:inst1|Mux5~17"
            Info: Loc. = LCCOMB_X26_Y9_N2; Node "exp_r_alu:inst1|Mux5~3"
            Info: Loc. = LCCOMB_X25_Y9_N12; Node "exp_r_alu:inst1|Mux5~25"
            Info: Loc. = LCCOMB_X22_Y8_N30; Node "exp_r_alu:inst1|Mux5~18"
            Info: Loc. = LCCOMB_X25_Y10_N10; Node "exp_r_alu:inst1|Mux5~6"
            Info: Loc. = LCCOMB_X25_Y9_N18; Node "exp_r_alu:inst1|Add3~4"
        Info: 14: + IC(0.401 ns) + CELL(0.621 ns) = 36.420 ns; Loc. = LCCOMB_X25_Y9_N18; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~5'
        Info: 15: + IC(0.000 ns) + CELL(8.358 ns) = 44.778 ns; Loc. = LCCOMB_X25_Y9_N10; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux4~25'
            Info: Loc. = LCCOMB_X25_Y9_N10; Node "exp_r_alu:inst1|Mux4~25"
            Info: Loc. = LCCOMB_X25_Y6_N28; Node "exp_r_alu:inst1|Mux4~24"
            Info: Loc. = LCCOMB_X26_Y6_N30; Node "exp_r_alu:inst1|Mux4~18"
            Info: Loc. = LCCOMB_X26_Y6_N8; Node "exp_r_alu:inst1|Mux4~6"
            Info: Loc. = LCCOMB_X26_Y9_N30; Node "exp_r_alu:inst1|Mux4~3"
            Info: Loc. = LCCOMB_X25_Y9_N20; Node "exp_r_alu:inst1|Add3~6"
            Info: Loc. = LCCOMB_X25_Y6_N4; Node "exp_r_alu:inst1|Mux4~19"
            Info: Loc. = LCCOMB_X26_Y6_N4; Node "exp_r_alu:inst1|Mux4~17"
            Info: Loc. = LCCOMB_X26_Y9_N0; Node "exp_r_alu:inst1|Mux4~4"
        Info: 16: + IC(0.401 ns) + CELL(0.621 ns) = 45.800 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~7'
        Info: 17: + IC(0.000 ns) + CELL(9.414 ns) = 55.214 ns; Loc. = LCCOMB_X25_Y9_N2; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux3~25'
            Info: Loc. = LCCOMB_X26_Y6_N24; Node "exp_r_alu:inst1|Mux3~18"
            Info: Loc. = LCCOMB_X25_Y10_N6; Node "exp_r_alu:inst1|Mux3~6"
            Info: Loc. = LCCOMB_X26_Y9_N20; Node "exp_r_alu:inst1|Mux3~4"
            Info: Loc. = LCCOMB_X25_Y9_N2; Node "exp_r_alu:inst1|Mux3~25"
            Info: Loc. = LCCOMB_X26_Y6_N6; Node "exp_r_alu:inst1|Mux3~17"
            Info: Loc. = LCCOMB_X26_Y9_N26; Node "exp_r_alu:inst1|Mux3~3"
            Info: Loc. = LCCOMB_X27_Y9_N14; Node "exp_r_alu:inst1|Mux3~24"
            Info: Loc. = LCCOMB_X25_Y10_N12; Node "exp_r_alu:inst1|Mux3~5"
            Info: Loc. = LCCOMB_X25_Y9_N22; Node "exp_r_alu:inst1|Add3~8"
        Info: 18: + IC(0.372 ns) + CELL(0.596 ns) = 56.182 ns; Loc. = LCCOMB_X25_Y9_N22; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~9'
        Info: 19: + IC(0.000 ns) + CELL(8.378 ns) = 64.560 ns; Loc. = LCCOMB_X25_Y9_N0; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux2~25'
            Info: Loc. = LCCOMB_X26_Y10_N26; Node "exp_r_alu:inst1|Mux2~17"
            Info: Loc. = LCCOMB_X26_Y10_N2; Node "exp_r_alu:inst1|Mux2~4"
            Info: Loc. = LCCOMB_X25_Y9_N24; Node "exp_r_alu:inst1|Add3~10"
            Info: Loc. = LCCOMB_X25_Y9_N0; Node "exp_r_alu:inst1|Mux2~25"
            Info: Loc. = LCCOMB_X27_Y9_N26; Node "exp_r_alu:inst1|Mux2~24"
            Info: Loc. = LCCOMB_X27_Y9_N10; Node "exp_r_alu:inst1|Mux2~19"
            Info: Loc. = LCCOMB_X27_Y9_N0; Node "exp_r_alu:inst1|Mux2~18"
            Info: Loc. = LCCOMB_X26_Y10_N30; Node "exp_r_alu:inst1|Mux2~6"
            Info: Loc. = LCCOMB_X26_Y10_N0; Node "exp_r_alu:inst1|Mux2~3"
        Info: 20: + IC(0.377 ns) + CELL(0.596 ns) = 65.533 ns; Loc. = LCCOMB_X25_Y9_N24; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~11'
        Info: 21: + IC(0.000 ns) + CELL(8.970 ns) = 74.503 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux1~50'
            Info: Loc. = LCCOMB_X26_Y8_N30; Node "exp_r_alu:inst1|Mux1~37"
            Info: Loc. = LCCOMB_X27_Y10_N26; Node "exp_r_alu:inst1|Mux1~13"
            Info: Loc. = LCCOMB_X27_Y10_N0; Node "exp_r_alu:inst1|Mux1~12"
            Info: Loc. = LCCOMB_X25_Y9_N8; Node "exp_r_alu:inst1|Mux1~50"
            Info: Loc. = LCCOMB_X27_Y9_N12; Node "exp_r_alu:inst1|Mux1~47"
            Info: Loc. = LCCOMB_X26_Y8_N20; Node "exp_r_alu:inst1|Mux1~36"
            Info: Loc. = LCCOMB_X26_Y8_N24; Node "exp_r_alu:inst1|Mux1~17"
            Info: Loc. = LCCOMB_X25_Y9_N26; Node "exp_r_alu:inst1|Add3~12"
        Info: 22: + IC(0.375 ns) + CELL(0.596 ns) = 75.474 ns; Loc. = LCCOMB_X25_Y9_N26; Fanout = 2; COMB Node = 'exp_r_alu:inst1|Add3~13'
        Info: 23: + IC(0.000 ns) + CELL(7.800 ns) = 83.274 ns; Loc. = LCCOMB_X22_Y9_N28; Fanout = 2; COMB LOOP Node = 'exp_r_alu:inst1|Mux0~24'
            Info: Loc. = LCCOMB_X22_Y9_N18; Node "exp_r_alu:inst1|Mux0~23"
            Info: Loc. = LCCOMB_X26_Y10_N22; Node "exp_r_alu:inst1|Mux0~16"
            Info: Loc. = LCCOMB_X25_Y10_N4; Node "exp_r_alu:inst1|Mux0~4"
            Info: Loc. = LCCOMB_X22_Y9_N28; Node "exp_r_alu:inst1|Mux0~24"
            Info: Loc. = LCCOMB_X22_Y9_N30; Node "exp_r_alu:inst1|Mux0~17"
            Info: Loc. = LCCOMB_X25_Y10_N30; Node "exp_r_alu:inst1|Mux0~5"
            Info: Loc. = LCCOMB_X25_Y9_N28; Node "exp_r_alu:inst1|Add3~14"
            Info: Loc. = LCCOMB_X25_Y9_N6; Node "exp_r_alu:inst1|Mux0~3"
        Info: 24: + IC(0.671 ns) + CELL(0.206 ns) = 84.151 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'exp_r_alu:inst1|bus_reg[7]~28'
        Info: 25: + IC(0.678 ns) + CELL(0.206 ns) = 85.035 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 1; COMB Node = 'exp_r_alu:inst1|bus_reg[7]~29'
        Info: 26: + IC(0.365 ns) + CELL(0.206 ns) = 85.606 ns; Loc. = LCCOMB_X22_Y9_N10; Fanout = 5; COMB Node = 'exp_r_alu:inst1|bus_reg[7]~30'
        Info: 27: + IC(1.503 ns) + CELL(0.650 ns) = 87.759 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 1; COMB Node = 'exp_r_alu:inst1|d[7]~37'
        Info: 28: + IC(1.338 ns) + CELL(3.046 ns) = 92.143 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'd[7]'
        Info: Total cell delay = 78.187 ns ( 84.85 % )
        Info: Total interconnect delay = 13.956 ns ( 15.15 % )
Info: Longest tpd from source pin "alu_sel[0]" to destination pin "d[7]" is 95.411 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_93; Fanout = 18; PIN Node = 'alu_sel[0]'
    Info: 2: + IC(6.469 ns) + CELL(0.589 ns) = 8.003 ns; Loc. = LCCOMB_X22_Y7_N28; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Mux7~14'
    Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 8.578 ns; Loc. = LCCOMB_X22_Y7_N30; Fanout = 2; COMB Node = 'exp_r_alu:inst1|Mux7~15'
    Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 9.158 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Mux7~16'
    Info: 5: + IC(0.375 ns) + CELL(0.370 ns) = 9.903 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Mux7~18'
    Info: 6: + IC(0.375 ns) + CELL(0.370 ns) = 10.648 ns; Loc. = LCCOMB_X22_Y7_N22; Fanout = 1; COMB Node = 'exp_r_alu:inst1|Mux7~19'
    Info: 7: + IC(1.052 ns) + CELL(0.206 ns) = 11.906 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 2; COMB Node = 'exp_r_alu:inst1|Mux7~23'
    Info: 8: + IC(0.000 ns) + CELL(1.272 ns) = 13.178 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux7~24'
        Info: Loc. = LCCOMB_X25_Y11_N20; Node "exp_r_alu:inst1|Mux7~7"
        Info: Loc. = LCCOMB_X25_Y11_N14; Node "exp_r_alu:inst1|Mux7~24"
        Info: Loc. = LCCOMB_X25_Y11_N2; Node "exp_r_alu:inst1|Mux7~6"
        Info: Loc. = LCCOMB_X25_Y11_N24; Node "exp_r_alu:inst1|Mux1~56"
    Info: 9: + IC(1.158 ns) + CELL(0.706 ns) = 15.042 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~1'
    Info: 10: + IC(0.000 ns) + CELL(12.125 ns) = 27.167 ns; Loc. = LCCOMB_X25_Y9_N30; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux6~25'
        Info: Loc. = LCCOMB_X26_Y7_N6; Node "exp_r_alu:inst1|Mux6~24"
        Info: Loc. = LCCOMB_X24_Y8_N4; Node "exp_r_alu:inst1|Mux6~17"
        Info: Loc. = LCCOMB_X26_Y9_N22; Node "exp_r_alu:inst1|Mux6~3"
        Info: Loc. = LCCOMB_X25_Y9_N30; Node "exp_r_alu:inst1|Mux6~25"
        Info: Loc. = LCCOMB_X25_Y8_N26; Node "exp_r_alu:inst1|Mux6~18"
        Info: Loc. = LCCOMB_X24_Y10_N10; Node "exp_r_alu:inst1|Mux6~6"
        Info: Loc. = LCCOMB_X24_Y10_N6; Node "exp_r_alu:inst1|Mux6~4"
        Info: Loc. = LCCOMB_X25_Y6_N30; Node "exp_r_alu:inst1|Mux6~19"
        Info: Loc. = LCCOMB_X25_Y9_N16; Node "exp_r_alu:inst1|Add3~2"
    Info: 11: + IC(0.375 ns) + CELL(0.596 ns) = 28.138 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~3'
    Info: 12: + IC(0.000 ns) + CELL(10.528 ns) = 38.666 ns; Loc. = LCCOMB_X25_Y9_N12; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux5~25'
        Info: Loc. = LCCOMB_X25_Y10_N0; Node "exp_r_alu:inst1|Mux5~5"
        Info: Loc. = LCCOMB_X26_Y9_N28; Node "exp_r_alu:inst1|Mux5~4"
        Info: Loc. = LCCOMB_X21_Y7_N12; Node "exp_r_alu:inst1|Mux5~24"
        Info: Loc. = LCCOMB_X22_Y8_N20; Node "exp_r_alu:inst1|Mux5~17"
        Info: Loc. = LCCOMB_X26_Y9_N2; Node "exp_r_alu:inst1|Mux5~3"
        Info: Loc. = LCCOMB_X25_Y9_N12; Node "exp_r_alu:inst1|Mux5~25"
        Info: Loc. = LCCOMB_X22_Y8_N30; Node "exp_r_alu:inst1|Mux5~18"
        Info: Loc. = LCCOMB_X25_Y10_N10; Node "exp_r_alu:inst1|Mux5~6"
        Info: Loc. = LCCOMB_X25_Y9_N18; Node "exp_r_alu:inst1|Add3~4"
    Info: 13: + IC(0.401 ns) + CELL(0.621 ns) = 39.688 ns; Loc. = LCCOMB_X25_Y9_N18; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~5'
    Info: 14: + IC(0.000 ns) + CELL(8.358 ns) = 48.046 ns; Loc. = LCCOMB_X25_Y9_N10; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux4~25'
        Info: Loc. = LCCOMB_X25_Y9_N10; Node "exp_r_alu:inst1|Mux4~25"
        Info: Loc. = LCCOMB_X25_Y6_N28; Node "exp_r_alu:inst1|Mux4~24"
        Info: Loc. = LCCOMB_X26_Y6_N30; Node "exp_r_alu:inst1|Mux4~18"
        Info: Loc. = LCCOMB_X26_Y6_N8; Node "exp_r_alu:inst1|Mux4~6"
        Info: Loc. = LCCOMB_X26_Y9_N30; Node "exp_r_alu:inst1|Mux4~3"
        Info: Loc. = LCCOMB_X25_Y9_N20; Node "exp_r_alu:inst1|Add3~6"
        Info: Loc. = LCCOMB_X25_Y6_N4; Node "exp_r_alu:inst1|Mux4~19"
        Info: Loc. = LCCOMB_X26_Y6_N4; Node "exp_r_alu:inst1|Mux4~17"
        Info: Loc. = LCCOMB_X26_Y9_N0; Node "exp_r_alu:inst1|Mux4~4"
    Info: 15: + IC(0.401 ns) + CELL(0.621 ns) = 49.068 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~7'
    Info: 16: + IC(0.000 ns) + CELL(9.414 ns) = 58.482 ns; Loc. = LCCOMB_X25_Y9_N2; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux3~25'
        Info: Loc. = LCCOMB_X26_Y6_N24; Node "exp_r_alu:inst1|Mux3~18"
        Info: Loc. = LCCOMB_X25_Y10_N6; Node "exp_r_alu:inst1|Mux3~6"
        Info: Loc. = LCCOMB_X26_Y9_N20; Node "exp_r_alu:inst1|Mux3~4"
        Info: Loc. = LCCOMB_X25_Y9_N2; Node "exp_r_alu:inst1|Mux3~25"
        Info: Loc. = LCCOMB_X26_Y6_N6; Node "exp_r_alu:inst1|Mux3~17"
        Info: Loc. = LCCOMB_X26_Y9_N26; Node "exp_r_alu:inst1|Mux3~3"
        Info: Loc. = LCCOMB_X27_Y9_N14; Node "exp_r_alu:inst1|Mux3~24"
        Info: Loc. = LCCOMB_X25_Y10_N12; Node "exp_r_alu:inst1|Mux3~5"
        Info: Loc. = LCCOMB_X25_Y9_N22; Node "exp_r_alu:inst1|Add3~8"
    Info: 17: + IC(0.372 ns) + CELL(0.596 ns) = 59.450 ns; Loc. = LCCOMB_X25_Y9_N22; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~9'
    Info: 18: + IC(0.000 ns) + CELL(8.378 ns) = 67.828 ns; Loc. = LCCOMB_X25_Y9_N0; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux2~25'
        Info: Loc. = LCCOMB_X26_Y10_N26; Node "exp_r_alu:inst1|Mux2~17"
        Info: Loc. = LCCOMB_X26_Y10_N2; Node "exp_r_alu:inst1|Mux2~4"
        Info: Loc. = LCCOMB_X25_Y9_N24; Node "exp_r_alu:inst1|Add3~10"
        Info: Loc. = LCCOMB_X25_Y9_N0; Node "exp_r_alu:inst1|Mux2~25"
        Info: Loc. = LCCOMB_X27_Y9_N26; Node "exp_r_alu:inst1|Mux2~24"
        Info: Loc. = LCCOMB_X27_Y9_N10; Node "exp_r_alu:inst1|Mux2~19"
        Info: Loc. = LCCOMB_X27_Y9_N0; Node "exp_r_alu:inst1|Mux2~18"
        Info: Loc. = LCCOMB_X26_Y10_N30; Node "exp_r_alu:inst1|Mux2~6"
        Info: Loc. = LCCOMB_X26_Y10_N0; Node "exp_r_alu:inst1|Mux2~3"
    Info: 19: + IC(0.377 ns) + CELL(0.596 ns) = 68.801 ns; Loc. = LCCOMB_X25_Y9_N24; Fanout = 3; COMB Node = 'exp_r_alu:inst1|Add3~11'
    Info: 20: + IC(0.000 ns) + CELL(8.970 ns) = 77.771 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 3; COMB LOOP Node = 'exp_r_alu:inst1|Mux1~50'
        Info: Loc. = LCCOMB_X26_Y8_N30; Node "exp_r_alu:inst1|Mux1~37"
        Info: Loc. = LCCOMB_X27_Y10_N26; Node "exp_r_alu:inst1|Mux1~13"
        Info: Loc. = LCCOMB_X27_Y10_N0; Node "exp_r_alu:inst1|Mux1~12"
        Info: Loc. = LCCOMB_X25_Y9_N8; Node "exp_r_alu:inst1|Mux1~50"
        Info: Loc. = LCCOMB_X27_Y9_N12; Node "exp_r_alu:inst1|Mux1~47"
        Info: Loc. = LCCOMB_X26_Y8_N20; Node "exp_r_alu:inst1|Mux1~36"
        Info: Loc. = LCCOMB_X26_Y8_N24; Node "exp_r_alu:inst1|Mux1~17"
        Info: Loc. = LCCOMB_X25_Y9_N26; Node "exp_r_alu:inst1|Add3~12"
    Info: 21: + IC(0.375 ns) + CELL(0.596 ns) = 78.742 ns; Loc. = LCCOMB_X25_Y9_N26; Fanout = 2; COMB Node = 'exp_r_alu:inst1|Add3~13'
    Info: 22: + IC(0.000 ns) + CELL(7.800 ns) = 86.542 ns; Loc. = LCCOMB_X22_Y9_N28; Fanout = 2; COMB LOOP Node = 'exp_r_alu:inst1|Mux0~24'
        Info: Loc. = LCCOMB_X22_Y9_N18; Node "exp_r_alu:inst1|Mux0~23"
        Info: Loc. = LCCOMB_X26_Y10_N22; Node "exp_r_alu:inst1|Mux0~16"
        Info: Loc. = LCCOMB_X25_Y10_N4; Node "exp_r_alu:inst1|Mux0~4"
        Info: Loc. = LCCOMB_X22_Y9_N28; Node "exp_r_alu:inst1|Mux0~24"
        Info: Loc. = LCCOMB_X22_Y9_N30; Node "exp_r_alu:inst1|Mux0~17"
        Info: Loc. = LCCOMB_X25_Y10_N30; Node "exp_r_alu:inst1|Mux0~5"
        Info: Loc. = LCCOMB_X25_Y9_N28; Node "exp_r_alu:inst1|Add3~14"
        Info: Loc. = LCCOMB_X25_Y9_N6; Node "exp_r_alu:inst1|Mux0~3"
    Info: 23: + IC(0.671 ns) + CELL(0.206 ns) = 87.419 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'exp_r_alu:inst1|bus_reg[7]~28'
    Info: 24: + IC(0.678 ns) + CELL(0.206 ns) = 88.303 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 1; COMB Node = 'exp_r_alu:inst1|bus_reg[7]~29'
    Info: 25: + IC(0.365 ns) + CELL(0.206 ns) = 88.874 ns; Loc. = LCCOMB_X22_Y9_N10; Fanout = 5; COMB Node = 'exp_r_alu:inst1|bus_reg[7]~30'
    Info: 26: + IC(1.503 ns) + CELL(0.650 ns) = 91.027 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 1; COMB Node = 'exp_r_alu:inst1|d[7]~37'
    Info: 27: + IC(1.338 ns) + CELL(3.046 ns) = 95.411 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'd[7]'
    Info: Total cell delay = 78.383 ns ( 82.15 % )
    Info: Total interconnect delay = 17.028 ns ( 17.85 % )
Info: th for register "exp_r_alu:inst1|dr2[2]" (data pin = "bus_sel[4]", clock pin = "clk") is -3.686 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.752 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 23; REG Node = 'exp_r_alu:inst1|dr2[2]'
        Info: Total cell delay = 1.766 ns ( 64.17 % )
        Info: Total interconnect delay = 0.986 ns ( 35.83 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.744 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_92; Fanout = 9; PIN Node = 'bus_sel[4]'
        Info: 2: + IC(5.321 ns) + CELL(0.370 ns) = 6.636 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 5; COMB Node = 'exp_r_alu:inst1|bus_reg[2]~45'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.744 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 23; REG Node = 'exp_r_alu:inst1|dr2[2]'
        Info: Total cell delay = 1.423 ns ( 21.10 % )
        Info: Total interconnect delay = 5.321 ns ( 78.90 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Wed Oct 27 23:12:47 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


