[ START MERGED ]
master_reveal_coretop_instance/jshift[0] jtaghub16_jshift
master_reveal_coretop_instance/jce2[0] jtaghub16_jce2
master_reveal_coretop_instance/ip_enable[0] jtaghub16_ip_enable0
jtaghub16_er2_tdo0 master_reveal_coretop_instance/er2_tdo[0]
master_reveal_coretop_instance/jtck[0] jtaghub16_jtck
master_reveal_coretop_instance/jtdi[0] jtaghub16_jtdi
master_reveal_coretop_instance/jrstn[0] jtaghub16_jrstn
master_reveal_coretop_instance/jtck_N_1731 jtaghub16_jtck
master_reveal_coretop_instance/core0/jrstn_N_1729 jtaghub16_jrstn
master_reveal_coretop_instance/core0/trig_u/te_3/pmi_distributed_dpramXO3LFbinarynonereg2416/dec0_wre3 master_reveal_coretop_instance/core0/trig_u/te_3/tt_wr_en
master_reveal_coretop_instance/core0/trig_u/te_2/pmi_distributed_dpramXO3LFbinarynonereg2416/dec0_wre3 master_reveal_coretop_instance/core0/trig_u/te_2/tt_wr_en
master_reveal_coretop_instance/core0/trig_u/te_1/pmi_distributed_dpramXO3LFbinarynonereg2416/dec0_wre3 master_reveal_coretop_instance/core0/trig_u/te_1/tt_wr_en
master_reveal_coretop_instance/core0/trig_u/te_0/pmi_distributed_dpramXO3LFbinarynonereg2416/dec0_wre3 master_reveal_coretop_instance/core0/trig_u/te_0/tt_wr_en
PIXEL_CLOCK_N_293 PIXEL_CLOCK
LOGIC_CLOCK_keep_N_57 LOGIC_CLOCK
MDM/RED_OUT_9__N_678[8] MDM/ALPHA_READ[8]
xo2chub/cdn.CN jtaghub16_jtck
xo2chub/jrstn_i jtaghub16_jrstn
[ END MERGED ]
[ START CLIPPED ]
xo2chub/GND
VCC_net
PLL_Ent/GND_net
RAM/GND_net
MDM/GND_net
MDM/AlphaLut/GND_net
MDM/BlueLut/GND_net
MDM/GRam/GND_net
MDM/GreenLut/GND_net
MDM/RedLut/GND_net
MDM/SRam/GND_net
MD/GND_net
MD/VRam/GND_net
master_reveal_coretop_instance/core0/jtag_int_u/GND_net
master_reveal_coretop_instance/core0/tm_u/GND_net
master_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXO3LFbinarynonespeedasyncdisablereg17395121739512/scuba_vlo
master_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXO3LFbinarynonespeedasyncdisablereg17395121739512/scuba_vhi
master_reveal_coretop_instance/core0/trig_u/te_0/GND_net
master_reveal_coretop_instance/core0/trig_u/te_0/pmi_distributed_dpramXO3LFbinarynonereg2416/scuba_vhi
master_reveal_coretop_instance/core0/trig_u/te_1/GND_net
master_reveal_coretop_instance/core0/trig_u/te_1/pmi_distributed_dpramXO3LFbinarynonereg2416/scuba_vhi
master_reveal_coretop_instance/core0/trig_u/te_2/GND_net
master_reveal_coretop_instance/core0/trig_u/te_2/pmi_distributed_dpramXO3LFbinarynonereg2416/scuba_vhi
master_reveal_coretop_instance/core0/trig_u/te_3/GND_net
master_reveal_coretop_instance/core0/trig_u/te_3/pmi_distributed_dpramXO3LFbinarynonereg2416/scuba_vhi
PIC_BUS_INTERFACE/GND_net
xo2chub/VCC
xo2chub/bit_count_cry_0_COUT[3]
xo2chub/rom_rd_addr_cry_0_S0[0]
xo2chub/N_2
xo2chub/rom_rd_addr_s_0_S1[7]
xo2chub/rom_rd_addr_s_0_COUT[7]
xo2chub/jtdo2_int_prm_16_0_0_S1
xo2chub/jtdo2_int_prm_16_0_0_S0
xo2chub/N_3
xo2chub/er2_tdo[14]
xo2chub/er2_tdo[15]
xo2chub/jtdo2_int_prm_15_0_0_S1
xo2chub/jtdo2_int_prm_15_0_0_S0
xo2chub/er2_tdo[12]
xo2chub/er2_tdo[13]
xo2chub/jtdo2_int_prm_13_0_0_S1
xo2chub/jtdo2_int_prm_13_0_0_S0
xo2chub/er2_tdo[10]
xo2chub/er2_tdo[11]
xo2chub/jtdo2_int_prm_11_0_0_S1
xo2chub/jtdo2_int_prm_11_0_0_S0
xo2chub/er2_tdo[8]
xo2chub/er2_tdo[9]
xo2chub/jtdo2_int_prm_9_0_0_S1
xo2chub/jtdo2_int_prm_9_0_0_S0
xo2chub/er2_tdo[6]
xo2chub/er2_tdo[7]
xo2chub/jtdo2_int_prm_7_0_0_S1
xo2chub/jtdo2_int_prm_7_0_0_S0
xo2chub/er2_tdo[4]
xo2chub/er2_tdo[5]
xo2chub/jtdo2_int_prm_5_0_0_S1
xo2chub/jtdo2_int_prm_5_0_0_S0
xo2chub/er2_tdo[2]
xo2chub/er2_tdo[3]
xo2chub/jtdo2_int_prm_3_0_0_S1
xo2chub/jtdo2_int_prm_3_0_0_S0
xo2chub/er2_tdo[1]
xo2chub/jtdo2_int_prm_1_0_0_S0
xo2chub/jtdo2_int_prm_1_0_0_COUT
xo2chub/ip_enable[15]
xo2chub/genblk7.un1_jtagf_u_1
xo2chub/genblk7.un1_jtagf_u
xo2chub/tdoa
xo2chub/tdia
xo2chub/tmsa
xo2chub/tcka
xo2chub/cdn
xo2chub/bit_count_cry_0_S0[0]
xo2chub/N_1
RAM/lastAddress_31__I_0_304_0/S1
RAM/lastAddress_31__I_0_304_0/S0
RAM/lastAddress_31__I_0_304_0/CI
RAM/lastAddress_31__I_0_304_27/S1
RAM/lastAddress_31__I_0_304_27/S0
RAM/lastAddress_31__I_0_304_21/S1
RAM/lastAddress_31__I_0_304_21/S0
RAM/lastAddress_31__I_0_304_19/S1
RAM/lastAddress_31__I_0_304_19/S0
RAM/lastAddress_31__I_0_304_29/S1
RAM/lastAddress_31__I_0_304_29/S0
RAM/lastAddress_31__I_0_304_31/S1
RAM/lastAddress_31__I_0_304_31/S0
RAM/lastAddress_31__I_0_304_32/S0
RAM/lastAddress_31__I_0_304_32/CO
RAM/lastAddress_31__I_0_304_23/S1
RAM/lastAddress_31__I_0_304_23/S0
RAM/lastAddress_31__I_0_304_25/S1
RAM/lastAddress_31__I_0_304_25/S0
MDM/add_20543_25/S0
MDM/add_20543_25/CO
MDM/add_20542_1/S1
MDM/add_20542_1/S0
MDM/add_20542_1/CI
MDM/add_20542_3/S1
MDM/add_20542_3/S0
MDM/add_20542_5/S1
MDM/add_20542_5/S0
MDM/add_20542_7/S1
MDM/add_20542_7/S0
MDM/add_20542_9/S1
MDM/add_20542_9/S0
MDM/add_20542_11/S1
MDM/add_20542_11/S0
MDM/add_20542_13/S1
MDM/add_20542_13/S0
MDM/add_20542_15/S0
MDM/add_20542_15/CO
MDM/add_20541_1/S1
MDM/add_20541_1/S0
MDM/add_20541_1/CI
MDM/add_20541_3/S1
MDM/add_20541_3/S0
MDM/add_20541_5/S1
MDM/add_20541_5/S0
MDM/add_20541_7/S1
MDM/add_20541_7/S0
MDM/RED_OUT_9__I_0_20/S1
MDM/RED_OUT_9__I_0_20/CO
MDM/GREEN_OUT_9__I_0_2/S1
MDM/GREEN_OUT_9__I_0_2/S0
MDM/GREEN_OUT_9__I_0_2/CI
MDM/add_20541_9/S1
MDM/add_20541_9/S0
MDM/GREEN_OUT_9__I_0_4/S1
MDM/GREEN_OUT_9__I_0_4/S0
MDM/add_20541_11/S1
MDM/add_20541_11/S0
MDM/add_20541_13/S1
MDM/add_20541_13/S0
MDM/add_20541_15/S1
MDM/add_20541_15/S0
MDM/add_20541_17/S1
MDM/add_20541_17/S0
MDM/add_20541_19/S1
MDM/add_20541_19/S0
MDM/add_20541_21/S1
MDM/add_20541_21/S0
MDM/add_20541_23/S1
MDM/add_20541_23/S0
MDM/add_20541_25/S0
MDM/add_20541_25/CO
MDM/GREEN_OUT_9__I_0_6/S1
MDM/GREEN_OUT_9__I_0_6/S0
MDM/add_20540_1/S1
MDM/add_20540_1/S0
MDM/add_20540_1/CI
MDM/add_20540_3/S1
MDM/add_20540_3/S0
MDM/add_20540_5/S1
MDM/add_20540_5/S0
MDM/add_20540_7/S1
MDM/add_20540_7/S0
MDM/GREEN_OUT_9__I_0_8/S1
MDM/GREEN_OUT_9__I_0_8/S0
MDM/add_20540_9/S1
MDM/add_20540_9/S0
MDM/add_20540_11/S1
MDM/add_20540_11/S0
MDM/add_20540_13/S1
MDM/add_20540_13/S0
MDM/GREEN_OUT_9__I_0_10/S0
MDM/add_20540_15/S1
MDM/add_20540_15/S0
MDM/add_20540_17/S1
MDM/add_20540_17/S0
MDM/add_20540_19/S1
MDM/add_20540_19/S0
MDM/add_20540_21/S1
MDM/add_20540_21/S0
MDM/add_20538_1/S1
MDM/add_20538_1/S0
MDM/add_20538_1/CI
MDM/add_20540_23/S0
MDM/add_20540_23/CO
MDM/add_20538_3/S1
MDM/add_20538_3/S0
MDM/GREEN_OUT_9__I_0_20/S1
MDM/GREEN_OUT_9__I_0_20/CO
MDM/BLUE_OUT_9__I_0_2/S1
MDM/BLUE_OUT_9__I_0_2/S0
MDM/BLUE_OUT_9__I_0_2/CI
MDM/add_20538_5/S1
MDM/add_20538_5/S0
MDM/BLUE_OUT_9__I_0_4/S1
MDM/BLUE_OUT_9__I_0_4/S0
MDM/add_20538_7/S1
MDM/add_20538_7/S0
MDM/add_20538_9/S1
MDM/add_20538_9/S0
MDM/add_20538_11/S1
MDM/add_20538_11/S0
MDM/add_20538_13/S1
MDM/add_20538_13/S0
MDM/BLUE_OUT_9__I_0_6/S1
MDM/BLUE_OUT_9__I_0_6/S0
MDM/BLUE_OUT_9__I_0_8/S1
MDM/BLUE_OUT_9__I_0_8/S0
MDM/BLUE_OUT_9__I_0_10/S0
MDM/add_20538_15/S1
MDM/add_20538_15/S0
MDM/add_20538_17/S0
MDM/add_20538_17/CO
MDM/add_3592_1/S0
MDM/add_3592_1/CI
MDM/add_3592_9/CO
MDM/BLUE_OUT_9__I_0_20/S1
MDM/BLUE_OUT_9__I_0_20/CO
MDM/sub_47_add_2_1/S0
MDM/sub_47_add_2_1/CI
MDM/sub_47_add_2_9/CO
MDM/add_155_1/S0
MDM/add_155_1/CI
MDM/add_155_9/S1
MDM/add_155_9/CO
MDM/add_30_3375_add_1_20556_add_1_2/S0
MDM/add_30_3375_add_1_20556_add_1_2/CI
MDM/add_30_3375_add_1_20556_add_1_16/CO
MDM/sub_48_add_2_1/S0
MDM/sub_48_add_2_1/CI
MDM/sub_48_add_2_9/S1
MDM/sub_48_add_2_9/CO
MDM/xPre_7__I_0_754_2/S0
MDM/xPre_7__I_0_754_2/CI
MDM/add_1183_1/S0
MDM/add_1183_1/CI
MDM/add_1183_9/S1
MDM/add_1183_9/CO
MDM/add_3591_1/S0
MDM/add_3591_1/CI
MDM/add_3591_9/CO
MDM/add_20539_1/S1
MDM/add_20539_1/S0
MDM/add_20539_1/CI
MDM/add_20539_3/S1
MDM/add_20539_3/S0
MDM/add_20539_5/S1
MDM/add_20539_5/S0
MDM/add_20539_7/S1
MDM/add_20539_7/S0
MDM/add_20539_9/S1
MDM/add_20539_9/S0
MDM/add_20539_11/S1
MDM/add_20539_11/S0
MDM/add_20539_13/S1
MDM/add_20539_13/S0
MDM/add_20539_15/S1
MDM/add_20539_15/S0
MDM/add_19_2/S0
MDM/add_19_2/CI
MDM/add_20539_17/S1
MDM/add_20539_17/S0
MDM/add_20539_cout/S1
MDM/add_20539_cout/CO
MDM/add_20556_1/S0
MDM/add_20556_1/CI
MDM/yPre_7__I_0_8/CO
MDM/add_20544_1/S1
MDM/add_20544_1/S0
MDM/add_20544_1/CI
MDM/add_20544_3/S1
MDM/add_20544_3/S0
MDM/add_20544_5/S1
MDM/add_20544_5/S0
MDM/add_20544_7/S1
MDM/add_20544_7/S0
MDM/add_20544_9/S1
MDM/add_20544_9/S0
MDM/add_20544_11/S1
MDM/add_20544_11/S0
MDM/add_20544_13/S1
MDM/add_20544_13/S0
MDM/add_20544_15/S1
MDM/add_20544_15/S0
MDM/add_20544_17/S1
MDM/add_20544_17/S0
MDM/add_20544_19/S1
MDM/add_20544_19/S0
MDM/add_20544_21/S1
MDM/add_20544_21/S0
MDM/add_20544_23/S1
MDM/add_20544_23/S0
MDM/add_20556_17/S1
MDM/add_20556_17/CO
MDM/add_20544_25/S1
MDM/add_20544_25/S0
MDM/add_20544_27/S1
MDM/add_20544_27/S0
MDM/add_20544_29/S1
MDM/add_20544_29/S0
MDM/mult_10u_9u_0_cin_lr_add_0_adj_605/S1
MDM/mult_10u_9u_0_cin_lr_add_0_adj_605/S0
MDM/t_mult_10u_9u_0_add_3_6_adj_575/COUT
MDM/Cadd_t_mult_10u_9u_0_3_1_adj_570/S0
MDM/mult_10u_9u_0_add_2_8_adj_569/COUT
MDM/Cadd_mult_10u_9u_0_2_1_adj_562/S0
MDM/mult_10u_9u_0_add_1_7_adj_561/COUT
MDM/Cadd_mult_10u_9u_0_1_1_adj_555/S0
MDM/Cadd_mult_10u_9u_0_0_8_adj_554/S1
MDM/Cadd_mult_10u_9u_0_0_8_adj_554/COUT
MDM/Cadd_mult_10u_9u_0_0_1_adj_547/S0
MDM/mult_10u_9u_0_Cadd_6_5_adj_546/S1
MDM/mult_10u_9u_0_Cadd_6_5_adj_546/COUT
MDM/mult_10u_9u_0_cin_lr_add_6_adj_545/S1
MDM/mult_10u_9u_0_cin_lr_add_6_adj_545/S0
MDM/mult_10u_9u_0_Cadd_4_5_adj_544/S1
MDM/mult_10u_9u_0_Cadd_4_5_adj_544/COUT
MDM/mult_10u_9u_0_cin_lr_add_4_adj_543/S1
MDM/mult_10u_9u_0_cin_lr_add_4_adj_543/S0
MDM/mult_10u_9u_0_Cadd_2_5_adj_542/S1
MDM/mult_10u_9u_0_Cadd_2_5_adj_542/COUT
MDM/mult_10u_9u_0_cin_lr_add_2_adj_541/S1
MDM/mult_10u_9u_0_cin_lr_add_2_adj_541/S0
MDM/mult_10u_9u_0_Cadd_0_5_adj_540/S1
MDM/mult_10u_9u_0_Cadd_0_5_adj_540/COUT
MDM/add_20544_31/S1
MDM/add_20544_31/S0
MDM/add_19_8/CO
MDM/add_1167_1/S0
MDM/add_1167_1/CI
MDM/add_20544_cout/S1
MDM/add_20544_cout/CO
MDM/Cadd_mult_9u_9u_0_0_7_adj_531/S1
MDM/Cadd_mult_9u_9u_0_0_7_adj_531/COUT
MDM/Cadd_mult_9u_9u_0_1_1_adj_530/S0
MDM/mult_9u_9u_0_cin_lr_add_2_adj_524/S1
MDM/mult_9u_9u_0_cin_lr_add_2_adj_524/S0
MDM/mult_9u_9u_0_cin_lr_add_4_adj_523/S1
MDM/mult_9u_9u_0_cin_lr_add_4_adj_523/S0
MDM/mult_9u_9u_0_cin_lr_add_6_adj_522/S1
MDM/mult_9u_9u_0_cin_lr_add_6_adj_522/S0
MDM/Cadd_mult_9u_9u_0_0_1_adj_521/S0
MDM/Cadd_mult_9u_9u_0_0_7_adj_515/S1
MDM/Cadd_mult_9u_9u_0_0_7_adj_515/COUT
MDM/Cadd_mult_9u_9u_0_1_1_adj_514/S0
MDM/Cadd_mult_9u_9u_0_1_7_adj_508/S1
MDM/Cadd_mult_9u_9u_0_1_7_adj_508/COUT
MDM/Cadd_mult_9u_9u_0_2_1_adj_507/S0
MDM/mult_9u_9u_0_add_2_8_adj_500/S1
MDM/mult_9u_9u_0_add_2_8_adj_500/COUT
MDM/Cadd_t_mult_9u_9u_0_3_1_adj_499/S0
MDM/t_mult_9u_9u_0_add_3_6_adj_494/S1
MDM/t_mult_9u_9u_0_add_3_6_adj_494/COUT
MDM/mult_9u_9u_0_mult_0_4_adj_489/CO
MDM/mult_9u_9u_0_mult_2_4_adj_484/CO
MDM/mult_9u_9u_0_mult_4_4_adj_479/CO
MDM/mult_9u_9u_0_mult_6_4_adj_474/CO
MDM/mult_9u_9u_0_cin_lr_add_0_adj_465/S1
MDM/mult_9u_9u_0_cin_lr_add_0_adj_465/S0
MDM/mult_10u_9u_0_Cadd_0_5_adj_460/S1
MDM/mult_10u_9u_0_Cadd_0_5_adj_460/COUT
MDM/mult_10u_9u_0_cin_lr_add_2_adj_459/S1
MDM/mult_10u_9u_0_cin_lr_add_2_adj_459/S0
MDM/mult_10u_9u_0_Cadd_2_5_adj_458/S1
MDM/mult_10u_9u_0_Cadd_2_5_adj_458/COUT
MDM/mult_10u_9u_0_cin_lr_add_4_adj_457/S1
MDM/mult_10u_9u_0_cin_lr_add_4_adj_457/S0
MDM/mult_10u_9u_0_Cadd_4_5_adj_456/S1
MDM/mult_10u_9u_0_Cadd_4_5_adj_456/COUT
MDM/mult_10u_9u_0_cin_lr_add_6_adj_455/S1
MDM/mult_10u_9u_0_cin_lr_add_6_adj_455/S0
MDM/mult_10u_9u_0_Cadd_6_5_adj_454/S1
MDM/mult_10u_9u_0_Cadd_6_5_adj_454/COUT
MDM/Cadd_mult_10u_9u_0_0_1_adj_453/S0
MDM/Cadd_mult_10u_9u_0_0_8_adj_443/S1
MDM/Cadd_mult_10u_9u_0_0_8_adj_443/COUT
MDM/Cadd_mult_10u_9u_0_1_1_adj_442/S0
MDM/mult_10u_9u_0_add_1_7_adj_436/COUT
MDM/Cadd_mult_10u_9u_0_2_1_adj_435/S0
MDM/mult_10u_9u_0_add_2_8_adj_428/COUT
MDM/Cadd_t_mult_10u_9u_0_3_1_adj_427/S0
MDM/t_mult_10u_9u_0_add_3_6_adj_422/COUT
MDM/RED_OUT_9__I_0_2/S1
MDM/RED_OUT_9__I_0_2/S0
MDM/RED_OUT_9__I_0_2/CI
MDM/mult_10u_9u_0_cin_lr_add_0_adj_392/S1
MDM/mult_10u_9u_0_cin_lr_add_0_adj_392/S0
MDM/add_20543_1/S1
MDM/add_20543_1/S0
MDM/add_20543_1/CI
MDM/add_20543_3/S1
MDM/add_20543_3/S0
MDM/Cadd_mult_9u_9u_0_1_7_adj_383/S1
MDM/Cadd_mult_9u_9u_0_1_7_adj_383/COUT
MDM/add_20543_5/S1
MDM/add_20543_5/S0
MDM/Cadd_mult_9u_9u_0_2_1_adj_380/S0
MDM/add_20543_7/S1
MDM/add_20543_7/S0
MDM/mult_9u_9u_0_cin_lr_add_2_adj_376/S1
MDM/mult_9u_9u_0_cin_lr_add_2_adj_376/S0
MDM/mult_9u_9u_0_cin_lr_add_4_adj_375/S1
MDM/mult_9u_9u_0_cin_lr_add_4_adj_375/S0
MDM/mult_9u_9u_0_cin_lr_add_6_adj_374/S1
MDM/mult_9u_9u_0_cin_lr_add_6_adj_374/S0
MDM/Cadd_mult_9u_9u_0_0_1_adj_373/S0
MDM/t_mult_9u_9u_0_add_3_6_adj_370/S1
MDM/t_mult_9u_9u_0_add_3_6_adj_370/COUT
MDM/mult_9u_9u_0_mult_0_4_adj_363/CO
MDM/Cadd_mult_9u_9u_0_0_7/S1
MDM/Cadd_mult_9u_9u_0_0_7/COUT
MDM/Cadd_mult_9u_9u_0_1_1/S0
MDM/Cadd_mult_9u_9u_0_1_7/S1
MDM/Cadd_mult_9u_9u_0_1_7/COUT
MDM/mult_9u_9u_0_mult_2_4_adj_358/CO
MDM/Cadd_mult_9u_9u_0_2_1/S0
MDM/add_20543_9/S1
MDM/add_20543_9/S0
MDM/mult_9u_9u_0_add_2_8_adj_350/S1
MDM/mult_9u_9u_0_add_2_8_adj_350/COUT
MDM/Cadd_t_mult_9u_9u_0_3_1_adj_349/S0
MDM/mult_9u_9u_0_mult_4_4_adj_345/CO
MDM/t_mult_9u_9u_0_add_3_6/S1
MDM/t_mult_9u_9u_0_add_3_6/COUT
MDM/mult_9u_9u_0_mult_0_4/CO
MDM/mult_9u_9u_0_mult_6_4_adj_339/CO
MDM/mult_9u_9u_0_mult_2_4/CO
MDM/mult_9u_9u_0_mult_4_4/CO
MDM/mult_9u_9u_0_mult_6_4/CO
MDM/xPre_7__I_0_754_8/CO
MDM/mult_9u_9u_0_cin_lr_add_0_adj_324/S1
MDM/mult_9u_9u_0_cin_lr_add_0_adj_324/S0
MDM/mult_9u_9u_0_cin_lr_add_0/S1
MDM/mult_9u_9u_0_cin_lr_add_0/S0
MDM/mult_10u_9u_0_Cadd_0_5/S1
MDM/mult_10u_9u_0_Cadd_0_5/COUT
MDM/mult_10u_9u_0_cin_lr_add_2/S1
MDM/mult_10u_9u_0_cin_lr_add_2/S0
MDM/mult_10u_9u_0_Cadd_2_5/S1
MDM/mult_10u_9u_0_Cadd_2_5/COUT
MDM/mult_10u_9u_0_cin_lr_add_4/S1
MDM/mult_10u_9u_0_cin_lr_add_4/S0
MDM/mult_10u_9u_0_Cadd_4_5/S1
MDM/mult_10u_9u_0_Cadd_4_5/COUT
MDM/mult_10u_9u_0_cin_lr_add_6/S1
MDM/mult_10u_9u_0_cin_lr_add_6/S0
MDM/mult_10u_9u_0_Cadd_6_5/S1
MDM/mult_10u_9u_0_Cadd_6_5/COUT
MDM/Cadd_mult_10u_9u_0_0_1/S0
MDM/Cadd_mult_10u_9u_0_0_8/S1
MDM/Cadd_mult_10u_9u_0_0_8/COUT
MDM/Cadd_mult_10u_9u_0_1_1/S0
MDM/mult_10u_9u_0_add_1_7/COUT
MDM/Cadd_mult_10u_9u_0_2_1/S0
MDM/mult_10u_9u_0_add_2_8/COUT
MDM/Cadd_t_mult_10u_9u_0_3_1/S0
MDM/mult_9u_9u_0_add_2_8/S1
MDM/mult_9u_9u_0_add_2_8/COUT
MDM/t_mult_10u_9u_0_add_3_6/COUT
MDM/add_20543_11/S1
MDM/add_20543_11/S0
MDM/RED_OUT_9__I_0_4/S1
MDM/RED_OUT_9__I_0_4/S0
MDM/yPre_7__I_0_2/S0
MDM/yPre_7__I_0_2/CI
MDM/RED_OUT_9__I_0_6/S1
MDM/RED_OUT_9__I_0_6/S0
MDM/add_20543_13/S1
MDM/add_20543_13/S0
MDM/RED_OUT_9__I_0_8/S1
MDM/RED_OUT_9__I_0_8/S0
MDM/Cadd_t_mult_9u_9u_0_3_1/S0
MDM/add_20543_15/S1
MDM/add_20543_15/S0
MDM/add_20543_17/S1
MDM/add_20543_17/S0
MDM/add_20543_19/S1
MDM/add_20543_19/S0
MDM/RED_OUT_9__I_0_10/S0
MDM/add_1167_19/S1
MDM/add_1167_19/CO
MDM/add_20543_21/S1
MDM/add_20543_21/S0
MDM/add_20543_23/S1
MDM/add_20543_23/S0
MDM/mult_10u_9u_0_cin_lr_add_0/S1
MDM/mult_10u_9u_0_cin_lr_add_0/S0
MDM/mult_9u_9u_0_cin_lr_add_2/S1
MDM/mult_9u_9u_0_cin_lr_add_2/S0
MDM/mult_9u_9u_0_cin_lr_add_4/S1
MDM/mult_9u_9u_0_cin_lr_add_4/S0
MDM/mult_9u_9u_0_cin_lr_add_6/S1
MDM/mult_9u_9u_0_cin_lr_add_6/S0
MDM/Cadd_mult_9u_9u_0_0_1/S0
sub_1974_add_2_1/S1
sub_1974_add_2_1/S0
sub_1974_add_2_1/CI
sub_1974_add_2_3/S1
sub_1974_add_2_3/S0
sub_1974_add_2_5/S1
sub_1974_add_2_5/S0
sub_1974_add_2_7/S1
sub_1974_add_2_7/S0
sub_1974_add_2_9/S1
sub_1974_add_2_9/S0
sub_1974_add_2_11/S1
sub_1974_add_2_11/S0
sub_1974_add_2_13/S1
sub_1974_add_2_13/S0
sub_1974_add_2_cout/S1
sub_1974_add_2_cout/CO
MD/sub_1976_add_2_5/S1
MD/sub_1976_add_2_5/S0
MD/sub_1976_add_2_7/S1
MD/sub_1976_add_2_7/S0
MD/sub_1976_add_2_9/S1
MD/sub_1976_add_2_9/S0
MD/sub_1976_add_2_11/S1
MD/sub_1976_add_2_11/S0
MD/sub_1976_add_2_13/S1
MD/sub_1976_add_2_13/S0
MD/sub_1976_add_2_15/S1
MD/sub_1976_add_2_15/S0
MD/sub_1976_add_2_17/S0
MD/sub_1976_add_2_17/CO
MD/add_107_1/S0
MD/add_107_1/CI
MD/add_107_17/S1
MD/add_107_17/CO
MD/currPixel_1991_add_4_1/S0
MD/currPixel_1991_add_4_1/CI
MD/currPixel_1991_add_4_9/S1
MD/currPixel_1991_add_4_9/CO
MD/add_20535_1/S1
MD/add_20535_1/S0
MD/add_20535_1/CI
MD/add_20535_3/S1
MD/add_20535_3/S0
MD/add_20535_5/S1
MD/add_20535_5/S0
MD/add_20535_7/S1
MD/add_20535_7/S0
MD/add_20535_9/S1
MD/add_20535_9/S0
MD/add_20535_11/S1
MD/add_20535_11/S0
MD/add_20535_13/S1
MD/add_20535_13/S0
MD/add_20535_15/S1
MD/add_20535_15/S0
MD/add_20535_17/S1
MD/add_20535_17/S0
MD/add_20535_19/S1
MD/add_20535_19/S0
MD/add_20535_21/S1
MD/add_20535_21/S0
MD/add_20535_23/S1
MD/add_20535_23/S0
MD/add_20535_25/S1
MD/add_20535_25/S0
MD/add_20535_27/S1
MD/add_20535_27/S0
MD/add_20535_29/S1
MD/add_20535_29/S0
MD/add_20535_31/S1
MD/add_20535_31/S0
MD/add_20535_33/S0
MD/add_20535_33/CO
MD/add_20534_1/S1
MD/add_20534_1/S0
MD/add_20534_1/CI
MD/add_20534_3/S1
MD/add_20534_3/S0
MD/add_20534_5/S1
MD/add_20534_5/S0
MD/add_20534_7/S1
MD/add_20534_7/S0
MD/add_20534_9/S1
MD/add_20534_9/S0
MD/add_20534_11/S1
MD/add_20534_11/S0
MD/add_20534_13/S1
MD/add_20534_13/S0
MD/add_20534_15/S1
MD/add_20534_15/S0
MD/add_20534_17/S1
MD/add_20534_17/S0
MD/add_20534_19/S1
MD/add_20534_19/S0
MD/add_20534_21/S1
MD/add_20534_21/S0
MD/add_20534_23/S1
MD/add_20534_23/S0
MD/add_20534_25/S1
MD/add_20534_25/S0
MD/add_20534_cout/S1
MD/add_20534_cout/CO
MD/sub_1976_add_2_1/S1
MD/sub_1976_add_2_1/S0
MD/sub_1976_add_2_1/CI
MD/sub_1976_add_2_3/S1
MD/sub_1976_add_2_3/S0
master_reveal_coretop_instance/core0/jtag_int_u/sub_56_add_2_1/S0
master_reveal_coretop_instance/core0/jtag_int_u/sub_56_add_2_1/CI
master_reveal_coretop_instance/core0/jtag_int_u/sub_56_add_2_9/CO
master_reveal_coretop_instance/core0/jtag_int_u/bit_cnt_1994_add_4_1/S0
master_reveal_coretop_instance/core0/jtag_int_u/bit_cnt_1994_add_4_1/CI
master_reveal_coretop_instance/core0/jtag_int_u/bit_cnt_1994_add_4_7/S1
master_reveal_coretop_instance/core0/jtag_int_u/bit_cnt_1994_add_4_7/CO
master_reveal_coretop_instance/core0/tm_u/sub_57_add_2_1/S0
master_reveal_coretop_instance/core0/tm_u/sub_57_add_2_1/CI
master_reveal_coretop_instance/core0/tm_u/sub_57_add_2_9/CO
master_reveal_coretop_instance/core0/tm_u/sub_59_add_2_1/S0
master_reveal_coretop_instance/core0/tm_u/sub_59_add_2_1/CI
master_reveal_coretop_instance/core0/tm_u/sub_59_add_2_9/CO
master_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr_1997_add_4_1/S0
master_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr_1997_add_4_1/CI
master_reveal_coretop_instance/core0/tm_u/tm_wr_addr_cntr_1997_add_4_9/CO
master_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_1996_add_4_1/S0
master_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_1996_add_4_1/CI
master_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_1996_add_4_9/CO
master_reveal_coretop_instance/core0/trig_u/te_0/te_precnt_1999_add_4_1/S0
master_reveal_coretop_instance/core0/trig_u/te_0/te_precnt_1999_add_4_1/CI
master_reveal_coretop_instance/core0/trig_u/te_0/te_precnt_1999_add_4_17/S1
master_reveal_coretop_instance/core0/trig_u/te_0/te_precnt_1999_add_4_17/CO
master_reveal_coretop_instance/core0/trig_u/te_0/pmi_distributed_dpramXO3LFbinarynonereg2416/mem_0_0/DO2
master_reveal_coretop_instance/core0/trig_u/te_0/pmi_distributed_dpramXO3LFbinarynonereg2416/mem_0_0/DO3
master_reveal_coretop_instance/core0/trig_u/te_1/te_precnt_2001_add_4_1/S0
master_reveal_coretop_instance/core0/trig_u/te_1/te_precnt_2001_add_4_1/CI
master_reveal_coretop_instance/core0/trig_u/te_1/te_precnt_2001_add_4_17/S1
master_reveal_coretop_instance/core0/trig_u/te_1/te_precnt_2001_add_4_17/CO
master_reveal_coretop_instance/core0/trig_u/te_1/pmi_distributed_dpramXO3LFbinarynonereg2416/mem_0_0/DO2
master_reveal_coretop_instance/core0/trig_u/te_1/pmi_distributed_dpramXO3LFbinarynonereg2416/mem_0_0/DO3
master_reveal_coretop_instance/core0/trig_u/te_2/te_precnt_2003_add_4_1/S0
master_reveal_coretop_instance/core0/trig_u/te_2/te_precnt_2003_add_4_1/CI
master_reveal_coretop_instance/core0/trig_u/te_2/te_precnt_2003_add_4_17/S1
master_reveal_coretop_instance/core0/trig_u/te_2/te_precnt_2003_add_4_17/CO
master_reveal_coretop_instance/core0/trig_u/te_2/pmi_distributed_dpramXO3LFbinarynonereg2416/mem_0_0/DO2
master_reveal_coretop_instance/core0/trig_u/te_2/pmi_distributed_dpramXO3LFbinarynonereg2416/mem_0_0/DO3
master_reveal_coretop_instance/core0/trig_u/te_3/te_precnt_2005_add_4_1/S0
master_reveal_coretop_instance/core0/trig_u/te_3/te_precnt_2005_add_4_1/CI
master_reveal_coretop_instance/core0/trig_u/te_3/te_precnt_2005_add_4_17/S1
master_reveal_coretop_instance/core0/trig_u/te_3/te_precnt_2005_add_4_17/CO
master_reveal_coretop_instance/core0/trig_u/te_3/pmi_distributed_dpramXO3LFbinarynonereg2416/mem_0_0/DO2
master_reveal_coretop_instance/core0/trig_u/te_3/pmi_distributed_dpramXO3LFbinarynonereg2416/mem_0_0/DO3
master_reveal_coretop_instance/jupdate[0]
PIC_BUS_INTERFACE/lastAddress_18__I_0_13/S1
PIC_BUS_INTERFACE/lastAddress_18__I_0_13/S0
PIC_BUS_INTERFACE/lastAddress_18__I_0_15/S1
PIC_BUS_INTERFACE/lastAddress_18__I_0_15/S0
PIC_BUS_INTERFACE/lastAddress_18__I_0_17/S1
PIC_BUS_INTERFACE/lastAddress_18__I_0_17/S0
PIC_BUS_INTERFACE/lastAddress_18__I_0_19_20534/S1
PIC_BUS_INTERFACE/lastAddress_18__I_0_19_20534/S0
PIC_BUS_INTERFACE/lastAddress_18__I_0_19/S1
PIC_BUS_INTERFACE/lastAddress_18__I_0_19/CO
PIC_BUS_INTERFACE/add_320_2/S1
PIC_BUS_INTERFACE/add_320_2/S0
PIC_BUS_INTERFACE/add_320_2/CI
PIC_BUS_INTERFACE/add_320_4/S1
PIC_BUS_INTERFACE/add_320_4/S0
PIC_BUS_INTERFACE/add_320_6/S1
PIC_BUS_INTERFACE/add_320_6/S0
PIC_BUS_INTERFACE/add_320_8/S1
PIC_BUS_INTERFACE/add_320_8/S0
PIC_BUS_INTERFACE/add_320_16/CO
PIC_BUS_INTERFACE/add_319_1/S0
PIC_BUS_INTERFACE/add_319_1/CI
PIC_BUS_INTERFACE/add_20537_1/S1
PIC_BUS_INTERFACE/add_20537_1/S0
PIC_BUS_INTERFACE/add_20537_1/CI
PIC_BUS_INTERFACE/add_20537_3/S1
PIC_BUS_INTERFACE/add_20537_3/S0
PIC_BUS_INTERFACE/add_20537_5/S1
PIC_BUS_INTERFACE/add_20537_5/S0
PIC_BUS_INTERFACE/add_20537_7/S1
PIC_BUS_INTERFACE/add_20537_7/S0
PIC_BUS_INTERFACE/add_20537_9/S1
PIC_BUS_INTERFACE/add_20537_9/S0
PIC_BUS_INTERFACE/add_20537_11/S1
PIC_BUS_INTERFACE/add_20537_11/S0
PIC_BUS_INTERFACE/add_20537_13/S1
PIC_BUS_INTERFACE/add_20537_13/S0
PIC_BUS_INTERFACE/add_20537_15/S1
PIC_BUS_INTERFACE/add_20537_15/S0
PIC_BUS_INTERFACE/add_20537_17/S1
PIC_BUS_INTERFACE/add_20537_17/S0
PIC_BUS_INTERFACE/add_20537_19/S1
PIC_BUS_INTERFACE/add_20537_19/S0
PIC_BUS_INTERFACE/add_20537_21/S1
PIC_BUS_INTERFACE/add_20537_21/S0
PIC_BUS_INTERFACE/add_20537_23/S1
PIC_BUS_INTERFACE/add_20537_23/S0
PIC_BUS_INTERFACE/add_20537_25/S1
PIC_BUS_INTERFACE/add_20537_25/S0
PIC_BUS_INTERFACE/add_20537_27/S1
PIC_BUS_INTERFACE/add_20537_27/S0
PIC_BUS_INTERFACE/add_319_9/CO
PIC_BUS_INTERFACE/add_20537_29/S1
PIC_BUS_INTERFACE/add_20537_29/S0
PIC_BUS_INTERFACE/add_20537_31/S1
PIC_BUS_INTERFACE/add_20537_31/S0
PIC_BUS_INTERFACE/add_20537_33/S0
PIC_BUS_INTERFACE/add_20537_33/CO
PIC_BUS_INTERFACE/add_20536_1/S1
PIC_BUS_INTERFACE/add_20536_1/S0
PIC_BUS_INTERFACE/add_20536_1/CI
PIC_BUS_INTERFACE/add_20536_3/S1
PIC_BUS_INTERFACE/add_20536_3/S0
PIC_BUS_INTERFACE/add_20536_5/S1
PIC_BUS_INTERFACE/add_20536_5/S0
PIC_BUS_INTERFACE/add_20536_7/S1
PIC_BUS_INTERFACE/add_20536_7/S0
PIC_BUS_INTERFACE/add_20536_9/S1
PIC_BUS_INTERFACE/add_20536_9/S0
PIC_BUS_INTERFACE/add_20536_11/S1
PIC_BUS_INTERFACE/add_20536_11/S0
PIC_BUS_INTERFACE/add_20536_13/S1
PIC_BUS_INTERFACE/add_20536_13/S0
PIC_BUS_INTERFACE/add_20536_15/S1
PIC_BUS_INTERFACE/add_20536_15/S0
PIC_BUS_INTERFACE/add_20536_17/S1
PIC_BUS_INTERFACE/add_20536_17/S0
PIC_BUS_INTERFACE/add_20536_19/S1
PIC_BUS_INTERFACE/add_20536_19/S0
PIC_BUS_INTERFACE/add_20536_21/S1
PIC_BUS_INTERFACE/add_20536_21/S0
PIC_BUS_INTERFACE/add_20536_23/S1
PIC_BUS_INTERFACE/add_20536_23/S0
PIC_BUS_INTERFACE/add_20536_25/S0
PIC_BUS_INTERFACE/add_20536_25/CO
PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_7_adj_845/S1
PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_7_adj_845/COUT
PIC_BUS_INTERFACE/Cadd_t_mult_8u_8u_0_2_1_adj_839/S0
PIC_BUS_INTERFACE/mult_8u_8u_0_add_1_6_adj_838/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_add_1_6_adj_838/COUT
PIC_BUS_INTERFACE/Cadd_mult_8u_8u_0_1_1_adj_833/S0
PIC_BUS_INTERFACE/Cadd_mult_8u_8u_0_0_7_adj_832/S1
PIC_BUS_INTERFACE/Cadd_mult_8u_8u_0_0_7_adj_832/COUT
PIC_BUS_INTERFACE/Cadd_mult_8u_8u_0_0_1_adj_826/S0
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_6_4_adj_825/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_6_4_adj_825/COUT
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_6_adj_824/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_6_adj_824/S0
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_4_4_adj_823/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_4_4_adj_823/COUT
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_4_adj_822/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_4_adj_822/S0
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_2_4_adj_821/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_2_4_adj_821/COUT
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_2_adj_820/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_2_adj_820/S0
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_0_4_adj_819/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_0_4_adj_819/COUT
PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_7/S1
PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_7/COUT
PIC_BUS_INTERFACE/Cadd_t_mult_8u_8u_0_2_1/S0
PIC_BUS_INTERFACE/mult_8u_8u_0_add_1_6/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_add_1_6/COUT
PIC_BUS_INTERFACE/Cadd_mult_8u_8u_0_1_1/S0
PIC_BUS_INTERFACE/Cadd_mult_8u_8u_0_0_7/S1
PIC_BUS_INTERFACE/Cadd_mult_8u_8u_0_0_7/COUT
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_0_4/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_0_4/COUT
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_2/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_2/S0
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_2_4/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_2_4/COUT
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_0_adj_810/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_0_adj_810/S0
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_4/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_4/S0
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_4_4/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_4_4/COUT
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_6/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_6/S0
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_6_4/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_Cadd_6_4/COUT
PIC_BUS_INTERFACE/Cadd_mult_8u_8u_0_0_1/S0
PIC_BUS_INTERFACE/lastAddress_18__I_0_0/S1
PIC_BUS_INTERFACE/lastAddress_18__I_0_0/S0
PIC_BUS_INTERFACE/lastAddress_18__I_0_0/CI
PIC_BUS_INTERFACE/mult_8u_9u_0_cin_lr_add_2/S1
PIC_BUS_INTERFACE/mult_8u_9u_0_cin_lr_add_2/S0
PIC_BUS_INTERFACE/mult_8u_9u_0_cin_lr_add_4/S1
PIC_BUS_INTERFACE/mult_8u_9u_0_cin_lr_add_4/S0
PIC_BUS_INTERFACE/mult_8u_9u_0_cin_lr_add_6/S1
PIC_BUS_INTERFACE/mult_8u_9u_0_cin_lr_add_6/S0
PIC_BUS_INTERFACE/Cadd_mult_8u_9u_0_0_1/S0
PIC_BUS_INTERFACE/Cadd_mult_8u_9u_0_0_7/S1
PIC_BUS_INTERFACE/Cadd_mult_8u_9u_0_0_7/COUT
PIC_BUS_INTERFACE/Cadd_mult_8u_9u_0_1_1/S0
PIC_BUS_INTERFACE/mult_8u_9u_0_add_1_6/COUT
PIC_BUS_INTERFACE/Cadd_t_mult_8u_9u_0_2_1/S0
PIC_BUS_INTERFACE/t_mult_8u_9u_0_add_2_7/S1
PIC_BUS_INTERFACE/t_mult_8u_9u_0_add_2_7/COUT
PIC_BUS_INTERFACE/mult_8u_9u_0_mult_0_4/CO
PIC_BUS_INTERFACE/mult_8u_9u_0_mult_2_4/CO
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_0/S1
PIC_BUS_INTERFACE/mult_8u_8u_0_cin_lr_add_0/S0
PIC_BUS_INTERFACE/mult_8u_9u_0_mult_4_4/CO
PIC_BUS_INTERFACE/mult_8u_9u_0_mult_6_4/CO
PIC_BUS_INTERFACE/mult_8u_9u_0_cin_lr_add_0/S1
PIC_BUS_INTERFACE/mult_8u_9u_0_cin_lr_add_0/S0
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.11.0.396.4 -- WARNING: Map write only section -- Tue Jan 12 12:24:19 2021

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE DUALBOOTGOLDEN=INTERNAL BACKGROUND_RECONFIG=OFF INBUF=ON ;
LOCATE COMP "SRAM_DATA[11]" SITE "P5" ;
LOCATE COMP "SRAM_DATA[0]" SITE "T7" ;
LOCATE COMP "SRAM_DATA[1]" SITE "R7" ;
LOCATE COMP "SRAM_DATA[2]" SITE "T8" ;
LOCATE COMP "SRAM_DATA[3]" SITE "R8" ;
LOCATE COMP "SRAM_DATA[4]" SITE "R9" ;
LOCATE COMP "SRAM_DATA[5]" SITE "R10" ;
LOCATE COMP "SRAM_DATA[6]" SITE "T9" ;
LOCATE COMP "SRAM_DATA[7]" SITE "T10" ;
LOCATE COMP "SRAM_DATA[8]" SITE "T2" ;
LOCATE COMP "SRAM_DATA[12]" SITE "P12" ;
LOCATE COMP "SRAM_DATA[9]" SITE "N9" ;
LOCATE COMP "SRAM_DATA[13]" SITE "P13" ;
LOCATE COMP "SRAM_DATA[14]" SITE "R14" ;
LOCATE COMP "SRAM_DATA[10]" SITE "P4" ;
LOCATE COMP "SRAM_DATA[15]" SITE "T15" ;
LOCATE COMP "PIC_DATA_IN[15]" SITE "F2" ;
LOCATE COMP "PIC_DATA_IN[14]" SITE "E2" ;
LOCATE COMP "PIC_DATA_IN[13]" SITE "H2" ;
LOCATE COMP "PIC_DATA_IN[12]" SITE "G2" ;
LOCATE COMP "PIC_DATA_IN[11]" SITE "J2" ;
LOCATE COMP "PIC_DATA_IN[10]" SITE "K2" ;
LOCATE COMP "PIC_DATA_IN[9]" SITE "L2" ;
LOCATE COMP "PIC_DATA_IN[8]" SITE "M2" ;
LOCATE COMP "PIC_DATA_IN[7]" SITE "J1" ;
LOCATE COMP "PIC_DATA_IN[6]" SITE "K1" ;
LOCATE COMP "PIC_DATA_IN[5]" SITE "L1" ;
LOCATE COMP "PIC_DATA_IN[4]" SITE "N1" ;
LOCATE COMP "PIC_DATA_IN[3]" SITE "P1" ;
LOCATE COMP "PIC_DATA_IN[2]" SITE "R1" ;
LOCATE COMP "PIC_DATA_IN[1]" SITE "P2" ;
LOCATE COMP "PIC_DATA_IN[0]" SITE "N2" ;
LOCATE COMP "UART_TX" SITE "H13" ;
LOCATE COMP "Matrix_DATA_Out[11]" SITE "H15" ;
LOCATE COMP "Matrix_DATA_Out[10]" SITE "G15" ;
LOCATE COMP "Matrix_DATA_Out[9]" SITE "F15" ;
LOCATE COMP "Matrix_DATA_Out[8]" SITE "E15" ;
LOCATE COMP "Matrix_DATA_Out[7]" SITE "D15" ;
LOCATE COMP "Matrix_DATA_Out[6]" SITE "C15" ;
LOCATE COMP "Matrix_DATA_Out[5]" SITE "P15" ;
LOCATE COMP "Matrix_DATA_Out[4]" SITE "N15" ;
LOCATE COMP "Matrix_DATA_Out[3]" SITE "M15" ;
LOCATE COMP "Matrix_DATA_Out[2]" SITE "L15" ;
LOCATE COMP "Matrix_DATA_Out[1]" SITE "K15" ;
LOCATE COMP "Matrix_DATA_Out[0]" SITE "J15" ;
LOCATE COMP "Matrix_LINE_SEL_Out[3]" SITE "L16" ;
LOCATE COMP "Matrix_LINE_SEL_Out[2]" SITE "K16" ;
LOCATE COMP "Matrix_LINE_SEL_Out[1]" SITE "J16" ;
LOCATE COMP "Matrix_LINE_SEL_Out[0]" SITE "H16" ;
LOCATE COMP "Matrix_CTRL_Out[2]" SITE "P16" ;
LOCATE COMP "Matrix_CTRL_Out[1]" SITE "M16" ;
LOCATE COMP "Matrix_CTRL_Out[0]" SITE "N16" ;
LOCATE COMP "SRAM_OE" SITE "T3" ;
LOCATE COMP "SRAM_WE" SITE "R11" ;
LOCATE COMP "SRAM_CE" SITE "R6" ;
LOCATE COMP "SRAM_ADDR[17]" SITE "R5" ;
LOCATE COMP "SRAM_ADDR[16]" SITE "P9" ;
LOCATE COMP "SRAM_ADDR[15]" SITE "P10" ;
LOCATE COMP "SRAM_ADDR[14]" SITE "R12" ;
LOCATE COMP "SRAM_ADDR[13]" SITE "P11" ;
LOCATE COMP "SRAM_ADDR[12]" SITE "R13" ;
LOCATE COMP "SRAM_ADDR[11]" SITE "T11" ;
LOCATE COMP "SRAM_ADDR[10]" SITE "T12" ;
LOCATE COMP "SRAM_ADDR[9]" SITE "T13" ;
LOCATE COMP "SRAM_ADDR[8]" SITE "T14" ;
LOCATE COMP "SRAM_ADDR[7]" SITE "P8" ;
LOCATE COMP "SRAM_ADDR[6]" SITE "P7" ;
LOCATE COMP "SRAM_ADDR[5]" SITE "R4" ;
LOCATE COMP "SRAM_ADDR[4]" SITE "P6" ;
LOCATE COMP "SRAM_ADDR[3]" SITE "R3" ;
LOCATE COMP "SRAM_ADDR[2]" SITE "T6" ;
LOCATE COMP "SRAM_ADDR[1]" SITE "T5" ;
LOCATE COMP "SRAM_ADDR[0]" SITE "T4" ;
LOCATE COMP "PIC_READY" SITE "J3" ;
LOCATE COMP "LED[7]" SITE "A15" ;
LOCATE COMP "LED[6]" SITE "A14" ;
LOCATE COMP "LED[5]" SITE "A13" ;
LOCATE COMP "LED[4]" SITE "A12" ;
LOCATE COMP "LED[3]" SITE "A11" ;
LOCATE COMP "LED[2]" SITE "A10" ;
LOCATE COMP "LED[1]" SITE "A9" ;
LOCATE COMP "LED[0]" SITE "A8" ;
LOCATE COMP "CLK" SITE "C8" ;
LOCATE COMP "PIC_OE" SITE "E1" ;
LOCATE COMP "PIC_WE_IN" SITE "F1" ;
LOCATE COMP "PIC_ADDR_IN[18]" SITE "A4" ;
LOCATE COMP "PIC_ADDR_IN[17]" SITE "A5" ;
LOCATE COMP "PIC_ADDR_IN[16]" SITE "A3" ;
LOCATE COMP "PIC_ADDR_IN[15]" SITE "N3" ;
LOCATE COMP "PIC_ADDR_IN[14]" SITE "K3" ;
LOCATE COMP "PIC_ADDR_IN[13]" SITE "D3" ;
LOCATE COMP "PIC_ADDR_IN[12]" SITE "G1" ;
LOCATE COMP "PIC_ADDR_IN[11]" SITE "E3" ;
LOCATE COMP "PIC_ADDR_IN[10]" SITE "C2" ;
LOCATE COMP "PIC_ADDR_IN[9]" SITE "L3" ;
LOCATE COMP "PIC_ADDR_IN[8]" SITE "M3" ;
LOCATE COMP "PIC_ADDR_IN[7]" SITE "D2" ;
LOCATE COMP "PIC_ADDR_IN[6]" SITE "H1" ;
LOCATE COMP "PIC_ADDR_IN[5]" SITE "M1" ;
LOCATE COMP "PIC_ADDR_IN[4]" SITE "D1" ;
LOCATE COMP "PIC_ADDR_IN[3]" SITE "C1" ;
LOCATE COMP "PIC_ADDR_IN[2]" SITE "B1" ;
LOCATE COMP "PIC_ADDR_IN[1]" SITE "F3" ;
LOCATE COMP "PIC_ADDR_IN[0]" SITE "G3" ;
FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;
FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;
FREQUENCY NET "CLK_c" 25.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
