// Seed: 1167478854
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    output id_3,
    input id_4,
    output reg id_5,
    output id_6
);
  logic id_7;
  assign id_6[1] = 1;
  logic id_8;
  always @(posedge 1) id_5 <= id_0;
  logic id_9 = id_7;
  logic id_10 = id_8;
  type_21 id_11 (
      .id_0(id_9),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(id_0)
  );
  type_22 id_12 (
      .id_0 (),
      .id_1 (id_9),
      .id_2 (1),
      .id_3 (id_8),
      .id_4 (id_6),
      .id_5 (1),
      .id_6 (1),
      .id_7 (1'h0),
      .id_8 (id_5),
      .id_9 (1),
      .id_10(id_9)
  );
  logic id_13;
  logic id_14;
  defparam id_15.id_16 = 1;
  assign id_8 = 1;
endmodule
