<stg><name>mul</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="4">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="4" to="5">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="5" to="6">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="6" to="7">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="7" to="8">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="8" to="9">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="9" to="10">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="10" to="11">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="11" to="12">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="12" to="13">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="13" to="14">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="14" to="15">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="15" to="16">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="16" to="17">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="17" to="18">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="18" to="19">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
:6  %tmp = call i160 @_ssdm_op_Read.ap_hs.volatile.i160P(i160* %io_cmd_V)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="5" op_0_bw="5" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_rd_V = call i5 @_ssdm_op_PartSelect.i5.i160.i32.i32(i160 %tmp, i32 20, i32 24)

]]></node>
<StgValue><ssdm name="tmp_rd_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="64" op_0_bw="64" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %a_V = call i64 @_ssdm_op_PartSelect.i64.i160.i32.i32(i160 %tmp, i32 32, i32 95)

]]></node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="64" op_0_bw="64" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %b_V = call i64 @_ssdm_op_PartSelect.i64.i160.i32.i32(i160 %tmp, i32 96, i32 159)

]]></node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="19" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="18" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="17" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="16" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="15" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="29" st_id="6" stage="14" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="30" st_id="7" stage="13" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="31" st_id="8" stage="12" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="32" st_id="9" stage="11" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="33" st_id="10" stage="10" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="34" st_id="11" stage="9" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="35" st_id="12" stage="8" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="36" st_id="13" stage="7" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="37" st_id="14" stage="6" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="38" st_id="15" stage="5" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="39" st_id="16" stage="4" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="40" st_id="17" stage="3" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="41" st_id="18" stage="2" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="42" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="160">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i160* %io_cmd_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="74">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i74* %io_resp_V), !map !38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @mul_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="74" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i74* %io_resp_V, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i160* %io_cmd_V, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="19" stage="1" lat="19">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_V_2 = mul i64 %b_V, %a_V

]]></node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>

<operation id="49" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="74" op_0_bw="74" op_1_bw="64" op_2_bw="5" op_3_bw="5">
<![CDATA[
:11  %tmp_1 = call i74 @_ssdm_op_BitConcatenate.i74.i64.i5.i5(i64 %a_V_2, i5 %tmp_rd_V, i5 0)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="50" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="74" op_2_bw="74">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_hs.volatile.i74P(i74* %io_resp_V, i74 %tmp_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0">
<![CDATA[
:13  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
