$version Generated by VerilatedVcd $end
$date Sun Oct 15 10:52:51 2023 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 Q clk_i $end
  $var wire 32 T instr_i [31:0] $end
  $var wire 32 S pc_o [31:0] $end
  $var wire  1 R rst_i $end
  $scope module top $end
   $var wire  1 Q clk_i $end
   $var wire  1 Z ebreak $end
   $var wire 32 [ exu_out [31:0] $end
   $var wire 32 # imm [31:0] $end
   $var wire 32 T instr_i [31:0] $end
   $var wire 32 S pc_o [31:0] $end
   $var wire 32 \ pc_r [31:0] $end
   $var wire  5 W rd [4:0] $end
   $var wire  5 U rs1 [4:0] $end
   $var wire 32 X rs1_rdata [31:0] $end
   $var wire  5 V rs2 [4:0] $end
   $var wire 32 Y rs2_rdata [31:0] $end
   $var wire  1 R rst_i $end
   $scope module exu_u $end
    $var wire 32 # imm [31:0] $end
    $var wire 32 [ out [31:0] $end
    $var wire 32 X src1 [31:0] $end
    $var wire 32 Y src2 [31:0] $end
   $upscope $end
   $scope module idu_u $end
    $var wire  1 Z ebreak $end
    $var wire  3 ^ fun3 [2:0] $end
    $var wire  7 ] fun7 [6:0] $end
    $var wire 32 # imm [31:0] $end
    $var wire 32 $ imm_I [31:0] $end
    $var wire 32 a imm_S [31:0] $end
    $var wire 32 T instr [31:0] $end
    $var wire  7 _ opcode [6:0] $end
    $var wire  5 W rd [4:0] $end
    $var wire  5 U rs1 [4:0] $end
    $var wire  5 V rs2 [4:0] $end
    $var wire  1 ` type_I $end
    $scope module imm_mux $end
     $var wire 32 d DATA_LEN [31:0] $end
     $var wire 32 c KEY_LEN [31:0] $end
     $var wire 32 b NR_KEY [31:0] $end
     $var wire  1 ` key [0:0] $end
     $var wire 66 % lut [65:0] $end
     $var wire 32 # out [31:0] $end
     $scope module i0 $end
      $var wire 32 d DATA_LEN [31:0] $end
      $var wire 32 e HAS_DEFAULT [31:0] $end
      $var wire 32 c KEY_LEN [31:0] $end
      $var wire 32 b NR_KEY [31:0] $end
      $var wire 32 f PAIR_LEN [31:0] $end
      $var wire 32 . data_list[0] [31:0] $end
      $var wire 32 / data_list[1] [31:0] $end
      $var wire 32 a default_out [31:0] $end
      $var wire  1 1 hit $end
      $var wire 32 g i [31:0] $end
      $var wire  1 ` key [0:0] $end
      $var wire  1 , key_list[0] [0:0] $end
      $var wire  1 - key_list[1] [0:0] $end
      $var wire 66 % lut [65:0] $end
      $var wire 32 0 lut_out [31:0] $end
      $var wire 32 # out [31:0] $end
      $var wire 33 ( pair_list[0] [32:0] $end
      $var wire 33 * pair_list[1] [32:0] $end
     $upscope $end
    $upscope $end
   $upscope $end
   $scope module regfile_u $end
    $var wire 32 h ADDR_WIDTH [31:0] $end
    $var wire 32 d DATA_WIDTH [31:0] $end
    $var wire  1 Q clk $end
    $var wire 32 ; rf[10] [31:0] $end
    $var wire 32 < rf[11] [31:0] $end
    $var wire 32 = rf[12] [31:0] $end
    $var wire 32 > rf[13] [31:0] $end
    $var wire 32 ? rf[14] [31:0] $end
    $var wire 32 @ rf[15] [31:0] $end
    $var wire 32 A rf[16] [31:0] $end
    $var wire 32 B rf[17] [31:0] $end
    $var wire 32 C rf[18] [31:0] $end
    $var wire 32 D rf[19] [31:0] $end
    $var wire 32 2 rf[1] [31:0] $end
    $var wire 32 E rf[20] [31:0] $end
    $var wire 32 F rf[21] [31:0] $end
    $var wire 32 G rf[22] [31:0] $end
    $var wire 32 H rf[23] [31:0] $end
    $var wire 32 I rf[24] [31:0] $end
    $var wire 32 J rf[25] [31:0] $end
    $var wire 32 K rf[26] [31:0] $end
    $var wire 32 L rf[27] [31:0] $end
    $var wire 32 M rf[28] [31:0] $end
    $var wire 32 N rf[29] [31:0] $end
    $var wire 32 3 rf[2] [31:0] $end
    $var wire 32 O rf[30] [31:0] $end
    $var wire 32 P rf[31] [31:0] $end
    $var wire 32 4 rf[3] [31:0] $end
    $var wire 32 5 rf[4] [31:0] $end
    $var wire 32 6 rf[5] [31:0] $end
    $var wire 32 7 rf[6] [31:0] $end
    $var wire 32 8 rf[7] [31:0] $end
    $var wire 32 9 rf[8] [31:0] $end
    $var wire 32 : rf[9] [31:0] $end
    $var wire  5 U rs1_raddr [4:0] $end
    $var wire 32 X rs1_rdata [31:0] $end
    $var wire  5 V rs2_raddr [4:0] $end
    $var wire 32 Y rs2_rdata [31:0] $end
    $var wire  5 W waddr [4:0] $end
    $var wire 32 [ wdata [31:0] $end
    $var wire  1 i wen $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b11111111111111111111111111111111 #
b11111111111111111111111111111111 $
b111111111111111111111111111111111000000000000000000000000000000000 %
b000000000000000000000000000000000 (
b111111111111111111111111111111111 *
0,
1-
b00000000000000000000000000000000 .
b11111111111111111111111111111111 /
b11111111111111111111111111111111 0
11
b00000000000000000000000000000000 2
b00000000000000000000000000000000 3
b00000000000000000000000000000000 4
b00000000000000000000000000000000 5
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
b00000000000000000000000000000000 8
b00000000000000000000000000000000 9
b00000000000000000000000000000000 :
b00000000000000000000000000000000 ;
b00000000000000000000000000000000 <
b00000000000000000000000000000000 =
b00000000000000000000000000000000 >
b00000000000000000000000000000000 ?
b00000000000000000000000000000000 @
b00000000000000000000000000000000 A
b00000000000000000000000000000000 B
b00000000000000000000000000000000 C
b00000000000000000000000000000000 D
b00000000000000000000000000000000 E
b00000000000000000000000000000000 F
b00000000000000000000000000000000 G
b00000000000000000000000000000000 H
b00000000000000000000000000000000 I
b00000000000000000000000000000000 J
b00000000000000000000000000000000 K
b00000000000000000000000000000000 L
b00000000000000000000000000000000 M
b00000000000000000000000000000000 N
b00000000000000000000000000000000 O
b00000000000000000000000000000000 P
0Q
1R
b00000000000000000000000000000000 S
b11111111111100000000010000010011 T
b00000 U
b11111 V
b01000 W
b00000000000000000000000000000000 X
b00000000000000000000000000000000 Y
0Z
b11111111111111111111111111111111 [
b00000000000000000000000000000000 \
b1111111 ]
b000 ^
b0010011 _
1`
b00000000000000000000000000000000 a
b00000000000000000000000000000010 b
b00000000000000000000000000000001 c
b00000000000000000000000000100000 d
b00000000000000000000000000000000 e
b00000000000000000000000000100001 f
b00000000000000000000000000000010 g
b00000000000000000000000000000101 h
1i
#1
b11111111111111111111111111111111 9
1Q
#2
0Q
#3
1Q
0R
b00000000000000000000000000000100 S
b00000000000000000000000000000100 \
#4
b00000000000000000000000000001010 #
b00000000000000000000000000001010 $
b100000000000000000000000000001010000000000000000000000000000000000 %
b100000000000000000000000000001010 *
b00000000000000000000000000001010 /
b00000000000000000000000000001010 0
0Q
b00000000101000000000010100010011 T
b01010 V
b01010 W
b00000000000000000000000000001010 [
b0000000 ]
#5
b00000000000000000000000000001010 ;
1Q
b00000000000000000000000000001000 S
b00000000000000000000000000001010 Y
b00000000000000000000000000001000 \
#6
b00000000000000000000000000001001 #
b00000000000000000000000000001001 $
b100000000000000000000000000001001000000000000000000000000000000000 %
b100000000000000000000000000001001 *
b00000000000000000000000000001001 /
b00000000000000000000000000001001 0
0Q
b00000000100100000000010010010011 T
b01001 V
b01001 W
b00000000000000000000000000000000 Y
b00000000000000000000000000001001 [
#7
b00000000000000000000000000001001 :
1Q
b00000000000000000000000000001100 S
b00000000000000000000000000001001 Y
b00000000000000000000000000001100 \
#8
b00000000000000000000000000000000 #
b00000000000000000000000000000001 $
b100000000000000000000000000000001000000000000000000000000000000000 %
b100000000000000000000000000000001 *
b00000000000000000000000000000001 /
b00000000000000000000000000000000 0
0Q
b00000000000100000000000001110011 T
b00001 V
b00000 W
b00000000000000000000000000000000 Y
1Z
b00000000000000000000000000000000 [
b1110011 _
0`
