module module_0 (
    output [id_1 : id_1] id_2,
    output logic id_3,
    output logic id_4,
    input logic id_5,
    input [id_4 : id_3[1]] id_6,
    input id_7,
    output logic id_8,
    output logic [id_5 : id_7] id_9,
    output logic [id_2 : 1 'b0] id_10,
    input logic id_11,
    input logic id_12,
    output logic [id_2 : id_12] id_13
);
endmodule
