# Single-Cycle-RISC-V-CPU
The verilog code of a single cycle RISC-V CPU with ALU that has more than 20 instructions. And the config file of OpenLane 
