
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity Dec_counter is
    Port ( clk : in STD_LOGIC;
           q : out STD_LOGIC_VECTOR (3 downto 0);
           en : in STD_LOGIC;
           pulse : out STD_LOGIC;
           reset : in STD_LOGIC);
end Dec_counter;

architecture Behavioral of Dec_counter is
    signal count_s : std_logic_vector(3 downto 0):=(others => '0');
begin
    count: process(clk) is
        begin
            if(clk'event and clk='1')then
                if(en='1')then
                    count_s <= count_s + 1;
                    pulse <= '0';
                    if(reset='1')then
                        count_s <= (others => '0');
                        pulse <= '0';
                    elsif(count_s="1001")then
                        count_s <= (others => '0');
                        pulse <= '1';
                    end if;
                else
                    count_s <= count_s; 
                    pulse <= '0';
                end if;    
            end if;         
        end process;
        
        q<=count_s;

end Behavioral;
