INTSTYLE=ise
INFILE=C:\Users\noraw\Documents\VHDL\MiniProj\Segment.ncd
OUTFILE=C:\Users\noraw\Documents\VHDL\MiniProj\Segment.bit
FAMILY=Spartan3
PART=xc3s200-4tq144
WORKINGDIR=C:\Users\noraw\Documents\VHDL\MiniProj
LICENSE=WebPack
USER_INFO=211176972_0_0_656
