// Seed: 1934727006
module module_0 (
    input tri id_0,
    output wand id_1,
    output tri id_2,
    input wor id_3,
    output wand id_4,
    output tri0 id_5,
    output supply1 id_6
);
  wire id_8;
  assign id_6#(.id_0(1)) = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd80
) (
    output supply0 id_0,
    input wor id_1,
    output supply0 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri1 _id_5,
    output tri0 id_6,
    output tri1 id_7
);
  logic [id_5 : 1] id_9;
  logic id_10;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
