Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  9 21:49:39 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (9)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.065     -264.935                     69                 4055       -0.101       -0.437                      6                 4055        0.538        0.000                       0                  2163  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_pixel_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0   {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_pixel_clk_wiz_0      -14.065     -264.935                     69                 4055       -0.101       -0.437                      6                 4055        5.484        0.000                       0                  2151  
  clk_tmds_clk_wiz_0                                                                                                                                                     0.538        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :           69  Failing Endpoints,  Worst Slack      -14.065ns,  Total Violation     -264.935ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.101ns,  Total Violation       -0.437ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.065ns  (required time - arrival time)
  Source:                 com_sprite_m/sidel_y0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_b/imageBROM/BRAM_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.642ns  (logic 19.098ns (71.684%)  route 7.544ns (28.316%))
  Logic Levels:           22  (CARRY4=13 DSP48E1=3 LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 11.892 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=2163, estimated)     1.645    -0.945    com_sprite_m/clk_pixel
    DSP48_X0Y21          DSP48E1                                      r  com_sprite_m/sidel_y0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.261 r  com_sprite_m/sidel_y0__0/PCOUT[47]
                         net (fo=1, estimated)        0.000     3.261    com_sprite_m/sidel_y0__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     4.779 r  com_sprite_m/sidel_y0__1/P[16]
                         net (fo=1, estimated)        1.002     5.781    com_sprite_m/sidel_y0__1_n_89
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.418 r  com_sprite_m/pos_y_321_i_11/CO[3]
                         net (fo=1, estimated)        0.000     6.418    com_sprite_m/pos_y_321_i_11_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.657 r  com_sprite_m/pos_y_321_i_10/O[2]
                         net (fo=2, estimated)        0.308     6.965    com_sprite_m/pos_y_321_i_10_n_5
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.301     7.266 r  com_sprite_m/pos_y_321_i_1/O
                         net (fo=1, estimated)        0.900     8.166    com_sprite_m/sidel_y[39]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    12.202 r  com_sprite_m/pos_y_321__0/PCOUT[47]
                         net (fo=1, estimated)        0.000    12.202    com_sprite_m/pos_y_321__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.720 r  com_sprite_m/pos_y_321__1/P[0]
                         net (fo=9, estimated)        0.818    14.538    com_sprite_m/pos_y_321__1_n_105
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.124    14.662 r  com_sprite_m/BRAM_reg_0_i_590/O
                         net (fo=1, routed)           0.000    14.662    com_sprite_m/BRAM_reg_0_i_590_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.240 r  com_sprite_m/BRAM_reg_0_i_464/O[2]
                         net (fo=3, estimated)        0.522    15.762    com_sprite_m/BRAM_reg_0_i_464_n_5
    SLICE_X7Y43          LUT3 (Prop_lut3_I1_O)        0.301    16.063 r  com_sprite_m/BRAM_reg_0_i_452/O
                         net (fo=1, estimated)        0.324    16.387    com_sprite_m/BRAM_reg_0_i_452_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.772 r  com_sprite_m/BRAM_reg_0_i_307/CO[3]
                         net (fo=1, estimated)        0.000    16.772    com_sprite_m/BRAM_reg_0_i_307_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.106 r  com_sprite_m/BRAM_reg_0_i_185/O[1]
                         net (fo=1, estimated)        0.689    17.795    com_sprite_m/pos_y_320[21]
    SLICE_X4Y37          LUT2 (Prop_lut2_I1_O)        0.303    18.098 r  com_sprite_m/BRAM_reg_0_i_94/O
                         net (fo=1, routed)           0.000    18.098    com_sprite_m/BRAM_reg_0_i_94_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.678 r  com_sprite_m/BRAM_reg_0_i_48/O[2]
                         net (fo=3, estimated)        0.471    19.149    com_sprite_m/pos_y_32[22]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    19.852 r  com_sprite_m/BRAM_reg_0_i_108/CO[3]
                         net (fo=1, estimated)        0.000    19.852    com_sprite_m/BRAM_reg_0_i_108_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.186 r  com_sprite_m/BRAM_reg_0_i_120/O[1]
                         net (fo=1, estimated)        0.504    20.690    com_sprite_m/pos_y[24]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    21.373 r  com_sprite_m/BRAM_reg_0_i_63/CO[3]
                         net (fo=1, estimated)        0.000    21.373    com_sprite_m/BRAM_reg_0_i_63_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.592 r  com_sprite_m/BRAM_reg_0_i_64/O[0]
                         net (fo=2, estimated)        0.308    21.900    com_sprite_m/image_addr3[14]
    SLICE_X3Y36          LUT2 (Prop_lut2_I1_O)        0.295    22.195 r  com_sprite_m/BRAM_reg_0_i_66/O
                         net (fo=1, routed)           0.000    22.195    com_sprite_m/BRAM_reg_0_i_66_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.775 r  com_sprite_m/BRAM_reg_0_i_37/O[2]
                         net (fo=1, estimated)        0.579    23.354    com_sprite_m/image_addr1[12]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    24.057 r  com_sprite_m/BRAM_reg_0_i_28/CO[3]
                         net (fo=1, estimated)        0.000    24.057    com_sprite_m/BRAM_reg_0_i_28_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.279 r  com_sprite_m/BRAM_reg_0_i_23/O[0]
                         net (fo=1, estimated)        0.304    24.583    com_sprite_m/image_addr0[13]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.299    24.882 r  com_sprite_m/BRAM_reg_0_i_4/O
                         net (fo=1, estimated)        0.815    25.697    com_sprite_b/imageBROM/BRAM_reg_0_2[13]
    RAMB36_X0Y8          RAMB36E1                                     r  com_sprite_b/imageBROM/BRAM_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=2163, estimated)     1.487    11.892    com_sprite_b/imageBROM/clk_pixel
    RAMB36_X0Y8          RAMB36E1                                     r  com_sprite_b/imageBROM/BRAM_reg_0/CLKBWRCLK
                         clock pessimism              0.474    12.366    
                         clock uncertainty           -0.168    12.197    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    11.631    com_sprite_b/imageBROM/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                         -25.697    
  -------------------------------------------------------------------
                         slack                                -14.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.101ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            green_ser/secondary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.237%)  route 0.450ns (70.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.728    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.621    -1.893 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.702    -1.191    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.165 r  mhdmicw/clkout1_buf/O
                         net (fo=2163, estimated)     0.587    -0.578    red_ser/clk_pixel
    SLICE_X0Y20          FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, estimated)        0.180    -0.257    red_ser/blue_ser/pwup_rst
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.045    -0.212 r  red_ser/primary_i_1/O
                         net (fo=6, estimated)        0.270     0.058    green_ser/RST0
    OLOGIC_X0Y21         OSERDESE2                                    r  green_ser/secondary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.943    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    -2.456 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.739    -1.717    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  mhdmicw/clkout1_buf/O
                         net (fo=2163, estimated)     0.999    -0.689    green_ser/clk_pixel
    OLOGIC_X0Y21         OSERDESE2                                    r  green_ser/secondary/CLKDIV
                         clock pessimism              0.289    -0.400    
    OLOGIC_X0Y21         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.159    green_ser/secondary
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                 -0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X2Y0      gameplay_module/bram_ball/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X6Y20      com_sprite_m/paletteBRO/BRAM_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X6Y20      com_sprite_m/paletteBRO/BRAM_reg_0_3_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKFBIN



