[2025-09-16 19:17:53] START suite=gap trace=429.mcf-192B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/429.mcf-192B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3563336 heartbeat IPC: 2.806 cumulative IPC: 2.806 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 6978345 cumulative IPC: 2.866 (Simulation time: 00 hr 01 min 34 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6978345 cumulative IPC: 2.866 (Simulation time: 00 hr 01 min 34 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 6978346 heartbeat IPC: 2.928 cumulative IPC: 5 (Simulation time: 00 hr 01 min 34 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 74006848 heartbeat IPC: 0.1492 cumulative IPC: 0.1492 (Simulation time: 00 hr 07 min 12 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 142118781 heartbeat IPC: 0.1468 cumulative IPC: 0.148 (Simulation time: 00 hr 12 min 46 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 209799102 heartbeat IPC: 0.1478 cumulative IPC: 0.1479 (Simulation time: 00 hr 18 min 19 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 275856771 heartbeat IPC: 0.1514 cumulative IPC: 0.1488 (Simulation time: 00 hr 23 min 47 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 343971279 heartbeat IPC: 0.1468 cumulative IPC: 0.1484 (Simulation time: 00 hr 28 min 39 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 420199078 heartbeat IPC: 0.1312 cumulative IPC: 0.1452 (Simulation time: 00 hr 34 min 29 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 487083008 heartbeat IPC: 0.1495 cumulative IPC: 0.1458 (Simulation time: 00 hr 39 min 10 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 553421857 heartbeat IPC: 0.1507 cumulative IPC: 0.1464 (Simulation time: 00 hr 43 min 46 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 621244301 heartbeat IPC: 0.1474 cumulative IPC: 0.1465 (Simulation time: 00 hr 48 min 30 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 682183694 cumulative IPC: 0.1466 (Simulation time: 00 hr 51 min 43 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 682183694 cumulative IPC: 0.1466 (Simulation time: 00 hr 51 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/429.mcf-192B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.1466 instructions: 100000001 cycles: 682183694
CPU 0 Branch Prediction Accuracy: 90.81% MPKI: 22.09 Average ROB Occupancy at Mispredict: 23.36
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.02127
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 22.07
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1e-05


====Backend Stall Breakdown====
ROB_STALL: 870858
LQ_STALL: 25532
SQ_STALL: 153


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 255.51883
REPLAY_LOAD: 86.27861
NON_REPLAY_LOAD: 36.984062

== Total ==
ADDR_TRANS: 210292
REPLAY_LOAD: 91973
NON_REPLAY_LOAD: 568593

== Counts ==
ADDR_TRANS: 823
REPLAY_LOAD: 1066
NON_REPLAY_LOAD: 15374

cpu0->cpu0_STLB TOTAL        ACCESS:   14579735 HIT:   14295129 MISS:     284606 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:   14579735 HIT:   14295129 MISS:     284606 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 359.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   15020781 HIT:    4022897 MISS:   10997884 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:   14284935 HIT:    3919993 MISS:   10364942 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       7797 HIT:       1744 MISS:       6053 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      75211 HIT:      75211 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     652838 HIT:      25949 MISS:     626889 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 86.61 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1321229 HIT:    1321226 MISS:          3 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1321229 HIT:    1321226 MISS:          3 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 114 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25494901 HIT:    6635549 MISS:   18859352 MSHR_MERGE:    3913786
cpu0->cpu0_L1D LOAD         ACCESS:   24699604 HIT:    6505027 MISS:   18194577 MSHR_MERGE:    3909646
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:     126994 HIT:     118243 MISS:       8751 MSHR_MERGE:        954
cpu0->cpu0_L1D TRANSLATION  ACCESS:     668303 HIT:      12279 MISS:     656024 MSHR_MERGE:       3186
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 70.31 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     970233 HIT:     970232 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     970233 HIT:     970232 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 608 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24818646 HIT:    6362541 MISS:   18456105 MSHR_MERGE:    3876372
cpu0->cpu0_DTLB LOAD         ACCESS:   24818646 HIT:    6362541 MISS:   18456105 MSHR_MERGE:    3876372
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.96 cycles
cpu0->LLC TOTAL        ACCESS:   11068146 HIT:    3160508 MISS:    7907638 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:   10364942 HIT:    2929030 MISS:    7435912 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       6053 HIT:       1532 MISS:       4521 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      70262 HIT:      70110 MISS:        152 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     626889 HIT:     159836 MISS:     467053 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1394
  ROW_BUFFER_MISS:    7906085
  AVG DBUS CONGESTED CYCLE: 3.2
Channel 0 WQ ROW_BUFFER_HIT:      19145
  ROW_BUFFER_MISS:      46389
  FULL:          0
Channel 0 REFRESHES ISSUED:      56849

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1052446      3560258      2639586      7068192
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          259         2051         5820        17129
  STLB miss resolved @ L2C                0          132         4544         8078        24002
  STLB miss resolved @ LLC                0          215        10855        51714       172496
  STLB miss resolved @ MEM                0          725        38018       166587       383120

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            3
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            2
[2025-09-16 20:09:36] END   suite=gap trace=429.mcf-192B (rc=0)
