{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd_if.v@88:106@HdlStmProcess", "                             (tdd_tx_rf_en_d ^ tdd_tx_rf_en);\n  end else\n    assign ad9361_enable_s = (tdd_rx_rf_en | tdd_tx_rf_en);\n  endgenerate\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_vco_overlap <= 1'b0;\n      tdd_rf_overlap <= 1'b0;\n    end else begin\n      tdd_vco_overlap <= tdd_rx_vco_en & tdd_tx_vco_en;\n      tdd_rf_overlap <= tdd_rx_rf_en & tdd_tx_rf_en;\n    end\n  end\n\n  assign ad9361_tdd_status = {6'b0, tdd_rf_overlap, tdd_vco_overlap};\n\n  assign ad9361_txnrx = ad9361_txnrx_s;\n  assign ad9361_enable = ad9361_enable_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd_if.v@75:95", "\n  // just one VCO can be enabled at a time\n  assign ad9361_txnrx_s = tdd_tx_vco_en & ~tdd_rx_vco_en;\n\n  generate\n  if (LEVEL_OR_PULSE_N == PULSE_MODE) begin\n    reg  tdd_rx_rf_en_d = 1'b0;\n    reg  tdd_tx_rf_en_d = 1'b0;\n    always @(posedge clk) begin\n      tdd_rx_rf_en_d <= tdd_rx_rf_en;\n      tdd_tx_rf_en_d <= tdd_tx_rf_en;\n    end\n    assign ad9361_enable_s = (tdd_rx_rf_en_d ^ tdd_rx_rf_en) ||\n                             (tdd_tx_rf_en_d ^ tdd_tx_rf_en);\n  end else\n    assign ad9361_enable_s = (tdd_rx_rf_en | tdd_tx_rf_en);\n  endgenerate\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_vco_overlap <= 1'b0;\n"]], "Diff Content": {"Delete": [[94, "    if(rst == 1'b1) begin\n"]], "Add": [[94, "    if (rst == 1'b1) begin\n"]]}}