// Seed: 2880252828
module module_0 (
    input  tri1  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  wire  id_3,
    output tri   id_4,
    input  tri1  id_5,
    input  tri   id_6
);
  wire id_8, id_9;
  wire id_10;
  wire id_11;
  assign id_4 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wand id_3,
    output wor id_4,
    input tri0 id_5,
    input wand id_6
);
  assign id_2 = 1;
  wire id_8;
  module_0(
      id_1, id_5, id_5, id_0, id_4, id_6, id_5
  );
  wire id_9;
endmodule
