{
  "module_name": "hdp_4_0_sh_mask.h",
  "hash_id": "fd05309604e3230257d4988d1cac6ec744fd87184565a4864794abd773a66064",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_4_0_sh_mask.h",
  "human_readable_source": " \n#ifndef _hdp_4_0_SH_MASK_HEADER\n#define _hdp_4_0_SH_MASK_HEADER\n\n\n\n\n#define HDP_MMHUB_TLVL__HDP_WR_TLVL__SHIFT\t0x0\n#define HDP_MMHUB_TLVL__HDP_RD_TLVL__SHIFT\t0x4\n#define HDP_MMHUB_TLVL__XDP_WR_TLVL__SHIFT\t0x8\n#define HDP_MMHUB_TLVL__XDP_RD_TLVL__SHIFT\t0xc\n#define HDP_MMHUB_TLVL__XDP_MBX_WR_TLVL__SHIFT\t0x10\n#define HDP_MMHUB_TLVL__HDP_WR_TLVL_MASK\t0x00000007L\n#define HDP_MMHUB_TLVL__HDP_RD_TLVL_MASK\t0x00000070L\n#define HDP_MMHUB_TLVL__XDP_WR_TLVL_MASK\t0x00000700L\n#define HDP_MMHUB_TLVL__XDP_RD_TLVL_MASK\t0x00007000L\n#define HDP_MMHUB_TLVL__XDP_MBX_WR_TLVL_MASK\t0x00070000L\n\n#define HDP_MMHUB_UNITID__HDP_UNITID__SHIFT\t0x0\n#define HDP_MMHUB_UNITID__XDP_UNITID__SHIFT\t0x8\n#define HDP_MMHUB_UNITID__XDP_MBX_UNITID__SHIFT\t0x10\n#define HDP_MMHUB_UNITID__HDP_UNITID_MASK\t0x0000003FL\n#define HDP_MMHUB_UNITID__XDP_UNITID_MASK\t0x00003F00L\n#define HDP_MMHUB_UNITID__XDP_MBX_UNITID_MASK\t0x003F0000L\n\n#define HDP_NONSURFACE_BASE__NONSURF_BASE_39_8__SHIFT\t0x0\n#define HDP_NONSURFACE_BASE__NONSURF_BASE_39_8_MASK\t0xFFFFFFFFL\n\n#define HDP_NONSURFACE_INFO__NONSURF_SWAP__SHIFT\t0x4\n#define HDP_NONSURFACE_INFO__NONSURF_VMID__SHIFT\t0x8\n#define HDP_NONSURFACE_INFO__NONSURF_SWAP_MASK\t0x00000030L\n#define HDP_NONSURFACE_INFO__NONSURF_VMID_MASK\t0x00000F00L\n\n#define HDP_NONSURFACE_BASE_HI__NONSURF_BASE_47_40__SHIFT\t0x0\n#define HDP_NONSURFACE_BASE_HI__NONSURF_BASE_47_40_MASK\t0x000000FFL\n\n#define HDP_NONSURF_FLAGS__NONSURF_WRITE_FLAG__SHIFT\t0x0\n#define HDP_NONSURF_FLAGS__NONSURF_READ_FLAG__SHIFT\t0x1\n#define HDP_NONSURF_FLAGS__NONSURF_WRITE_FLAG_MASK\t0x00000001L\n#define HDP_NONSURF_FLAGS__NONSURF_READ_FLAG_MASK\t0x00000002L\n\n#define HDP_NONSURF_FLAGS_CLR__NONSURF_WRITE_FLAG_CLR__SHIFT\t0x0\n#define HDP_NONSURF_FLAGS_CLR__NONSURF_READ_FLAG_CLR__SHIFT\t0x1\n#define HDP_NONSURF_FLAGS_CLR__NONSURF_WRITE_FLAG_CLR_MASK\t0x00000001L\n#define HDP_NONSURF_FLAGS_CLR__NONSURF_READ_FLAG_CLR_MASK\t0x00000002L\n\n#define HDP_HOST_PATH_CNTL__WR_STALL_TIMER__SHIFT\t0x9\n#define HDP_HOST_PATH_CNTL__RD_STALL_TIMER__SHIFT\t0xb\n#define HDP_HOST_PATH_CNTL__WRITE_COMBINE_TIMER_PRELOAD_CFG__SHIFT\t0x12\n#define HDP_HOST_PATH_CNTL__WRITE_COMBINE_TIMER__SHIFT\t0x13\n#define HDP_HOST_PATH_CNTL__WRITE_COMBINE_EN__SHIFT\t0x15\n#define HDP_HOST_PATH_CNTL__WRITE_COMBINE_64B_EN__SHIFT\t0x16\n#define HDP_HOST_PATH_CNTL__ALL_SURFACES_DIS__SHIFT\t0x1d\n#define HDP_HOST_PATH_CNTL__WRITE_THROUGH_CACHE_DIS__SHIFT\t0x1e\n#define HDP_HOST_PATH_CNTL__LIN_RD_CACHE_DIS__SHIFT\t0x1f\n#define HDP_HOST_PATH_CNTL__WR_STALL_TIMER_MASK\t0x00000600L\n#define HDP_HOST_PATH_CNTL__RD_STALL_TIMER_MASK\t0x00001800L\n#define HDP_HOST_PATH_CNTL__WRITE_COMBINE_TIMER_PRELOAD_CFG_MASK\t0x00040000L\n#define HDP_HOST_PATH_CNTL__WRITE_COMBINE_TIMER_MASK\t0x00180000L\n#define HDP_HOST_PATH_CNTL__WRITE_COMBINE_EN_MASK\t0x00200000L\n#define HDP_HOST_PATH_CNTL__WRITE_COMBINE_64B_EN_MASK\t0x00400000L\n#define HDP_HOST_PATH_CNTL__ALL_SURFACES_DIS_MASK\t0x20000000L\n#define HDP_HOST_PATH_CNTL__WRITE_THROUGH_CACHE_DIS_MASK\t0x40000000L\n#define HDP_HOST_PATH_CNTL__LIN_RD_CACHE_DIS_MASK\t0x80000000L\n\n#define HDP_SW_SEMAPHORE__SW_SEMAPHORE__SHIFT\t0x0\n#define HDP_SW_SEMAPHORE__SW_SEMAPHORE_MASK\t0xFFFFFFFFL\n\n#define HDP_DEBUG0__HDP_DEBUG__SHIFT\t0x0\n#define HDP_DEBUG0__HDP_DEBUG_MASK\t0xFFFFFFFFL\n\n#define HDP_LAST_SURFACE_HIT__LAST_SURFACE_HIT__SHIFT\t0x0\n#define HDP_LAST_SURFACE_HIT__LAST_SURFACE_HIT_MASK\t0x00000003L\n\n#define HDP_READ_CACHE_INVALIDATE__READ_CACHE_INVALIDATE__SHIFT\t0x0\n#define HDP_READ_CACHE_INVALIDATE__READ_CACHE_INVALIDATE_MASK\t0x00000001L\n\n#define HDP_OUTSTANDING_REQ__WRITE_REQ__SHIFT\t0x0\n#define HDP_OUTSTANDING_REQ__READ_REQ__SHIFT\t0x8\n#define HDP_OUTSTANDING_REQ__WRITE_REQ_MASK\t0x000000FFL\n#define HDP_OUTSTANDING_REQ__READ_REQ_MASK\t0x0000FF00L\n\n#define HDP_MISC_CNTL__FLUSH_INVALIDATE_CACHE__SHIFT\t0x0\n#define HDP_MISC_CNTL__IDLE_HYSTERESIS_CNTL__SHIFT\t0x2\n#define HDP_MISC_CNTL__OUTSTANDING_WRITE_COUNT_1024__SHIFT\t0x5\n#define HDP_MISC_CNTL__MULTIPLE_READS__SHIFT\t0x6\n#define HDP_MISC_CNTL__SIMULTANEOUS_READS_WRITES__SHIFT\t0xb\n#define HDP_MISC_CNTL__READ_BUFFER_WATERMARK__SHIFT 0xe\n#define HDP_MISC_CNTL__FED_ENABLE__SHIFT\t0x15\n#define HDP_MISC_CNTL__SYSHUB_CHANNEL_PRIORITY__SHIFT\t0x17\n#define HDP_MISC_CNTL__MMHUB_WRBURST_ENABLE__SHIFT\t0x18\n#define HDP_MISC_CNTL__ALL_FUNCTION_CACHELINE_INVALID__SHIFT\t0x19\n#define HDP_MISC_CNTL__HDP_MMHUB_PENDING_WR_TAG_CHECK__SHIFT\t0x1a\n#define HDP_MISC_CNTL__XDP_MMHUB_PENDING_WR_TAG_CHECK__SHIFT\t0x1b\n#define HDP_MISC_CNTL__VARIABLE_CACHELINE_SIZE__SHIFT\t0x1c\n#define HDP_MISC_CNTL__ADAPTIVE_CACHELINE_SIZE__SHIFT\t0x1d\n#define HDP_MISC_CNTL__MMHUB_WRBURST_SIZE__SHIFT\t0x1e\n#define HDP_MISC_CNTL__FLUSH_INVALIDATE_CACHE_MASK\t0x00000001L\n#define HDP_MISC_CNTL__IDLE_HYSTERESIS_CNTL_MASK\t0x0000000CL\n#define HDP_MISC_CNTL__OUTSTANDING_WRITE_COUNT_1024_MASK\t0x00000020L\n#define HDP_MISC_CNTL__MULTIPLE_READS_MASK\t0x00000040L\n#define HDP_MISC_CNTL__SIMULTANEOUS_READS_WRITES_MASK\t0x00000800L\n#define HDP_MISC_CNTL__READ_BUFFER_WATERMARK_MASK       0x0000c000L\n#define HDP_MISC_CNTL__FED_ENABLE_MASK\t0x00200000L\n#define HDP_MISC_CNTL__SYSHUB_CHANNEL_PRIORITY_MASK\t0x00800000L\n#define HDP_MISC_CNTL__MMHUB_WRBURST_ENABLE_MASK\t0x01000000L\n#define HDP_MISC_CNTL__ALL_FUNCTION_CACHELINE_INVALID_MASK\t0x02000000L\n#define HDP_MISC_CNTL__HDP_MMHUB_PENDING_WR_TAG_CHECK_MASK\t0x04000000L\n#define HDP_MISC_CNTL__XDP_MMHUB_PENDING_WR_TAG_CHECK_MASK\t0x08000000L\n#define HDP_MISC_CNTL__VARIABLE_CACHELINE_SIZE_MASK\t0x10000000L\n#define HDP_MISC_CNTL__ADAPTIVE_CACHELINE_SIZE_MASK\t0x20000000L\n#define HDP_MISC_CNTL__MMHUB_WRBURST_SIZE_MASK\t0x40000000L\n\n#define HDP_MEM_POWER_LS__LS_ENABLE__SHIFT\t0x0\n#define HDP_MEM_POWER_LS__LS_HOLD__SHIFT\t0x7\n#define HDP_MEM_POWER_LS__LS_ENABLE_MASK\t0x00000001L\n#define HDP_MEM_POWER_LS__LS_HOLD_MASK\t0x00001F80L\n\n#define HDP_MMHUB_CNTL__HDP_MMHUB_RO__SHIFT\t0x0\n#define HDP_MMHUB_CNTL__HDP_MMHUB_GCC__SHIFT\t0x1\n#define HDP_MMHUB_CNTL__HDP_MMHUB_SNOOP__SHIFT\t0x2\n#define HDP_MMHUB_CNTL__HDP_MMHUB_RO_MASK\t0x00000001L\n#define HDP_MMHUB_CNTL__HDP_MMHUB_GCC_MASK\t0x00000002L\n#define HDP_MMHUB_CNTL__HDP_MMHUB_SNOOP_MASK\t0x00000004L\n\n#define HDP_EDC_CNT__MEM0_SED_COUNT__SHIFT\t0x0\n#define HDP_EDC_CNT__MEM1_SED_COUNT__SHIFT\t0x2\n#define HDP_EDC_CNT__MEM0_SED_COUNT_MASK\t0x00000003L\n#define HDP_EDC_CNT__MEM1_SED_COUNT_MASK\t0x0000000CL\n\n#define HDP_VERSION__MINVER__SHIFT\t0x0\n#define HDP_VERSION__MAJVER__SHIFT\t0x8\n#define HDP_VERSION__REV__SHIFT\t0x10\n#define HDP_VERSION__MINVER_MASK\t0x000000FFL\n#define HDP_VERSION__MAJVER_MASK\t0x0000FF00L\n#define HDP_VERSION__REV_MASK\t0x00FF0000L\n\n#define HDP_CLK_CNTL__REG_CLK_ENABLE_COUNT__SHIFT\t0x0\n#define HDP_CLK_CNTL__REG_WAKE_DYN_CLK__SHIFT\t0x4\n#define HDP_CLK_CNTL__DBUS_CLK_SOFT_OVERRIDE__SHIFT\t0x1c\n#define HDP_CLK_CNTL__DYN_CLK_SOFT_OVERRIDE__SHIFT\t0x1d\n#define HDP_CLK_CNTL__XDP_REG_CLK_SOFT_OVERRIDE__SHIFT\t0x1e\n#define HDP_CLK_CNTL__HDP_REG_CLK_SOFT_OVERRIDE__SHIFT\t0x1f\n#define HDP_CLK_CNTL__REG_CLK_ENABLE_COUNT_MASK\t0x0000000FL\n#define HDP_CLK_CNTL__REG_WAKE_DYN_CLK_MASK\t0x00000010L\n#define HDP_CLK_CNTL__DBUS_CLK_SOFT_OVERRIDE_MASK\t0x10000000L\n#define HDP_CLK_CNTL__DYN_CLK_SOFT_OVERRIDE_MASK\t0x20000000L\n#define HDP_CLK_CNTL__XDP_REG_CLK_SOFT_OVERRIDE_MASK\t0x40000000L\n#define HDP_CLK_CNTL__HDP_REG_CLK_SOFT_OVERRIDE_MASK\t0x80000000L\n\n#define HDP_MEMIO_CNTL__MEMIO_SEND__SHIFT\t0x0\n#define HDP_MEMIO_CNTL__MEMIO_OP__SHIFT\t0x1\n#define HDP_MEMIO_CNTL__MEMIO_BE__SHIFT\t0x2\n#define HDP_MEMIO_CNTL__MEMIO_WR_STROBE__SHIFT\t0x6\n#define HDP_MEMIO_CNTL__MEMIO_RD_STROBE__SHIFT\t0x7\n#define HDP_MEMIO_CNTL__MEMIO_ADDR_UPPER__SHIFT\t0x8\n#define HDP_MEMIO_CNTL__MEMIO_CLR_WR_ERROR__SHIFT\t0xe\n#define HDP_MEMIO_CNTL__MEMIO_CLR_RD_ERROR__SHIFT\t0xf\n#define HDP_MEMIO_CNTL__MEMIO_VF__SHIFT\t0x10\n#define HDP_MEMIO_CNTL__MEMIO_VFID__SHIFT\t0x11\n#define HDP_MEMIO_CNTL__MEMIO_SEND_MASK\t0x00000001L\n#define HDP_MEMIO_CNTL__MEMIO_OP_MASK\t0x00000002L\n#define HDP_MEMIO_CNTL__MEMIO_BE_MASK\t0x0000003CL\n#define HDP_MEMIO_CNTL__MEMIO_WR_STROBE_MASK\t0x00000040L\n#define HDP_MEMIO_CNTL__MEMIO_RD_STROBE_MASK\t0x00000080L\n#define HDP_MEMIO_CNTL__MEMIO_ADDR_UPPER_MASK\t0x00003F00L\n#define HDP_MEMIO_CNTL__MEMIO_CLR_WR_ERROR_MASK\t0x00004000L\n#define HDP_MEMIO_CNTL__MEMIO_CLR_RD_ERROR_MASK\t0x00008000L\n#define HDP_MEMIO_CNTL__MEMIO_VF_MASK\t0x00010000L\n#define HDP_MEMIO_CNTL__MEMIO_VFID_MASK\t0x003E0000L\n\n#define HDP_MEMIO_ADDR__MEMIO_ADDR_LOWER__SHIFT\t0x0\n#define HDP_MEMIO_ADDR__MEMIO_ADDR_LOWER_MASK\t0xFFFFFFFFL\n\n#define HDP_MEMIO_STATUS__MEMIO_WR_STATUS__SHIFT\t0x0\n#define HDP_MEMIO_STATUS__MEMIO_RD_STATUS__SHIFT\t0x1\n#define HDP_MEMIO_STATUS__MEMIO_WR_ERROR__SHIFT\t0x2\n#define HDP_MEMIO_STATUS__MEMIO_RD_ERROR__SHIFT\t0x3\n#define HDP_MEMIO_STATUS__MEMIO_WR_STATUS_MASK\t0x00000001L\n#define HDP_MEMIO_STATUS__MEMIO_RD_STATUS_MASK\t0x00000002L\n#define HDP_MEMIO_STATUS__MEMIO_WR_ERROR_MASK\t0x00000004L\n#define HDP_MEMIO_STATUS__MEMIO_RD_ERROR_MASK\t0x00000008L\n\n#define HDP_MEMIO_WR_DATA__MEMIO_WR_DATA__SHIFT\t0x0\n#define HDP_MEMIO_WR_DATA__MEMIO_WR_DATA_MASK\t0xFFFFFFFFL\n\n#define HDP_MEMIO_RD_DATA__MEMIO_RD_DATA__SHIFT\t0x0\n#define HDP_MEMIO_RD_DATA__MEMIO_RD_DATA_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_DIRECT2HDP_FIRST__RESERVED__SHIFT\t0x0\n#define HDP_XDP_DIRECT2HDP_FIRST__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_FLUSH_NUM__SHIFT\t0x0\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_MBX_ENC_DATA__SHIFT\t0x4\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_MBX_ADDR_SEL__SHIFT\t0x8\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_XPB_CLG__SHIFT\t0xb\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_SEND_HOST__SHIFT\t0x10\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_ALTER_FLUSH_NUM__SHIFT\t0x12\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_RSVD_0__SHIFT\t0x13\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_RSVD_1__SHIFT\t0x14\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_FLUSH_NUM_MASK\t0x0000000FL\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_MBX_ENC_DATA_MASK\t0x000000F0L\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_MBX_ADDR_SEL_MASK\t0x00000700L\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_XPB_CLG_MASK\t0x0000F800L\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_SEND_HOST_MASK\t0x00010000L\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_ALTER_FLUSH_NUM_MASK\t0x00040000L\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_RSVD_0_MASK\t0x00080000L\n#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_RSVD_1_MASK\t0x00100000L\n\n#define HDP_XDP_D2H_BAR_UPDATE__D2H_BAR_UPDATE_ADDR__SHIFT\t0x0\n#define HDP_XDP_D2H_BAR_UPDATE__D2H_BAR_UPDATE_FLUSH_NUM__SHIFT\t0x10\n#define HDP_XDP_D2H_BAR_UPDATE__D2H_BAR_UPDATE_BAR_NUM__SHIFT\t0x14\n#define HDP_XDP_D2H_BAR_UPDATE__D2H_BAR_UPDATE_ADDR_MASK\t0x0000FFFFL\n#define HDP_XDP_D2H_BAR_UPDATE__D2H_BAR_UPDATE_FLUSH_NUM_MASK\t0x000F0000L\n#define HDP_XDP_D2H_BAR_UPDATE__D2H_BAR_UPDATE_BAR_NUM_MASK\t0x00700000L\n\n#define HDP_XDP_D2H_RSVD_3__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_3__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_4__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_4__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_5__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_5__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_6__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_6__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_7__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_7__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_8__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_8__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_9__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_9__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_10__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_10__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_11__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_11__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_12__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_12__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_13__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_13__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_14__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_14__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_15__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_15__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_16__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_16__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_17__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_17__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_18__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_18__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_19__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_19__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_20__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_20__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_21__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_21__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_22__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_22__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_23__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_23__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_24__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_24__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_25__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_25__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_26__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_26__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_27__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_27__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_28__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_28__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_29__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_29__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_30__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_30__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_31__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_31__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_32__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_32__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_33__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_33__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_D2H_RSVD_34__RESERVED__SHIFT\t0x0\n#define HDP_XDP_D2H_RSVD_34__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_DIRECT2HDP_LAST__RESERVED__SHIFT\t0x0\n#define HDP_XDP_DIRECT2HDP_LAST__RESERVED_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_P2P_BAR_CFG__P2P_BAR_CFG_ADDR_SIZE__SHIFT\t0x0\n#define HDP_XDP_P2P_BAR_CFG__P2P_BAR_CFG_BAR_FROM__SHIFT\t0x4\n#define HDP_XDP_P2P_BAR_CFG__P2P_BAR_CFG_ADDR_SIZE_MASK\t0x0000000FL\n#define HDP_XDP_P2P_BAR_CFG__P2P_BAR_CFG_BAR_FROM_MASK\t0x00000030L\n\n#define HDP_XDP_P2P_MBX_OFFSET__P2P_MBX_OFFSET__SHIFT\t0x0\n#define HDP_XDP_P2P_MBX_OFFSET__P2P_MBX_OFFSET_MASK\t0x0001FFFFL\n\n#define HDP_XDP_P2P_MBX_ADDR0__VALID__SHIFT\t0x0\n#define HDP_XDP_P2P_MBX_ADDR0__ADDR_35_19__SHIFT\t0x3\n#define HDP_XDP_P2P_MBX_ADDR0__ADDR_39_36__SHIFT\t0x14\n#define HDP_XDP_P2P_MBX_ADDR0__ADDR_47_40__SHIFT\t0x18\n#define HDP_XDP_P2P_MBX_ADDR0__VALID_MASK\t0x00000001L\n#define HDP_XDP_P2P_MBX_ADDR0__ADDR_35_19_MASK\t0x000FFFF8L\n#define HDP_XDP_P2P_MBX_ADDR0__ADDR_39_36_MASK\t0x00F00000L\n#define HDP_XDP_P2P_MBX_ADDR0__ADDR_47_40_MASK\t0xFF000000L\n\n#define HDP_XDP_P2P_MBX_ADDR1__VALID__SHIFT\t0x0\n#define HDP_XDP_P2P_MBX_ADDR1__ADDR_35_19__SHIFT\t0x3\n#define HDP_XDP_P2P_MBX_ADDR1__ADDR_39_36__SHIFT\t0x14\n#define HDP_XDP_P2P_MBX_ADDR1__ADDR_47_40__SHIFT\t0x18\n#define HDP_XDP_P2P_MBX_ADDR1__VALID_MASK\t0x00000001L\n#define HDP_XDP_P2P_MBX_ADDR1__ADDR_35_19_MASK\t0x000FFFF8L\n#define HDP_XDP_P2P_MBX_ADDR1__ADDR_39_36_MASK\t0x00F00000L\n#define HDP_XDP_P2P_MBX_ADDR1__ADDR_47_40_MASK\t0xFF000000L\n\n#define HDP_XDP_P2P_MBX_ADDR2__VALID__SHIFT\t0x0\n#define HDP_XDP_P2P_MBX_ADDR2__ADDR_35_19__SHIFT\t0x3\n#define HDP_XDP_P2P_MBX_ADDR2__ADDR_39_36__SHIFT\t0x14\n#define HDP_XDP_P2P_MBX_ADDR2__ADDR_47_40__SHIFT\t0x18\n#define HDP_XDP_P2P_MBX_ADDR2__VALID_MASK\t0x00000001L\n#define HDP_XDP_P2P_MBX_ADDR2__ADDR_35_19_MASK\t0x000FFFF8L\n#define HDP_XDP_P2P_MBX_ADDR2__ADDR_39_36_MASK\t0x00F00000L\n#define HDP_XDP_P2P_MBX_ADDR2__ADDR_47_40_MASK\t0xFF000000L\n\n#define HDP_XDP_P2P_MBX_ADDR3__VALID__SHIFT\t0x0\n#define HDP_XDP_P2P_MBX_ADDR3__ADDR_35_19__SHIFT\t0x3\n#define HDP_XDP_P2P_MBX_ADDR3__ADDR_39_36__SHIFT\t0x14\n#define HDP_XDP_P2P_MBX_ADDR3__ADDR_47_40__SHIFT\t0x18\n#define HDP_XDP_P2P_MBX_ADDR3__VALID_MASK\t0x00000001L\n#define HDP_XDP_P2P_MBX_ADDR3__ADDR_35_19_MASK\t0x000FFFF8L\n#define HDP_XDP_P2P_MBX_ADDR3__ADDR_39_36_MASK\t0x00F00000L\n#define HDP_XDP_P2P_MBX_ADDR3__ADDR_47_40_MASK\t0xFF000000L\n\n#define HDP_XDP_P2P_MBX_ADDR4__VALID__SHIFT\t0x0\n#define HDP_XDP_P2P_MBX_ADDR4__ADDR_35_19__SHIFT\t0x3\n#define HDP_XDP_P2P_MBX_ADDR4__ADDR_39_36__SHIFT\t0x14\n#define HDP_XDP_P2P_MBX_ADDR4__ADDR_47_40__SHIFT\t0x18\n#define HDP_XDP_P2P_MBX_ADDR4__VALID_MASK\t0x00000001L\n#define HDP_XDP_P2P_MBX_ADDR4__ADDR_35_19_MASK\t0x000FFFF8L\n#define HDP_XDP_P2P_MBX_ADDR4__ADDR_39_36_MASK\t0x00F00000L\n#define HDP_XDP_P2P_MBX_ADDR4__ADDR_47_40_MASK\t0xFF000000L\n\n#define HDP_XDP_P2P_MBX_ADDR5__VALID__SHIFT\t0x0\n#define HDP_XDP_P2P_MBX_ADDR5__ADDR_35_19__SHIFT\t0x3\n#define HDP_XDP_P2P_MBX_ADDR5__ADDR_39_36__SHIFT\t0x14\n#define HDP_XDP_P2P_MBX_ADDR5__ADDR_47_40__SHIFT\t0x18\n#define HDP_XDP_P2P_MBX_ADDR5__VALID_MASK\t0x00000001L\n#define HDP_XDP_P2P_MBX_ADDR5__ADDR_35_19_MASK\t0x000FFFF8L\n#define HDP_XDP_P2P_MBX_ADDR5__ADDR_39_36_MASK\t0x00F00000L\n#define HDP_XDP_P2P_MBX_ADDR5__ADDR_47_40_MASK\t0xFF000000L\n\n#define HDP_XDP_P2P_MBX_ADDR6__VALID__SHIFT\t0x0\n#define HDP_XDP_P2P_MBX_ADDR6__ADDR_35_19__SHIFT\t0x3\n#define HDP_XDP_P2P_MBX_ADDR6__ADDR_39_36__SHIFT\t0x14\n#define HDP_XDP_P2P_MBX_ADDR6__ADDR_47_40__SHIFT\t0x18\n#define HDP_XDP_P2P_MBX_ADDR6__VALID_MASK\t0x00000001L\n#define HDP_XDP_P2P_MBX_ADDR6__ADDR_35_19_MASK\t0x000FFFF8L\n#define HDP_XDP_P2P_MBX_ADDR6__ADDR_39_36_MASK\t0x00F00000L\n#define HDP_XDP_P2P_MBX_ADDR6__ADDR_47_40_MASK\t0xFF000000L\n\n#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_QOS__SHIFT\t0x0\n#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_SWAP__SHIFT\t0x4\n#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_VMID__SHIFT\t0x8\n#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_RO__SHIFT\t0xc\n#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_GCC__SHIFT\t0xd\n#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_SNOOP__SHIFT\t0xe\n#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_QOS_MASK\t0x0000000FL\n#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_SWAP_MASK\t0x00000030L\n#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_VMID_MASK\t0x00000F00L\n#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_RO_MASK\t0x00001000L\n#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_GCC_MASK\t0x00002000L\n#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_SNOOP_MASK\t0x00004000L\n\n#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_REQ_SNOOP__SHIFT\t0x3\n#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_REQ_SWAP__SHIFT\t0x4\n#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_REQ_VMID__SHIFT\t0x8\n#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_REQ_RO__SHIFT\t0xc\n#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_REQ_GCC__SHIFT\t0xd\n#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_XDP_HIGHER_PRI_THRESH__SHIFT\t0xe\n#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_REQ_SNOOP_MASK\t0x00000008L\n#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_REQ_SWAP_MASK\t0x00000030L\n#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_REQ_VMID_MASK\t0x00000F00L\n#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_REQ_RO_MASK\t0x00001000L\n#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_REQ_GCC_MASK\t0x00002000L\n#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_XDP_HIGHER_PRI_THRESH_MASK\t0x000FC000L\n\n#define HDP_XDP_HST_CFG__HST_CFG_WR_COMBINE_EN__SHIFT\t0x0\n#define HDP_XDP_HST_CFG__HST_CFG_WR_COMBINE_TIMER__SHIFT\t0x1\n#define HDP_XDP_HST_CFG__HST_CFG_WR_BURST_EN__SHIFT\t0x3\n#define HDP_XDP_HST_CFG__HST_CFG_WR_COMBINE_64B_EN__SHIFT\t0x4\n#define HDP_XDP_HST_CFG__HST_CFG_WR_COMBINE_TIMER_PRELOAD_CFG__SHIFT\t0x5\n#define HDP_XDP_HST_CFG__HST_CFG_WR_COMBINE_EN_MASK\t0x00000001L\n#define HDP_XDP_HST_CFG__HST_CFG_WR_COMBINE_TIMER_MASK\t0x00000006L\n#define HDP_XDP_HST_CFG__HST_CFG_WR_BURST_EN_MASK\t0x00000008L\n#define HDP_XDP_HST_CFG__HST_CFG_WR_COMBINE_64B_EN_MASK\t0x00000010L\n#define HDP_XDP_HST_CFG__HST_CFG_WR_COMBINE_TIMER_PRELOAD_CFG_MASK\t0x00000020L\n\n#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_SYS_FIFO_DEPTH_OVERRIDE__SHIFT\t0x0\n#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_XDP_FIFO_DEPTH_OVERRIDE__SHIFT\t0x6\n#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_INVERSE_PEER_TAG_MATCHING__SHIFT\t0xc\n#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_P2P_RD_EN__SHIFT\t0xd\n#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_SYS_FIFO_DEPTH_OVERRIDE_MASK\t0x0000003FL\n#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_XDP_FIFO_DEPTH_OVERRIDE_MASK\t0x00000FC0L\n#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_INVERSE_PEER_TAG_MATCHING_MASK\t0x00001000L\n#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_P2P_RD_EN_MASK\t0x00002000L\n\n#define HDP_XDP_P2P_BAR0__ADDR__SHIFT\t0x0\n#define HDP_XDP_P2P_BAR0__FLUSH__SHIFT\t0x10\n#define HDP_XDP_P2P_BAR0__VALID__SHIFT\t0x14\n#define HDP_XDP_P2P_BAR0__ADDR_MASK\t0x0000FFFFL\n#define HDP_XDP_P2P_BAR0__FLUSH_MASK\t0x000F0000L\n#define HDP_XDP_P2P_BAR0__VALID_MASK\t0x00100000L\n\n#define HDP_XDP_P2P_BAR1__ADDR__SHIFT\t0x0\n#define HDP_XDP_P2P_BAR1__FLUSH__SHIFT\t0x10\n#define HDP_XDP_P2P_BAR1__VALID__SHIFT\t0x14\n#define HDP_XDP_P2P_BAR1__ADDR_MASK\t0x0000FFFFL\n#define HDP_XDP_P2P_BAR1__FLUSH_MASK\t0x000F0000L\n#define HDP_XDP_P2P_BAR1__VALID_MASK\t0x00100000L\n\n#define HDP_XDP_P2P_BAR2__ADDR__SHIFT\t0x0\n#define HDP_XDP_P2P_BAR2__FLUSH__SHIFT\t0x10\n#define HDP_XDP_P2P_BAR2__VALID__SHIFT\t0x14\n#define HDP_XDP_P2P_BAR2__ADDR_MASK\t0x0000FFFFL\n#define HDP_XDP_P2P_BAR2__FLUSH_MASK\t0x000F0000L\n#define HDP_XDP_P2P_BAR2__VALID_MASK\t0x00100000L\n\n#define HDP_XDP_P2P_BAR3__ADDR__SHIFT\t0x0\n#define HDP_XDP_P2P_BAR3__FLUSH__SHIFT\t0x10\n#define HDP_XDP_P2P_BAR3__VALID__SHIFT\t0x14\n#define HDP_XDP_P2P_BAR3__ADDR_MASK\t0x0000FFFFL\n#define HDP_XDP_P2P_BAR3__FLUSH_MASK\t0x000F0000L\n#define HDP_XDP_P2P_BAR3__VALID_MASK\t0x00100000L\n\n#define HDP_XDP_P2P_BAR4__ADDR__SHIFT\t0x0\n#define HDP_XDP_P2P_BAR4__FLUSH__SHIFT\t0x10\n#define HDP_XDP_P2P_BAR4__VALID__SHIFT\t0x14\n#define HDP_XDP_P2P_BAR4__ADDR_MASK\t0x0000FFFFL\n#define HDP_XDP_P2P_BAR4__FLUSH_MASK\t0x000F0000L\n#define HDP_XDP_P2P_BAR4__VALID_MASK\t0x00100000L\n\n#define HDP_XDP_P2P_BAR5__ADDR__SHIFT\t0x0\n#define HDP_XDP_P2P_BAR5__FLUSH__SHIFT\t0x10\n#define HDP_XDP_P2P_BAR5__VALID__SHIFT\t0x14\n#define HDP_XDP_P2P_BAR5__ADDR_MASK\t0x0000FFFFL\n#define HDP_XDP_P2P_BAR5__FLUSH_MASK\t0x000F0000L\n#define HDP_XDP_P2P_BAR5__VALID_MASK\t0x00100000L\n\n#define HDP_XDP_P2P_BAR6__ADDR__SHIFT\t0x0\n#define HDP_XDP_P2P_BAR6__FLUSH__SHIFT\t0x10\n#define HDP_XDP_P2P_BAR6__VALID__SHIFT\t0x14\n#define HDP_XDP_P2P_BAR6__ADDR_MASK\t0x0000FFFFL\n#define HDP_XDP_P2P_BAR6__FLUSH_MASK\t0x000F0000L\n#define HDP_XDP_P2P_BAR6__VALID_MASK\t0x00100000L\n\n#define HDP_XDP_P2P_BAR7__ADDR__SHIFT\t0x0\n#define HDP_XDP_P2P_BAR7__FLUSH__SHIFT\t0x10\n#define HDP_XDP_P2P_BAR7__VALID__SHIFT\t0x14\n#define HDP_XDP_P2P_BAR7__ADDR_MASK\t0x0000FFFFL\n#define HDP_XDP_P2P_BAR7__FLUSH_MASK\t0x000F0000L\n#define HDP_XDP_P2P_BAR7__VALID_MASK\t0x00100000L\n\n#define HDP_XDP_FLUSH_ARMED_STS__FLUSH_ARMED_STS__SHIFT\t0x0\n#define HDP_XDP_FLUSH_ARMED_STS__FLUSH_ARMED_STS_MASK\t0xFFFFFFFFL\n\n#define HDP_XDP_FLUSH_CNTR0_STS__FLUSH_CNTR0_STS__SHIFT\t0x0\n#define HDP_XDP_FLUSH_CNTR0_STS__FLUSH_CNTR0_STS_MASK\t0x03FFFFFFL\n\n#define HDP_XDP_BUSY_STS__BUSY_BITS__SHIFT\t0x0\n#define HDP_XDP_BUSY_STS__BUSY_BITS_MASK\t0x0003FFFFL\n\n#define HDP_XDP_STICKY__STICKY_STS__SHIFT\t0x0\n#define HDP_XDP_STICKY__STICKY_W1C__SHIFT\t0x10\n#define HDP_XDP_STICKY__STICKY_STS_MASK\t0x0000FFFFL\n#define HDP_XDP_STICKY__STICKY_W1C_MASK\t0xFFFF0000L\n\n#define HDP_XDP_CHKN__CHKN_0_RSVD__SHIFT\t0x0\n#define HDP_XDP_CHKN__CHKN_1_RSVD__SHIFT\t0x8\n#define HDP_XDP_CHKN__CHKN_2_RSVD__SHIFT\t0x10\n#define HDP_XDP_CHKN__CHKN_3_RSVD__SHIFT\t0x18\n#define HDP_XDP_CHKN__CHKN_0_RSVD_MASK\t0x000000FFL\n#define HDP_XDP_CHKN__CHKN_1_RSVD_MASK\t0x0000FF00L\n#define HDP_XDP_CHKN__CHKN_2_RSVD_MASK\t0x00FF0000L\n#define HDP_XDP_CHKN__CHKN_3_RSVD_MASK\t0xFF000000L\n\n#define HDP_XDP_BARS_ADDR_39_36__BAR0_ADDR_39_36__SHIFT\t0x0\n#define HDP_XDP_BARS_ADDR_39_36__BAR1_ADDR_39_36__SHIFT\t0x4\n#define HDP_XDP_BARS_ADDR_39_36__BAR2_ADDR_39_36__SHIFT\t0x8\n#define HDP_XDP_BARS_ADDR_39_36__BAR3_ADDR_39_36__SHIFT\t0xc\n#define HDP_XDP_BARS_ADDR_39_36__BAR4_ADDR_39_36__SHIFT\t0x10\n#define HDP_XDP_BARS_ADDR_39_36__BAR5_ADDR_39_36__SHIFT\t0x14\n#define HDP_XDP_BARS_ADDR_39_36__BAR6_ADDR_39_36__SHIFT\t0x18\n#define HDP_XDP_BARS_ADDR_39_36__BAR7_ADDR_39_36__SHIFT\t0x1c\n#define HDP_XDP_BARS_ADDR_39_36__BAR0_ADDR_39_36_MASK\t0x0000000FL\n#define HDP_XDP_BARS_ADDR_39_36__BAR1_ADDR_39_36_MASK\t0x000000F0L\n#define HDP_XDP_BARS_ADDR_39_36__BAR2_ADDR_39_36_MASK\t0x00000F00L\n#define HDP_XDP_BARS_ADDR_39_36__BAR3_ADDR_39_36_MASK\t0x0000F000L\n#define HDP_XDP_BARS_ADDR_39_36__BAR4_ADDR_39_36_MASK\t0x000F0000L\n#define HDP_XDP_BARS_ADDR_39_36__BAR5_ADDR_39_36_MASK\t0x00F00000L\n#define HDP_XDP_BARS_ADDR_39_36__BAR6_ADDR_39_36_MASK\t0x0F000000L\n#define HDP_XDP_BARS_ADDR_39_36__BAR7_ADDR_39_36_MASK\t0xF0000000L\n\n#define HDP_XDP_MC_VM_FB_LOCATION_BASE__FB_BASE__SHIFT\t0x0\n#define HDP_XDP_MC_VM_FB_LOCATION_BASE__FB_BASE_MASK\t0x03FFFFFFL\n\n#define HDP_XDP_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS__SHIFT\t0x0\n#define HDP_XDP_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS__SHIFT\t0x1\n#define HDP_XDP_GPU_IOV_VIOLATION_LOG__ADDRESS__SHIFT\t0x2\n#define HDP_XDP_GPU_IOV_VIOLATION_LOG__OPCODE__SHIFT\t0x12\n#define HDP_XDP_GPU_IOV_VIOLATION_LOG__VF__SHIFT\t0x13\n#define HDP_XDP_GPU_IOV_VIOLATION_LOG__VFID__SHIFT\t0x14\n#define HDP_XDP_GPU_IOV_VIOLATION_LOG__INITIATOR_ID__SHIFT\t0x18\n#define HDP_XDP_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS_MASK\t0x00000001L\n#define HDP_XDP_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS_MASK\t0x00000002L\n#define HDP_XDP_GPU_IOV_VIOLATION_LOG__ADDRESS_MASK\t0x0003FFFCL\n#define HDP_XDP_GPU_IOV_VIOLATION_LOG__OPCODE_MASK\t0x00040000L\n#define HDP_XDP_GPU_IOV_VIOLATION_LOG__VF_MASK\t0x00080000L\n#define HDP_XDP_GPU_IOV_VIOLATION_LOG__VFID_MASK\t0x00F00000L\n#define HDP_XDP_GPU_IOV_VIOLATION_LOG__INITIATOR_ID_MASK\t0xFF000000L\n\n#define HDP_XDP_MMHUB_ERROR__HDP_BRESP_01__SHIFT\t0x1\n#define HDP_XDP_MMHUB_ERROR__HDP_BRESP_10__SHIFT\t0x2\n#define HDP_XDP_MMHUB_ERROR__HDP_BRESP_11__SHIFT\t0x3\n#define HDP_XDP_MMHUB_ERROR__HDP_BUSER_NACK_01__SHIFT\t0x5\n#define HDP_XDP_MMHUB_ERROR__HDP_BUSER_NACK_10__SHIFT\t0x6\n#define HDP_XDP_MMHUB_ERROR__HDP_BUSER_NACK_11__SHIFT\t0x7\n#define HDP_XDP_MMHUB_ERROR__HDP_RRESP_01__SHIFT\t0x9\n#define HDP_XDP_MMHUB_ERROR__HDP_RRESP_10__SHIFT\t0xa\n#define HDP_XDP_MMHUB_ERROR__HDP_RRESP_11__SHIFT\t0xb\n#define HDP_XDP_MMHUB_ERROR__HDP_RUSER_NACK_01__SHIFT\t0xd\n#define HDP_XDP_MMHUB_ERROR__HDP_RUSER_NACK_10__SHIFT\t0xe\n#define HDP_XDP_MMHUB_ERROR__HDP_RUSER_NACK_11__SHIFT\t0xf\n#define HDP_XDP_MMHUB_ERROR__XDP_BRESP_01__SHIFT\t0x11\n#define HDP_XDP_MMHUB_ERROR__XDP_BRESP_10__SHIFT\t0x12\n#define HDP_XDP_MMHUB_ERROR__XDP_BRESP_11__SHIFT\t0x13\n#define HDP_XDP_MMHUB_ERROR__XDP_BUSER_NACK_01__SHIFT\t0x15\n#define HDP_XDP_MMHUB_ERROR__XDP_BUSER_NACK_10__SHIFT\t0x16\n#define HDP_XDP_MMHUB_ERROR__XDP_BUSER_NACK_11__SHIFT\t0x17\n#define HDP_XDP_MMHUB_ERROR__HDP_BRESP_01_MASK\t0x00000002L\n#define HDP_XDP_MMHUB_ERROR__HDP_BRESP_10_MASK\t0x00000004L\n#define HDP_XDP_MMHUB_ERROR__HDP_BRESP_11_MASK\t0x00000008L\n#define HDP_XDP_MMHUB_ERROR__HDP_BUSER_NACK_01_MASK\t0x00000020L\n#define HDP_XDP_MMHUB_ERROR__HDP_BUSER_NACK_10_MASK\t0x00000040L\n#define HDP_XDP_MMHUB_ERROR__HDP_BUSER_NACK_11_MASK\t0x00000080L\n#define HDP_XDP_MMHUB_ERROR__HDP_RRESP_01_MASK\t0x00000200L\n#define HDP_XDP_MMHUB_ERROR__HDP_RRESP_10_MASK\t0x00000400L\n#define HDP_XDP_MMHUB_ERROR__HDP_RRESP_11_MASK\t0x00000800L\n#define HDP_XDP_MMHUB_ERROR__HDP_RUSER_NACK_01_MASK\t0x00002000L\n#define HDP_XDP_MMHUB_ERROR__HDP_RUSER_NACK_10_MASK\t0x00004000L\n#define HDP_XDP_MMHUB_ERROR__HDP_RUSER_NACK_11_MASK\t0x00008000L\n#define HDP_XDP_MMHUB_ERROR__XDP_BRESP_01_MASK\t0x00020000L\n#define HDP_XDP_MMHUB_ERROR__XDP_BRESP_10_MASK\t0x00040000L\n#define HDP_XDP_MMHUB_ERROR__XDP_BRESP_11_MASK\t0x00080000L\n#define HDP_XDP_MMHUB_ERROR__XDP_BUSER_NACK_01_MASK\t0x00200000L\n#define HDP_XDP_MMHUB_ERROR__XDP_BUSER_NACK_10_MASK\t0x00400000L\n#define HDP_XDP_MMHUB_ERROR__XDP_BUSER_NACK_11_MASK\t0x00800000L\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}