---
icon: material/book-open-page-variant
---

# Resource guide

This page collects **recommended books, standards, courses, and tools** for
digital design, verification, and formal methods.

Whether you are getting started or refining an existing workflow, these
resources are meant to serve as a **curated entry point** into widely used
methodologies, references, and open‑source ecosystems in the hardware design
and verification community.

## Books

### Design

- [_D. M. Harris_, **Digital design and computer architecture**, 2nd ed. Morgan Kaufmann, 2013.](https://pages.hmc.edu/harris/ddca/ddca2e.html)
- [_S. L. Harris, D. M. Harris_, **Digital design and computer architecture, ARM® edition**. Morgan Kaufmann, 2016.](https://pages.hmc.edu/harris/ddca/ddcaarm.html)
- [_S. L. Harris, D. M. Harris_, **Digital design and computer architecture, RISC-V edition**. Morgan Kaufmann, 2022.](https://pages.hmc.edu/harris/ddca/ddcarv.html)
- [_P. P. Chu_, **FPGA prototyping by systemverilog examples: Xilinx MicroBlaze MCS SoC edition**. Wiley, 2018.](https://www.wiley.com/en-us/FPGA+Prototyping+by+SystemVerilog+Examples%3A+Xilinx+MicroBlaze+MCS+SoC+Edition-p-9781119282709)
- [_S. Sutherland, S. Davidmann, P. Flake_, **SystemVerilog for design**, 2nd ed. Springer, 2006.](https://link.springer.com/book/10.1007/0-387-36495-1)
- [_A. P. Malvino, J. A. Brown_, **Digital computer electronics**, 3rd ed. Glencoe, 1993.](https://archive.org/details/367026792DigitalComputerElectronicsAlbertPaulMalvinoAndJeraldABrownPdf1)

### Verification

- [_C. Spear, G. J. Tumbush_, **SystemVerilog for verification**, 3rd ed. Springer, 2012.](https://link.springer.com/book/10.1007/978-1-4614-0715-7)
- [_J. Bergeron_, **Writing testbenches using System Verilog**. Springer, 2006.](https://link.springer.com/book/10.1007/0-387-31275-7)

### Formal Verification

- [_E. Seligman, E. T. Schubert, M. V. A. K. Kumar_, **Formal verification: an essential toolkit for modern VLSI design**, 2nd ed. Elsevier, 2023.](https://shop.elsevier.com/books/formal-verification/seligman/978-0-323-95612-3)

### SystemVerilog Assertions (SVA)

- [_A. B. Mehta_, **System Verilog Assertions and Functional Coverage**, 3rd ed. Springer, 2020.](https://link.springer.com/book/10.1007/978-3-030-24737-9)
- [_E. Cerny, S. Dudani, J. Havlicek, D. Korchemny_, **SVA: The Power of Assertions in SystemVerilog**, 2nd ed. 2015. Springer, 2015.](https://link.springer.com/book/10.1007/978-3-319-07139-8)

## Language Reference Manuals (LRM)

- [IEEE 1364-2005](https://ieeexplore.ieee.org/document/1620780) - Verilog Hardware Description Language
- [IEEE 1800-2017](https://ieeexplore.ieee.org/document/8299595) - SystemVerilog Unified Hardware Design, Specification, and Verification Language
- [IEEE 1800-2023](https://ieeexplore.ieee.org/document/10458102) - SystemVerilog Unified Hardware Design, Specification, and Verification Language

## Courses

### University

- [Advanced Electronics Laboratory (University of Torino)](https://github.com/lpacher/lae)

### Cadence

- [Verilog Language and Application Training](https://www.cadence.com/en_US/home/training/all-courses/82110.html)
- [SystemVerilog for Design and Verification Training](https://www.cadence.com/en_US/home/training/all-courses/82143.html)

### Synopsys

- [Language: System Verilog for RTL Design](https://training.synopsys.com/learn/course/internal/view/elearning/135/language-systemverilog-for-rtl-design)
- [Language: SystemVerilog Testbench](https://training.synopsys.com/learn/course/internal/view/elearning/457/systemverilog-testbench)

## Websites & Communities

- [VLSI Verify](https://vlsiverify.com/)
- [Paradigm Works](https://www.paradigm-works.com/technical-library)
- [Verilab](https://www.verilab.com/insights)
- [ZipCPU](https://zipcpu.com/)
- [CHIPS Alliance](https://www.chipsalliance.org/)
- [The FOSSi Foundation](https://fossi-foundation.org/)
- [Symbiotic EDA](https://www.symbioticeda.com/)
- [DVCon](https://dvcon-proceedings.org/)

## Practice Platforms

- [HDLBits](https://hdlbits.01xz.net/wiki/Main_Page)
- [RTLHub](https://rtlhub.com/)
- [ChipDev](https://chipdev.io/)

## Tools

The following tools are widely used in open‑source and industrial workflows
for simulation, linting, synthesis, and formal verification. Whenever
possible, both the **official website** and the **source repository** are provided.

- **Verilator** - Fast, cycle‑accurate SystemVerilog simulator, widely used for RTL simulation and CI workflows.
    - [Official website](https://www.veripool.org/verilator/)
    - [GitHub repository](https://github.com/verilator/verilator)
- **Verible** - SystemVerilog developer tools, including formatting, linting, and parsing utilities.
    - [Official website](https://chipsalliance.github.io/verible/)
    - [GitHub repository](https://github.com/chipsalliance/verible)
- **YosysHQ** - Open‑source synthesis framework and hardware tooling ecosystem.
    - [Official website](https://www.yosyshq.com/)
    - [OSS CAD Suite](https://github.com/YosysHQ/oss-cad-suite-build)
- **SymbiYosys** - Formal verification frontend for Yosys
    - [GitHub repository](https://github.com/YosysHQ/sby)
    - [Documentation](https://yosyshq.readthedocs.io/projects/sby/en/latest/)
    
## Documentation & Diagrams

- [Wavedrom](https://wavedrom.com/) - Timing and waveform diagrams
- [Inkscape](https://inkscape.org/) - Vector grephics and diagrams
