Analysis & Elaboration report for cache_controller
Thu Aug 08 12:03:52 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |cache_controller
  5. Parameter Settings for User Entity Instance: L1_cache:L1_instance
  6. Parameter Settings for User Entity Instance: L2_cache:L2_instance
  7. Parameter Settings for User Entity Instance: main_mem:main_mem_instance
  8. Analysis & Elaboration Settings
  9. Port Connectivity Checks: "main_mem:main_mem_instance"
 10. Port Connectivity Checks: "L2_cache:L2_instance"
 11. Port Connectivity Checks: "L1_cache:L1_instance"
 12. Analysis & Elaboration Messages
 13. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Aug 08 12:03:52 2024       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; cache_controller                            ;
; Top-level Entity Name         ; cache_controller                            ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |cache_controller ;
+---------------------+-------+----------------------------------------------------+
; Parameter Name      ; Value ; Type                                               ;
+---------------------+-------+----------------------------------------------------+
; no_of_bits_per_line ; 32    ; Signed Integer                                     ;
; byte_size           ; 8     ; Signed Integer                                     ;
; address_size        ; 32    ; Signed Integer                                     ;
; blk_offset          ; 2     ; Signed Integer                                     ;
; L2_latency          ; 2     ; Signed Integer                                     ;
; Main_mem_latency    ; 10    ; Signed Integer                                     ;
; L1_tag_size         ; 26    ; Signed Integer                                     ;
; L1_index_size       ; 4     ; Signed Integer                                     ;
; L2_tag_size         ; 25    ; Signed Integer                                     ;
; L2_index_size       ; 5     ; Signed Integer                                     ;
; L1_cache_no_of_ways ; 2     ; Signed Integer                                     ;
; L2_cache_no_of_ways ; 4     ; Signed Integer                                     ;
; read                ; 0     ; Signed Integer                                     ;
; write               ; 1     ; Signed Integer                                     ;
+---------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: L1_cache:L1_instance ;
+---------------------+-------+-------------------------------------+
; Parameter Name      ; Value ; Type                                ;
+---------------------+-------+-------------------------------------+
; no_of_lines         ; 32    ; Signed Integer                      ;
; no_of_bits_per_line ; 32    ; Signed Integer                      ;
; byte_size           ; 8     ; Signed Integer                      ;
; address_size        ; 32    ; Signed Integer                      ;
; tag_size            ; 26    ; Signed Integer                      ;
; no_of_ways          ; 2     ; Signed Integer                      ;
; index_size          ; 4     ; Signed Integer                      ;
; no_of_LRU_bits      ; 1     ; Signed Integer                      ;
; no_of_sets          ; 16    ; Signed Integer                      ;
+---------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: L2_cache:L2_instance ;
+---------------------+-------+-------------------------------------+
; Parameter Name      ; Value ; Type                                ;
+---------------------+-------+-------------------------------------+
; no_of_lines         ; 128   ; Signed Integer                      ;
; no_of_bits_per_line ; 32    ; Signed Integer                      ;
; byte_size           ; 8     ; Signed Integer                      ;
; address_size        ; 32    ; Signed Integer                      ;
; tag_size            ; 25    ; Signed Integer                      ;
; no_of_ways          ; 4     ; Signed Integer                      ;
; index_size          ; 5     ; Signed Integer                      ;
; no_of_LRU_bits      ; 2     ; Signed Integer                      ;
; no_of_sets          ; 32    ; Signed Integer                      ;
+---------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_mem:main_mem_instance ;
+---------------------+-------+-------------------------------------------+
; Parameter Name      ; Value ; Type                                      ;
+---------------------+-------+-------------------------------------------+
; address_size        ; 32    ; Signed Integer                            ;
; no_of_lines         ; 1024  ; Signed Integer                            ;
; no_of_bits_per_line ; 32    ; Signed Integer                            ;
; byte_size           ; 8     ; Signed Integer                            ;
+---------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; cache_controller   ; cache_controller   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_mem:main_mem_instance"                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; out_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "L2_cache:L2_instance"                                                                                                                                                                         ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; new_LRU         ; Input  ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; L2_L1_way       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (2 bits) it drives.  The 30 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_data        ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (128 bits) it drives.  The 96 most-significant bit(s) in the port expression will be connected to GND.          ;
; tag             ; Output ; Warning  ; Output or bidir port (25 bits) is smaller than the port expression (100 bits) it drives.  The 75 most-significant bit(s) in the port expression will be connected to GND.          ;
; out_dirty[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "L1_cache:L1_instance"                                                                                                                                                                        ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inp_data        ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; new_LRU         ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "new_LRU[1..1]" will be connected to GND.                                   ;
; inp_way         ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; out_data[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Aug 08 12:03:39 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cache_controller -c cache_controller --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file l1_cache.v
    Info (12023): Found entity 1: L1_cache File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file l2_cache.v
    Info (12023): Found entity 1: L2_cache File: D:/Software projects/Quartus/cache_controller_v2/L2_cache.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cache_controller.v
    Info (12023): Found entity 1: cache_controller File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: D:/Software projects/Quartus/cache_controller_v2/testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_mem.v
    Info (12023): Found entity 1: main_mem File: D:/Software projects/Quartus/cache_controller_v2/main_mem.v Line: 1
Info (12127): Elaborating entity "cache_controller" for the top level hierarchy
Warning (10858): Verilog HDL warning at cache_controller.v(22): object j used but never assigned File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at cache_controller.v(25): object "stored_data_in" assigned a value but never read File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at cache_controller.v(26): object "stored_mode" assigned a value but never read File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 26
Warning (10036): Verilog HDL or VHDL warning at cache_controller.v(54): object "L2_line_locator" assigned a value but never read File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 54
Warning (10036): Verilog HDL or VHDL warning at cache_controller.v(54): object "L2_line_locator2" assigned a value but never read File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 54
Warning (10036): Verilog HDL or VHDL warning at cache_controller.v(60): object "L2_outp_way" assigned a value but never read File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 60
Warning (10230): Verilog HDL assignment warning at cache_controller.v(72): truncated value with size 32 to match size of target (30) File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 72
Warning (10230): Verilog HDL assignment warning at cache_controller.v(73): truncated value with size 30 to match size of target (4) File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 73
Warning (10230): Verilog HDL assignment warning at cache_controller.v(74): truncated value with size 30 to match size of target (26) File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 74
Warning (10230): Verilog HDL assignment warning at cache_controller.v(75): truncated value with size 30 to match size of target (5) File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 75
Warning (10230): Verilog HDL assignment warning at cache_controller.v(76): truncated value with size 30 to match size of target (25) File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 76
Warning (10230): Verilog HDL assignment warning at cache_controller.v(77): truncated value with size 32 to match size of target (2) File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at cache_controller.v(78): truncated value with size 32 to match size of target (2) File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at cache_controller.v(108): truncated value with size 16 to match size of target (8) File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 108
Warning (10230): Verilog HDL assignment warning at cache_controller.v(189): truncated value with size 128 to match size of target (32) File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 189
Warning (10230): Verilog HDL assignment warning at cache_controller.v(194): truncated value with size 26 to match size of target (25) File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 194
Warning (10230): Verilog HDL assignment warning at cache_controller.v(216): truncated value with size 128 to match size of target (32) File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 216
Warning (10230): Verilog HDL assignment warning at cache_controller.v(221): truncated value with size 26 to match size of target (25) File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 221
Info (12128): Elaborating entity "L1_cache" for hierarchy "L1_cache:L1_instance" File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 47
Warning (10855): Verilog HDL warning at L1_cache.v(70): initial value for variable L1tag should be constant File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 70
Warning (10855): Verilog HDL warning at L1_cache.v(70): initial value for variable L1_mem should be constant File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 70
Info (10041): Inferred latch for "dirty[1][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[1][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[1][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[1][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[1][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[1][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[1][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[1][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[1][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[1][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[1][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[1][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[1][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[1][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[1][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[1][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "dirty[0][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[1][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "valid[0][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][15][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][14][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][13][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][12][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][11][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][10][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][9][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][8][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][7][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][6][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][5][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][4][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][3][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][2][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][1][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[1][0][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][15][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][14][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][13][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][12][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][11][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][10][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][9][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][8][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][7][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][6][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][5][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][4][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][3][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][2][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][1][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1tag[0][0][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][15][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][14][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][13][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][12][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][11][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][10][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][9][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][8][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][7][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][6][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][5][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][4][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][3][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][2][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][1][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[1][0][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][15][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][14][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][13][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][12][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][11][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][10][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][9][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][8][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][7][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][6][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][5][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][4][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][3][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][2][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][1][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][0]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][1]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][2]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][3]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][4]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][5]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][6]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][7]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][8]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][9]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][10]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][11]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][12]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][13]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][14]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][15]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][16]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][17]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][18]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][19]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][20]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][21]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][22]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][23]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][24]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][25]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][26]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][27]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][28]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][29]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][30]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "L1_mem[0][0][31]" at L1_cache.v(55) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 55
Info (10041): Inferred latch for "LRU[1][15]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[1][14]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[1][13]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[1][12]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[1][11]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[1][10]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[1][9]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[1][8]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[1][7]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[1][6]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[1][5]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[1][4]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[1][3]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[1][2]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[1][1]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[1][0]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][15]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][14]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][13]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][12]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][11]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][10]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][9]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][8]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][7]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][6]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][5]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][4]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][3]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][2]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][1]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10041): Inferred latch for "LRU[0][0]" at L1_cache.v(50) File: D:/Software projects/Quartus/cache_controller_v2/L1_cache.v Line: 50
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "L1_mem" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "L1tag" into its bus
Info (12128): Elaborating entity "L2_cache" for hierarchy "L2_cache:L2_instance" File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 65
Warning (10036): Verilog HDL or VHDL warning at L2_cache.v(33): object "LRU" assigned a value but never read File: D:/Software projects/Quartus/cache_controller_v2/L2_cache.v Line: 33
Warning (10230): Verilog HDL assignment warning at L2_cache.v(35): truncated value with size 100 to match size of target (25) File: D:/Software projects/Quartus/cache_controller_v2/L2_cache.v Line: 35
Warning (10855): Verilog HDL warning at L2_cache.v(65): initial value for variable L2tag should be constant File: D:/Software projects/Quartus/cache_controller_v2/L2_cache.v Line: 65
Warning (10855): Verilog HDL warning at L2_cache.v(65): initial value for variable L2_mem should be constant File: D:/Software projects/Quartus/cache_controller_v2/L2_cache.v Line: 65
Warning (10030): Net "L2_mem" at L2_cache.v(29) has no driver or initial value, using a default initial value '0' File: D:/Software projects/Quartus/cache_controller_v2/L2_cache.v Line: 29
Warning (10034): Output port "out_LRU" at L2_cache.v(14) has no driver File: D:/Software projects/Quartus/cache_controller_v2/L2_cache.v Line: 14
Warning (10034): Output port "out_dirty" at L2_cache.v(16) has no driver File: D:/Software projects/Quartus/cache_controller_v2/L2_cache.v Line: 16
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "L2_mem" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "L2tag" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "LRU" into its bus
Info (12128): Elaborating entity "main_mem" for hierarchy "main_mem:main_mem_instance" File: D:/Software projects/Quartus/cache_controller_v2/cache_controller.v Line: 69
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file D:/Software projects/Quartus/cache_controller_v2/output_files/cache_controller.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4785 megabytes
    Info: Processing ended: Thu Aug 08 12:03:52 2024
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:11


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/Software projects/Quartus/cache_controller_v2/output_files/cache_controller.map.smsg.


