--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Top_level.twx Top_level.ncd -o Top_level.twr Top_level.pcf

Design file:              Top_level.ncd
Physical constraint file: Top_level.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2708739 paths analyzed, 7149 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.328ns.
--------------------------------------------------------------------------------

Paths for end point Motor1_Decoder/temp_tick2_13 (SLICE_X19Y33.A1), 313 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor1_Decoder/tick_4 (FF)
  Destination:          Motor1_Decoder/temp_tick2_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.218ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.691 - 0.713)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor1_Decoder/tick_4 to Motor1_Decoder/temp_tick2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.430   Motor1_Decoder/tick<6>
                                                       Motor1_Decoder/tick_4
    SLICE_X16Y30.A2      net (fanout=11)       1.013   Motor1_Decoder/tick<4>
    SLICE_X16Y30.COUT    Topcya                0.474   Motor1_Decoder/Madd_n0257_Madd_cy<7>
                                                       Motor1_Decoder/tick<4>_rt
                                                       Motor1_Decoder/Madd_n0257_Madd_cy<7>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0257_Madd_cy<7>
    SLICE_X16Y31.AMUX    Tcina                 0.220   Motor1_Decoder/Madd_n0257_Madd_cy<11>
                                                       Motor1_Decoder/Madd_n0257_Madd_cy<11>
    SLICE_X14Y35.A4      net (fanout=2)        0.812   Motor1_Decoder/n0257<8>
    SLICE_X14Y35.AMUX    Tilo                  0.298   Motor1_Decoder/n0156<11>
                                                       Motor1_Decoder/Madd_n0156_Madd8
    SLICE_X14Y35.BX      net (fanout=2)        1.648   Motor1_Decoder/Madd_n0156_Madd8
    SLICE_X14Y35.COUT    Tbxcy                 0.197   Motor1_Decoder/n0156<11>
                                                       Motor1_Decoder/Madd_n0156_Madd_cy<0>_10
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0156_Madd_cy<0>11
    SLICE_X14Y36.BQ      Tito_logic            0.751   Motor1_Decoder/n0156<13>
                                                       Motor1_Decoder/Madd_n0156_Madd_xor<0>_14
                                                       Motor1_Decoder/n0156<13>_rt
    SLICE_X19Y33.A1      net (fanout=1)        0.996   Motor1_Decoder/n0156<13>
    SLICE_X19Y33.CLK     Tas                   0.373   Motor1_Decoder/temp_tick2<15>
                                                       Motor1_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT51
                                                       Motor1_Decoder/temp_tick2_13
    -------------------------------------------------  ---------------------------
    Total                                      7.218ns (2.743ns logic, 4.475ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor1_Decoder/tick_1 (FF)
  Destination:          Motor1_Decoder/temp_tick2_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.175ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.691 - 0.714)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor1_Decoder/tick_1 to Motor1_Decoder/temp_tick2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   Motor1_Decoder/tick<0>
                                                       Motor1_Decoder/tick_1
    SLICE_X16Y29.B2      net (fanout=11)       0.770   Motor1_Decoder/tick<1>
    SLICE_X16Y29.COUT    Topcyb                0.483   Motor1_Decoder/Madd_n0257_Madd_cy<3>
                                                       Motor1_Decoder/tick<1>_rt
                                                       Motor1_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X16Y30.COUT    Tbyp                  0.093   Motor1_Decoder/Madd_n0257_Madd_cy<7>
                                                       Motor1_Decoder/Madd_n0257_Madd_cy<7>
    SLICE_X16Y31.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0257_Madd_cy<7>
    SLICE_X16Y31.AMUX    Tcina                 0.220   Motor1_Decoder/Madd_n0257_Madd_cy<11>
                                                       Motor1_Decoder/Madd_n0257_Madd_cy<11>
    SLICE_X14Y35.A4      net (fanout=2)        0.812   Motor1_Decoder/n0257<8>
    SLICE_X14Y35.AMUX    Tilo                  0.298   Motor1_Decoder/n0156<11>
                                                       Motor1_Decoder/Madd_n0156_Madd8
    SLICE_X14Y35.BX      net (fanout=2)        1.648   Motor1_Decoder/Madd_n0156_Madd8
    SLICE_X14Y35.COUT    Tbxcy                 0.197   Motor1_Decoder/n0156<11>
                                                       Motor1_Decoder/Madd_n0156_Madd_cy<0>_10
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0156_Madd_cy<0>11
    SLICE_X14Y36.BQ      Tito_logic            0.751   Motor1_Decoder/n0156<13>
                                                       Motor1_Decoder/Madd_n0156_Madd_xor<0>_14
                                                       Motor1_Decoder/n0156<13>_rt
    SLICE_X19Y33.A1      net (fanout=1)        0.996   Motor1_Decoder/n0156<13>
    SLICE_X19Y33.CLK     Tas                   0.373   Motor1_Decoder/temp_tick2<15>
                                                       Motor1_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT51
                                                       Motor1_Decoder/temp_tick2_13
    -------------------------------------------------  ---------------------------
    Total                                      7.175ns (2.940ns logic, 4.235ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor1_Decoder/tick_1 (FF)
  Destination:          Motor1_Decoder/temp_tick2_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.161ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.691 - 0.714)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor1_Decoder/tick_1 to Motor1_Decoder/temp_tick2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   Motor1_Decoder/tick<0>
                                                       Motor1_Decoder/tick_1
    SLICE_X16Y29.B2      net (fanout=11)       0.770   Motor1_Decoder/tick<1>
    SLICE_X16Y29.COUT    Topcyb                0.483   Motor1_Decoder/Madd_n0257_Madd_cy<3>
                                                       Motor1_Decoder/tick<1>_rt
                                                       Motor1_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X16Y30.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X16Y30.AMUX    Tcina                 0.220   Motor1_Decoder/Madd_n0257_Madd_cy<7>
                                                       Motor1_Decoder/Madd_n0257_Madd_cy<7>
    SLICE_X14Y34.A2      net (fanout=2)        1.289   Motor1_Decoder/n0257<4>
    SLICE_X14Y34.AMUX    Tilo                  0.298   Motor1_Decoder/n0156<7>
                                                       Motor1_Decoder/Madd_n0156_Madd4
    SLICE_X14Y34.BX      net (fanout=2)        1.159   Motor1_Decoder/Madd_n0156_Madd4
    SLICE_X14Y34.COUT    Tbxcy                 0.197   Motor1_Decoder/n0156<7>
                                                       Motor1_Decoder/Madd_n0156_Madd_cy<0>_6
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0156_Madd_cy<0>7
    SLICE_X14Y35.COUT    Tbyp                  0.091   Motor1_Decoder/n0156<11>
                                                       Motor1_Decoder/Madd_n0156_Madd_cy<0>_10
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0156_Madd_cy<0>11
    SLICE_X14Y36.BQ      Tito_logic            0.751   Motor1_Decoder/n0156<13>
                                                       Motor1_Decoder/Madd_n0156_Madd_xor<0>_14
                                                       Motor1_Decoder/n0156<13>_rt
    SLICE_X19Y33.A1      net (fanout=1)        0.996   Motor1_Decoder/n0156<13>
    SLICE_X19Y33.CLK     Tas                   0.373   Motor1_Decoder/temp_tick2<15>
                                                       Motor1_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT51
                                                       Motor1_Decoder/temp_tick2_13
    -------------------------------------------------  ---------------------------
    Total                                      7.161ns (2.938ns logic, 4.223ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point Motor1_Decoder/temp_tick2_13 (SLICE_X19Y33.A5), 313 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor1_Decoder/tick_0 (FF)
  Destination:          Motor1_Decoder/temp_tick2_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.191ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.691 - 0.714)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor1_Decoder/tick_0 to Motor1_Decoder/temp_tick2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.CQ      Tcko                  0.525   Motor1_Decoder/tick<0>
                                                       Motor1_Decoder/tick_0
    SLICE_X12Y26.A3      net (fanout=11)       0.886   Motor1_Decoder/tick<0>
    SLICE_X12Y26.COUT    Topcya                0.474   Motor1_Decoder/Msub_n0261_Madd_cy<3>
                                                       Motor1_Decoder/tick<0>_rt
                                                       Motor1_Decoder/Msub_n0261_Madd_cy<3>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Motor1_Decoder/Msub_n0261_Madd_cy<3>
    SLICE_X12Y27.CMUX    Tcinc                 0.279   Motor1_Decoder/Msub_n0261_Madd_cy<7>
                                                       Motor1_Decoder/Msub_n0261_Madd_cy<7>
    SLICE_X12Y32.C3      net (fanout=2)        0.885   Motor1_Decoder/n0261<6>
    SLICE_X12Y32.CMUX    Tilo                  0.326   Motor1_Decoder/n0159<7>
                                                       Motor1_Decoder/Madd_n0159_Madd6
    SLICE_X12Y32.DX      net (fanout=2)        1.686   Motor1_Decoder/Madd_n0159_Madd6
    SLICE_X12Y32.COUT    Tdxcy                 0.109   Motor1_Decoder/n0159<7>
                                                       Motor1_Decoder/Madd_n0159_Madd_cy<0>_6
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0159_Madd_cy<0>7
    SLICE_X12Y33.COUT    Tbyp                  0.093   Motor1_Decoder/n0159<11>
                                                       Motor1_Decoder/Madd_n0159_Madd_cy<0>_10
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0159_Madd_cy<0>11
    SLICE_X12Y34.BQ      Tito_logic            0.788   Motor1_Decoder/n0159<13>
                                                       Motor1_Decoder/Madd_n0159_Madd_xor<0>_14
                                                       Motor1_Decoder/n0159<13>_rt
    SLICE_X19Y33.A5      net (fanout=1)        0.758   Motor1_Decoder/n0159<13>
    SLICE_X19Y33.CLK     Tas                   0.373   Motor1_Decoder/temp_tick2<15>
                                                       Motor1_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT51
                                                       Motor1_Decoder/temp_tick2_13
    -------------------------------------------------  ---------------------------
    Total                                      7.191ns (2.967ns logic, 4.224ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor1_Decoder/tick_1 (FF)
  Destination:          Motor1_Decoder/temp_tick2_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.150ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.691 - 0.714)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor1_Decoder/tick_1 to Motor1_Decoder/temp_tick2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   Motor1_Decoder/tick<0>
                                                       Motor1_Decoder/tick_1
    SLICE_X12Y26.B4      net (fanout=11)       0.836   Motor1_Decoder/tick<1>
    SLICE_X12Y26.COUT    Topcyb                0.483   Motor1_Decoder/Msub_n0261_Madd_cy<3>
                                                       Motor1_Decoder/Msub_n0261_Madd_lut<1>_INV_0
                                                       Motor1_Decoder/Msub_n0261_Madd_cy<3>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Motor1_Decoder/Msub_n0261_Madd_cy<3>
    SLICE_X12Y27.CMUX    Tcinc                 0.279   Motor1_Decoder/Msub_n0261_Madd_cy<7>
                                                       Motor1_Decoder/Msub_n0261_Madd_cy<7>
    SLICE_X12Y32.C3      net (fanout=2)        0.885   Motor1_Decoder/n0261<6>
    SLICE_X12Y32.CMUX    Tilo                  0.326   Motor1_Decoder/n0159<7>
                                                       Motor1_Decoder/Madd_n0159_Madd6
    SLICE_X12Y32.DX      net (fanout=2)        1.686   Motor1_Decoder/Madd_n0159_Madd6
    SLICE_X12Y32.COUT    Tdxcy                 0.109   Motor1_Decoder/n0159<7>
                                                       Motor1_Decoder/Madd_n0159_Madd_cy<0>_6
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0159_Madd_cy<0>7
    SLICE_X12Y33.COUT    Tbyp                  0.093   Motor1_Decoder/n0159<11>
                                                       Motor1_Decoder/Madd_n0159_Madd_cy<0>_10
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0159_Madd_cy<0>11
    SLICE_X12Y34.BQ      Tito_logic            0.788   Motor1_Decoder/n0159<13>
                                                       Motor1_Decoder/Madd_n0159_Madd_xor<0>_14
                                                       Motor1_Decoder/n0159<13>_rt
    SLICE_X19Y33.A5      net (fanout=1)        0.758   Motor1_Decoder/n0159<13>
    SLICE_X19Y33.CLK     Tas                   0.373   Motor1_Decoder/temp_tick2<15>
                                                       Motor1_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT51
                                                       Motor1_Decoder/temp_tick2_13
    -------------------------------------------------  ---------------------------
    Total                                      7.150ns (2.976ns logic, 4.174ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor1_Decoder/tick_2 (FF)
  Destination:          Motor1_Decoder/temp_tick2_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.915ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.691 - 0.714)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor1_Decoder/tick_2 to Motor1_Decoder/temp_tick2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.BQ      Tcko                  0.525   Motor1_Decoder/tick<0>
                                                       Motor1_Decoder/tick_2
    SLICE_X12Y26.C5      net (fanout=11)       0.756   Motor1_Decoder/tick<2>
    SLICE_X12Y26.COUT    Topcyc                0.328   Motor1_Decoder/Msub_n0261_Madd_cy<3>
                                                       Motor1_Decoder/Msub_n0261_Madd_lut<2>_INV_0
                                                       Motor1_Decoder/Msub_n0261_Madd_cy<3>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Motor1_Decoder/Msub_n0261_Madd_cy<3>
    SLICE_X12Y27.CMUX    Tcinc                 0.279   Motor1_Decoder/Msub_n0261_Madd_cy<7>
                                                       Motor1_Decoder/Msub_n0261_Madd_cy<7>
    SLICE_X12Y32.C3      net (fanout=2)        0.885   Motor1_Decoder/n0261<6>
    SLICE_X12Y32.CMUX    Tilo                  0.326   Motor1_Decoder/n0159<7>
                                                       Motor1_Decoder/Madd_n0159_Madd6
    SLICE_X12Y32.DX      net (fanout=2)        1.686   Motor1_Decoder/Madd_n0159_Madd6
    SLICE_X12Y32.COUT    Tdxcy                 0.109   Motor1_Decoder/n0159<7>
                                                       Motor1_Decoder/Madd_n0159_Madd_cy<0>_6
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0159_Madd_cy<0>7
    SLICE_X12Y33.COUT    Tbyp                  0.093   Motor1_Decoder/n0159<11>
                                                       Motor1_Decoder/Madd_n0159_Madd_cy<0>_10
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0159_Madd_cy<0>11
    SLICE_X12Y34.BQ      Tito_logic            0.788   Motor1_Decoder/n0159<13>
                                                       Motor1_Decoder/Madd_n0159_Madd_xor<0>_14
                                                       Motor1_Decoder/n0159<13>_rt
    SLICE_X19Y33.A5      net (fanout=1)        0.758   Motor1_Decoder/n0159<13>
    SLICE_X19Y33.CLK     Tas                   0.373   Motor1_Decoder/temp_tick2<15>
                                                       Motor1_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT51
                                                       Motor1_Decoder/temp_tick2_13
    -------------------------------------------------  ---------------------------
    Total                                      6.915ns (2.821ns logic, 4.094ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Motor1_Decoder/temp_tick2_15 (SLICE_X19Y33.C1), 406 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor1_Decoder/tick_0 (FF)
  Destination:          Motor1_Decoder/temp_tick2_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.009ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.691 - 0.714)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor1_Decoder/tick_0 to Motor1_Decoder/temp_tick2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.CQ      Tcko                  0.525   Motor1_Decoder/tick<0>
                                                       Motor1_Decoder/tick_0
    SLICE_X12Y26.A3      net (fanout=11)       0.886   Motor1_Decoder/tick<0>
    SLICE_X12Y26.COUT    Topcya                0.474   Motor1_Decoder/Msub_n0261_Madd_cy<3>
                                                       Motor1_Decoder/tick<0>_rt
                                                       Motor1_Decoder/Msub_n0261_Madd_cy<3>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Motor1_Decoder/Msub_n0261_Madd_cy<3>
    SLICE_X12Y27.CMUX    Tcinc                 0.279   Motor1_Decoder/Msub_n0261_Madd_cy<7>
                                                       Motor1_Decoder/Msub_n0261_Madd_cy<7>
    SLICE_X12Y32.C3      net (fanout=2)        0.885   Motor1_Decoder/n0261<6>
    SLICE_X12Y32.CMUX    Tilo                  0.326   Motor1_Decoder/n0159<7>
                                                       Motor1_Decoder/Madd_n0159_Madd6
    SLICE_X12Y32.DX      net (fanout=2)        1.686   Motor1_Decoder/Madd_n0159_Madd6
    SLICE_X12Y32.COUT    Tdxcy                 0.109   Motor1_Decoder/n0159<7>
                                                       Motor1_Decoder/Madd_n0159_Madd_cy<0>_6
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0159_Madd_cy<0>7
    SLICE_X12Y33.COUT    Tbyp                  0.093   Motor1_Decoder/n0159<11>
                                                       Motor1_Decoder/Madd_n0159_Madd_cy<0>_10
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0159_Madd_cy<0>11
    SLICE_X12Y34.DMUX    Tcind                 0.320   Motor1_Decoder/n0159<13>
                                                       Motor1_Decoder/Madd_n0159_Madd_xor<0>_14
    SLICE_X19Y33.C1      net (fanout=1)        1.044   Motor1_Decoder/n0159<15>
    SLICE_X19Y33.CLK     Tas                   0.373   Motor1_Decoder/temp_tick2<15>
                                                       Motor1_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT71
                                                       Motor1_Decoder/temp_tick2_15
    -------------------------------------------------  ---------------------------
    Total                                      7.009ns (2.499ns logic, 4.510ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor1_Decoder/tick_1 (FF)
  Destination:          Motor1_Decoder/temp_tick2_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.968ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.691 - 0.714)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor1_Decoder/tick_1 to Motor1_Decoder/temp_tick2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   Motor1_Decoder/tick<0>
                                                       Motor1_Decoder/tick_1
    SLICE_X12Y26.B4      net (fanout=11)       0.836   Motor1_Decoder/tick<1>
    SLICE_X12Y26.COUT    Topcyb                0.483   Motor1_Decoder/Msub_n0261_Madd_cy<3>
                                                       Motor1_Decoder/Msub_n0261_Madd_lut<1>_INV_0
                                                       Motor1_Decoder/Msub_n0261_Madd_cy<3>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Motor1_Decoder/Msub_n0261_Madd_cy<3>
    SLICE_X12Y27.CMUX    Tcinc                 0.279   Motor1_Decoder/Msub_n0261_Madd_cy<7>
                                                       Motor1_Decoder/Msub_n0261_Madd_cy<7>
    SLICE_X12Y32.C3      net (fanout=2)        0.885   Motor1_Decoder/n0261<6>
    SLICE_X12Y32.CMUX    Tilo                  0.326   Motor1_Decoder/n0159<7>
                                                       Motor1_Decoder/Madd_n0159_Madd6
    SLICE_X12Y32.DX      net (fanout=2)        1.686   Motor1_Decoder/Madd_n0159_Madd6
    SLICE_X12Y32.COUT    Tdxcy                 0.109   Motor1_Decoder/n0159<7>
                                                       Motor1_Decoder/Madd_n0159_Madd_cy<0>_6
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0159_Madd_cy<0>7
    SLICE_X12Y33.COUT    Tbyp                  0.093   Motor1_Decoder/n0159<11>
                                                       Motor1_Decoder/Madd_n0159_Madd_cy<0>_10
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0159_Madd_cy<0>11
    SLICE_X12Y34.DMUX    Tcind                 0.320   Motor1_Decoder/n0159<13>
                                                       Motor1_Decoder/Madd_n0159_Madd_xor<0>_14
    SLICE_X19Y33.C1      net (fanout=1)        1.044   Motor1_Decoder/n0159<15>
    SLICE_X19Y33.CLK     Tas                   0.373   Motor1_Decoder/temp_tick2<15>
                                                       Motor1_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT71
                                                       Motor1_Decoder/temp_tick2_15
    -------------------------------------------------  ---------------------------
    Total                                      6.968ns (2.508ns logic, 4.460ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor1_Decoder/tick_2 (FF)
  Destination:          Motor1_Decoder/temp_tick2_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.733ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.691 - 0.714)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor1_Decoder/tick_2 to Motor1_Decoder/temp_tick2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.BQ      Tcko                  0.525   Motor1_Decoder/tick<0>
                                                       Motor1_Decoder/tick_2
    SLICE_X12Y26.C5      net (fanout=11)       0.756   Motor1_Decoder/tick<2>
    SLICE_X12Y26.COUT    Topcyc                0.328   Motor1_Decoder/Msub_n0261_Madd_cy<3>
                                                       Motor1_Decoder/Msub_n0261_Madd_lut<2>_INV_0
                                                       Motor1_Decoder/Msub_n0261_Madd_cy<3>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Motor1_Decoder/Msub_n0261_Madd_cy<3>
    SLICE_X12Y27.CMUX    Tcinc                 0.279   Motor1_Decoder/Msub_n0261_Madd_cy<7>
                                                       Motor1_Decoder/Msub_n0261_Madd_cy<7>
    SLICE_X12Y32.C3      net (fanout=2)        0.885   Motor1_Decoder/n0261<6>
    SLICE_X12Y32.CMUX    Tilo                  0.326   Motor1_Decoder/n0159<7>
                                                       Motor1_Decoder/Madd_n0159_Madd6
    SLICE_X12Y32.DX      net (fanout=2)        1.686   Motor1_Decoder/Madd_n0159_Madd6
    SLICE_X12Y32.COUT    Tdxcy                 0.109   Motor1_Decoder/n0159<7>
                                                       Motor1_Decoder/Madd_n0159_Madd_cy<0>_6
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0159_Madd_cy<0>7
    SLICE_X12Y33.COUT    Tbyp                  0.093   Motor1_Decoder/n0159<11>
                                                       Motor1_Decoder/Madd_n0159_Madd_cy<0>_10
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   Motor1_Decoder/Madd_n0159_Madd_cy<0>11
    SLICE_X12Y34.DMUX    Tcind                 0.320   Motor1_Decoder/n0159<13>
                                                       Motor1_Decoder/Madd_n0159_Madd_xor<0>_14
    SLICE_X19Y33.C1      net (fanout=1)        1.044   Motor1_Decoder/n0159<15>
    SLICE_X19Y33.CLK     Tas                   0.373   Motor1_Decoder/temp_tick2<15>
                                                       Motor1_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT71
                                                       Motor1_Decoder/temp_tick2_15
    -------------------------------------------------  ---------------------------
    Total                                      6.733ns (2.353ns logic, 4.380ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MCU_Serial_Handle/Transmit_32bit_Register_18 (SLICE_X18Y36.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MCU_Serial_Handle/Transmit_32bit_Register_18 (FF)
  Destination:          MCU_Serial_Handle/Transmit_32bit_Register_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MCU_Serial_Handle/Transmit_32bit_Register_18 to MCU_Serial_Handle/Transmit_32bit_Register_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.DQ      Tcko                  0.200   MCU_Serial_Handle/Transmit_32bit_Register<18>
                                                       MCU_Serial_Handle/Transmit_32bit_Register_18
    SLICE_X18Y36.D6      net (fanout=2)        0.024   MCU_Serial_Handle/Transmit_32bit_Register<18>
    SLICE_X18Y36.CLK     Tah         (-Th)    -0.190   MCU_Serial_Handle/Transmit_32bit_Register<18>
                                                       MCU_Serial_Handle/Mmux_TX_State_Machine[3]_X_12_o_wide_mux_336_OUT381
                                                       MCU_Serial_Handle/Transmit_32bit_Register_18
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point MCU_Serial_Handle/Receive_32bit_Register_29 (SLICE_X22Y25.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MCU_Serial_Handle/Receive_32bit_Register_29 (FF)
  Destination:          MCU_Serial_Handle/Receive_32bit_Register_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP falling at 30.000ns
  Destination Clock:    CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MCU_Serial_Handle/Receive_32bit_Register_29 to MCU_Serial_Handle/Receive_32bit_Register_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.DQ      Tcko                  0.200   MCU_Serial_Handle/Receive_32bit_Register<29>
                                                       MCU_Serial_Handle/Receive_32bit_Register_29
    SLICE_X22Y25.D6      net (fanout=3)        0.032   MCU_Serial_Handle/Receive_32bit_Register<29>
    SLICE_X22Y25.CLK     Tah         (-Th)    -0.190   MCU_Serial_Handle/Receive_32bit_Register<29>
                                                       MCU_Serial_Handle/Mmux_RX_State_Machine[3]_X_12_o_wide_mux_404_OUT361
                                                       MCU_Serial_Handle/Receive_32bit_Register_29
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point Motor2_Position_PID_Controller/inner_stage_FSM_FFd2 (SLICE_X22Y43.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Motor2_Position_PID_Controller/inner_stage_FSM_FFd2 (FF)
  Destination:          Motor2_Position_PID_Controller/inner_stage_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Motor2_Position_PID_Controller/inner_stage_FSM_FFd2 to Motor2_Position_PID_Controller/inner_stage_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y43.CQ      Tcko                  0.200   Motor2_Position_PID_Controller/inner_stage_FSM_FFd2
                                                       Motor2_Position_PID_Controller/inner_stage_FSM_FFd2
    SLICE_X22Y43.CX      net (fanout=41)       0.116   Motor2_Position_PID_Controller/inner_stage_FSM_FFd2
    SLICE_X22Y43.CLK     Tckdi       (-Th)    -0.106   Motor2_Position_PID_Controller/inner_stage_FSM_FFd2
                                                       Motor2_Position_PID_Controller/inner_stage_FSM_FFd2-In3
                                                       Motor2_Position_PID_Controller/inner_stage_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.306ns logic, 0.116ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: MCU_UART_Receiver/r_RX_Data/CLK
  Logical resource: MCU_UART_Receiver/Mshreg_r_RX_Data/CLK
  Location pin: SLICE_X16Y34.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Motor1_Velocity_PID_Controller/i<6>/CLK
  Logical resource: Motor1_Velocity_PID_Controller/i_3/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   15.328|    7.275|    5.252|    8.014|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2708739 paths, 0 nets, and 15500 connections

Design statistics:
   Minimum period:  15.328ns{1}   (Maximum frequency:  65.240MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun  5 18:04:05 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 455 MB



