SineROM_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/SineROM/ip/SineROM_blk_mem_gen_0_0/sim/SineROM_blk_mem_gen_0_0.v,
SineROM.vhd,vhdl,xil_defaultlib,../../../bd/SineROM/sim/SineROM.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
