statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     176.5542
gpu_ipc_2 =     679.3099
gpu_ipc_3 =     800.0112
gpu_tot_sim_cycle_stream_1 = 42873
gpu_tot_sim_cycle_stream_2 = 42873
gpu_tot_sim_cycle_stream_3 = 42873
gpu_sim_insn_1 = 7569408
gpu_sim_insn_2 = 29124052
gpu_sim_insn_3 = 34298879
gpu_sim_cycle = 42874
gpu_sim_insn = 70992339
gpu_ipc =    1655.8365
gpu_tot_sim_cycle = 42874
gpu_tot_sim_insn = 70992339
gpu_tot_ipc =    1655.8365
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 66366
gpu_stall_icnt2sh    = 140735
gpu_total_sim_rate=435535

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1303005
	L1I_total_cache_misses = 17198
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13039
L1D_cache:
	L1D_cache_core[0]: Access = 1664, Miss = 1350, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 4969
	L1D_cache_core[1]: Access = 1632, Miss = 1308, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 4641
	L1D_cache_core[2]: Access = 1568, Miss = 1244, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 5396
	L1D_cache_core[3]: Access = 1600, Miss = 1261, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 5481
	L1D_cache_core[4]: Access = 1664, Miss = 1340, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 4662
	L1D_cache_core[5]: Access = 1600, Miss = 1261, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 4521
	L1D_cache_core[6]: Access = 1696, Miss = 1336, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 4329
	L1D_cache_core[7]: Access = 1664, Miss = 1290, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 4574
	L1D_cache_core[8]: Access = 1696, Miss = 1364, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 4846
	L1D_cache_core[9]: Access = 1600, Miss = 1255, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 4560
	L1D_cache_core[10]: Access = 234, Miss = 221, Miss_rate = 0.944, Pending_hits = 13, Reservation_fails = 996
	L1D_cache_core[11]: Access = 204, Miss = 199, Miss_rate = 0.975, Pending_hits = 5, Reservation_fails = 2107
	L1D_cache_core[12]: Access = 204, Miss = 195, Miss_rate = 0.956, Pending_hits = 9, Reservation_fails = 2720
	L1D_cache_core[13]: Access = 238, Miss = 229, Miss_rate = 0.962, Pending_hits = 9, Reservation_fails = 1669
	L1D_cache_core[14]: Access = 204, Miss = 196, Miss_rate = 0.961, Pending_hits = 8, Reservation_fails = 1871
	L1D_cache_core[15]: Access = 212, Miss = 191, Miss_rate = 0.901, Pending_hits = 18, Reservation_fails = 2983
	L1D_cache_core[16]: Access = 204, Miss = 190, Miss_rate = 0.931, Pending_hits = 14, Reservation_fails = 1768
	L1D_cache_core[17]: Access = 212, Miss = 204, Miss_rate = 0.962, Pending_hits = 8, Reservation_fails = 1397
	L1D_cache_core[18]: Access = 204, Miss = 192, Miss_rate = 0.941, Pending_hits = 10, Reservation_fails = 3420
	L1D_cache_core[19]: Access = 238, Miss = 229, Miss_rate = 0.962, Pending_hits = 9, Reservation_fails = 2291
	L1D_cache_core[20]: Access = 208, Miss = 186, Miss_rate = 0.894, Pending_hits = 22, Reservation_fails = 1577
	L1D_cache_core[21]: Access = 228, Miss = 222, Miss_rate = 0.974, Pending_hits = 5, Reservation_fails = 1627
	L1D_cache_core[22]: Access = 212, Miss = 199, Miss_rate = 0.939, Pending_hits = 10, Reservation_fails = 2811
	L1D_cache_core[23]: Access = 204, Miss = 195, Miss_rate = 0.956, Pending_hits = 7, Reservation_fails = 646
	L1D_cache_core[24]: Access = 238, Miss = 231, Miss_rate = 0.971, Pending_hits = 5, Reservation_fails = 1280
	L1D_cache_core[25]: Access = 196, Miss = 189, Miss_rate = 0.964, Pending_hits = 7, Reservation_fails = 2016
	L1D_cache_core[26]: Access = 208, Miss = 202, Miss_rate = 0.971, Pending_hits = 6, Reservation_fails = 2548
	L1D_cache_core[27]: Access = 200, Miss = 190, Miss_rate = 0.950, Pending_hits = 10, Reservation_fails = 2709
	L1D_cache_core[28]: Access = 212, Miss = 202, Miss_rate = 0.953, Pending_hits = 10, Reservation_fails = 2374
	L1D_cache_core[29]: Access = 192, Miss = 157, Miss_rate = 0.818, Pending_hits = 35, Reservation_fails = 596
	L1D_cache_core[30]: Access = 1004, Miss = 988, Miss_rate = 0.984, Pending_hits = 13, Reservation_fails = 13678
	L1D_cache_core[31]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12940
	L1D_cache_core[32]: Access = 1210, Miss = 1210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10904
	L1D_cache_core[33]: Access = 1260, Miss = 1258, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 10686
	L1D_cache_core[34]: Access = 1160, Miss = 1160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12622
	L1D_cache_core[35]: Access = 1170, Miss = 1170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10806
	L1D_cache_core[36]: Access = 1334, Miss = 1334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12233
	L1D_cache_core[37]: Access = 1186, Miss = 1186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13568
	L1D_cache_core[38]: Access = 1160, Miss = 1160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12605
	L1D_cache_core[39]: Access = 1114, Miss = 1114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11635
	L1D_cache_core[40]: Access = 1412, Miss = 1412, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13364
	L1D_cache_core[41]: Access = 1314, Miss = 1314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12637
	L1D_cache_core[42]: Access = 1136, Miss = 1134, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 11971
	L1D_cache_core[43]: Access = 1226, Miss = 1226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12941
	L1D_cache_core[44]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12432
	L1D_cache_core[45]: Access = 1150, Miss = 1150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12371
	L1D_cache_core[46]: Access = 1202, Miss = 1200, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 12587
	L1D_cache_core[47]: Access = 1374, Miss = 1374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12692
	L1D_cache_core[48]: Access = 1132, Miss = 1115, Miss_rate = 0.985, Pending_hits = 15, Reservation_fails = 12369
	L1D_cache_core[49]: Access = 1194, Miss = 1194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11286
	L1D_cache_core[50]: Access = 1188, Miss = 1188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11970
	L1D_cache_core[51]: Access = 1022, Miss = 1015, Miss_rate = 0.993, Pending_hits = 5, Reservation_fails = 11977
	L1D_cache_core[52]: Access = 1340, Miss = 1338, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 12382
	L1D_cache_core[53]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12412
	L1D_cache_core[54]: Access = 1186, Miss = 1186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11152
	L1D_cache_core[55]: Access = 1225, Miss = 1225, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13483
	L1D_cache_core[56]: Access = 1232, Miss = 1232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12875
	L1D_cache_core[57]: Access = 1060, Miss = 1054, Miss_rate = 0.994, Pending_hits = 2, Reservation_fails = 10870
	L1D_cache_core[58]: Access = 1340, Miss = 1340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12845
	L1D_cache_core[59]: Access = 1272, Miss = 1272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12346
	L1D_total_cache_accesses = 56887
	L1D_total_cache_misses = 53225
	L1D_total_cache_miss_rate = 0.9356
	L1D_total_cache_pending_hits = 256
	L1D_total_cache_reservation_fails = 456024
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 92097
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 335941
	L1T_total_cache_misses = 1043
	L1T_total_cache_miss_rate = 0.0031
	L1T_total_cache_pending_hits = 334898
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 364695
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 90425
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 334898
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 91329
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1285807
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17198
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13039
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1617, 1617, 1617, 1617, 1617, 1617, 1386, 1386, 1617, 1617, 1386, 1386, 1386, 1386, 1386, 1386, 
gpgpu_n_tot_thrd_icount = 81008352
gpgpu_n_tot_w_icount = 2531511
gpgpu_n_stall_shd_mem = 772822
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37349
gpgpu_n_mem_write_global = 19250
gpgpu_n_mem_texture = 1043
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 572824
gpgpu_n_store_insn = 372912
gpgpu_n_shmem_insn = 4662840
gpgpu_n_tex_insn = 1445504
gpgpu_n_const_mem_insn = 229376
gpgpu_n_param_mem_insn = 2628648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1125
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 482239
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1067336	W0_Idle:379966	W0_Scoreboard:1165242	W1:0	W2:958	W3:2810	W4:0	W5:0	W6:0	W7:0	W8:0	W9:1702	W10:0	W11:0	W12:0	W13:1866	W14:76698	W15:0	W16:20576	W17:0	W18:6424	W19:0	W20:2281	W21:0	W22:0	W23:0	W24:286810	W25:0	W26:5826	W27:0	W28:480677	W29:258825	W30:18455	W31:0	W32:1368428
Warp Occupancy Distribution:
Stall:199425	W0_Idle:172019	W0_Scoreboard:617568	W1:0	W2:478	W3:1410	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:7464	W17:0	W18:567	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:103973	W29:129632	W30:0	W31:0	W32:482424
Warp Occupancy Distribution:
Stall:363315	W0_Idle:131960	W0_Scoreboard:290968	W1:0	W2:480	W3:1400	W4:0	W5:0	W6:0	W7:0	W8:0	W9:408	W10:0	W11:0	W12:0	W13:914	W14:25375	W15:0	W16:8725	W17:0	W18:1777	W19:0	W20:622	W21:0	W22:0	W23:0	W24:96655	W25:0	W26:2940	W27:0	W28:194264	W29:129193	W30:6152	W31:0	W32:459812
warp_utilization0: 0.492205
warp_utilization1: 0.423303
warp_utilization2: 0.541539
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 298792 {8:37349,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2026096 {40:3677,72:3733,136:11840,}
traffic_breakdown_coretomem[INST_ACC_R] = 13256 {8:1657,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 8344 {8:1043,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5047912 {136:37117,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153696 {8:19212,}
traffic_breakdown_memtocore[INST_ACC_R] = 223992 {136:1647,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 141032 {136:1037,}
maxmrqlatency = 890 
maxdqlatency = 0 
maxmflatency = 1863 
averagemflatency = 342 
averagemflatency_1 = 355 
averagemflatency_2= 359 
averagemflatency_3 = 322 
averagemrqlatency_1 = 19 
averagemrqlatency_2 = 54 
averagemrqlatency_3 = 46 
max_icnt2mem_latency = 1285 
max_icnt2sh_latency = 42873 
mrq_lat_table:14621 	880 	1086 	1813 	3426 	4206 	4256 	2691 	575 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	43 	66 	108 	22050 	26233 	8220 	716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	25274 	9022 	6659 	7684 	5339 	4138 	1215 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7162 	27805 	3223 	34 	0 	0 	0 	0 	0 	0 	3900 	8420 	6892 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	0 	26 	41 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        46        23        24        50        54        32        32        69        69        99        87        80        77        32        32 
dram[1]:        35        36        23        23        50        50        32        32        66        62        86        89        78        75        32        32 
dram[2]:        37        32        21        26        53        57        32        36        64        75        95        92        71        76        33        32 
dram[3]:        30        34        24        21        45        45        33        32        58        74        93        84        74        77        32        32 
dram[4]:        32        38        30        20        52        52        39        32        69        72        98        88        80        69        32        32 
dram[5]:        32        29        28        25        52        42        32        32        66        62        89        88        78        71        43        32 
maximum service time to same row:
dram[0]:     13153     13432      7352      6990      5685      5743     10874      9637      7927      7968      9725     10646     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      5876      6693      9555      9796      8023      7962     10336     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      5440      7669      6328      5796      9612     11072      7987      7950     10471      9764     11857     11821     10352     10399 
dram[3]:     13051     13401      6868      7432      6524      6192      9497      9507      7923      8016     11167     10325     11825     11816      9942     10303 
dram[4]:     13247     13614      7183      7099     11220      6259     11031      9657      7940      7953      9825     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      7411      6922      5764      6348      9716      9506      7997      7893     10380     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  4.589744  4.658228  4.671642  5.029851  5.322581  5.030769  5.036364  5.714286  3.840425  3.336364  4.258065  3.198347  3.721649  4.905406  3.969697  4.145833 
dram[1]:  3.778947  4.597403  4.820896  5.459016  5.603448  6.583333  4.946429  5.560000  3.781250  2.959677  3.394737  3.536364  4.313253  4.033708  4.052631  4.223404 
dram[2]:  4.235955  4.216867  4.633803  5.338710  5.810345  5.423729  5.166667  5.087719  3.309091  3.621359  3.344828  3.603774  3.747253  4.920000  3.941176  4.020202 
dram[3]:  4.587500  4.132530  5.046875  4.338028  5.031250  5.561403  5.218182  5.607843  3.218182  3.586539  3.417391  3.669903  4.070588  4.617284  3.754717  4.448276 
dram[4]:  4.223529  3.587629  4.567567  4.921875  5.209677  5.559322  4.983051  4.862069  3.495146  3.363636  3.788461  4.021276  4.813334  3.892473  4.413043  3.710280 
dram[5]:  4.091954  4.526316  5.166667  4.324324  5.614035  5.666667  5.452830  5.053571  3.829787  3.189655  3.508929  3.588785  4.932433  3.838710  4.197917  3.618182 
average row locality = 33593/7938 = 4.231923
average row locality_1 = 18514/5264 = 3.517097
average row locality_2 = 6714/1209 = 5.553350
average row locality_3 = 8365/1465 = 5.709898
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       187       183       167       172       190       186       178       179       206       206       215       214       192       189       208       212 
dram[1]:       187       177       167       171       189       186       179       178       207       207       214       213       188       186       208       211 
dram[2]:       188       183       170       172       188       186       179       182       206       208       214       212       184       192       212       210 
dram[3]:       185       177       169       164       187       186       182       182       204       209       215       210       182       193       212       210 
dram[4]:       187       177       172       167       186       188       183       182       204       208       215       210       192       188       214       211 
dram[5]:       185       172       172       167       186       189       180       181       204       211       214       212       191       184       214       212 
total reads: 18463
bank skew: 215/164 = 1.31
chip skew: 3086/3067 = 1.01
number of total write accesses:
dram[0]:       171       185       146       165       140       141        99       101       155       161       181       173       169       174       185       186 
dram[1]:       172       177       156       162       136       135        98       100       156       160       173       176       170       173       177       186 
dram[2]:       189       167       159       161       149       134       100       108       158       165       174       173       157       177       190       188 
dram[3]:       184       166       154       144       139       131       105       104       150       164       178       168       164       181       186       177 
dram[4]:       172       171       166       148       137       140       111       100       156       162       179       168       169       174       192       186 
dram[5]:       171       172       169       153       134       139       109       102       156       159       179       172       174       173       189       186 
total reads: 15151
bank skew: 192/98 = 1.96
chip skew: 2549/2495 = 1.02
average mf latency per bank:
dram[0]:        680       554       598       678       599       609       630       604       596       655       585       576       448       424       588       631
dram[1]:        612       558       586       591       625       556       638       577       637       608       590       554       451       428       678       600
dram[2]:        622       551       626       549       633       570       665       563       663       580       629       544       463       426       695       547
dram[3]:        603       551       561       584       586       562       638       606       619       616       607       547       471       413       623       624
dram[4]:        610       581       587       606       670       598       579       627       615       659       609       569       440       448       660       600
dram[5]:        614       552       567       565       642       533       624       592       630       656       603       559       432       460       658       578
maximum mf latency per bank:
dram[0]:       1220      1140      1217      1709      1304      1104      1119      1398      1485      1184      1138      1145      1267      1272      1368      1225
dram[1]:       1209      1064      1393      1584      1401      1020      1420      1129      1217      1397      1444      1545      1235      1391      1330      1191
dram[2]:       1276      1132      1492      1480      1473      1353      1379      1115      1302      1193      1324      1368      1245      1381      1440       979
dram[3]:       1155      1391      1286      1631      1071      1223      1411      1291      1190      1365      1133      1300      1322      1233      1591      1197
dram[4]:       1230      1429      1326      1776      1301      1332      1222      1177      1375      1362      1328      1443      1351      1074      1598      1622
dram[5]:       1195      1612      1394      1327      1355      1489      1137      1385      1204      1676      1167      1288      1208      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56593 n_nop=43551 n_act=1307 n_pre=1291 n_req=4366 n_req_1=1368 n_req_2=870 n_req_3=2128 n_rd=6168 n_write=4276 bw_util=0.2807 bw_util_1=0.09669 bw_util_2=0.05573 bw_util_3=0.1283 blp=3.845387 blp_1= 1.576563 blp_2= 3.094646 blp_3= 1.698667
 n_activity=43279 dram_eff=0.3671 dram_eff_1=0.1264 dram_eff_2=0.07288 dram_eff_3=0.1678
bk0: 374a 47793i bk1: 366a 47293i bk2: 334a 46897i bk3: 344a 46644i bk4: 380a 48055i bk5: 372a 47728i bk6: 356a 49527i bk7: 358a 49370i bk8: 412a 48128i bk9: 412a 46841i bk10: 430a 46947i bk11: 428a 45835i bk12: 384a 47242i bk13: 378a 47552i bk14: 416a 45690i bk15: 424a 45441i 
bw_dist = 0.097	0.056	0.128	0.484	0.235
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.68735
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56593 n_nop=43577 n_act=1317 n_pre=1301 n_req=4311 n_req_1=1369 n_req_2=867 n_req_3=2075 n_rd=6131 n_write=4267 bw_util=0.2783 bw_util_1=0.09676 bw_util_2=0.05524 bw_util_3=0.1263 blp=3.907579 blp_1= 1.605170 blp_2= 3.108887 blp_3= 1.720276
 n_activity=42241 dram_eff=0.3728 dram_eff_1=0.1296 dram_eff_2=0.074 dram_eff_3=0.1692
bk0: 373a 47041i bk1: 354a 47330i bk2: 334a 47159i bk3: 342a 46796i bk4: 378a 48650i bk5: 368a 48980i bk6: 358a 49789i bk7: 356a 50011i bk8: 414a 47422i bk9: 414a 46232i bk10: 428a 45924i bk11: 426a 45724i bk12: 376a 47211i bk13: 372a 46425i bk14: 416a 45876i bk15: 422a 45500i 
bw_dist = 0.097	0.055	0.126	0.468	0.254
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.06142
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56593 n_nop=43470 n_act=1335 n_pre=1319 n_req=4369 n_req_1=1368 n_req_2=869 n_req_3=2132 n_rd=6160 n_write=4309 bw_util=0.2805 bw_util_1=0.09669 bw_util_2=0.05534 bw_util_3=0.1285 blp=3.945302 blp_1= 1.567283 blp_2= 3.201957 blp_3= 1.725650
 n_activity=43705 dram_eff=0.3633 dram_eff_1=0.1252 dram_eff_2=0.07166 dram_eff_3=0.1664
bk0: 376a 47047i bk1: 366a 47086i bk2: 340a 47102i bk3: 338a 46921i bk4: 376a 48214i bk5: 372a 47669i bk6: 358a 49863i bk7: 364a 49088i bk8: 412a 47321i bk9: 416a 46671i bk10: 428a 45771i bk11: 420a 45715i bk12: 366a 47675i bk13: 384a 47052i bk14: 424a 44886i bk15: 420a 45142i 
bw_dist = 0.097	0.055	0.128	0.492	0.228
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.4945
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56593 n_nop=43591 n_act=1316 n_pre=1300 n_req=4284 n_req_1=1370 n_req_2=842 n_req_3=2072 n_rd=6126 n_write=4260 bw_util=0.2769 bw_util_1=0.09683 bw_util_2=0.05435 bw_util_3=0.1257 blp=3.824198 blp_1= 1.583931 blp_2= 3.181900 blp_3= 1.682348
 n_activity=42888 dram_eff=0.3654 dram_eff_1=0.1278 dram_eff_2=0.07172 dram_eff_3=0.1659
bk0: 366a 47722i bk1: 354a 47716i bk2: 338a 47597i bk3: 328a 47154i bk4: 370a 48918i bk5: 372a 48857i bk6: 364a 48702i bk7: 364a 49559i bk8: 408a 47419i bk9: 418a 47317i bk10: 430a 45930i bk11: 420a 46327i bk12: 364a 46551i bk13: 386a 47108i bk14: 424a 45429i bk15: 420a 45763i 
bw_dist = 0.097	0.054	0.126	0.481	0.242
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.06276
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56593 n_nop=43487 n_act=1336 n_pre=1320 n_req=4359 n_req_1=1371 n_req_2=854 n_req_3=2134 n_rd=6166 n_write=4284 bw_util=0.2805 bw_util_1=0.0969 bw_util_2=0.05485 bw_util_3=0.1288 blp=3.921720 blp_1= 1.534202 blp_2= 3.258190 blp_3= 1.715876
 n_activity=43160 dram_eff=0.3678 dram_eff_1=0.1271 dram_eff_2=0.07192 dram_eff_3=0.1689
bk0: 374a 47771i bk1: 354a 47702i bk2: 342a 46197i bk3: 334a 47288i bk4: 372a 47702i bk5: 376a 48356i bk6: 366a 48764i bk7: 364a 48868i bk8: 408a 47408i bk9: 416a 46788i bk10: 430a 46323i bk11: 420a 46687i bk12: 384a 47600i bk13: 376a 46851i bk14: 428a 45149i bk15: 422a 45087i 
bw_dist = 0.097	0.055	0.129	0.482	0.237
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.3801
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56593 n_nop=43484 n_act=1327 n_pre=1312 n_req=4332 n_req_1=1372 n_req_2=884 n_req_3=2076 n_rd=6144 n_write=4326 bw_util=0.2798 bw_util_1=0.09697 bw_util_2=0.05637 bw_util_3=0.1265 blp=4.000947 blp_1= 1.537379 blp_2= 3.352177 blp_3= 1.753818
 n_activity=42604 dram_eff=0.3717 dram_eff_1=0.1288 dram_eff_2=0.07488 dram_eff_3=0.168
bk0: 370a 47346i bk1: 344a 47816i bk2: 344a 46689i bk3: 334a 46907i bk4: 372a 48829i bk5: 374a 48350i bk6: 360a 49815i bk7: 362a 49183i bk8: 408a 47623i bk9: 422a 46030i bk10: 428a 45611i bk11: 424a 45772i bk12: 382a 47837i bk13: 368a 46048i bk14: 428a 44847i bk15: 424a 44757i 
bw_dist = 0.097	0.056	0.126	0.473	0.247
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.04002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4936, Miss = 1546, Miss_rate = 0.313, Pending_hits = 710, Reservation_fails = 560
L2_cache_bank[1]: Access = 4938, Miss = 1543, Miss_rate = 0.312, Pending_hits = 725, Reservation_fails = 762
L2_cache_bank[2]: Access = 5066, Miss = 1541, Miss_rate = 0.304, Pending_hits = 697, Reservation_fails = 1090
L2_cache_bank[3]: Access = 4831, Miss = 1533, Miss_rate = 0.317, Pending_hits = 751, Reservation_fails = 572
L2_cache_bank[4]: Access = 5129, Miss = 1542, Miss_rate = 0.301, Pending_hits = 721, Reservation_fails = 890
L2_cache_bank[5]: Access = 4750, Miss = 1546, Miss_rate = 0.325, Pending_hits = 751, Reservation_fails = 832
L2_cache_bank[6]: Access = 5018, Miss = 1539, Miss_rate = 0.307, Pending_hits = 739, Reservation_fails = 1191
L2_cache_bank[7]: Access = 4871, Miss = 1536, Miss_rate = 0.315, Pending_hits = 690, Reservation_fails = 659
L2_cache_bank[8]: Access = 4844, Miss = 1553, Miss_rate = 0.321, Pending_hits = 745, Reservation_fails = 1347
L2_cache_bank[9]: Access = 4955, Miss = 1534, Miss_rate = 0.310, Pending_hits = 694, Reservation_fails = 985
L2_cache_bank[10]: Access = 4990, Miss = 1549, Miss_rate = 0.310, Pending_hits = 772, Reservation_fails = 1333
L2_cache_bank[11]: Access = 4875, Miss = 1531, Miss_rate = 0.314, Pending_hits = 721, Reservation_fails = 1180
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4936, Miss = 1546 (0.313), PendingHit = 710 (0.144)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4938, Miss = 1543 (0.312), PendingHit = 725 (0.147)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 5066, Miss = 1541 (0.304), PendingHit = 697 (0.138)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4831, Miss = 1533 (0.317), PendingHit = 751 (0.155)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 5129, Miss = 1542 (0.301), PendingHit = 721 (0.141)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4750, Miss = 1546 (0.325), PendingHit = 751 (0.158)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 5018, Miss = 1539 (0.307), PendingHit = 739 (0.147)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4871, Miss = 1536 (0.315), PendingHit = 690 (0.142)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4844, Miss = 1553 (0.321), PendingHit = 745 (0.154)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4955, Miss = 1534 (0.31), PendingHit = 694 (0.14)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4990, Miss = 1549 (0.31), PendingHit = 772 (0.155)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4875, Miss = 1531 (0.314), PendingHit = 721 (0.148)
L2 Cache Total Miss Rate = 0.312
Stream 1: L2 Cache Miss Rate = 0.481
Stream 2: L2 Cache Miss Rate = 0.259
Stream 3: L2 Cache Miss Rate = 0.330
Stream 1: Accesses  = 19642
Stream 1: Misses  = 9450
Stream 2: Accesses  = 14886
Stream 2: Misses  = 3861
Stream 3: Accesses  = 44317
Stream 3: Misses  = 14632
Stream 1+2: Accesses  = 34528
Stream 1+2: Misses  = 13311
Stream 1+2+3: Accesses  = 78845
Stream 1+2+3: Misses  = 27943
Total Accesses  = 59203
MPKI-CORES
CORE_L2MPKI_0	1.086
CORE_L2MPKI_1	1.085
CORE_L2MPKI_2	1.089
CORE_L2MPKI_3	1.086
CORE_L2MPKI_4	1.087
CORE_L2MPKI_5	1.085
CORE_L2MPKI_6	1.084
CORE_L2MPKI_7	1.082
CORE_L2MPKI_8	1.082
CORE_L2MPKI_9	1.084
CORE_L2MPKI_10	0.099
CORE_L2MPKI_11	0.090
CORE_L2MPKI_12	0.086
CORE_L2MPKI_13	0.096
CORE_L2MPKI_14	0.084
CORE_L2MPKI_15	0.093
CORE_L2MPKI_16	0.074
CORE_L2MPKI_17	0.071
CORE_L2MPKI_18	0.074
CORE_L2MPKI_19	0.080
CORE_L2MPKI_20	0.078
CORE_L2MPKI_21	0.081
CORE_L2MPKI_22	0.072
CORE_L2MPKI_23	0.079
CORE_L2MPKI_24	0.085
CORE_L2MPKI_25	0.076
CORE_L2MPKI_26	0.071
CORE_L2MPKI_27	0.074
CORE_L2MPKI_28	0.070
CORE_L2MPKI_29	0.078
CORE_L2MPKI_30	0.204
CORE_L2MPKI_31	0.281
CORE_L2MPKI_32	0.236
CORE_L2MPKI_33	0.287
CORE_L2MPKI_34	0.338
CORE_L2MPKI_35	0.191
CORE_L2MPKI_36	0.213
CORE_L2MPKI_37	0.267
CORE_L2MPKI_38	0.174
CORE_L2MPKI_39	0.204
CORE_L2MPKI_40	0.218
CORE_L2MPKI_41	0.223
CORE_L2MPKI_42	0.241
CORE_L2MPKI_43	0.325
CORE_L2MPKI_44	0.203
CORE_L2MPKI_45	0.247
CORE_L2MPKI_46	0.194
CORE_L2MPKI_47	0.135
CORE_L2MPKI_48	0.192
CORE_L2MPKI_49	0.188
CORE_L2MPKI_50	0.222
CORE_L2MPKI_51	0.342
CORE_L2MPKI_52	0.216
CORE_L2MPKI_53	0.250
CORE_L2MPKI_54	0.256
CORE_L2MPKI_55	0.249
CORE_L2MPKI_56	0.154
CORE_L2MPKI_57	0.247
CORE_L2MPKI_58	0.224
CORE_L2MPKI_59	0.217
Avg_MPKI_Stream1= 0.585
Avg_MPKI_Stream2= 0.158
Avg_MPKI_Stream3= 0.227
MISSES-CORES
CORE_MISSES_0	835
CORE_MISSES_1	818
CORE_MISSES_2	789
CORE_MISSES_3	803
CORE_MISSES_4	836
CORE_MISSES_5	802
CORE_MISSES_6	849
CORE_MISSES_7	832
CORE_MISSES_8	848
CORE_MISSES_9	801
CORE_MISSES_10	143
CORE_MISSES_11	132
CORE_MISSES_12	126
CORE_MISSES_13	143
CORE_MISSES_14	122
CORE_MISSES_15	132
CORE_MISSES_16	109
CORE_MISSES_17	105
CORE_MISSES_18	106
CORE_MISSES_19	119
CORE_MISSES_20	112
CORE_MISSES_21	120
CORE_MISSES_22	106
CORE_MISSES_23	116
CORE_MISSES_24	123
CORE_MISSES_25	112
CORE_MISSES_26	103
CORE_MISSES_27	107
CORE_MISSES_28	101
CORE_MISSES_29	112
CORE_MISSES_30	225
CORE_MISSES_31	319
CORE_MISSES_32	278
CORE_MISSES_33	333
CORE_MISSES_34	390
CORE_MISSES_35	224
CORE_MISSES_36	247
CORE_MISSES_37	298
CORE_MISSES_38	200
CORE_MISSES_39	235
CORE_MISSES_40	248
CORE_MISSES_41	253
CORE_MISSES_42	276
CORE_MISSES_43	365
CORE_MISSES_44	227
CORE_MISSES_45	282
CORE_MISSES_46	218
CORE_MISSES_47	153
CORE_MISSES_48	224
CORE_MISSES_49	218
CORE_MISSES_50	258
CORE_MISSES_51	380
CORE_MISSES_52	244
CORE_MISSES_53	291
CORE_MISSES_54	295
CORE_MISSES_55	282
CORE_MISSES_56	169
CORE_MISSES_57	290
CORE_MISSES_58	260
CORE_MISSES_59	249
L2_MISSES = 18493
L2_total_cache_accesses = 59203
L2_total_cache_misses = 18493
L2_total_cache_miss_rate = 0.3124
L2_total_cache_pending_hits = 8716
L2_total_cache_reservation_fails = 11401
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13785
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2391
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 847
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 126
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 70
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11667
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3001
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4566
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1399
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 179
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 70
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6296
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=218427
icnt_total_pkts_simt_to_mem=117872
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     176.5542
gpu_ipc_2 =     679.3099
gpu_ipc_3 =     800.0112
gpu_tot_sim_cycle_stream_1 = 42873
gpu_tot_sim_cycle_stream_2 = 42873
gpu_tot_sim_cycle_stream_3 = 42873
gpu_sim_insn_1 = 7569408
gpu_sim_insn_2 = 29124052
gpu_sim_insn_3 = 34298879
gpu_sim_cycle = 42874
gpu_sim_insn = 70992339
gpu_ipc =    1655.8365
gpu_tot_sim_cycle = 42874
gpu_tot_sim_insn = 70992339
gpu_tot_ipc =    1655.8365
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 66366
gpu_stall_icnt2sh    = 140735
gpu_total_sim_rate=435535

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1303005
	L1I_total_cache_misses = 17198
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13039
L1D_cache:
	L1D_cache_core[0]: Access = 1664, Miss = 1350, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 4969
	L1D_cache_core[1]: Access = 1632, Miss = 1308, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 4641
	L1D_cache_core[2]: Access = 1568, Miss = 1244, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 5396
	L1D_cache_core[3]: Access = 1600, Miss = 1261, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 5481
	L1D_cache_core[4]: Access = 1664, Miss = 1340, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 4662
	L1D_cache_core[5]: Access = 1600, Miss = 1261, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 4521
	L1D_cache_core[6]: Access = 1696, Miss = 1336, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 4329
	L1D_cache_core[7]: Access = 1664, Miss = 1290, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 4574
	L1D_cache_core[8]: Access = 1696, Miss = 1364, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 4846
	L1D_cache_core[9]: Access = 1600, Miss = 1255, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 4560
	L1D_cache_core[10]: Access = 234, Miss = 221, Miss_rate = 0.944, Pending_hits = 13, Reservation_fails = 996
	L1D_cache_core[11]: Access = 204, Miss = 199, Miss_rate = 0.975, Pending_hits = 5, Reservation_fails = 2107
	L1D_cache_core[12]: Access = 204, Miss = 195, Miss_rate = 0.956, Pending_hits = 9, Reservation_fails = 2720
	L1D_cache_core[13]: Access = 238, Miss = 229, Miss_rate = 0.962, Pending_hits = 9, Reservation_fails = 1669
	L1D_cache_core[14]: Access = 204, Miss = 196, Miss_rate = 0.961, Pending_hits = 8, Reservation_fails = 1871
	L1D_cache_core[15]: Access = 212, Miss = 191, Miss_rate = 0.901, Pending_hits = 18, Reservation_fails = 2983
	L1D_cache_core[16]: Access = 204, Miss = 190, Miss_rate = 0.931, Pending_hits = 14, Reservation_fails = 1768
	L1D_cache_core[17]: Access = 212, Miss = 204, Miss_rate = 0.962, Pending_hits = 8, Reservation_fails = 1397
	L1D_cache_core[18]: Access = 204, Miss = 192, Miss_rate = 0.941, Pending_hits = 10, Reservation_fails = 3420
	L1D_cache_core[19]: Access = 238, Miss = 229, Miss_rate = 0.962, Pending_hits = 9, Reservation_fails = 2291
	L1D_cache_core[20]: Access = 208, Miss = 186, Miss_rate = 0.894, Pending_hits = 22, Reservation_fails = 1577
	L1D_cache_core[21]: Access = 228, Miss = 222, Miss_rate = 0.974, Pending_hits = 5, Reservation_fails = 1627
	L1D_cache_core[22]: Access = 212, Miss = 199, Miss_rate = 0.939, Pending_hits = 10, Reservation_fails = 2811
	L1D_cache_core[23]: Access = 204, Miss = 195, Miss_rate = 0.956, Pending_hits = 7, Reservation_fails = 646
	L1D_cache_core[24]: Access = 238, Miss = 231, Miss_rate = 0.971, Pending_hits = 5, Reservation_fails = 1280
	L1D_cache_core[25]: Access = 196, Miss = 189, Miss_rate = 0.964, Pending_hits = 7, Reservation_fails = 2016
	L1D_cache_core[26]: Access = 208, Miss = 202, Miss_rate = 0.971, Pending_hits = 6, Reservation_fails = 2548
	L1D_cache_core[27]: Access = 200, Miss = 190, Miss_rate = 0.950, Pending_hits = 10, Reservation_fails = 2709
	L1D_cache_core[28]: Access = 212, Miss = 202, Miss_rate = 0.953, Pending_hits = 10, Reservation_fails = 2374
	L1D_cache_core[29]: Access = 192, Miss = 157, Miss_rate = 0.818, Pending_hits = 35, Reservation_fails = 596
	L1D_cache_core[30]: Access = 1004, Miss = 988, Miss_rate = 0.984, Pending_hits = 13, Reservation_fails = 13678
	L1D_cache_core[31]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12940
	L1D_cache_core[32]: Access = 1210, Miss = 1210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10904
	L1D_cache_core[33]: Access = 1260, Miss = 1258, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 10686
	L1D_cache_core[34]: Access = 1160, Miss = 1160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12622
	L1D_cache_core[35]: Access = 1170, Miss = 1170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10806
	L1D_cache_core[36]: Access = 1334, Miss = 1334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12233
	L1D_cache_core[37]: Access = 1186, Miss = 1186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13568
	L1D_cache_core[38]: Access = 1160, Miss = 1160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12605
	L1D_cache_core[39]: Access = 1114, Miss = 1114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11635
	L1D_cache_core[40]: Access = 1412, Miss = 1412, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13364
	L1D_cache_core[41]: Access = 1314, Miss = 1314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12637
	L1D_cache_core[42]: Access = 1136, Miss = 1134, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 11971
	L1D_cache_core[43]: Access = 1226, Miss = 1226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12941
	L1D_cache_core[44]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12432
	L1D_cache_core[45]: Access = 1150, Miss = 1150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12371
	L1D_cache_core[46]: Access = 1202, Miss = 1200, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 12587
	L1D_cache_core[47]: Access = 1374, Miss = 1374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12692
	L1D_cache_core[48]: Access = 1132, Miss = 1115, Miss_rate = 0.985, Pending_hits = 15, Reservation_fails = 12369
	L1D_cache_core[49]: Access = 1194, Miss = 1194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11286
	L1D_cache_core[50]: Access = 1188, Miss = 1188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11970
	L1D_cache_core[51]: Access = 1022, Miss = 1015, Miss_rate = 0.993, Pending_hits = 5, Reservation_fails = 11977
	L1D_cache_core[52]: Access = 1340, Miss = 1338, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 12382
	L1D_cache_core[53]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12412
	L1D_cache_core[54]: Access = 1186, Miss = 1186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11152
	L1D_cache_core[55]: Access = 1225, Miss = 1225, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13483
	L1D_cache_core[56]: Access = 1232, Miss = 1232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12875
	L1D_cache_core[57]: Access = 1060, Miss = 1054, Miss_rate = 0.994, Pending_hits = 2, Reservation_fails = 10870
	L1D_cache_core[58]: Access = 1340, Miss = 1340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12845
	L1D_cache_core[59]: Access = 1272, Miss = 1272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12346
	L1D_total_cache_accesses = 56887
	L1D_total_cache_misses = 53225
	L1D_total_cache_miss_rate = 0.9356
	L1D_total_cache_pending_hits = 256
	L1D_total_cache_reservation_fails = 456024
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 92097
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 335941
	L1T_total_cache_misses = 1043
	L1T_total_cache_miss_rate = 0.0031
	L1T_total_cache_pending_hits = 334898
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 364695
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 90425
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 334898
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 91329
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1285807
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17198
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13039
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1617, 1617, 1617, 1617, 1617, 1617, 1386, 1386, 1617, 1617, 1386, 1386, 1386, 1386, 1386, 1386, 
gpgpu_n_tot_thrd_icount = 81008352
gpgpu_n_tot_w_icount = 2531511
gpgpu_n_stall_shd_mem = 772822
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37349
gpgpu_n_mem_write_global = 19250
gpgpu_n_mem_texture = 1043
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 572824
gpgpu_n_store_insn = 372912
gpgpu_n_shmem_insn = 4662840
gpgpu_n_tex_insn = 1445504
gpgpu_n_const_mem_insn = 229376
gpgpu_n_param_mem_insn = 2628648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1125
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 482239
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1067336	W0_Idle:379966	W0_Scoreboard:1165242	W1:0	W2:958	W3:2810	W4:0	W5:0	W6:0	W7:0	W8:0	W9:1702	W10:0	W11:0	W12:0	W13:1866	W14:76698	W15:0	W16:20576	W17:0	W18:6424	W19:0	W20:2281	W21:0	W22:0	W23:0	W24:286810	W25:0	W26:5826	W27:0	W28:480677	W29:258825	W30:18455	W31:0	W32:1368428
Warp Occupancy Distribution:
Stall:199425	W0_Idle:172019	W0_Scoreboard:617568	W1:0	W2:478	W3:1410	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:7464	W17:0	W18:567	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:103973	W29:129632	W30:0	W31:0	W32:482424
Warp Occupancy Distribution:
Stall:363315	W0_Idle:131960	W0_Scoreboard:290968	W1:0	W2:480	W3:1400	W4:0	W5:0	W6:0	W7:0	W8:0	W9:408	W10:0	W11:0	W12:0	W13:914	W14:25375	W15:0	W16:8725	W17:0	W18:1777	W19:0	W20:622	W21:0	W22:0	W23:0	W24:96655	W25:0	W26:2940	W27:0	W28:194264	W29:129193	W30:6152	W31:0	W32:459812
warp_utilization0: 0.492205
warp_utilization1: 0.423303
warp_utilization2: 0.541539
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 298792 {8:37349,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2026096 {40:3677,72:3733,136:11840,}
traffic_breakdown_coretomem[INST_ACC_R] = 13256 {8:1657,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 8344 {8:1043,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5047912 {136:37117,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153696 {8:19212,}
traffic_breakdown_memtocore[INST_ACC_R] = 223992 {136:1647,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 141032 {136:1037,}
maxmrqlatency = 890 
maxdqlatency = 0 
maxmflatency = 1863 
averagemflatency = 342 
averagemflatency_1 = 355 
averagemflatency_2= 359 
averagemflatency_3 = 322 
averagemrqlatency_1 = 19 
averagemrqlatency_2 = 54 
averagemrqlatency_3 = 46 
max_icnt2mem_latency = 1285 
max_icnt2sh_latency = 42873 
mrq_lat_table:14621 	880 	1086 	1813 	3426 	4206 	4256 	2691 	575 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	43 	66 	108 	22050 	26233 	8220 	716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	25274 	9022 	6659 	7684 	5339 	4138 	1215 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7162 	27805 	3223 	34 	0 	0 	0 	0 	0 	0 	3900 	8420 	6892 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	0 	26 	41 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        46        23        24        50        54        32        32        69        69        99        87        80        77        32        32 
dram[1]:        35        36        23        23        50        50        32        32        66        62        86        89        78        75        32        32 
dram[2]:        37        32        21        26        53        57        32        36        64        75        95        92        71        76        33        32 
dram[3]:        30        34        24        21        45        45        33        32        58        74        93        84        74        77        32        32 
dram[4]:        32        38        30        20        52        52        39        32        69        72        98        88        80        69        32        32 
dram[5]:        32        29        28        25        52        42        32        32        66        62        89        88        78        71        43        32 
maximum service time to same row:
dram[0]:     13153     13432      7352      6990      5685      5743     10874      9637      7927      7968      9725     10646     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      5876      6693      9555      9796      8023      7962     10336     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      5440      7669      6328      5796      9612     11072      7987      7950     10471      9764     11857     11821     10352     10399 
dram[3]:     13051     13401      6868      7432      6524      6192      9497      9507      7923      8016     11167     10325     11825     11816      9942     10303 
dram[4]:     13247     13614      7183      7099     11220      6259     11031      9657      7940      7953      9825     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      7411      6922      5764      6348      9716      9506      7997      7893     10380     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  4.589744  4.658228  4.671642  5.029851  5.322581  5.030769  5.036364  5.714286  3.840425  3.336364  4.258065  3.198347  3.721649  4.905406  3.969697  4.145833 
dram[1]:  3.778947  4.597403  4.820896  5.459016  5.603448  6.583333  4.946429  5.560000  3.781250  2.959677  3.394737  3.536364  4.313253  4.033708  4.052631  4.223404 
dram[2]:  4.235955  4.216867  4.633803  5.338710  5.810345  5.423729  5.166667  5.087719  3.309091  3.621359  3.344828  3.603774  3.747253  4.920000  3.941176  4.020202 
dram[3]:  4.587500  4.132530  5.046875  4.338028  5.031250  5.561403  5.218182  5.607843  3.218182  3.586539  3.417391  3.669903  4.070588  4.617284  3.754717  4.448276 
dram[4]:  4.223529  3.587629  4.567567  4.921875  5.209677  5.559322  4.983051  4.862069  3.495146  3.363636  3.788461  4.021276  4.813334  3.892473  4.413043  3.710280 
dram[5]:  4.091954  4.526316  5.166667  4.324324  5.614035  5.666667  5.452830  5.053571  3.829787  3.189655  3.508929  3.588785  4.932433  3.838710  4.197917  3.618182 
average row locality = 33593/7938 = 4.231923
average row locality_1 = 18514/5264 = 3.517097
average row locality_2 = 6714/1209 = 5.553350
average row locality_3 = 8365/1465 = 5.709898
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       187       183       167       172       190       186       178       179       206       206       215       214       192       189       208       212 
dram[1]:       187       177       167       171       189       186       179       178       207       207       214       213       188       186       208       211 
dram[2]:       188       183       170       172       188       186       179       182       206       208       214       212       184       192       212       210 
dram[3]:       185       177       169       164       187       186       182       182       204       209       215       210       182       193       212       210 
dram[4]:       187       177       172       167       186       188       183       182       204       208       215       210       192       188       214       211 
dram[5]:       185       172       172       167       186       189       180       181       204       211       214       212       191       184       214       212 
total reads: 18463
bank skew: 215/164 = 1.31
chip skew: 3086/3067 = 1.01
number of total write accesses:
dram[0]:       171       185       146       165       140       141        99       101       155       161       181       173       169       174       185       186 
dram[1]:       172       177       156       162       136       135        98       100       156       160       173       176       170       173       177       186 
dram[2]:       189       167       159       161       149       134       100       108       158       165       174       173       157       177       190       188 
dram[3]:       184       166       154       144       139       131       105       104       150       164       178       168       164       181       186       177 
dram[4]:       172       171       166       148       137       140       111       100       156       162       179       168       169       174       192       186 
dram[5]:       171       172       169       153       134       139       109       102       156       159       179       172       174       173       189       186 
total reads: 15151
bank skew: 192/98 = 1.96
chip skew: 2549/2495 = 1.02
average mf latency per bank:
dram[0]:        680       554       598       678       599       609       630       604       596       655       585       576       448       424       588       631
dram[1]:        612       558       586       591       625       556       638       577       637       608       590       554       451       428       678       600
dram[2]:        622       551       626       549       633       570       665       563       663       580       629       544       463       426       695       547
dram[3]:        603       551       561       584       586       562       638       606       619       616       607       547       471       413       623       624
dram[4]:        610       581       587       606       670       598       579       627       615       659       609       569       440       448       660       600
dram[5]:        614       552       567       565       642       533       624       592       630       656       603       559       432       460       658       578
maximum mf latency per bank:
dram[0]:       1220      1140      1217      1709      1304      1104      1119      1398      1485      1184      1138      1145      1267      1272      1368      1225
dram[1]:       1209      1064      1393      1584      1401      1020      1420      1129      1217      1397      1444      1545      1235      1391      1330      1191
dram[2]:       1276      1132      1492      1480      1473      1353      1379      1115      1302      1193      1324      1368      1245      1381      1440       979
dram[3]:       1155      1391      1286      1631      1071      1223      1411      1291      1190      1365      1133      1300      1322      1233      1591      1197
dram[4]:       1230      1429      1326      1776      1301      1332      1222      1177      1375      1362      1328      1443      1351      1074      1598      1622
dram[5]:       1195      1612      1394      1327      1355      1489      1137      1385      1204      1676      1167      1288      1208      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56593 n_nop=43551 n_act=1307 n_pre=1291 n_req=4366 n_req_1=1368 n_req_2=870 n_req_3=2128 n_rd=6168 n_write=4276 bw_util=0.2807 bw_util_1=0.09669 bw_util_2=0.05573 bw_util_3=0.1283 blp=3.845387 blp_1= 1.576563 blp_2= 3.094646 blp_3= 1.698667
 n_activity=43279 dram_eff=0.3671 dram_eff_1=0.1264 dram_eff_2=0.07288 dram_eff_3=0.1678
bk0: 374a 47793i bk1: 366a 47293i bk2: 334a 46897i bk3: 344a 46644i bk4: 380a 48055i bk5: 372a 47728i bk6: 356a 49527i bk7: 358a 49370i bk8: 412a 48128i bk9: 412a 46841i bk10: 430a 46947i bk11: 428a 45835i bk12: 384a 47242i bk13: 378a 47552i bk14: 416a 45690i bk15: 424a 45441i 
bw_dist = 0.097	0.056	0.128	0.484	0.235
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.68735
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56593 n_nop=43577 n_act=1317 n_pre=1301 n_req=4311 n_req_1=1369 n_req_2=867 n_req_3=2075 n_rd=6131 n_write=4267 bw_util=0.2783 bw_util_1=0.09676 bw_util_2=0.05524 bw_util_3=0.1263 blp=3.907579 blp_1= 1.605170 blp_2= 3.108887 blp_3= 1.720276
 n_activity=42241 dram_eff=0.3728 dram_eff_1=0.1296 dram_eff_2=0.074 dram_eff_3=0.1692
bk0: 373a 47041i bk1: 354a 47330i bk2: 334a 47159i bk3: 342a 46796i bk4: 378a 48650i bk5: 368a 48980i bk6: 358a 49789i bk7: 356a 50011i bk8: 414a 47422i bk9: 414a 46232i bk10: 428a 45924i bk11: 426a 45724i bk12: 376a 47211i bk13: 372a 46425i bk14: 416a 45876i bk15: 422a 45500i 
bw_dist = 0.097	0.055	0.126	0.468	0.254
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.06142
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56593 n_nop=43470 n_act=1335 n_pre=1319 n_req=4369 n_req_1=1368 n_req_2=869 n_req_3=2132 n_rd=6160 n_write=4309 bw_util=0.2805 bw_util_1=0.09669 bw_util_2=0.05534 bw_util_3=0.1285 blp=3.945302 blp_1= 1.567283 blp_2= 3.201957 blp_3= 1.725650
 n_activity=43705 dram_eff=0.3633 dram_eff_1=0.1252 dram_eff_2=0.07166 dram_eff_3=0.1664
bk0: 376a 47047i bk1: 366a 47086i bk2: 340a 47102i bk3: 338a 46921i bk4: 376a 48214i bk5: 372a 47669i bk6: 358a 49863i bk7: 364a 49088i bk8: 412a 47321i bk9: 416a 46671i bk10: 428a 45771i bk11: 420a 45715i bk12: 366a 47675i bk13: 384a 47052i bk14: 424a 44886i bk15: 420a 45142i 
bw_dist = 0.097	0.055	0.128	0.492	0.228
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.4945
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56593 n_nop=43591 n_act=1316 n_pre=1300 n_req=4284 n_req_1=1370 n_req_2=842 n_req_3=2072 n_rd=6126 n_write=4260 bw_util=0.2769 bw_util_1=0.09683 bw_util_2=0.05435 bw_util_3=0.1257 blp=3.824198 blp_1= 1.583931 blp_2= 3.181900 blp_3= 1.682348
 n_activity=42888 dram_eff=0.3654 dram_eff_1=0.1278 dram_eff_2=0.07172 dram_eff_3=0.1659
bk0: 366a 47722i bk1: 354a 47716i bk2: 338a 47597i bk3: 328a 47154i bk4: 370a 48918i bk5: 372a 48857i bk6: 364a 48702i bk7: 364a 49559i bk8: 408a 47419i bk9: 418a 47317i bk10: 430a 45930i bk11: 420a 46327i bk12: 364a 46551i bk13: 386a 47108i bk14: 424a 45429i bk15: 420a 45763i 
bw_dist = 0.097	0.054	0.126	0.481	0.242
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.06276
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56593 n_nop=43487 n_act=1336 n_pre=1320 n_req=4359 n_req_1=1371 n_req_2=854 n_req_3=2134 n_rd=6166 n_write=4284 bw_util=0.2805 bw_util_1=0.0969 bw_util_2=0.05485 bw_util_3=0.1288 blp=3.921720 blp_1= 1.534202 blp_2= 3.258190 blp_3= 1.715876
 n_activity=43160 dram_eff=0.3678 dram_eff_1=0.1271 dram_eff_2=0.07192 dram_eff_3=0.1689
bk0: 374a 47771i bk1: 354a 47702i bk2: 342a 46197i bk3: 334a 47288i bk4: 372a 47702i bk5: 376a 48356i bk6: 366a 48764i bk7: 364a 48868i bk8: 408a 47408i bk9: 416a 46788i bk10: 430a 46323i bk11: 420a 46687i bk12: 384a 47600i bk13: 376a 46851i bk14: 428a 45149i bk15: 422a 45087i 
bw_dist = 0.097	0.055	0.129	0.482	0.237
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.3801
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56593 n_nop=43484 n_act=1327 n_pre=1312 n_req=4332 n_req_1=1372 n_req_2=884 n_req_3=2076 n_rd=6144 n_write=4326 bw_util=0.2798 bw_util_1=0.09697 bw_util_2=0.05637 bw_util_3=0.1265 blp=4.000947 blp_1= 1.537379 blp_2= 3.352177 blp_3= 1.753818
 n_activity=42604 dram_eff=0.3717 dram_eff_1=0.1288 dram_eff_2=0.07488 dram_eff_3=0.168
bk0: 370a 47346i bk1: 344a 47816i bk2: 344a 46689i bk3: 334a 46907i bk4: 372a 48829i bk5: 374a 48350i bk6: 360a 49815i bk7: 362a 49183i bk8: 408a 47623i bk9: 422a 46030i bk10: 428a 45611i bk11: 424a 45772i bk12: 382a 47837i bk13: 368a 46048i bk14: 428a 44847i bk15: 424a 44757i 
bw_dist = 0.097	0.056	0.126	0.473	0.247
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.04002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4936, Miss = 1546, Miss_rate = 0.313, Pending_hits = 710, Reservation_fails = 560
L2_cache_bank[1]: Access = 4938, Miss = 1543, Miss_rate = 0.312, Pending_hits = 725, Reservation_fails = 762
L2_cache_bank[2]: Access = 5066, Miss = 1541, Miss_rate = 0.304, Pending_hits = 697, Reservation_fails = 1090
L2_cache_bank[3]: Access = 4831, Miss = 1533, Miss_rate = 0.317, Pending_hits = 751, Reservation_fails = 572
L2_cache_bank[4]: Access = 5129, Miss = 1542, Miss_rate = 0.301, Pending_hits = 721, Reservation_fails = 890
L2_cache_bank[5]: Access = 4750, Miss = 1546, Miss_rate = 0.325, Pending_hits = 751, Reservation_fails = 832
L2_cache_bank[6]: Access = 5018, Miss = 1539, Miss_rate = 0.307, Pending_hits = 739, Reservation_fails = 1191
L2_cache_bank[7]: Access = 4871, Miss = 1536, Miss_rate = 0.315, Pending_hits = 690, Reservation_fails = 659
L2_cache_bank[8]: Access = 4844, Miss = 1553, Miss_rate = 0.321, Pending_hits = 745, Reservation_fails = 1347
L2_cache_bank[9]: Access = 4955, Miss = 1534, Miss_rate = 0.310, Pending_hits = 694, Reservation_fails = 985
L2_cache_bank[10]: Access = 4990, Miss = 1549, Miss_rate = 0.310, Pending_hits = 772, Reservation_fails = 1333
L2_cache_bank[11]: Access = 4875, Miss = 1531, Miss_rate = 0.314, Pending_hits = 721, Reservation_fails = 1180
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4936, Miss = 1546 (0.313), PendingHit = 710 (0.144)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4938, Miss = 1543 (0.312), PendingHit = 725 (0.147)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 5066, Miss = 1541 (0.304), PendingHit = 697 (0.138)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4831, Miss = 1533 (0.317), PendingHit = 751 (0.155)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 5129, Miss = 1542 (0.301), PendingHit = 721 (0.141)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4750, Miss = 1546 (0.325), PendingHit = 751 (0.158)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 5018, Miss = 1539 (0.307), PendingHit = 739 (0.147)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4871, Miss = 1536 (0.315), PendingHit = 690 (0.142)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4844, Miss = 1553 (0.321), PendingHit = 745 (0.154)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4955, Miss = 1534 (0.31), PendingHit = 694 (0.14)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4990, Miss = 1549 (0.31), PendingHit = 772 (0.155)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 4875, Miss = 1531 (0.314), PendingHit = 721 (0.148)
L2 Cache Total Miss Rate = 0.312
Stream 1: L2 Cache Miss Rate = 0.481
Stream 2: L2 Cache Miss Rate = 0.259
Stream 3: L2 Cache Miss Rate = 0.330
Stream 1: Accesses  = 19642
Stream 1: Misses  = 9450
Stream 2: Accesses  = 14886
Stream 2: Misses  = 3861
Stream 3: Accesses  = 44317
Stream 3: Misses  = 14632
Stream 1+2: Accesses  = 34528
Stream 1+2: Misses  = 13311
Stream 1+2+3: Accesses  = 78845
Stream 1+2+3: Misses  = 27943
Total Accesses  = 59203
MPKI-CORES
CORE_L2MPKI_0	1.086
CORE_L2MPKI_1	1.085
CORE_L2MPKI_2	1.089
CORE_L2MPKI_3	1.086
CORE_L2MPKI_4	1.087
CORE_L2MPKI_5	1.085
CORE_L2MPKI_6	1.084
CORE_L2MPKI_7	1.082
CORE_L2MPKI_8	1.082
CORE_L2MPKI_9	1.084
CORE_L2MPKI_10	0.099
CORE_L2MPKI_11	0.090
CORE_L2MPKI_12	0.086
CORE_L2MPKI_13	0.096
CORE_L2MPKI_14	0.084
CORE_L2MPKI_15	0.093
CORE_L2MPKI_16	0.074
CORE_L2MPKI_17	0.071
CORE_L2MPKI_18	0.074
CORE_L2MPKI_19	0.080
CORE_L2MPKI_20	0.078
CORE_L2MPKI_21	0.081
CORE_L2MPKI_22	0.072
CORE_L2MPKI_23	0.079
CORE_L2MPKI_24	0.085
CORE_L2MPKI_25	0.076
CORE_L2MPKI_26	0.071
CORE_L2MPKI_27	0.074
CORE_L2MPKI_28	0.070
CORE_L2MPKI_29	0.078
CORE_L2MPKI_30	0.204
CORE_L2MPKI_31	0.281
CORE_L2MPKI_32	0.236
CORE_L2MPKI_33	0.287
CORE_L2MPKI_34	0.338
CORE_L2MPKI_35	0.191
CORE_L2MPKI_36	0.213
CORE_L2MPKI_37	0.267
CORE_L2MPKI_38	0.174
CORE_L2MPKI_39	0.204
CORE_L2MPKI_40	0.218
CORE_L2MPKI_41	0.223
CORE_L2MPKI_42	0.241
CORE_L2MPKI_43	0.325
CORE_L2MPKI_44	0.203
CORE_L2MPKI_45	0.247
CORE_L2MPKI_46	0.194
CORE_L2MPKI_47	0.135
CORE_L2MPKI_48	0.192
CORE_L2MPKI_49	0.188
CORE_L2MPKI_50	0.222
CORE_L2MPKI_51	0.342
CORE_L2MPKI_52	0.216
CORE_L2MPKI_53	0.250
CORE_L2MPKI_54	0.256
CORE_L2MPKI_55	0.249
CORE_L2MPKI_56	0.154
CORE_L2MPKI_57	0.247
CORE_L2MPKI_58	0.224
CORE_L2MPKI_59	0.217
Avg_MPKI_Stream1= 0.585
Avg_MPKI_Stream2= 0.158
Avg_MPKI_Stream3= 0.227
MISSES-CORES
CORE_MISSES_0	835
CORE_MISSES_1	818
CORE_MISSES_2	789
CORE_MISSES_3	803
CORE_MISSES_4	836
CORE_MISSES_5	802
CORE_MISSES_6	849
CORE_MISSES_7	832
CORE_MISSES_8	848
CORE_MISSES_9	801
CORE_MISSES_10	143
CORE_MISSES_11	132
CORE_MISSES_12	126
CORE_MISSES_13	143
CORE_MISSES_14	122
CORE_MISSES_15	132
CORE_MISSES_16	109
CORE_MISSES_17	105
CORE_MISSES_18	106
CORE_MISSES_19	119
CORE_MISSES_20	112
CORE_MISSES_21	120
CORE_MISSES_22	106
CORE_MISSES_23	116
CORE_MISSES_24	123
CORE_MISSES_25	112
CORE_MISSES_26	103
CORE_MISSES_27	107
CORE_MISSES_28	101
CORE_MISSES_29	112
CORE_MISSES_30	225
CORE_MISSES_31	319
CORE_MISSES_32	278
CORE_MISSES_33	333
CORE_MISSES_34	390
CORE_MISSES_35	224
CORE_MISSES_36	247
CORE_MISSES_37	298
CORE_MISSES_38	200
CORE_MISSES_39	235
CORE_MISSES_40	248
CORE_MISSES_41	253
CORE_MISSES_42	276
CORE_MISSES_43	365
CORE_MISSES_44	227
CORE_MISSES_45	282
CORE_MISSES_46	218
CORE_MISSES_47	153
CORE_MISSES_48	224
CORE_MISSES_49	218
CORE_MISSES_50	258
CORE_MISSES_51	380
CORE_MISSES_52	244
CORE_MISSES_53	291
CORE_MISSES_54	295
CORE_MISSES_55	282
CORE_MISSES_56	169
CORE_MISSES_57	290
CORE_MISSES_58	260
CORE_MISSES_59	249
L2_MISSES = 18493
L2_total_cache_accesses = 59203
L2_total_cache_misses = 18493
L2_total_cache_miss_rate = 0.3124
L2_total_cache_pending_hits = 8716
L2_total_cache_reservation_fails = 11401
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13785
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2391
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 847
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 126
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 70
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11667
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3001
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4566
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1399
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 179
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 70
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6296
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=218427
icnt_total_pkts_simt_to_mem=117872
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     182.8912
gpu_ipc_2 =     704.7421
gpu_ipc_3 =     867.7916
gpu_tot_sim_cycle_stream_1 = 82775
gpu_tot_sim_cycle_stream_2 = 82775
gpu_tot_sim_cycle_stream_3 = 82775
gpu_sim_insn_1 = 15138816
gpu_sim_insn_2 = 58335023
gpu_sim_insn_3 = 71831450
gpu_sim_cycle = 82776
gpu_sim_insn = 145305289
gpu_ipc =    1755.4037
gpu_tot_sim_cycle = 82776
gpu_tot_sim_insn = 145305289
gpu_tot_ipc =    1755.4037
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 91443
gpu_stall_icnt2sh    = 255033
gpu_total_sim_rate=424869

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2660561
	L1I_total_cache_misses = 22838
	L1I_total_cache_miss_rate = 0.0086
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32384
L1D_cache:
	L1D_cache_core[0]: Access = 3264, Miss = 2613, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 9120
	L1D_cache_core[1]: Access = 3328, Miss = 2644, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 8242
	L1D_cache_core[2]: Access = 3136, Miss = 2466, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 10014
	L1D_cache_core[3]: Access = 3296, Miss = 2634, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 8702
	L1D_cache_core[4]: Access = 3360, Miss = 2697, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 7328
	L1D_cache_core[5]: Access = 3296, Miss = 2627, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 7826
	L1D_cache_core[6]: Access = 3424, Miss = 2724, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 7457
	L1D_cache_core[7]: Access = 3200, Miss = 2495, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 8981
	L1D_cache_core[8]: Access = 3328, Miss = 2635, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 8993
	L1D_cache_core[9]: Access = 3136, Miss = 2461, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 9396
	L1D_cache_core[10]: Access = 470, Miss = 444, Miss_rate = 0.945, Pending_hits = 22, Reservation_fails = 3425
	L1D_cache_core[11]: Access = 440, Miss = 428, Miss_rate = 0.973, Pending_hits = 9, Reservation_fails = 4380
	L1D_cache_core[12]: Access = 444, Miss = 427, Miss_rate = 0.962, Pending_hits = 16, Reservation_fails = 4440
	L1D_cache_core[13]: Access = 436, Miss = 419, Miss_rate = 0.961, Pending_hits = 15, Reservation_fails = 4270
	L1D_cache_core[14]: Access = 428, Miss = 412, Miss_rate = 0.963, Pending_hits = 14, Reservation_fails = 4025
	L1D_cache_core[15]: Access = 452, Miss = 422, Miss_rate = 0.934, Pending_hits = 27, Reservation_fails = 3839
	L1D_cache_core[16]: Access = 444, Miss = 426, Miss_rate = 0.959, Pending_hits = 18, Reservation_fails = 2968
	L1D_cache_core[17]: Access = 436, Miss = 417, Miss_rate = 0.956, Pending_hits = 14, Reservation_fails = 3091
	L1D_cache_core[18]: Access = 428, Miss = 406, Miss_rate = 0.949, Pending_hits = 18, Reservation_fails = 4486
	L1D_cache_core[19]: Access = 436, Miss = 417, Miss_rate = 0.956, Pending_hits = 17, Reservation_fails = 2467
	L1D_cache_core[20]: Access = 432, Miss = 403, Miss_rate = 0.933, Pending_hits = 22, Reservation_fails = 3569
	L1D_cache_core[21]: Access = 442, Miss = 427, Miss_rate = 0.966, Pending_hits = 11, Reservation_fails = 2405
	L1D_cache_core[22]: Access = 453, Miss = 430, Miss_rate = 0.949, Pending_hits = 17, Reservation_fails = 2905
	L1D_cache_core[23]: Access = 460, Miss = 442, Miss_rate = 0.961, Pending_hits = 12, Reservation_fails = 1190
	L1D_cache_core[24]: Access = 465, Miss = 447, Miss_rate = 0.961, Pending_hits = 13, Reservation_fails = 2900
	L1D_cache_core[25]: Access = 428, Miss = 415, Miss_rate = 0.970, Pending_hits = 13, Reservation_fails = 2231
	L1D_cache_core[26]: Access = 452, Miss = 442, Miss_rate = 0.978, Pending_hits = 10, Reservation_fails = 3116
	L1D_cache_core[27]: Access = 428, Miss = 411, Miss_rate = 0.960, Pending_hits = 16, Reservation_fails = 4465
	L1D_cache_core[28]: Access = 452, Miss = 436, Miss_rate = 0.965, Pending_hits = 13, Reservation_fails = 5090
	L1D_cache_core[29]: Access = 430, Miss = 389, Miss_rate = 0.905, Pending_hits = 39, Reservation_fails = 2517
	L1D_cache_core[30]: Access = 2160, Miss = 2144, Miss_rate = 0.993, Pending_hits = 13, Reservation_fails = 23051
	L1D_cache_core[31]: Access = 2648, Miss = 2648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22469
	L1D_cache_core[32]: Access = 2546, Miss = 2546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20805
	L1D_cache_core[33]: Access = 2588, Miss = 2586, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 21108
	L1D_cache_core[34]: Access = 2492, Miss = 2492, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19737
	L1D_cache_core[35]: Access = 2362, Miss = 2362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20474
	L1D_cache_core[36]: Access = 2664, Miss = 2664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21726
	L1D_cache_core[37]: Access = 2480, Miss = 2480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23300
	L1D_cache_core[38]: Access = 2528, Miss = 2528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22275
	L1D_cache_core[39]: Access = 2364, Miss = 2364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20230
	L1D_cache_core[40]: Access = 2696, Miss = 2696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22294
	L1D_cache_core[41]: Access = 2666, Miss = 2666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20383
	L1D_cache_core[42]: Access = 2472, Miss = 2470, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 20875
	L1D_cache_core[43]: Access = 2528, Miss = 2528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22120
	L1D_cache_core[44]: Access = 2636, Miss = 2636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21210
	L1D_cache_core[45]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21159
	L1D_cache_core[46]: Access = 2480, Miss = 2478, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 20485
	L1D_cache_core[47]: Access = 2684, Miss = 2684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21916
	L1D_cache_core[48]: Access = 2340, Miss = 2323, Miss_rate = 0.993, Pending_hits = 15, Reservation_fails = 21801
	L1D_cache_core[49]: Access = 2488, Miss = 2488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18543
	L1D_cache_core[50]: Access = 2476, Miss = 2476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21092
	L1D_cache_core[51]: Access = 2304, Miss = 2297, Miss_rate = 0.997, Pending_hits = 5, Reservation_fails = 20689
	L1D_cache_core[52]: Access = 2692, Miss = 2690, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 22736
	L1D_cache_core[53]: Access = 2540, Miss = 2540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22421
	L1D_cache_core[54]: Access = 2413, Miss = 2413, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19707
	L1D_cache_core[55]: Access = 2464, Miss = 2464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22734
	L1D_cache_core[56]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20128
	L1D_cache_core[57]: Access = 2242, Miss = 2236, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 18306
	L1D_cache_core[58]: Access = 2540, Miss = 2540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22079
	L1D_cache_core[59]: Access = 2572, Miss = 2572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22622
	L1D_total_cache_accesses = 116501
	L1D_total_cache_misses = 109279
	L1D_total_cache_miss_rate = 0.9380
	L1D_total_cache_pending_hits = 372
	L1D_total_cache_reservation_fails = 792313
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 189140
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0088
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 792648
	L1T_total_cache_misses = 1468
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 791180
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 75267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 640302
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 187468
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 791180
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152011
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2637723
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22838
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
3003, 3003, 3234, 3234, 3234, 3234, 2772, 2772, 3003, 3003, 2772, 2772, 2772, 2772, 2772, 2772, 
gpgpu_n_tot_thrd_icount = 166194848
gpgpu_n_tot_w_icount = 5193589
gpgpu_n_stall_shd_mem = 1547180
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 75266
gpgpu_n_mem_write_global = 40784
gpgpu_n_mem_texture = 1468
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 1153232
gpgpu_n_store_insn = 769026
gpgpu_n_shmem_insn = 9587625
gpgpu_n_tex_insn = 2921638
gpgpu_n_const_mem_insn = 458752
gpgpu_n_param_mem_insn = 5403690
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2552
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 846387
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1926018	W0_Idle:496096	W0_Scoreboard:2316539	W1:0	W2:1998	W3:5828	W4:0	W5:0	W6:0	W7:0	W8:0	W9:3667	W10:0	W11:0	W12:0	W13:3887	W14:164833	W15:0	W16:36187	W17:0	W18:13791	W19:0	W20:4683	W21:0	W22:0	W23:0	W24:614597	W25:0	W26:11815	W27:0	W28:995827	W29:517179	W30:38769	W31:0	W32:2781406
Warp Occupancy Distribution:
Stall:388386	W0_Idle:262870	W0_Scoreboard:1212258	W1:0	W2:992	W3:2898	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:11645	W17:0	W18:1269	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:209251	W29:257944	W30:0	W31:0	W32:963527
Warp Occupancy Distribution:
Stall:667440	W0_Idle:146184	W0_Scoreboard:595442	W1:0	W2:1006	W3:2930	W4:0	W5:0	W6:0	W7:0	W8:0	W9:1360	W10:0	W11:0	W12:0	W13:1614	W14:54550	W15:0	W16:16382	W17:0	W18:5342	W19:0	W20:1680	W21:0	W22:0	W23:0	W24:204399	W25:0	W26:5040	W27:0	W28:401846	W29:259235	W30:12944	W31:0	W32:933646
warp_utilization0: 0.522944
warp_utilization1: 0.437182
warp_utilization2: 0.574434
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 602128 {8:75266,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4243904 {40:8076,72:8241,136:24467,}
traffic_breakdown_coretomem[INST_ACC_R] = 25208 {8:3151,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11744 {8:1468,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10215640 {136:75115,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 325208 {8:40651,}
traffic_breakdown_memtocore[INST_ACC_R] = 427992 {136:3147,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 199648 {136:1468,}
maxmrqlatency = 890 
maxdqlatency = 0 
maxmflatency = 1891 
averagemflatency = 321 
averagemflatency_1 = 342 
averagemflatency_2= 333 
averagemflatency_3 = 297 
averagemrqlatency_1 = 23 
averagemrqlatency_2 = 53 
averagemrqlatency_3 = 47 
max_icnt2mem_latency = 1424 
max_icnt2sh_latency = 82775 
mrq_lat_table:30790 	1814 	2222 	3781 	7717 	9416 	9312 	6048 	1476 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	140 	204 	191 	50028 	52006 	13511 	1224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	56267 	19654 	13898 	14115 	8415 	6064 	2254 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15875 	54913 	5822 	43 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	10911 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	0 	62 	75 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        46        34        41        50        54        32        32        69        69        99        87       103       103        57        53 
dram[1]:        35        36        23        24        50        50        32        32        66        62        86        89        88       109        38        32 
dram[2]:        37        32        44        40        53        57        38        36        64        75        95        92        95       101        56        46 
dram[3]:        32        34        27        21        45        45        33        39        58        74        93        84       102        82        45        32 
dram[4]:        32        38        30        27        52        52        39        38        69        72        98        88       101        97        55        43 
dram[5]:        32        32        28        26        52        42        32        33        66        62        89        88        89        98        43        32 
maximum service time to same row:
dram[0]:     13153     13432      7352      6990      5685      5743     10874      9637      7927      8710      9725     10646     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      5876      6693      9555      9796      8251      7962     10336     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      6347      7669      6328      5796      9612     11072      7987      7950     10471      9764     11857     11821     10352     10399 
dram[3]:     13051     13401      6868      7432      6524      6192      9497      9507      7923      8016     11167     10325     11825     11816      9942     10303 
dram[4]:     13247     13614      7183      7099     11220      6259     11031      9657      8651      7953      9825     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      7411      6922      5764      6348      9716      9506      8856      7893     10380     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  4.572327  4.848684  4.016129  3.834171  3.927778  3.510204  4.796052  4.435583  3.589862  3.353191  3.848039  3.271186  4.185792  5.347222  4.156097  4.133005 
dram[1]:  4.067039  4.965278  3.636816  3.983957  3.994318  4.107143  4.521739  5.041958  3.589862  3.070312  3.576744  3.721951  4.264045  4.734568  4.019608  4.058537 
dram[2]:  4.355030  4.617835  3.793970  4.005319  3.827778  3.685864  4.423313  4.886667  3.392241  3.330508  3.473214  3.698565  4.097297  4.697531  3.934884  4.048077 
dram[3]:  4.282353  4.509317  3.750000  3.543689  3.469697  4.034483  4.578616  5.006757  3.356223  3.227642  3.490909  3.652381  4.816456  4.245810  3.783784  4.059406 
dram[4]:  4.553459  3.827225  3.635922  3.686275  3.542289  3.736559  4.639241  4.140450  3.351931  3.248963  3.538813  4.026178  4.867089  4.020942  4.526596  3.902778 
dram[5]:  4.233918  4.638710  3.879581  3.377273  3.829670  3.652850  5.231884  4.512346  3.583333  3.104000  3.608490  3.883838  4.734568  4.220994  4.266667  4.093137 
average row locality = 72660/18315 = 3.967240
average row locality_1 = 40081/12254 = 3.270850
average row locality_2 = 15475/2863 = 5.405169
average row locality_3 = 17104/3198 = 5.348343
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       391       386       396       398       395       386       402       400       402       404       386       382       372       374       425       424 
dram[1]:       388       383       396       399       392       386       403       400       405       405       383       380       372       374       422       423 
dram[2]:       388       390       396       398       388       394       402       406       404       404       380       384       372       372       423       424 
dram[3]:       388       384       395       395       388       391       405       404       404       404       377       381       372       373       424       424 
dram[4]:       391       383       397       397       393       390       404       404       404       402       385       379       375       373       426       424 
dram[5]:       389       382       400       399       389       390       400       405       402       402       381       379       374       372       425       426 
total reads: 37910
bank skew: 426/372 = 1.15
chip skew: 6327/6309 = 1.00
number of total write accesses:
dram[0]:       336       351       351       365       324       302       327       323       377       384       399       390       394       396       427       415 
dram[1]:       340       332       335       346       311       304       325       321       374       381       386       383       387       393       398       409 
dram[2]:       348       335       359       355       301       322       319       327       383       382       398       389       386       389       423       418 
dram[3]:       340       342       340       335       299       312       324       337       378       391       391       386       389       387       416       397 
dram[4]:       333       348       352       355       323       305       329       333       377       383       390       390       394       395       425       419 
dram[5]:       335       337       341       344       308       315       322       326       372       376       384       390       393       392       407       409 
total reads: 34786
bank skew: 427/299 = 1.43
chip skew: 5861/5725 = 1.02
average mf latency per bank:
dram[0]:        624       605       514       569       499       531       521       539       502       553       496       489       466       513       500       539
dram[1]:        592       547       537       525       536       488       524       499       530       500       503       463       472       466       553       511
dram[2]:        614       530       551       486       541       468       544       490       546       483       526       471       502       429       573       480
dram[3]:        600       546       529       509       522       487       528       498       515       509       508       463       504       440       527       523
dram[4]:        592       553       531       518       527       511       498       520       517       529       508       481       466       471       542       511
dram[5]:        594       539       523       501       550       478       516       496       530       525       511       467       475       465       552       500
maximum mf latency per bank:
dram[0]:       1523      1508      1217      1709      1304      1408      1891      1640      1485      1389      1138      1371      1267      1399      1368      1368
dram[1]:       1623      1264      1393      1584      1401      1020      1737      1463      1217      1397      1444      1545      1322      1391      1330      1191
dram[2]:       1719      1394      1492      1480      1473      1353      1379      1381      1527      1224      1324      1368      1556      1381      1440      1070
dram[3]:       1394      1391      1658      1631      1471      1223      1411      1636      1208      1365      1513      1300      1617      1233      1591      1197
dram[4]:       1298      1446      1524      1776      1456      1332      1222      1271      1375      1362      1328      1443      1351      1179      1598      1622
dram[5]:       1381      1612      1778      1327      1372      1489      1211      1385      1204      1676      1167      1288      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109263 n_nop=80717 n_act=3015 n_pre=2999 n_req=9251 n_req_1=2746 n_req_2=1939 n_req_3=4566 n_rd=12642 n_write=9890 bw_util=0.3051 bw_util_1=0.1005 bw_util_2=0.06408 bw_util_3=0.1405 blp=3.938695 blp_1= 1.653238 blp_2= 2.729196 blp_3= 1.632768
 n_activity=91933 dram_eff=0.3626 dram_eff_1=0.1195 dram_eff_2=0.07616 dram_eff_3=0.167
bk0: 782a 90131i bk1: 772a 89170i bk2: 792a 87862i bk3: 796a 86841i bk4: 786a 89151i bk5: 772a 88836i bk6: 804a 89272i bk7: 800a 88257i bk8: 804a 89450i bk9: 808a 87797i bk10: 772a 89281i bk11: 764a 88414i bk12: 744a 89090i bk13: 748a 88585i bk14: 850a 85791i bk15: 848a 85999i 
bw_dist = 0.101	0.064	0.140	0.536	0.159
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.71676
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109263 n_nop=80836 n_act=3001 n_pre=2985 n_req=9086 n_req_1=2745 n_req_2=1942 n_req_3=4399 n_rd=12622 n_write=9819 bw_util=0.3028 bw_util_1=0.1005 bw_util_2=0.06419 bw_util_3=0.1381 blp=3.950252 blp_1= 1.625054 blp_2= 2.738773 blp_3= 1.651424
 n_activity=90797 dram_eff=0.3644 dram_eff_1=0.1209 dram_eff_2=0.07725 dram_eff_3=0.1662
bk0: 776a 89502i bk1: 766a 89937i bk2: 792a 87510i bk3: 798a 86785i bk4: 784a 90374i bk5: 772a 91032i bk6: 806a 89975i bk7: 800a 90885i bk8: 810a 88490i bk9: 810a 86835i bk10: 766a 88799i bk11: 760a 88685i bk12: 744a 87294i bk13: 748a 87435i bk14: 844a 86221i bk15: 846a 85502i 
bw_dist = 0.100	0.064	0.138	0.528	0.169
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.0378
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109263 n_nop=80623 n_act=3068 n_pre=3052 n_req=9213 n_req_1=2742 n_req_2=1940 n_req_3=4531 n_rd=12644 n_write=9876 bw_util=0.3044 bw_util_1=0.1004 bw_util_2=0.0641 bw_util_3=0.1399 blp=3.931718 blp_1= 1.638984 blp_2= 2.711406 blp_3= 1.657935
 n_activity=92494 dram_eff=0.3595 dram_eff_1=0.1186 dram_eff_2=0.07572 dram_eff_3=0.1652
bk0: 776a 89587i bk1: 780a 89627i bk2: 792a 88220i bk3: 796a 87537i bk4: 776a 90552i bk5: 782a 89127i bk6: 804a 90189i bk7: 812a 89594i bk8: 808a 88577i bk9: 808a 87926i bk10: 760a 88645i bk11: 768a 87854i bk12: 744a 88173i bk13: 744a 88823i bk14: 846a 85174i bk15: 848a 85154i 
bw_dist = 0.100	0.064	0.140	0.542	0.153
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.16975
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109263 n_nop=80621 n_act=3081 n_pre=3066 n_req=9082 n_req_1=2748 n_req_2=1919 n_req_3=4415 n_rd=12614 n_write=9881 bw_util=0.3024 bw_util_1=0.1006 bw_util_2=0.06364 bw_util_3=0.1382 blp=3.914774 blp_1= 1.639078 blp_2= 2.669145 blp_3= 1.651011
 n_activity=92148 dram_eff=0.3586 dram_eff_1=0.1193 dram_eff_2=0.07547 dram_eff_3=0.1638
bk0: 776a 90193i bk1: 768a 89494i bk2: 790a 88273i bk3: 790a 87391i bk4: 776a 90335i bk5: 782a 90780i bk6: 808a 89459i bk7: 808a 89234i bk8: 808a 87962i bk9: 808a 87377i bk10: 754a 88397i bk11: 762a 88677i bk12: 744a 87766i bk13: 746a 88208i bk14: 848a 85543i bk15: 846a 85455i 
bw_dist = 0.101	0.064	0.138	0.541	0.157
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.15645
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109263 n_nop=80490 n_act=3119 n_pre=3104 n_req=9237 n_req_1=2744 n_req_2=1937 n_req_3=4556 n_rd=12650 n_write=9900 bw_util=0.3051 bw_util_1=0.1005 bw_util_2=0.06408 bw_util_3=0.1406 blp=3.963154 blp_1= 1.603109 blp_2= 2.766213 blp_3= 1.649915
 n_activity=92166 dram_eff=0.3617 dram_eff_1=0.1191 dram_eff_2=0.07597 dram_eff_3=0.1667
bk0: 782a 90451i bk1: 766a 89267i bk2: 794a 87288i bk3: 794a 87884i bk4: 784a 89316i bk5: 780a 89678i bk6: 808a 89612i bk7: 808a 88587i bk8: 808a 87954i bk9: 802a 87946i bk10: 770a 88361i bk11: 758a 88856i bk12: 750a 88668i bk13: 746a 87427i bk14: 852a 85542i bk15: 848a 84812i 
bw_dist = 0.100	0.064	0.141	0.538	0.156
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.17969
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109263 n_nop=80742 n_act=3028 n_pre=3014 n_req=9113 n_req_1=2756 n_req_2=1952 n_req_3=4405 n_rd=12626 n_write=9853 bw_util=0.3034 bw_util_1=0.1009 bw_util_2=0.06432 bw_util_3=0.1382 blp=4.030612 blp_1= 1.608064 blp_2= 2.864903 blp_3= 1.677146
 n_activity=91069 dram_eff=0.364 dram_eff_1=0.1211 dram_eff_2=0.07717 dram_eff_3=0.1658
bk0: 778a 89704i bk1: 764a 89614i bk2: 800a 87549i bk3: 798a 86951i bk4: 778a 90512i bk5: 780a 89571i bk6: 800a 90747i bk7: 810a 89138i bk8: 804a 88638i bk9: 802a 86277i bk10: 762a 88108i bk11: 758a 88084i bk12: 748a 88050i bk13: 744a 87362i bk14: 848a 85234i bk15: 852a 84553i 
bw_dist = 0.101	0.064	0.138	0.530	0.167
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.97601

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9990, Miss = 3173, Miss_rate = 0.318, Pending_hits = 1602, Reservation_fails = 649
L2_cache_bank[1]: Access = 10021, Miss = 3156, Miss_rate = 0.315, Pending_hits = 1632, Reservation_fails = 1275
L2_cache_bank[2]: Access = 10270, Miss = 3166, Miss_rate = 0.308, Pending_hits = 1476, Reservation_fails = 1287
L2_cache_bank[3]: Access = 9852, Miss = 3150, Miss_rate = 0.320, Pending_hits = 1590, Reservation_fails = 946
L2_cache_bank[4]: Access = 10454, Miss = 3156, Miss_rate = 0.302, Pending_hits = 1580, Reservation_fails = 1435
L2_cache_bank[5]: Access = 9606, Miss = 3173, Miss_rate = 0.330, Pending_hits = 1596, Reservation_fails = 1073
L2_cache_bank[6]: Access = 10286, Miss = 3155, Miss_rate = 0.307, Pending_hits = 1579, Reservation_fails = 2013
L2_cache_bank[7]: Access = 9918, Miss = 3161, Miss_rate = 0.319, Pending_hits = 1493, Reservation_fails = 914
L2_cache_bank[8]: Access = 9841, Miss = 3179, Miss_rate = 0.323, Pending_hits = 1600, Reservation_fails = 2232
L2_cache_bank[9]: Access = 10158, Miss = 3154, Miss_rate = 0.310, Pending_hits = 1595, Reservation_fails = 1227
L2_cache_bank[10]: Access = 10139, Miss = 3167, Miss_rate = 0.312, Pending_hits = 1574, Reservation_fails = 2141
L2_cache_bank[11]: Access = 10046, Miss = 3156, Miss_rate = 0.314, Pending_hits = 1565, Reservation_fails = 1416
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9990, Miss = 3173 (0.318), PendingHit = 1602 (0.16)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10021, Miss = 3156 (0.315), PendingHit = 1632 (0.163)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10270, Miss = 3166 (0.308), PendingHit = 1476 (0.144)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9852, Miss = 3150 (0.32), PendingHit = 1590 (0.161)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10454, Miss = 3156 (0.302), PendingHit = 1580 (0.151)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9606, Miss = 3173 (0.33), PendingHit = 1596 (0.166)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10286, Miss = 3155 (0.307), PendingHit = 1579 (0.154)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9918, Miss = 3161 (0.319), PendingHit = 1493 (0.151)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9841, Miss = 3179 (0.323), PendingHit = 1600 (0.163)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10158, Miss = 3154 (0.31), PendingHit = 1595 (0.157)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10139, Miss = 3167 (0.312), PendingHit = 1574 (0.155)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10046, Miss = 3156 (0.314), PendingHit = 1565 (0.156)
L2 Cache Total Miss Rate = 0.315
Stream 1: L2 Cache Miss Rate = 0.485
Stream 2: L2 Cache Miss Rate = 0.266
Stream 3: L2 Cache Miss Rate = 0.332
Stream 1: Accesses  = 39278
Stream 1: Misses  = 19063
Stream 2: Accesses  = 31061
Stream 2: Misses  = 8270
Stream 3: Accesses  = 89520
Stream 3: Misses  = 29676
Stream 1+2: Accesses  = 70339
Stream 1+2: Misses  = 27333
Stream 1+2+3: Accesses  = 159859
Stream 1+2+3: Misses  = 57009
Total Accesses  = 120581
MPKI-CORES
CORE_L2MPKI_0	1.088
CORE_L2MPKI_1	1.086
CORE_L2MPKI_2	1.088
CORE_L2MPKI_3	1.087
CORE_L2MPKI_4	1.086
CORE_L2MPKI_5	1.085
CORE_L2MPKI_6	1.089
CORE_L2MPKI_7	1.085
CORE_L2MPKI_8	1.085
CORE_L2MPKI_9	1.086
CORE_L2MPKI_10	0.097
CORE_L2MPKI_11	0.096
CORE_L2MPKI_12	0.090
CORE_L2MPKI_13	0.093
CORE_L2MPKI_14	0.090
CORE_L2MPKI_15	0.095
CORE_L2MPKI_16	0.084
CORE_L2MPKI_17	0.083
CORE_L2MPKI_18	0.085
CORE_L2MPKI_19	0.086
CORE_L2MPKI_20	0.088
CORE_L2MPKI_21	0.086
CORE_L2MPKI_22	0.088
CORE_L2MPKI_23	0.095
CORE_L2MPKI_24	0.086
CORE_L2MPKI_25	0.086
CORE_L2MPKI_26	0.084
CORE_L2MPKI_27	0.087
CORE_L2MPKI_28	0.083
CORE_L2MPKI_29	0.087
CORE_L2MPKI_30	0.234
CORE_L2MPKI_31	0.246
CORE_L2MPKI_32	0.225
CORE_L2MPKI_33	0.270
CORE_L2MPKI_34	0.272
CORE_L2MPKI_35	0.223
CORE_L2MPKI_36	0.219
CORE_L2MPKI_37	0.293
CORE_L2MPKI_38	0.174
CORE_L2MPKI_39	0.236
CORE_L2MPKI_40	0.227
CORE_L2MPKI_41	0.221
CORE_L2MPKI_42	0.246
CORE_L2MPKI_43	0.285
CORE_L2MPKI_44	0.212
CORE_L2MPKI_45	0.200
CORE_L2MPKI_46	0.192
CORE_L2MPKI_47	0.170
CORE_L2MPKI_48	0.213
CORE_L2MPKI_49	0.172
CORE_L2MPKI_50	0.234
CORE_L2MPKI_51	0.295
CORE_L2MPKI_52	0.260
CORE_L2MPKI_53	0.233
CORE_L2MPKI_54	0.241
CORE_L2MPKI_55	0.230
CORE_L2MPKI_56	0.182
CORE_L2MPKI_57	0.210
CORE_L2MPKI_58	0.216
CORE_L2MPKI_59	0.194
Avg_MPKI_Stream1= 0.588
Avg_MPKI_Stream2= 0.163
Avg_MPKI_Stream3= 0.222
MISSES-CORES
CORE_MISSES_0	1641
CORE_MISSES_1	1669
CORE_MISSES_2	1576
CORE_MISSES_3	1655
CORE_MISSES_4	1686
CORE_MISSES_5	1652
CORE_MISSES_6	1723
CORE_MISSES_7	1604
CORE_MISSES_8	1668
CORE_MISSES_9	1574
CORE_MISSES_10	281
CORE_MISSES_11	278
CORE_MISSES_12	265
CORE_MISSES_13	270
CORE_MISSES_14	260
CORE_MISSES_15	273
CORE_MISSES_16	244
CORE_MISSES_17	242
CORE_MISSES_18	249
CORE_MISSES_19	253
CORE_MISSES_20	253
CORE_MISSES_21	255
CORE_MISSES_22	261
CORE_MISSES_23	279
CORE_MISSES_24	252
CORE_MISSES_25	254
CORE_MISSES_26	245
CORE_MISSES_27	254
CORE_MISSES_28	241
CORE_MISSES_29	251
CORE_MISSES_30	549
CORE_MISSES_31	585
CORE_MISSES_32	543
CORE_MISSES_33	645
CORE_MISSES_34	662
CORE_MISSES_35	539
CORE_MISSES_36	520
CORE_MISSES_37	696
CORE_MISSES_38	416
CORE_MISSES_39	570
CORE_MISSES_40	534
CORE_MISSES_41	533
CORE_MISSES_42	590
CORE_MISSES_43	680
CORE_MISSES_44	503
CORE_MISSES_45	480
CORE_MISSES_46	458
CORE_MISSES_47	403
CORE_MISSES_48	516
CORE_MISSES_49	417
CORE_MISSES_50	566
CORE_MISSES_51	699
CORE_MISSES_52	611
CORE_MISSES_53	557
CORE_MISSES_54	586
CORE_MISSES_55	549
CORE_MISSES_56	434
CORE_MISSES_57	512
CORE_MISSES_58	522
CORE_MISSES_59	463
L2_MISSES = 37946
L2_total_cache_accesses = 120581
L2_total_cache_misses = 37946
L2_total_cache_miss_rate = 0.3147
L2_total_cache_pending_hits = 18882
L2_total_cache_reservation_fails = 16608
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3250
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1201
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 163
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 104
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2761
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23623
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 661
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2788
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 252
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9722
L2_cache_data_port_util = 0.289
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=439511
icnt_total_pkts_simt_to_mem=243165
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     182.8912
gpu_ipc_2 =     704.7421
gpu_ipc_3 =     867.7916
gpu_tot_sim_cycle_stream_1 = 82775
gpu_tot_sim_cycle_stream_2 = 82775
gpu_tot_sim_cycle_stream_3 = 82775
gpu_sim_insn_1 = 15138816
gpu_sim_insn_2 = 58335023
gpu_sim_insn_3 = 71831450
gpu_sim_cycle = 82776
gpu_sim_insn = 145305289
gpu_ipc =    1755.4037
gpu_tot_sim_cycle = 82776
gpu_tot_sim_insn = 145305289
gpu_tot_ipc =    1755.4037
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 91443
gpu_stall_icnt2sh    = 255033
gpu_total_sim_rate=424869

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2660561
	L1I_total_cache_misses = 22838
	L1I_total_cache_miss_rate = 0.0086
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32384
L1D_cache:
	L1D_cache_core[0]: Access = 3264, Miss = 2613, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 9120
	L1D_cache_core[1]: Access = 3328, Miss = 2644, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 8242
	L1D_cache_core[2]: Access = 3136, Miss = 2466, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 10014
	L1D_cache_core[3]: Access = 3296, Miss = 2634, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 8702
	L1D_cache_core[4]: Access = 3360, Miss = 2697, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 7328
	L1D_cache_core[5]: Access = 3296, Miss = 2627, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 7826
	L1D_cache_core[6]: Access = 3424, Miss = 2724, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 7457
	L1D_cache_core[7]: Access = 3200, Miss = 2495, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 8981
	L1D_cache_core[8]: Access = 3328, Miss = 2635, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 8993
	L1D_cache_core[9]: Access = 3136, Miss = 2461, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 9396
	L1D_cache_core[10]: Access = 470, Miss = 444, Miss_rate = 0.945, Pending_hits = 22, Reservation_fails = 3425
	L1D_cache_core[11]: Access = 440, Miss = 428, Miss_rate = 0.973, Pending_hits = 9, Reservation_fails = 4380
	L1D_cache_core[12]: Access = 444, Miss = 427, Miss_rate = 0.962, Pending_hits = 16, Reservation_fails = 4440
	L1D_cache_core[13]: Access = 436, Miss = 419, Miss_rate = 0.961, Pending_hits = 15, Reservation_fails = 4270
	L1D_cache_core[14]: Access = 428, Miss = 412, Miss_rate = 0.963, Pending_hits = 14, Reservation_fails = 4025
	L1D_cache_core[15]: Access = 452, Miss = 422, Miss_rate = 0.934, Pending_hits = 27, Reservation_fails = 3839
	L1D_cache_core[16]: Access = 444, Miss = 426, Miss_rate = 0.959, Pending_hits = 18, Reservation_fails = 2968
	L1D_cache_core[17]: Access = 436, Miss = 417, Miss_rate = 0.956, Pending_hits = 14, Reservation_fails = 3091
	L1D_cache_core[18]: Access = 428, Miss = 406, Miss_rate = 0.949, Pending_hits = 18, Reservation_fails = 4486
	L1D_cache_core[19]: Access = 436, Miss = 417, Miss_rate = 0.956, Pending_hits = 17, Reservation_fails = 2467
	L1D_cache_core[20]: Access = 432, Miss = 403, Miss_rate = 0.933, Pending_hits = 22, Reservation_fails = 3569
	L1D_cache_core[21]: Access = 442, Miss = 427, Miss_rate = 0.966, Pending_hits = 11, Reservation_fails = 2405
	L1D_cache_core[22]: Access = 453, Miss = 430, Miss_rate = 0.949, Pending_hits = 17, Reservation_fails = 2905
	L1D_cache_core[23]: Access = 460, Miss = 442, Miss_rate = 0.961, Pending_hits = 12, Reservation_fails = 1190
	L1D_cache_core[24]: Access = 465, Miss = 447, Miss_rate = 0.961, Pending_hits = 13, Reservation_fails = 2900
	L1D_cache_core[25]: Access = 428, Miss = 415, Miss_rate = 0.970, Pending_hits = 13, Reservation_fails = 2231
	L1D_cache_core[26]: Access = 452, Miss = 442, Miss_rate = 0.978, Pending_hits = 10, Reservation_fails = 3116
	L1D_cache_core[27]: Access = 428, Miss = 411, Miss_rate = 0.960, Pending_hits = 16, Reservation_fails = 4465
	L1D_cache_core[28]: Access = 452, Miss = 436, Miss_rate = 0.965, Pending_hits = 13, Reservation_fails = 5090
	L1D_cache_core[29]: Access = 430, Miss = 389, Miss_rate = 0.905, Pending_hits = 39, Reservation_fails = 2517
	L1D_cache_core[30]: Access = 2160, Miss = 2144, Miss_rate = 0.993, Pending_hits = 13, Reservation_fails = 23051
	L1D_cache_core[31]: Access = 2648, Miss = 2648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22469
	L1D_cache_core[32]: Access = 2546, Miss = 2546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20805
	L1D_cache_core[33]: Access = 2588, Miss = 2586, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 21108
	L1D_cache_core[34]: Access = 2492, Miss = 2492, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19737
	L1D_cache_core[35]: Access = 2362, Miss = 2362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20474
	L1D_cache_core[36]: Access = 2664, Miss = 2664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21726
	L1D_cache_core[37]: Access = 2480, Miss = 2480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23300
	L1D_cache_core[38]: Access = 2528, Miss = 2528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22275
	L1D_cache_core[39]: Access = 2364, Miss = 2364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20230
	L1D_cache_core[40]: Access = 2696, Miss = 2696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22294
	L1D_cache_core[41]: Access = 2666, Miss = 2666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20383
	L1D_cache_core[42]: Access = 2472, Miss = 2470, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 20875
	L1D_cache_core[43]: Access = 2528, Miss = 2528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22120
	L1D_cache_core[44]: Access = 2636, Miss = 2636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21210
	L1D_cache_core[45]: Access = 2380, Miss = 2380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21159
	L1D_cache_core[46]: Access = 2480, Miss = 2478, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 20485
	L1D_cache_core[47]: Access = 2684, Miss = 2684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21916
	L1D_cache_core[48]: Access = 2340, Miss = 2323, Miss_rate = 0.993, Pending_hits = 15, Reservation_fails = 21801
	L1D_cache_core[49]: Access = 2488, Miss = 2488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18543
	L1D_cache_core[50]: Access = 2476, Miss = 2476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21092
	L1D_cache_core[51]: Access = 2304, Miss = 2297, Miss_rate = 0.997, Pending_hits = 5, Reservation_fails = 20689
	L1D_cache_core[52]: Access = 2692, Miss = 2690, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 22736
	L1D_cache_core[53]: Access = 2540, Miss = 2540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22421
	L1D_cache_core[54]: Access = 2413, Miss = 2413, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19707
	L1D_cache_core[55]: Access = 2464, Miss = 2464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22734
	L1D_cache_core[56]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20128
	L1D_cache_core[57]: Access = 2242, Miss = 2236, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 18306
	L1D_cache_core[58]: Access = 2540, Miss = 2540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22079
	L1D_cache_core[59]: Access = 2572, Miss = 2572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22622
	L1D_total_cache_accesses = 116501
	L1D_total_cache_misses = 109279
	L1D_total_cache_miss_rate = 0.9380
	L1D_total_cache_pending_hits = 372
	L1D_total_cache_reservation_fails = 792313
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 189140
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0088
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 792648
	L1T_total_cache_misses = 1468
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 791180
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 75267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 640302
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 187468
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 791180
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152011
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2637723
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22838
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
3003, 3003, 3234, 3234, 3234, 3234, 2772, 2772, 3003, 3003, 2772, 2772, 2772, 2772, 2772, 2772, 
gpgpu_n_tot_thrd_icount = 166194848
gpgpu_n_tot_w_icount = 5193589
gpgpu_n_stall_shd_mem = 1547180
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 75266
gpgpu_n_mem_write_global = 40784
gpgpu_n_mem_texture = 1468
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 1153232
gpgpu_n_store_insn = 769026
gpgpu_n_shmem_insn = 9587625
gpgpu_n_tex_insn = 2921638
gpgpu_n_const_mem_insn = 458752
gpgpu_n_param_mem_insn = 5403690
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2552
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 846387
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1926018	W0_Idle:496096	W0_Scoreboard:2316539	W1:0	W2:1998	W3:5828	W4:0	W5:0	W6:0	W7:0	W8:0	W9:3667	W10:0	W11:0	W12:0	W13:3887	W14:164833	W15:0	W16:36187	W17:0	W18:13791	W19:0	W20:4683	W21:0	W22:0	W23:0	W24:614597	W25:0	W26:11815	W27:0	W28:995827	W29:517179	W30:38769	W31:0	W32:2781406
Warp Occupancy Distribution:
Stall:388386	W0_Idle:262870	W0_Scoreboard:1212258	W1:0	W2:992	W3:2898	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:11645	W17:0	W18:1269	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:209251	W29:257944	W30:0	W31:0	W32:963527
Warp Occupancy Distribution:
Stall:667440	W0_Idle:146184	W0_Scoreboard:595442	W1:0	W2:1006	W3:2930	W4:0	W5:0	W6:0	W7:0	W8:0	W9:1360	W10:0	W11:0	W12:0	W13:1614	W14:54550	W15:0	W16:16382	W17:0	W18:5342	W19:0	W20:1680	W21:0	W22:0	W23:0	W24:204399	W25:0	W26:5040	W27:0	W28:401846	W29:259235	W30:12944	W31:0	W32:933646
warp_utilization0: 0.522944
warp_utilization1: 0.437182
warp_utilization2: 0.574434
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 602128 {8:75266,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4243904 {40:8076,72:8241,136:24467,}
traffic_breakdown_coretomem[INST_ACC_R] = 25208 {8:3151,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 11744 {8:1468,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10215640 {136:75115,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 325208 {8:40651,}
traffic_breakdown_memtocore[INST_ACC_R] = 427992 {136:3147,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 199648 {136:1468,}
maxmrqlatency = 890 
maxdqlatency = 0 
maxmflatency = 1891 
averagemflatency = 321 
averagemflatency_1 = 342 
averagemflatency_2= 333 
averagemflatency_3 = 297 
averagemrqlatency_1 = 23 
averagemrqlatency_2 = 53 
averagemrqlatency_3 = 47 
max_icnt2mem_latency = 1424 
max_icnt2sh_latency = 82775 
mrq_lat_table:30790 	1814 	2222 	3781 	7717 	9416 	9312 	6048 	1476 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	140 	204 	191 	50028 	52006 	13511 	1224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	56267 	19654 	13898 	14115 	8415 	6064 	2254 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15875 	54913 	5822 	43 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	10911 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	0 	62 	75 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        46        34        41        50        54        32        32        69        69        99        87       103       103        57        53 
dram[1]:        35        36        23        24        50        50        32        32        66        62        86        89        88       109        38        32 
dram[2]:        37        32        44        40        53        57        38        36        64        75        95        92        95       101        56        46 
dram[3]:        32        34        27        21        45        45        33        39        58        74        93        84       102        82        45        32 
dram[4]:        32        38        30        27        52        52        39        38        69        72        98        88       101        97        55        43 
dram[5]:        32        32        28        26        52        42        32        33        66        62        89        88        89        98        43        32 
maximum service time to same row:
dram[0]:     13153     13432      7352      6990      5685      5743     10874      9637      7927      8710      9725     10646     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      5876      6693      9555      9796      8251      7962     10336     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      6347      7669      6328      5796      9612     11072      7987      7950     10471      9764     11857     11821     10352     10399 
dram[3]:     13051     13401      6868      7432      6524      6192      9497      9507      7923      8016     11167     10325     11825     11816      9942     10303 
dram[4]:     13247     13614      7183      7099     11220      6259     11031      9657      8651      7953      9825     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      7411      6922      5764      6348      9716      9506      8856      7893     10380     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  4.572327  4.848684  4.016129  3.834171  3.927778  3.510204  4.796052  4.435583  3.589862  3.353191  3.848039  3.271186  4.185792  5.347222  4.156097  4.133005 
dram[1]:  4.067039  4.965278  3.636816  3.983957  3.994318  4.107143  4.521739  5.041958  3.589862  3.070312  3.576744  3.721951  4.264045  4.734568  4.019608  4.058537 
dram[2]:  4.355030  4.617835  3.793970  4.005319  3.827778  3.685864  4.423313  4.886667  3.392241  3.330508  3.473214  3.698565  4.097297  4.697531  3.934884  4.048077 
dram[3]:  4.282353  4.509317  3.750000  3.543689  3.469697  4.034483  4.578616  5.006757  3.356223  3.227642  3.490909  3.652381  4.816456  4.245810  3.783784  4.059406 
dram[4]:  4.553459  3.827225  3.635922  3.686275  3.542289  3.736559  4.639241  4.140450  3.351931  3.248963  3.538813  4.026178  4.867089  4.020942  4.526596  3.902778 
dram[5]:  4.233918  4.638710  3.879581  3.377273  3.829670  3.652850  5.231884  4.512346  3.583333  3.104000  3.608490  3.883838  4.734568  4.220994  4.266667  4.093137 
average row locality = 72660/18315 = 3.967240
average row locality_1 = 40081/12254 = 3.270850
average row locality_2 = 15475/2863 = 5.405169
average row locality_3 = 17104/3198 = 5.348343
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       391       386       396       398       395       386       402       400       402       404       386       382       372       374       425       424 
dram[1]:       388       383       396       399       392       386       403       400       405       405       383       380       372       374       422       423 
dram[2]:       388       390       396       398       388       394       402       406       404       404       380       384       372       372       423       424 
dram[3]:       388       384       395       395       388       391       405       404       404       404       377       381       372       373       424       424 
dram[4]:       391       383       397       397       393       390       404       404       404       402       385       379       375       373       426       424 
dram[5]:       389       382       400       399       389       390       400       405       402       402       381       379       374       372       425       426 
total reads: 37910
bank skew: 426/372 = 1.15
chip skew: 6327/6309 = 1.00
number of total write accesses:
dram[0]:       336       351       351       365       324       302       327       323       377       384       399       390       394       396       427       415 
dram[1]:       340       332       335       346       311       304       325       321       374       381       386       383       387       393       398       409 
dram[2]:       348       335       359       355       301       322       319       327       383       382       398       389       386       389       423       418 
dram[3]:       340       342       340       335       299       312       324       337       378       391       391       386       389       387       416       397 
dram[4]:       333       348       352       355       323       305       329       333       377       383       390       390       394       395       425       419 
dram[5]:       335       337       341       344       308       315       322       326       372       376       384       390       393       392       407       409 
total reads: 34786
bank skew: 427/299 = 1.43
chip skew: 5861/5725 = 1.02
average mf latency per bank:
dram[0]:        624       605       514       569       499       531       521       539       502       553       496       489       466       513       500       539
dram[1]:        592       547       537       525       536       488       524       499       530       500       503       463       472       466       553       511
dram[2]:        614       530       551       486       541       468       544       490       546       483       526       471       502       429       573       480
dram[3]:        600       546       529       509       522       487       528       498       515       509       508       463       504       440       527       523
dram[4]:        592       553       531       518       527       511       498       520       517       529       508       481       466       471       542       511
dram[5]:        594       539       523       501       550       478       516       496       530       525       511       467       475       465       552       500
maximum mf latency per bank:
dram[0]:       1523      1508      1217      1709      1304      1408      1891      1640      1485      1389      1138      1371      1267      1399      1368      1368
dram[1]:       1623      1264      1393      1584      1401      1020      1737      1463      1217      1397      1444      1545      1322      1391      1330      1191
dram[2]:       1719      1394      1492      1480      1473      1353      1379      1381      1527      1224      1324      1368      1556      1381      1440      1070
dram[3]:       1394      1391      1658      1631      1471      1223      1411      1636      1208      1365      1513      1300      1617      1233      1591      1197
dram[4]:       1298      1446      1524      1776      1456      1332      1222      1271      1375      1362      1328      1443      1351      1179      1598      1622
dram[5]:       1381      1612      1778      1327      1372      1489      1211      1385      1204      1676      1167      1288      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109263 n_nop=80717 n_act=3015 n_pre=2999 n_req=9251 n_req_1=2746 n_req_2=1939 n_req_3=4566 n_rd=12642 n_write=9890 bw_util=0.3051 bw_util_1=0.1005 bw_util_2=0.06408 bw_util_3=0.1405 blp=3.938695 blp_1= 1.653238 blp_2= 2.729196 blp_3= 1.632768
 n_activity=91933 dram_eff=0.3626 dram_eff_1=0.1195 dram_eff_2=0.07616 dram_eff_3=0.167
bk0: 782a 90131i bk1: 772a 89170i bk2: 792a 87862i bk3: 796a 86841i bk4: 786a 89151i bk5: 772a 88836i bk6: 804a 89272i bk7: 800a 88257i bk8: 804a 89450i bk9: 808a 87797i bk10: 772a 89281i bk11: 764a 88414i bk12: 744a 89090i bk13: 748a 88585i bk14: 850a 85791i bk15: 848a 85999i 
bw_dist = 0.101	0.064	0.140	0.536	0.159
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.71676
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109263 n_nop=80836 n_act=3001 n_pre=2985 n_req=9086 n_req_1=2745 n_req_2=1942 n_req_3=4399 n_rd=12622 n_write=9819 bw_util=0.3028 bw_util_1=0.1005 bw_util_2=0.06419 bw_util_3=0.1381 blp=3.950252 blp_1= 1.625054 blp_2= 2.738773 blp_3= 1.651424
 n_activity=90797 dram_eff=0.3644 dram_eff_1=0.1209 dram_eff_2=0.07725 dram_eff_3=0.1662
bk0: 776a 89502i bk1: 766a 89937i bk2: 792a 87510i bk3: 798a 86785i bk4: 784a 90374i bk5: 772a 91032i bk6: 806a 89975i bk7: 800a 90885i bk8: 810a 88490i bk9: 810a 86835i bk10: 766a 88799i bk11: 760a 88685i bk12: 744a 87294i bk13: 748a 87435i bk14: 844a 86221i bk15: 846a 85502i 
bw_dist = 0.100	0.064	0.138	0.528	0.169
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.0378
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109263 n_nop=80623 n_act=3068 n_pre=3052 n_req=9213 n_req_1=2742 n_req_2=1940 n_req_3=4531 n_rd=12644 n_write=9876 bw_util=0.3044 bw_util_1=0.1004 bw_util_2=0.0641 bw_util_3=0.1399 blp=3.931718 blp_1= 1.638984 blp_2= 2.711406 blp_3= 1.657935
 n_activity=92494 dram_eff=0.3595 dram_eff_1=0.1186 dram_eff_2=0.07572 dram_eff_3=0.1652
bk0: 776a 89587i bk1: 780a 89627i bk2: 792a 88220i bk3: 796a 87537i bk4: 776a 90552i bk5: 782a 89127i bk6: 804a 90189i bk7: 812a 89594i bk8: 808a 88577i bk9: 808a 87926i bk10: 760a 88645i bk11: 768a 87854i bk12: 744a 88173i bk13: 744a 88823i bk14: 846a 85174i bk15: 848a 85154i 
bw_dist = 0.100	0.064	0.140	0.542	0.153
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.16975
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109263 n_nop=80621 n_act=3081 n_pre=3066 n_req=9082 n_req_1=2748 n_req_2=1919 n_req_3=4415 n_rd=12614 n_write=9881 bw_util=0.3024 bw_util_1=0.1006 bw_util_2=0.06364 bw_util_3=0.1382 blp=3.914774 blp_1= 1.639078 blp_2= 2.669145 blp_3= 1.651011
 n_activity=92148 dram_eff=0.3586 dram_eff_1=0.1193 dram_eff_2=0.07547 dram_eff_3=0.1638
bk0: 776a 90193i bk1: 768a 89494i bk2: 790a 88273i bk3: 790a 87391i bk4: 776a 90335i bk5: 782a 90780i bk6: 808a 89459i bk7: 808a 89234i bk8: 808a 87962i bk9: 808a 87377i bk10: 754a 88397i bk11: 762a 88677i bk12: 744a 87766i bk13: 746a 88208i bk14: 848a 85543i bk15: 846a 85455i 
bw_dist = 0.101	0.064	0.138	0.541	0.157
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.15645
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109263 n_nop=80490 n_act=3119 n_pre=3104 n_req=9237 n_req_1=2744 n_req_2=1937 n_req_3=4556 n_rd=12650 n_write=9900 bw_util=0.3051 bw_util_1=0.1005 bw_util_2=0.06408 bw_util_3=0.1406 blp=3.963154 blp_1= 1.603109 blp_2= 2.766213 blp_3= 1.649915
 n_activity=92166 dram_eff=0.3617 dram_eff_1=0.1191 dram_eff_2=0.07597 dram_eff_3=0.1667
bk0: 782a 90451i bk1: 766a 89267i bk2: 794a 87288i bk3: 794a 87884i bk4: 784a 89316i bk5: 780a 89678i bk6: 808a 89612i bk7: 808a 88587i bk8: 808a 87954i bk9: 802a 87946i bk10: 770a 88361i bk11: 758a 88856i bk12: 750a 88668i bk13: 746a 87427i bk14: 852a 85542i bk15: 848a 84812i 
bw_dist = 0.100	0.064	0.141	0.538	0.156
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.17969
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109263 n_nop=80742 n_act=3028 n_pre=3014 n_req=9113 n_req_1=2756 n_req_2=1952 n_req_3=4405 n_rd=12626 n_write=9853 bw_util=0.3034 bw_util_1=0.1009 bw_util_2=0.06432 bw_util_3=0.1382 blp=4.030612 blp_1= 1.608064 blp_2= 2.864903 blp_3= 1.677146
 n_activity=91069 dram_eff=0.364 dram_eff_1=0.1211 dram_eff_2=0.07717 dram_eff_3=0.1658
bk0: 778a 89704i bk1: 764a 89614i bk2: 800a 87549i bk3: 798a 86951i bk4: 778a 90512i bk5: 780a 89571i bk6: 800a 90747i bk7: 810a 89138i bk8: 804a 88638i bk9: 802a 86277i bk10: 762a 88108i bk11: 758a 88084i bk12: 748a 88050i bk13: 744a 87362i bk14: 848a 85234i bk15: 852a 84553i 
bw_dist = 0.101	0.064	0.138	0.530	0.167
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.97601

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9990, Miss = 3173, Miss_rate = 0.318, Pending_hits = 1602, Reservation_fails = 649
L2_cache_bank[1]: Access = 10021, Miss = 3156, Miss_rate = 0.315, Pending_hits = 1632, Reservation_fails = 1275
L2_cache_bank[2]: Access = 10270, Miss = 3166, Miss_rate = 0.308, Pending_hits = 1476, Reservation_fails = 1287
L2_cache_bank[3]: Access = 9852, Miss = 3150, Miss_rate = 0.320, Pending_hits = 1590, Reservation_fails = 946
L2_cache_bank[4]: Access = 10454, Miss = 3156, Miss_rate = 0.302, Pending_hits = 1580, Reservation_fails = 1435
L2_cache_bank[5]: Access = 9606, Miss = 3173, Miss_rate = 0.330, Pending_hits = 1596, Reservation_fails = 1073
L2_cache_bank[6]: Access = 10286, Miss = 3155, Miss_rate = 0.307, Pending_hits = 1579, Reservation_fails = 2013
L2_cache_bank[7]: Access = 9918, Miss = 3161, Miss_rate = 0.319, Pending_hits = 1493, Reservation_fails = 914
L2_cache_bank[8]: Access = 9841, Miss = 3179, Miss_rate = 0.323, Pending_hits = 1600, Reservation_fails = 2232
L2_cache_bank[9]: Access = 10158, Miss = 3154, Miss_rate = 0.310, Pending_hits = 1595, Reservation_fails = 1227
L2_cache_bank[10]: Access = 10139, Miss = 3167, Miss_rate = 0.312, Pending_hits = 1574, Reservation_fails = 2141
L2_cache_bank[11]: Access = 10046, Miss = 3156, Miss_rate = 0.314, Pending_hits = 1565, Reservation_fails = 1416
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9990, Miss = 3173 (0.318), PendingHit = 1602 (0.16)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10021, Miss = 3156 (0.315), PendingHit = 1632 (0.163)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10270, Miss = 3166 (0.308), PendingHit = 1476 (0.144)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9852, Miss = 3150 (0.32), PendingHit = 1590 (0.161)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10454, Miss = 3156 (0.302), PendingHit = 1580 (0.151)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9606, Miss = 3173 (0.33), PendingHit = 1596 (0.166)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10286, Miss = 3155 (0.307), PendingHit = 1579 (0.154)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9918, Miss = 3161 (0.319), PendingHit = 1493 (0.151)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9841, Miss = 3179 (0.323), PendingHit = 1600 (0.163)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10158, Miss = 3154 (0.31), PendingHit = 1595 (0.157)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10139, Miss = 3167 (0.312), PendingHit = 1574 (0.155)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 10046, Miss = 3156 (0.314), PendingHit = 1565 (0.156)
L2 Cache Total Miss Rate = 0.315
Stream 1: L2 Cache Miss Rate = 0.485
Stream 2: L2 Cache Miss Rate = 0.266
Stream 3: L2 Cache Miss Rate = 0.332
Stream 1: Accesses  = 39278
Stream 1: Misses  = 19063
Stream 2: Accesses  = 31061
Stream 2: Misses  = 8270
Stream 3: Accesses  = 89520
Stream 3: Misses  = 29676
Stream 1+2: Accesses  = 70339
Stream 1+2: Misses  = 27333
Stream 1+2+3: Accesses  = 159859
Stream 1+2+3: Misses  = 57009
Total Accesses  = 120581
MPKI-CORES
CORE_L2MPKI_0	1.088
CORE_L2MPKI_1	1.086
CORE_L2MPKI_2	1.088
CORE_L2MPKI_3	1.087
CORE_L2MPKI_4	1.086
CORE_L2MPKI_5	1.085
CORE_L2MPKI_6	1.089
CORE_L2MPKI_7	1.085
CORE_L2MPKI_8	1.085
CORE_L2MPKI_9	1.086
CORE_L2MPKI_10	0.097
CORE_L2MPKI_11	0.096
CORE_L2MPKI_12	0.090
CORE_L2MPKI_13	0.093
CORE_L2MPKI_14	0.090
CORE_L2MPKI_15	0.095
CORE_L2MPKI_16	0.084
CORE_L2MPKI_17	0.083
CORE_L2MPKI_18	0.085
CORE_L2MPKI_19	0.086
CORE_L2MPKI_20	0.088
CORE_L2MPKI_21	0.086
CORE_L2MPKI_22	0.088
CORE_L2MPKI_23	0.095
CORE_L2MPKI_24	0.086
CORE_L2MPKI_25	0.086
CORE_L2MPKI_26	0.084
CORE_L2MPKI_27	0.087
CORE_L2MPKI_28	0.083
CORE_L2MPKI_29	0.087
CORE_L2MPKI_30	0.234
CORE_L2MPKI_31	0.246
CORE_L2MPKI_32	0.225
CORE_L2MPKI_33	0.270
CORE_L2MPKI_34	0.272
CORE_L2MPKI_35	0.223
CORE_L2MPKI_36	0.219
CORE_L2MPKI_37	0.293
CORE_L2MPKI_38	0.174
CORE_L2MPKI_39	0.236
CORE_L2MPKI_40	0.227
CORE_L2MPKI_41	0.221
CORE_L2MPKI_42	0.246
CORE_L2MPKI_43	0.285
CORE_L2MPKI_44	0.212
CORE_L2MPKI_45	0.200
CORE_L2MPKI_46	0.192
CORE_L2MPKI_47	0.170
CORE_L2MPKI_48	0.213
CORE_L2MPKI_49	0.172
CORE_L2MPKI_50	0.234
CORE_L2MPKI_51	0.295
CORE_L2MPKI_52	0.260
CORE_L2MPKI_53	0.233
CORE_L2MPKI_54	0.241
CORE_L2MPKI_55	0.230
CORE_L2MPKI_56	0.182
CORE_L2MPKI_57	0.210
CORE_L2MPKI_58	0.216
CORE_L2MPKI_59	0.194
Avg_MPKI_Stream1= 0.588
Avg_MPKI_Stream2= 0.163
Avg_MPKI_Stream3= 0.222
MISSES-CORES
CORE_MISSES_0	1641
CORE_MISSES_1	1669
CORE_MISSES_2	1576
CORE_MISSES_3	1655
CORE_MISSES_4	1686
CORE_MISSES_5	1652
CORE_MISSES_6	1723
CORE_MISSES_7	1604
CORE_MISSES_8	1668
CORE_MISSES_9	1574
CORE_MISSES_10	281
CORE_MISSES_11	278
CORE_MISSES_12	265
CORE_MISSES_13	270
CORE_MISSES_14	260
CORE_MISSES_15	273
CORE_MISSES_16	244
CORE_MISSES_17	242
CORE_MISSES_18	249
CORE_MISSES_19	253
CORE_MISSES_20	253
CORE_MISSES_21	255
CORE_MISSES_22	261
CORE_MISSES_23	279
CORE_MISSES_24	252
CORE_MISSES_25	254
CORE_MISSES_26	245
CORE_MISSES_27	254
CORE_MISSES_28	241
CORE_MISSES_29	251
CORE_MISSES_30	549
CORE_MISSES_31	585
CORE_MISSES_32	543
CORE_MISSES_33	645
CORE_MISSES_34	662
CORE_MISSES_35	539
CORE_MISSES_36	520
CORE_MISSES_37	696
CORE_MISSES_38	416
CORE_MISSES_39	570
CORE_MISSES_40	534
CORE_MISSES_41	533
CORE_MISSES_42	590
CORE_MISSES_43	680
CORE_MISSES_44	503
CORE_MISSES_45	480
CORE_MISSES_46	458
CORE_MISSES_47	403
CORE_MISSES_48	516
CORE_MISSES_49	417
CORE_MISSES_50	566
CORE_MISSES_51	699
CORE_MISSES_52	611
CORE_MISSES_53	557
CORE_MISSES_54	586
CORE_MISSES_55	549
CORE_MISSES_56	434
CORE_MISSES_57	512
CORE_MISSES_58	522
CORE_MISSES_59	463
L2_MISSES = 37946
L2_total_cache_accesses = 120581
L2_total_cache_misses = 37946
L2_total_cache_miss_rate = 0.3147
L2_total_cache_pending_hits = 18882
L2_total_cache_reservation_fails = 16608
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3250
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1201
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 163
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 104
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2761
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23623
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 661
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2788
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 252
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9722
L2_cache_data_port_util = 0.289
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=439511
icnt_total_pkts_simt_to_mem=243165
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     184.9159
gpu_ipc_2 =     715.3937
gpu_ipc_3 =     886.2234
gpu_tot_sim_cycle_stream_1 = 122803
gpu_tot_sim_cycle_stream_2 = 122803
gpu_tot_sim_cycle_stream_3 = 122803
gpu_sim_insn_1 = 22708224
gpu_sim_insn_2 = 87852499
gpu_sim_insn_3 = 108830890
gpu_sim_cycle = 122804
gpu_sim_insn = 219391613
gpu_ipc =    1786.5184
gpu_tot_sim_cycle = 122804
gpu_tot_sim_insn = 219391613
gpu_tot_ipc =    1786.5184
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 135523
gpu_stall_icnt2sh    = 367854
gpu_total_sim_rate=426003

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4013799
	L1I_total_cache_misses = 28295
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 48398
L1D_cache:
	L1D_cache_core[0]: Access = 4896, Miss = 3932, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 12495
	L1D_cache_core[1]: Access = 4960, Miss = 3957, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 12015
	L1D_cache_core[2]: Access = 4800, Miss = 3807, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 13861
	L1D_cache_core[3]: Access = 4864, Miss = 3881, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 12764
	L1D_cache_core[4]: Access = 5024, Miss = 4029, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10099
	L1D_cache_core[5]: Access = 4928, Miss = 3958, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 10835
	L1D_cache_core[6]: Access = 5024, Miss = 3996, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 9742
	L1D_cache_core[7]: Access = 4928, Miss = 3875, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 11302
	L1D_cache_core[8]: Access = 4960, Miss = 3942, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 11482
	L1D_cache_core[9]: Access = 4768, Miss = 3777, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 11347
	L1D_cache_core[10]: Access = 678, Miss = 647, Miss_rate = 0.954, Pending_hits = 25, Reservation_fails = 4902
	L1D_cache_core[11]: Access = 668, Miss = 653, Miss_rate = 0.978, Pending_hits = 12, Reservation_fails = 6392
	L1D_cache_core[12]: Access = 684, Miss = 660, Miss_rate = 0.965, Pending_hits = 22, Reservation_fails = 6065
	L1D_cache_core[13]: Access = 668, Miss = 646, Miss_rate = 0.967, Pending_hits = 20, Reservation_fails = 6990
	L1D_cache_core[14]: Access = 668, Miss = 642, Miss_rate = 0.961, Pending_hits = 22, Reservation_fails = 6436
	L1D_cache_core[15]: Access = 684, Miss = 642, Miss_rate = 0.939, Pending_hits = 36, Reservation_fails = 5729
	L1D_cache_core[16]: Access = 684, Miss = 658, Miss_rate = 0.962, Pending_hits = 24, Reservation_fails = 4966
	L1D_cache_core[17]: Access = 676, Miss = 653, Miss_rate = 0.966, Pending_hits = 15, Reservation_fails = 4540
	L1D_cache_core[18]: Access = 668, Miss = 641, Miss_rate = 0.960, Pending_hits = 21, Reservation_fails = 6494
	L1D_cache_core[19]: Access = 686, Miss = 662, Miss_rate = 0.965, Pending_hits = 22, Reservation_fails = 3689
	L1D_cache_core[20]: Access = 694, Miss = 656, Miss_rate = 0.945, Pending_hits = 24, Reservation_fails = 4405
	L1D_cache_core[21]: Access = 690, Miss = 668, Miss_rate = 0.968, Pending_hits = 15, Reservation_fails = 3101
	L1D_cache_core[22]: Access = 691, Miss = 658, Miss_rate = 0.952, Pending_hits = 26, Reservation_fails = 5374
	L1D_cache_core[23]: Access = 694, Miss = 670, Miss_rate = 0.965, Pending_hits = 18, Reservation_fails = 1386
	L1D_cache_core[24]: Access = 686, Miss = 662, Miss_rate = 0.965, Pending_hits = 19, Reservation_fails = 4765
	L1D_cache_core[25]: Access = 652, Miss = 626, Miss_rate = 0.960, Pending_hits = 22, Reservation_fails = 4821
	L1D_cache_core[26]: Access = 698, Miss = 685, Miss_rate = 0.981, Pending_hits = 12, Reservation_fails = 4825
	L1D_cache_core[27]: Access = 678, Miss = 656, Miss_rate = 0.968, Pending_hits = 20, Reservation_fails = 5098
	L1D_cache_core[28]: Access = 684, Miss = 660, Miss_rate = 0.965, Pending_hits = 20, Reservation_fails = 6697
	L1D_cache_core[29]: Access = 694, Miss = 648, Miss_rate = 0.934, Pending_hits = 42, Reservation_fails = 4254
	L1D_cache_core[30]: Access = 3408, Miss = 3392, Miss_rate = 0.995, Pending_hits = 13, Reservation_fails = 32837
	L1D_cache_core[31]: Access = 3800, Miss = 3800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30830
	L1D_cache_core[32]: Access = 3924, Miss = 3924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28589
	L1D_cache_core[33]: Access = 3780, Miss = 3776, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 31165
	L1D_cache_core[34]: Access = 3672, Miss = 3672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29896
	L1D_cache_core[35]: Access = 3568, Miss = 3568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30694
	L1D_cache_core[36]: Access = 3832, Miss = 3830, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 31257
	L1D_cache_core[37]: Access = 3768, Miss = 3768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32508
	L1D_cache_core[38]: Access = 3756, Miss = 3756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31228
	L1D_cache_core[39]: Access = 3664, Miss = 3664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29484
	L1D_cache_core[40]: Access = 3888, Miss = 3888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30641
	L1D_cache_core[41]: Access = 3728, Miss = 3728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29515
	L1D_cache_core[42]: Access = 3670, Miss = 3664, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 30670
	L1D_cache_core[43]: Access = 3788, Miss = 3788, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31551
	L1D_cache_core[44]: Access = 3884, Miss = 3884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30774
	L1D_cache_core[45]: Access = 3740, Miss = 3740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30117
	L1D_cache_core[46]: Access = 3700, Miss = 3698, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 30103
	L1D_cache_core[47]: Access = 3896, Miss = 3896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31601
	L1D_cache_core[48]: Access = 3556, Miss = 3539, Miss_rate = 0.995, Pending_hits = 15, Reservation_fails = 30434
	L1D_cache_core[49]: Access = 3772, Miss = 3772, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27791
	L1D_cache_core[50]: Access = 3576, Miss = 3576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29915
	L1D_cache_core[51]: Access = 3588, Miss = 3581, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 29420
	L1D_cache_core[52]: Access = 3920, Miss = 3918, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 31845
	L1D_cache_core[53]: Access = 3808, Miss = 3808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31585
	L1D_cache_core[54]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30183
	L1D_cache_core[55]: Access = 3720, Miss = 3720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32539
	L1D_cache_core[56]: Access = 3784, Miss = 3784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29406
	L1D_cache_core[57]: Access = 3560, Miss = 3554, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 28733
	L1D_cache_core[58]: Access = 3876, Miss = 3872, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 30989
	L1D_cache_core[59]: Access = 3896, Miss = 3896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31745
	L1D_total_cache_accesses = 174883
	L1D_total_cache_misses = 164287
	L1D_total_cache_miss_rate = 0.9394
	L1D_total_cache_pending_hits = 473
	L1D_total_cache_reservation_fails = 1134916
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 284150
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1260699
	L1T_total_cache_misses = 1884
	L1T_total_cache_miss_rate = 0.0015
	L1T_total_cache_pending_hits = 1258815
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 112062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 925249
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 282478
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1258815
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 52225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 209667
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3985504
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28295
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 48398
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
4620, 4620, 4851, 4851, 4620, 4620, 4389, 4389, 4389, 4389, 4158, 4158, 4158, 4158, 4158, 4158, 
gpgpu_n_tot_thrd_icount = 251109888
gpgpu_n_tot_w_icount = 7847184
gpgpu_n_stall_shd_mem = 2338193
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 112062
gpgpu_n_mem_write_global = 62223
gpgpu_n_mem_texture = 1884
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 1720848
gpgpu_n_store_insn = 1164566
gpgpu_n_shmem_insn = 14495017
gpgpu_n_tex_insn = 4416609
gpgpu_n_const_mem_insn = 688128
gpgpu_n_param_mem_insn = 8115880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4037
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1216053
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2812127	W0_Idle:601104	W0_Scoreboard:3475254	W1:0	W2:3034	W3:8780	W4:0	W5:0	W6:0	W7:0	W8:0	W9:5646	W10:0	W11:0	W12:0	W13:5890	W14:251381	W15:0	W16:51673	W17:0	W18:21159	W19:0	W20:7140	W21:0	W22:0	W23:0	W24:944097	W25:0	W26:17932	W27:0	W28:1511830	W29:774974	W30:58822	W31:0	W32:4185637
Warp Occupancy Distribution:
Stall:568090	W0_Idle:346019	W0_Scoreboard:1823614	W1:0	W2:1508	W3:4370	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:15902	W17:0	W18:1989	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:317608	W29:386070	W30:0	W31:0	W32:1446990
Warp Occupancy Distribution:
Stall:981462	W0_Idle:159271	W0_Scoreboard:897790	W1:0	W2:1526	W3:4410	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2176	W10:0	W11:0	W12:0	W13:2174	W14:83202	W15:0	W16:23291	W17:0	W18:8562	W19:0	W20:2688	W21:0	W22:0	W23:0	W24:313586	W25:0	W26:6720	W27:0	W28:610133	W29:388904	W30:19575	W31:0	W32:1406690
warp_utilization0: 0.532556
warp_utilization1: 0.442664
warp_utilization2: 0.585005
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 896496 {8:112062,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6463256 {40:12467,72:12535,136:37221,}
traffic_breakdown_coretomem[INST_ACC_R] = 37984 {8:4748,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 15072 {8:1884,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15240296 {136:112061,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 497448 {8:62181,}
traffic_breakdown_memtocore[INST_ACC_R] = 644776 {136:4741,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 256224 {136:1884,}
maxmrqlatency = 890 
maxdqlatency = 0 
maxmflatency = 1899 
averagemflatency = 317 
averagemflatency_1 = 342 
averagemflatency_2= 330 
averagemflatency_3 = 291 
averagemrqlatency_1 = 25 
averagemrqlatency_2 = 52 
averagemrqlatency_3 = 47 
max_icnt2mem_latency = 1449 
max_icnt2sh_latency = 122803 
mrq_lat_table:45590 	2719 	3301 	5896 	12429 	15149 	14588 	9315 	2242 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	252 	342 	297 	76371 	77993 	18820 	2121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85365 	30739 	21009 	20561 	11884 	8202 	3121 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	24360 	81453 	8157 	45 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	32441 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	0 	97 	110 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        46        34        41       110        54        43        40        69        69        99        87       103       103        57        53 
dram[1]:        35        36        27        55        50        50        56        42        66        62        86        89        88       109        38        32 
dram[2]:        37        32        44        40        53        69        38        62        64        75        95        92        95       101        56        46 
dram[3]:        32        34        27        52        45        74        42        45        58        74        93        84       102        82        45        32 
dram[4]:        32        38        30        35        57        60        46        53        69        72        98        88       101        97        55        43 
dram[5]:        32        32        28        32        52        44        34        49        66        62        89        88        89        98        43        32 
maximum service time to same row:
dram[0]:     13153     13432      7352      6990      7141      7029     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      5876      6693      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      6347      7669      6328      6005      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      6868      7432      6524      6321      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      7183      7099     11220      6259     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      7411      6922      5764      6348      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  4.196429  4.578544  3.539432  3.363363  3.606061  3.090379  3.989511  3.964912  3.635514  3.354467  3.604790  3.260163  3.828571  4.047297  3.927215  3.801857 
dram[1]:  4.003390  4.139785  3.398176  3.275964  3.437700  3.444444  3.937500  4.532258  3.749196  3.156593  3.545994  3.547059  3.931596  3.888889  3.641566  3.786378 
dram[2]:  4.137931  4.037415  3.328358  3.273256  3.319749  3.330218  3.954225  4.006993  3.557576  3.364943  3.361111  3.557863  3.648318  3.881967  3.587719  3.860249 
dram[3]:  3.712460  4.143860  3.429907  3.144509  3.231707  3.534884  3.992908  4.056737  3.432836  3.286111  3.469741  3.511696  3.907895  3.891803  3.769939  3.786378 
dram[4]:  4.370370  3.623853  3.219653  3.209302  3.181548  3.304615  4.034843  3.605096  3.415205  3.292135  3.397727  3.663609  3.966777  3.620061  4.032573  3.631579 
dram[5]:  4.283637  3.786184  3.258824  3.027624  3.475410  3.360249  4.406977  3.638710  3.677215  3.085106  3.475362  3.530973  4.013378  3.780255  3.880503  3.784615 
average row locality = 111357/30595 = 3.639712
average row locality_1 = 61917/20912 = 2.960836
average row locality_2 = 23382/4680 = 4.996154
average row locality_3 = 26058/5003 = 5.208475
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       608       607       593       591       570       567       599       600       590       588       591       596       596       594       618       620 
dram[1]:       608       608       589       591       570       566       601       599       592       589       592       597       596       594       616       619 
dram[2]:       609       611       588       595       568       569       600       603       591       592       593       594       596       592       617       618 
dram[3]:       608       607       587       586       568       569       602       601       590       590       593       594       594       593       619       620 
dram[4]:       609       605       590       590       567       576       604       600       591       591       593       592       596       593       618       621 
dram[5]:       611       605       594       589       568       574       601       600       588       592       593       594       595       594       619       622 
total reads: 57187
bank skew: 622/566 = 1.10
chip skew: 9539/9521 = 1.00
number of total write accesses:
dram[0]:       567       588       529       529       501       493       542       530       577       576       613       607       610       604       623       608 
dram[1]:       573       547       529       513       506       488       533       525       574       560       603       609       611       596       593       604 
dram[2]:       591       576       527       534       491       500       523       543       583       579       617       605       597       592       610       625 
dram[3]:       554       574       514       502       492       495       524       543       560       593       611       607       594       594       610       603 
dram[4]:       571       580       524       514       502       498       554       532       577       581       603       606       598       598       620       621 
dram[5]:       567       546       514       507       492       508       536       528       574       568       606       603       605       593       615       608 
total reads: 54173
bank skew: 625/488 = 1.28
chip skew: 9097/8964 = 1.01
average mf latency per bank:
dram[0]:        553       540       492       534       542       551       507       518       489       532       493       478       469       503       481       507
dram[1]:        538       509       503       512       550       514       509       488       504       499       490       453       478       474       517       488
dram[2]:        543       483       520       463       540       503       520       470       519       469       503       462       492       443       525       461
dram[3]:        548       502       520       501       533       513       512       490       520       493       494       462       506       458       502       488
dram[4]:        529       508       500       507       548       527       487       508       493       522       494       480       466       475       507       480
dram[5]:        534       503       493       503       564       507       501       489       505       523       494       469       473       480       514       478
maximum mf latency per bank:
dram[0]:       1663      1546      1315      1709      1849      1520      1891      1640      1515      1389      1603      1371      1330      1399      1409      1498
dram[1]:       1623      1558      1393      1584      1761      1167      1737      1779      1258      1668      1444      1545      1375      1514      1330      1449
dram[2]:       1719      1652      1492      1634      1801      1474      1451      1523      1527      1224      1550      1605      1556      1381      1440      1780
dram[3]:       1394      1899      1658      1631      1652      1331      1448      1642      1267      1365      1513      1606      1617      1369      1591      1493
dram[4]:       1298      1531      1524      1776      1456      1397      1605      1550      1375      1595      1337      1447      1351      1602      1598      1622
dram[5]:       1381      1612      1778      1345      1440      1549      1804      1385      1204      1676      1489      1355      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162100 n_nop=117561 n_act=5023 n_pre=5008 n_req=14011 n_req_1=4122 n_req_2=3086 n_req_3=6803 n_rd=19056 n_write=15452 bw_util=0.3119 bw_util_1=0.1017 bw_util_2=0.06875 bw_util_3=0.1414 blp=4.051792 blp_1= 1.682512 blp_2= 2.583112 blp_3= 1.637125
 n_activity=141064 dram_eff=0.3584 dram_eff_1=0.1169 dram_eff_2=0.079 dram_eff_3=0.1625
bk0: 1216a 130932i bk1: 1214a 130359i bk2: 1186a 129423i bk3: 1182a 129368i bk4: 1140a 129902i bk5: 1134a 129428i bk6: 1198a 129501i bk7: 1200a 127352i bk8: 1180a 131525i bk9: 1176a 129602i bk10: 1182a 128703i bk11: 1192a 126984i bk12: 1192a 128503i bk13: 1188a 127415i bk14: 1236a 126277i bk15: 1240a 125645i 
bw_dist = 0.102	0.069	0.141	0.558	0.130
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.89637
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162100 n_nop=117593 n_act=5015 n_pre=4999 n_req=13838 n_req_1=4121 n_req_2=3084 n_req_3=6633 n_rd=19054 n_write=15439 bw_util=0.3108 bw_util_1=0.1017 bw_util_2=0.06874 bw_util_3=0.1403 blp=4.011849 blp_1= 1.671705 blp_2= 2.581602 blp_3= 1.642504
 n_activity=140819 dram_eff=0.3577 dram_eff_1=0.1171 dram_eff_2=0.07912 dram_eff_3=0.1615
bk0: 1216a 130017i bk1: 1216a 130306i bk2: 1178a 129438i bk3: 1182a 128873i bk4: 1140a 130778i bk5: 1132a 132009i bk6: 1202a 129808i bk7: 1198a 130817i bk8: 1184a 130341i bk9: 1178a 129174i bk10: 1184a 128959i bk11: 1194a 128386i bk12: 1192a 125768i bk13: 1188a 126336i bk14: 1232a 126277i bk15: 1238a 126428i 
bw_dist = 0.102	0.069	0.140	0.558	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.39801
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162100 n_nop=117290 n_act=5143 n_pre=5128 n_req=13995 n_req_1=4128 n_req_2=3086 n_req_3=6781 n_rd=19068 n_write=15471 bw_util=0.3118 bw_util_1=0.1019 bw_util_2=0.06877 bw_util_3=0.1412 blp=4.071128 blp_1= 1.659749 blp_2= 2.566502 blp_3= 1.656778
 n_activity=141509 dram_eff=0.3572 dram_eff_1=0.1167 dram_eff_2=0.07878 dram_eff_3=0.1617
bk0: 1218a 130517i bk1: 1222a 129684i bk2: 1176a 130009i bk3: 1186a 128685i bk4: 1136a 130762i bk5: 1138a 129748i bk6: 1200a 130545i bk7: 1206a 128957i bk8: 1182a 130702i bk9: 1184a 129252i bk10: 1186a 128153i bk11: 1188a 127257i bk12: 1192a 127143i bk13: 1184a 127278i bk14: 1234a 125011i bk15: 1236a 125423i 
bw_dist = 0.102	0.069	0.141	0.561	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.48264
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162100 n_nop=117430 n_act=5100 n_pre=5084 n_req=13826 n_req_1=4128 n_req_2=3042 n_req_3=6656 n_rd=19042 n_write=15444 bw_util=0.3104 bw_util_1=0.1019 bw_util_2=0.06803 bw_util_3=0.1405 blp=3.994021 blp_1= 1.674293 blp_2= 2.521757 blp_3= 1.656283
 n_activity=141794 dram_eff=0.3548 dram_eff_1=0.1165 dram_eff_2=0.07777 dram_eff_3=0.1606
bk0: 1216a 130628i bk1: 1214a 129845i bk2: 1174a 130178i bk3: 1172a 128462i bk4: 1136a 131249i bk5: 1138a 131926i bk6: 1204a 129905i bk7: 1202a 129108i bk8: 1180a 129858i bk9: 1180a 128550i bk10: 1186a 128161i bk11: 1188a 128315i bk12: 1188a 127047i bk13: 1186a 128499i bk14: 1238a 126451i bk15: 1240a 125004i 
bw_dist = 0.102	0.068	0.140	0.564	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.47379
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162100 n_nop=117181 n_act=5205 n_pre=5189 n_req=13986 n_req_1=4133 n_req_2=3074 n_req_3=6779 n_rd=19072 n_write=15453 bw_util=0.3117 bw_util_1=0.102 bw_util_2=0.06853 bw_util_3=0.1412 blp=4.082896 blp_1= 1.654028 blp_2= 2.595962 blp_3= 1.657128
 n_activity=141207 dram_eff=0.3579 dram_eff_1=0.1171 dram_eff_2=0.07866 dram_eff_3=0.1621
bk0: 1218a 131677i bk1: 1210a 128814i bk2: 1180a 129085i bk3: 1180a 129481i bk4: 1134a 130620i bk5: 1152a 130034i bk6: 1208a 128651i bk7: 1200a 128716i bk8: 1182a 129555i bk9: 1182a 128708i bk10: 1186a 127859i bk11: 1184a 128323i bk12: 1192a 127746i bk13: 1186a 126583i bk14: 1236a 126002i bk15: 1242a 124490i 
bw_dist = 0.102	0.069	0.141	0.559	0.129
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.43379
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162100 n_nop=117386 n_act=5108 n_pre=5092 n_req=13868 n_req_1=4140 n_req_2=3091 n_req_3=6637 n_rd=19078 n_write=15436 bw_util=0.3113 bw_util_1=0.1022 bw_util_2=0.06885 bw_util_3=0.1403 blp=4.090041 blp_1= 1.657076 blp_2= 2.633197 blp_3= 1.663272
 n_activity=140673 dram_eff=0.3587 dram_eff_1=0.1177 dram_eff_2=0.07933 dram_eff_3=0.1617
bk0: 1222a 130952i bk1: 1210a 129870i bk2: 1188a 129902i bk3: 1178a 128382i bk4: 1136a 131860i bk5: 1148a 130471i bk6: 1202a 129802i bk7: 1200a 128905i bk8: 1176a 131176i bk9: 1184a 127088i bk10: 1186a 127356i bk11: 1188a 127376i bk12: 1190a 127237i bk13: 1188a 126325i bk14: 1238a 125093i bk15: 1244a 125073i 
bw_dist = 0.102	0.069	0.140	0.557	0.132
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.31287

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14899, Miss = 4765, Miss_rate = 0.320, Pending_hits = 2413, Reservation_fails = 758
L2_cache_bank[1]: Access = 15002, Miss = 4764, Miss_rate = 0.318, Pending_hits = 2498, Reservation_fails = 1588
L2_cache_bank[2]: Access = 15372, Miss = 4764, Miss_rate = 0.310, Pending_hits = 2428, Reservation_fails = 1315
L2_cache_bank[3]: Access = 14831, Miss = 4763, Miss_rate = 0.321, Pending_hits = 2299, Reservation_fails = 1286
L2_cache_bank[4]: Access = 15717, Miss = 4763, Miss_rate = 0.303, Pending_hits = 2439, Reservation_fails = 1462
L2_cache_bank[5]: Access = 14374, Miss = 4775, Miss_rate = 0.332, Pending_hits = 2415, Reservation_fails = 1455
L2_cache_bank[6]: Access = 15507, Miss = 4762, Miss_rate = 0.307, Pending_hits = 2311, Reservation_fails = 2283
L2_cache_bank[7]: Access = 14869, Miss = 4762, Miss_rate = 0.320, Pending_hits = 2431, Reservation_fails = 1259
L2_cache_bank[8]: Access = 14728, Miss = 4769, Miss_rate = 0.324, Pending_hits = 2400, Reservation_fails = 2560
L2_cache_bank[9]: Access = 15302, Miss = 4769, Miss_rate = 0.312, Pending_hits = 2438, Reservation_fails = 1652
L2_cache_bank[10]: Access = 15187, Miss = 4769, Miss_rate = 0.314, Pending_hits = 2501, Reservation_fails = 2474
L2_cache_bank[11]: Access = 15175, Miss = 4770, Miss_rate = 0.314, Pending_hits = 2307, Reservation_fails = 1671
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 14899, Miss = 4765 (0.32), PendingHit = 2413 (0.162)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15002, Miss = 4764 (0.318), PendingHit = 2498 (0.167)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15372, Miss = 4764 (0.31), PendingHit = 2428 (0.158)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 14831, Miss = 4763 (0.321), PendingHit = 2299 (0.155)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15717, Miss = 4763 (0.303), PendingHit = 2439 (0.155)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 14374, Miss = 4775 (0.332), PendingHit = 2415 (0.168)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15507, Miss = 4762 (0.307), PendingHit = 2311 (0.149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 14869, Miss = 4762 (0.32), PendingHit = 2431 (0.163)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 14728, Miss = 4769 (0.324), PendingHit = 2400 (0.163)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15302, Miss = 4769 (0.312), PendingHit = 2438 (0.159)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15187, Miss = 4769 (0.314), PendingHit = 2501 (0.165)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15175, Miss = 4770 (0.314), PendingHit = 2307 (0.152)
L2 Cache Total Miss Rate = 0.316
Stream 1: L2 Cache Miss Rate = 0.486
Stream 2: L2 Cache Miss Rate = 0.267
Stream 3: L2 Cache Miss Rate = 0.333
Stream 1: Accesses  = 59067
Stream 1: Misses  = 28735
Stream 2: Accesses  = 46688
Stream 2: Misses  = 12443
Stream 3: Accesses  = 134275
Stream 3: Misses  = 44752
Stream 1+2: Accesses  = 105755
Stream 1+2: Misses  = 41178
Stream 1+2+3: Accesses  = 240030
Stream 1+2+3: Misses  = 85930
Total Accesses  = 180963
MPKI-CORES
CORE_L2MPKI_0	1.088
CORE_L2MPKI_1	1.089
CORE_L2MPKI_2	1.089
CORE_L2MPKI_3	1.087
CORE_L2MPKI_4	1.088
CORE_L2MPKI_5	1.086
CORE_L2MPKI_6	1.091
CORE_L2MPKI_7	1.086
CORE_L2MPKI_8	1.086
CORE_L2MPKI_9	1.087
CORE_L2MPKI_10	0.095
CORE_L2MPKI_11	0.097
CORE_L2MPKI_12	0.092
CORE_L2MPKI_13	0.096
CORE_L2MPKI_14	0.091
CORE_L2MPKI_15	0.096
CORE_L2MPKI_16	0.088
CORE_L2MPKI_17	0.088
CORE_L2MPKI_18	0.089
CORE_L2MPKI_19	0.092
CORE_L2MPKI_20	0.096
CORE_L2MPKI_21	0.095
CORE_L2MPKI_22	0.092
CORE_L2MPKI_23	0.098
CORE_L2MPKI_24	0.092
CORE_L2MPKI_25	0.090
CORE_L2MPKI_26	0.088
CORE_L2MPKI_27	0.095
CORE_L2MPKI_28	0.086
CORE_L2MPKI_29	0.093
CORE_L2MPKI_30	0.227
CORE_L2MPKI_31	0.228
CORE_L2MPKI_32	0.219
CORE_L2MPKI_33	0.234
CORE_L2MPKI_34	0.262
CORE_L2MPKI_35	0.243
CORE_L2MPKI_36	0.231
CORE_L2MPKI_37	0.282
CORE_L2MPKI_38	0.151
CORE_L2MPKI_39	0.231
CORE_L2MPKI_40	0.215
CORE_L2MPKI_41	0.213
CORE_L2MPKI_42	0.229
CORE_L2MPKI_43	0.274
CORE_L2MPKI_44	0.216
CORE_L2MPKI_45	0.206
CORE_L2MPKI_46	0.204
CORE_L2MPKI_47	0.160
CORE_L2MPKI_48	0.205
CORE_L2MPKI_49	0.214
CORE_L2MPKI_50	0.250
CORE_L2MPKI_51	0.262
CORE_L2MPKI_52	0.232
CORE_L2MPKI_53	0.230
CORE_L2MPKI_54	0.236
CORE_L2MPKI_55	0.223
CORE_L2MPKI_56	0.203
CORE_L2MPKI_57	0.198
CORE_L2MPKI_58	0.248
CORE_L2MPKI_59	0.195
Avg_MPKI_Stream1= 0.590
Avg_MPKI_Stream2= 0.162
Avg_MPKI_Stream3= 0.221
MISSES-CORES
CORE_MISSES_0	2462
CORE_MISSES_1	2495
CORE_MISSES_2	2414
CORE_MISSES_3	2442
CORE_MISSES_4	2525
CORE_MISSES_5	2472
CORE_MISSES_6	2532
CORE_MISSES_7	2472
CORE_MISSES_8	2489
CORE_MISSES_9	2394
CORE_MISSES_10	419
CORE_MISSES_11	422
CORE_MISSES_12	403
CORE_MISSES_13	417
CORE_MISSES_14	397
CORE_MISSES_15	417
CORE_MISSES_16	383
CORE_MISSES_17	385
CORE_MISSES_18	389
CORE_MISSES_19	406
CORE_MISSES_20	424
CORE_MISSES_21	421
CORE_MISSES_22	407
CORE_MISSES_23	431
CORE_MISSES_24	407
CORE_MISSES_25	393
CORE_MISSES_26	389
CORE_MISSES_27	420
CORE_MISSES_28	379
CORE_MISSES_29	409
CORE_MISSES_30	807
CORE_MISSES_31	829
CORE_MISSES_32	793
CORE_MISSES_33	846
CORE_MISSES_34	960
CORE_MISSES_35	883
CORE_MISSES_36	842
CORE_MISSES_37	1013
CORE_MISSES_38	547
CORE_MISSES_39	843
CORE_MISSES_40	772
CORE_MISSES_41	779
CORE_MISSES_42	823
CORE_MISSES_43	993
CORE_MISSES_44	777
CORE_MISSES_45	749
CORE_MISSES_46	738
CORE_MISSES_47	576
CORE_MISSES_48	749
CORE_MISSES_49	791
CORE_MISSES_50	915
CORE_MISSES_51	947
CORE_MISSES_52	833
CORE_MISSES_53	839
CORE_MISSES_54	864
CORE_MISSES_55	803
CORE_MISSES_56	736
CORE_MISSES_57	724
CORE_MISSES_58	903
CORE_MISSES_59	706
L2_MISSES = 57195
L2_total_cache_accesses = 180963
L2_total_cache_misses = 57195
L2_total_cache_miss_rate = 0.3161
L2_total_cache_pending_hits = 28880
L2_total_cache_reservation_fails = 19763
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17799
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3602
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1568
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 179
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 137
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2830
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35847
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15785
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 967
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4277
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 322
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 142
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12150
L2_cache_data_port_util = 0.292
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=655821
icnt_total_pkts_simt_to_mem=367408
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     184.9159
gpu_ipc_2 =     715.3937
gpu_ipc_3 =     886.2234
gpu_tot_sim_cycle_stream_1 = 122803
gpu_tot_sim_cycle_stream_2 = 122803
gpu_tot_sim_cycle_stream_3 = 122803
gpu_sim_insn_1 = 22708224
gpu_sim_insn_2 = 87852499
gpu_sim_insn_3 = 108830890
gpu_sim_cycle = 122804
gpu_sim_insn = 219391613
gpu_ipc =    1786.5184
gpu_tot_sim_cycle = 122804
gpu_tot_sim_insn = 219391613
gpu_tot_ipc =    1786.5184
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 135523
gpu_stall_icnt2sh    = 367854
gpu_total_sim_rate=426003

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4013799
	L1I_total_cache_misses = 28295
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 48398
L1D_cache:
	L1D_cache_core[0]: Access = 4896, Miss = 3932, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 12495
	L1D_cache_core[1]: Access = 4960, Miss = 3957, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 12015
	L1D_cache_core[2]: Access = 4800, Miss = 3807, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 13861
	L1D_cache_core[3]: Access = 4864, Miss = 3881, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 12764
	L1D_cache_core[4]: Access = 5024, Miss = 4029, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10099
	L1D_cache_core[5]: Access = 4928, Miss = 3958, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 10835
	L1D_cache_core[6]: Access = 5024, Miss = 3996, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 9742
	L1D_cache_core[7]: Access = 4928, Miss = 3875, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 11302
	L1D_cache_core[8]: Access = 4960, Miss = 3942, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 11482
	L1D_cache_core[9]: Access = 4768, Miss = 3777, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 11347
	L1D_cache_core[10]: Access = 678, Miss = 647, Miss_rate = 0.954, Pending_hits = 25, Reservation_fails = 4902
	L1D_cache_core[11]: Access = 668, Miss = 653, Miss_rate = 0.978, Pending_hits = 12, Reservation_fails = 6392
	L1D_cache_core[12]: Access = 684, Miss = 660, Miss_rate = 0.965, Pending_hits = 22, Reservation_fails = 6065
	L1D_cache_core[13]: Access = 668, Miss = 646, Miss_rate = 0.967, Pending_hits = 20, Reservation_fails = 6990
	L1D_cache_core[14]: Access = 668, Miss = 642, Miss_rate = 0.961, Pending_hits = 22, Reservation_fails = 6436
	L1D_cache_core[15]: Access = 684, Miss = 642, Miss_rate = 0.939, Pending_hits = 36, Reservation_fails = 5729
	L1D_cache_core[16]: Access = 684, Miss = 658, Miss_rate = 0.962, Pending_hits = 24, Reservation_fails = 4966
	L1D_cache_core[17]: Access = 676, Miss = 653, Miss_rate = 0.966, Pending_hits = 15, Reservation_fails = 4540
	L1D_cache_core[18]: Access = 668, Miss = 641, Miss_rate = 0.960, Pending_hits = 21, Reservation_fails = 6494
	L1D_cache_core[19]: Access = 686, Miss = 662, Miss_rate = 0.965, Pending_hits = 22, Reservation_fails = 3689
	L1D_cache_core[20]: Access = 694, Miss = 656, Miss_rate = 0.945, Pending_hits = 24, Reservation_fails = 4405
	L1D_cache_core[21]: Access = 690, Miss = 668, Miss_rate = 0.968, Pending_hits = 15, Reservation_fails = 3101
	L1D_cache_core[22]: Access = 691, Miss = 658, Miss_rate = 0.952, Pending_hits = 26, Reservation_fails = 5374
	L1D_cache_core[23]: Access = 694, Miss = 670, Miss_rate = 0.965, Pending_hits = 18, Reservation_fails = 1386
	L1D_cache_core[24]: Access = 686, Miss = 662, Miss_rate = 0.965, Pending_hits = 19, Reservation_fails = 4765
	L1D_cache_core[25]: Access = 652, Miss = 626, Miss_rate = 0.960, Pending_hits = 22, Reservation_fails = 4821
	L1D_cache_core[26]: Access = 698, Miss = 685, Miss_rate = 0.981, Pending_hits = 12, Reservation_fails = 4825
	L1D_cache_core[27]: Access = 678, Miss = 656, Miss_rate = 0.968, Pending_hits = 20, Reservation_fails = 5098
	L1D_cache_core[28]: Access = 684, Miss = 660, Miss_rate = 0.965, Pending_hits = 20, Reservation_fails = 6697
	L1D_cache_core[29]: Access = 694, Miss = 648, Miss_rate = 0.934, Pending_hits = 42, Reservation_fails = 4254
	L1D_cache_core[30]: Access = 3408, Miss = 3392, Miss_rate = 0.995, Pending_hits = 13, Reservation_fails = 32837
	L1D_cache_core[31]: Access = 3800, Miss = 3800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30830
	L1D_cache_core[32]: Access = 3924, Miss = 3924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28589
	L1D_cache_core[33]: Access = 3780, Miss = 3776, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 31165
	L1D_cache_core[34]: Access = 3672, Miss = 3672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29896
	L1D_cache_core[35]: Access = 3568, Miss = 3568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30694
	L1D_cache_core[36]: Access = 3832, Miss = 3830, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 31257
	L1D_cache_core[37]: Access = 3768, Miss = 3768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32508
	L1D_cache_core[38]: Access = 3756, Miss = 3756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31228
	L1D_cache_core[39]: Access = 3664, Miss = 3664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29484
	L1D_cache_core[40]: Access = 3888, Miss = 3888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30641
	L1D_cache_core[41]: Access = 3728, Miss = 3728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29515
	L1D_cache_core[42]: Access = 3670, Miss = 3664, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 30670
	L1D_cache_core[43]: Access = 3788, Miss = 3788, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31551
	L1D_cache_core[44]: Access = 3884, Miss = 3884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30774
	L1D_cache_core[45]: Access = 3740, Miss = 3740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30117
	L1D_cache_core[46]: Access = 3700, Miss = 3698, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 30103
	L1D_cache_core[47]: Access = 3896, Miss = 3896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31601
	L1D_cache_core[48]: Access = 3556, Miss = 3539, Miss_rate = 0.995, Pending_hits = 15, Reservation_fails = 30434
	L1D_cache_core[49]: Access = 3772, Miss = 3772, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27791
	L1D_cache_core[50]: Access = 3576, Miss = 3576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29915
	L1D_cache_core[51]: Access = 3588, Miss = 3581, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 29420
	L1D_cache_core[52]: Access = 3920, Miss = 3918, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 31845
	L1D_cache_core[53]: Access = 3808, Miss = 3808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31585
	L1D_cache_core[54]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30183
	L1D_cache_core[55]: Access = 3720, Miss = 3720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32539
	L1D_cache_core[56]: Access = 3784, Miss = 3784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29406
	L1D_cache_core[57]: Access = 3560, Miss = 3554, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 28733
	L1D_cache_core[58]: Access = 3876, Miss = 3872, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 30989
	L1D_cache_core[59]: Access = 3896, Miss = 3896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31745
	L1D_total_cache_accesses = 174883
	L1D_total_cache_misses = 164287
	L1D_total_cache_miss_rate = 0.9394
	L1D_total_cache_pending_hits = 473
	L1D_total_cache_reservation_fails = 1134916
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 284150
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1260699
	L1T_total_cache_misses = 1884
	L1T_total_cache_miss_rate = 0.0015
	L1T_total_cache_pending_hits = 1258815
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 112062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 925249
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 282478
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1258815
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 52225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 209667
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3985504
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28295
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 48398
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
4620, 4620, 4851, 4851, 4620, 4620, 4389, 4389, 4389, 4389, 4158, 4158, 4158, 4158, 4158, 4158, 
gpgpu_n_tot_thrd_icount = 251109888
gpgpu_n_tot_w_icount = 7847184
gpgpu_n_stall_shd_mem = 2338193
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 112062
gpgpu_n_mem_write_global = 62223
gpgpu_n_mem_texture = 1884
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 1720848
gpgpu_n_store_insn = 1164566
gpgpu_n_shmem_insn = 14495017
gpgpu_n_tex_insn = 4416609
gpgpu_n_const_mem_insn = 688128
gpgpu_n_param_mem_insn = 8115880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4037
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1216053
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2812127	W0_Idle:601104	W0_Scoreboard:3475254	W1:0	W2:3034	W3:8780	W4:0	W5:0	W6:0	W7:0	W8:0	W9:5646	W10:0	W11:0	W12:0	W13:5890	W14:251381	W15:0	W16:51673	W17:0	W18:21159	W19:0	W20:7140	W21:0	W22:0	W23:0	W24:944097	W25:0	W26:17932	W27:0	W28:1511830	W29:774974	W30:58822	W31:0	W32:4185637
Warp Occupancy Distribution:
Stall:568090	W0_Idle:346019	W0_Scoreboard:1823614	W1:0	W2:1508	W3:4370	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:15902	W17:0	W18:1989	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:317608	W29:386070	W30:0	W31:0	W32:1446990
Warp Occupancy Distribution:
Stall:981462	W0_Idle:159271	W0_Scoreboard:897790	W1:0	W2:1526	W3:4410	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2176	W10:0	W11:0	W12:0	W13:2174	W14:83202	W15:0	W16:23291	W17:0	W18:8562	W19:0	W20:2688	W21:0	W22:0	W23:0	W24:313586	W25:0	W26:6720	W27:0	W28:610133	W29:388904	W30:19575	W31:0	W32:1406690
warp_utilization0: 0.532556
warp_utilization1: 0.442664
warp_utilization2: 0.585005
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 896496 {8:112062,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6463256 {40:12467,72:12535,136:37221,}
traffic_breakdown_coretomem[INST_ACC_R] = 37984 {8:4748,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 15072 {8:1884,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15240296 {136:112061,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 497448 {8:62181,}
traffic_breakdown_memtocore[INST_ACC_R] = 644776 {136:4741,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 256224 {136:1884,}
maxmrqlatency = 890 
maxdqlatency = 0 
maxmflatency = 1899 
averagemflatency = 317 
averagemflatency_1 = 342 
averagemflatency_2= 330 
averagemflatency_3 = 291 
averagemrqlatency_1 = 25 
averagemrqlatency_2 = 52 
averagemrqlatency_3 = 47 
max_icnt2mem_latency = 1449 
max_icnt2sh_latency = 122803 
mrq_lat_table:45590 	2719 	3301 	5896 	12429 	15149 	14588 	9315 	2242 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	252 	342 	297 	76371 	77993 	18820 	2121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85365 	30739 	21009 	20561 	11884 	8202 	3121 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	24360 	81453 	8157 	45 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	32441 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	0 	97 	110 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        46        34        41       110        54        43        40        69        69        99        87       103       103        57        53 
dram[1]:        35        36        27        55        50        50        56        42        66        62        86        89        88       109        38        32 
dram[2]:        37        32        44        40        53        69        38        62        64        75        95        92        95       101        56        46 
dram[3]:        32        34        27        52        45        74        42        45        58        74        93        84       102        82        45        32 
dram[4]:        32        38        30        35        57        60        46        53        69        72        98        88       101        97        55        43 
dram[5]:        32        32        28        32        52        44        34        49        66        62        89        88        89        98        43        32 
maximum service time to same row:
dram[0]:     13153     13432      7352      6990      7141      7029     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      5876      6693      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      6347      7669      6328      6005      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      6868      7432      6524      6321      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      7183      7099     11220      6259     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      7411      6922      5764      6348      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  4.196429  4.578544  3.539432  3.363363  3.606061  3.090379  3.989511  3.964912  3.635514  3.354467  3.604790  3.260163  3.828571  4.047297  3.927215  3.801857 
dram[1]:  4.003390  4.139785  3.398176  3.275964  3.437700  3.444444  3.937500  4.532258  3.749196  3.156593  3.545994  3.547059  3.931596  3.888889  3.641566  3.786378 
dram[2]:  4.137931  4.037415  3.328358  3.273256  3.319749  3.330218  3.954225  4.006993  3.557576  3.364943  3.361111  3.557863  3.648318  3.881967  3.587719  3.860249 
dram[3]:  3.712460  4.143860  3.429907  3.144509  3.231707  3.534884  3.992908  4.056737  3.432836  3.286111  3.469741  3.511696  3.907895  3.891803  3.769939  3.786378 
dram[4]:  4.370370  3.623853  3.219653  3.209302  3.181548  3.304615  4.034843  3.605096  3.415205  3.292135  3.397727  3.663609  3.966777  3.620061  4.032573  3.631579 
dram[5]:  4.283637  3.786184  3.258824  3.027624  3.475410  3.360249  4.406977  3.638710  3.677215  3.085106  3.475362  3.530973  4.013378  3.780255  3.880503  3.784615 
average row locality = 111357/30595 = 3.639712
average row locality_1 = 61917/20912 = 2.960836
average row locality_2 = 23382/4680 = 4.996154
average row locality_3 = 26058/5003 = 5.208475
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       608       607       593       591       570       567       599       600       590       588       591       596       596       594       618       620 
dram[1]:       608       608       589       591       570       566       601       599       592       589       592       597       596       594       616       619 
dram[2]:       609       611       588       595       568       569       600       603       591       592       593       594       596       592       617       618 
dram[3]:       608       607       587       586       568       569       602       601       590       590       593       594       594       593       619       620 
dram[4]:       609       605       590       590       567       576       604       600       591       591       593       592       596       593       618       621 
dram[5]:       611       605       594       589       568       574       601       600       588       592       593       594       595       594       619       622 
total reads: 57187
bank skew: 622/566 = 1.10
chip skew: 9539/9521 = 1.00
number of total write accesses:
dram[0]:       567       588       529       529       501       493       542       530       577       576       613       607       610       604       623       608 
dram[1]:       573       547       529       513       506       488       533       525       574       560       603       609       611       596       593       604 
dram[2]:       591       576       527       534       491       500       523       543       583       579       617       605       597       592       610       625 
dram[3]:       554       574       514       502       492       495       524       543       560       593       611       607       594       594       610       603 
dram[4]:       571       580       524       514       502       498       554       532       577       581       603       606       598       598       620       621 
dram[5]:       567       546       514       507       492       508       536       528       574       568       606       603       605       593       615       608 
total reads: 54173
bank skew: 625/488 = 1.28
chip skew: 9097/8964 = 1.01
average mf latency per bank:
dram[0]:        553       540       492       534       542       551       507       518       489       532       493       478       469       503       481       507
dram[1]:        538       509       503       512       550       514       509       488       504       499       490       453       478       474       517       488
dram[2]:        543       483       520       463       540       503       520       470       519       469       503       462       492       443       525       461
dram[3]:        548       502       520       501       533       513       512       490       520       493       494       462       506       458       502       488
dram[4]:        529       508       500       507       548       527       487       508       493       522       494       480       466       475       507       480
dram[5]:        534       503       493       503       564       507       501       489       505       523       494       469       473       480       514       478
maximum mf latency per bank:
dram[0]:       1663      1546      1315      1709      1849      1520      1891      1640      1515      1389      1603      1371      1330      1399      1409      1498
dram[1]:       1623      1558      1393      1584      1761      1167      1737      1779      1258      1668      1444      1545      1375      1514      1330      1449
dram[2]:       1719      1652      1492      1634      1801      1474      1451      1523      1527      1224      1550      1605      1556      1381      1440      1780
dram[3]:       1394      1899      1658      1631      1652      1331      1448      1642      1267      1365      1513      1606      1617      1369      1591      1493
dram[4]:       1298      1531      1524      1776      1456      1397      1605      1550      1375      1595      1337      1447      1351      1602      1598      1622
dram[5]:       1381      1612      1778      1345      1440      1549      1804      1385      1204      1676      1489      1355      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162100 n_nop=117561 n_act=5023 n_pre=5008 n_req=14011 n_req_1=4122 n_req_2=3086 n_req_3=6803 n_rd=19056 n_write=15452 bw_util=0.3119 bw_util_1=0.1017 bw_util_2=0.06875 bw_util_3=0.1414 blp=4.051792 blp_1= 1.682512 blp_2= 2.583112 blp_3= 1.637125
 n_activity=141064 dram_eff=0.3584 dram_eff_1=0.1169 dram_eff_2=0.079 dram_eff_3=0.1625
bk0: 1216a 130932i bk1: 1214a 130359i bk2: 1186a 129423i bk3: 1182a 129368i bk4: 1140a 129902i bk5: 1134a 129428i bk6: 1198a 129501i bk7: 1200a 127352i bk8: 1180a 131525i bk9: 1176a 129602i bk10: 1182a 128703i bk11: 1192a 126984i bk12: 1192a 128503i bk13: 1188a 127415i bk14: 1236a 126277i bk15: 1240a 125645i 
bw_dist = 0.102	0.069	0.141	0.558	0.130
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.89637
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162100 n_nop=117593 n_act=5015 n_pre=4999 n_req=13838 n_req_1=4121 n_req_2=3084 n_req_3=6633 n_rd=19054 n_write=15439 bw_util=0.3108 bw_util_1=0.1017 bw_util_2=0.06874 bw_util_3=0.1403 blp=4.011849 blp_1= 1.671705 blp_2= 2.581602 blp_3= 1.642504
 n_activity=140819 dram_eff=0.3577 dram_eff_1=0.1171 dram_eff_2=0.07912 dram_eff_3=0.1615
bk0: 1216a 130017i bk1: 1216a 130306i bk2: 1178a 129438i bk3: 1182a 128873i bk4: 1140a 130778i bk5: 1132a 132009i bk6: 1202a 129808i bk7: 1198a 130817i bk8: 1184a 130341i bk9: 1178a 129174i bk10: 1184a 128959i bk11: 1194a 128386i bk12: 1192a 125768i bk13: 1188a 126336i bk14: 1232a 126277i bk15: 1238a 126428i 
bw_dist = 0.102	0.069	0.140	0.558	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.39801
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162100 n_nop=117290 n_act=5143 n_pre=5128 n_req=13995 n_req_1=4128 n_req_2=3086 n_req_3=6781 n_rd=19068 n_write=15471 bw_util=0.3118 bw_util_1=0.1019 bw_util_2=0.06877 bw_util_3=0.1412 blp=4.071128 blp_1= 1.659749 blp_2= 2.566502 blp_3= 1.656778
 n_activity=141509 dram_eff=0.3572 dram_eff_1=0.1167 dram_eff_2=0.07878 dram_eff_3=0.1617
bk0: 1218a 130517i bk1: 1222a 129684i bk2: 1176a 130009i bk3: 1186a 128685i bk4: 1136a 130762i bk5: 1138a 129748i bk6: 1200a 130545i bk7: 1206a 128957i bk8: 1182a 130702i bk9: 1184a 129252i bk10: 1186a 128153i bk11: 1188a 127257i bk12: 1192a 127143i bk13: 1184a 127278i bk14: 1234a 125011i bk15: 1236a 125423i 
bw_dist = 0.102	0.069	0.141	0.561	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.48264
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162100 n_nop=117430 n_act=5100 n_pre=5084 n_req=13826 n_req_1=4128 n_req_2=3042 n_req_3=6656 n_rd=19042 n_write=15444 bw_util=0.3104 bw_util_1=0.1019 bw_util_2=0.06803 bw_util_3=0.1405 blp=3.994021 blp_1= 1.674293 blp_2= 2.521757 blp_3= 1.656283
 n_activity=141794 dram_eff=0.3548 dram_eff_1=0.1165 dram_eff_2=0.07777 dram_eff_3=0.1606
bk0: 1216a 130628i bk1: 1214a 129845i bk2: 1174a 130178i bk3: 1172a 128462i bk4: 1136a 131249i bk5: 1138a 131926i bk6: 1204a 129905i bk7: 1202a 129108i bk8: 1180a 129858i bk9: 1180a 128550i bk10: 1186a 128161i bk11: 1188a 128315i bk12: 1188a 127047i bk13: 1186a 128499i bk14: 1238a 126451i bk15: 1240a 125004i 
bw_dist = 0.102	0.068	0.140	0.564	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.47379
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162100 n_nop=117181 n_act=5205 n_pre=5189 n_req=13986 n_req_1=4133 n_req_2=3074 n_req_3=6779 n_rd=19072 n_write=15453 bw_util=0.3117 bw_util_1=0.102 bw_util_2=0.06853 bw_util_3=0.1412 blp=4.082896 blp_1= 1.654028 blp_2= 2.595962 blp_3= 1.657128
 n_activity=141207 dram_eff=0.3579 dram_eff_1=0.1171 dram_eff_2=0.07866 dram_eff_3=0.1621
bk0: 1218a 131677i bk1: 1210a 128814i bk2: 1180a 129085i bk3: 1180a 129481i bk4: 1134a 130620i bk5: 1152a 130034i bk6: 1208a 128651i bk7: 1200a 128716i bk8: 1182a 129555i bk9: 1182a 128708i bk10: 1186a 127859i bk11: 1184a 128323i bk12: 1192a 127746i bk13: 1186a 126583i bk14: 1236a 126002i bk15: 1242a 124490i 
bw_dist = 0.102	0.069	0.141	0.559	0.129
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.43379
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162100 n_nop=117386 n_act=5108 n_pre=5092 n_req=13868 n_req_1=4140 n_req_2=3091 n_req_3=6637 n_rd=19078 n_write=15436 bw_util=0.3113 bw_util_1=0.1022 bw_util_2=0.06885 bw_util_3=0.1403 blp=4.090041 blp_1= 1.657076 blp_2= 2.633197 blp_3= 1.663272
 n_activity=140673 dram_eff=0.3587 dram_eff_1=0.1177 dram_eff_2=0.07933 dram_eff_3=0.1617
bk0: 1222a 130952i bk1: 1210a 129870i bk2: 1188a 129902i bk3: 1178a 128382i bk4: 1136a 131860i bk5: 1148a 130471i bk6: 1202a 129802i bk7: 1200a 128905i bk8: 1176a 131176i bk9: 1184a 127088i bk10: 1186a 127356i bk11: 1188a 127376i bk12: 1190a 127237i bk13: 1188a 126325i bk14: 1238a 125093i bk15: 1244a 125073i 
bw_dist = 0.102	0.069	0.140	0.557	0.132
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.31287

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14899, Miss = 4765, Miss_rate = 0.320, Pending_hits = 2413, Reservation_fails = 758
L2_cache_bank[1]: Access = 15002, Miss = 4764, Miss_rate = 0.318, Pending_hits = 2498, Reservation_fails = 1588
L2_cache_bank[2]: Access = 15372, Miss = 4764, Miss_rate = 0.310, Pending_hits = 2428, Reservation_fails = 1315
L2_cache_bank[3]: Access = 14831, Miss = 4763, Miss_rate = 0.321, Pending_hits = 2299, Reservation_fails = 1286
L2_cache_bank[4]: Access = 15717, Miss = 4763, Miss_rate = 0.303, Pending_hits = 2439, Reservation_fails = 1462
L2_cache_bank[5]: Access = 14374, Miss = 4775, Miss_rate = 0.332, Pending_hits = 2415, Reservation_fails = 1455
L2_cache_bank[6]: Access = 15507, Miss = 4762, Miss_rate = 0.307, Pending_hits = 2311, Reservation_fails = 2283
L2_cache_bank[7]: Access = 14869, Miss = 4762, Miss_rate = 0.320, Pending_hits = 2431, Reservation_fails = 1259
L2_cache_bank[8]: Access = 14728, Miss = 4769, Miss_rate = 0.324, Pending_hits = 2400, Reservation_fails = 2560
L2_cache_bank[9]: Access = 15302, Miss = 4769, Miss_rate = 0.312, Pending_hits = 2438, Reservation_fails = 1652
L2_cache_bank[10]: Access = 15187, Miss = 4769, Miss_rate = 0.314, Pending_hits = 2501, Reservation_fails = 2474
L2_cache_bank[11]: Access = 15175, Miss = 4770, Miss_rate = 0.314, Pending_hits = 2307, Reservation_fails = 1671
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 14899, Miss = 4765 (0.32), PendingHit = 2413 (0.162)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15002, Miss = 4764 (0.318), PendingHit = 2498 (0.167)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15372, Miss = 4764 (0.31), PendingHit = 2428 (0.158)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 14831, Miss = 4763 (0.321), PendingHit = 2299 (0.155)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15717, Miss = 4763 (0.303), PendingHit = 2439 (0.155)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 14374, Miss = 4775 (0.332), PendingHit = 2415 (0.168)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15507, Miss = 4762 (0.307), PendingHit = 2311 (0.149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 14869, Miss = 4762 (0.32), PendingHit = 2431 (0.163)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 14728, Miss = 4769 (0.324), PendingHit = 2400 (0.163)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15302, Miss = 4769 (0.312), PendingHit = 2438 (0.159)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15187, Miss = 4769 (0.314), PendingHit = 2501 (0.165)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15175, Miss = 4770 (0.314), PendingHit = 2307 (0.152)
L2 Cache Total Miss Rate = 0.316
Stream 1: L2 Cache Miss Rate = 0.486
Stream 2: L2 Cache Miss Rate = 0.267
Stream 3: L2 Cache Miss Rate = 0.333
Stream 1: Accesses  = 59067
Stream 1: Misses  = 28735
Stream 2: Accesses  = 46688
Stream 2: Misses  = 12443
Stream 3: Accesses  = 134275
Stream 3: Misses  = 44752
Stream 1+2: Accesses  = 105755
Stream 1+2: Misses  = 41178
Stream 1+2+3: Accesses  = 240030
Stream 1+2+3: Misses  = 85930
Total Accesses  = 180963
MPKI-CORES
CORE_L2MPKI_0	1.088
CORE_L2MPKI_1	1.089
CORE_L2MPKI_2	1.089
CORE_L2MPKI_3	1.087
CORE_L2MPKI_4	1.088
CORE_L2MPKI_5	1.086
CORE_L2MPKI_6	1.091
CORE_L2MPKI_7	1.086
CORE_L2MPKI_8	1.086
CORE_L2MPKI_9	1.087
CORE_L2MPKI_10	0.095
CORE_L2MPKI_11	0.097
CORE_L2MPKI_12	0.092
CORE_L2MPKI_13	0.096
CORE_L2MPKI_14	0.091
CORE_L2MPKI_15	0.096
CORE_L2MPKI_16	0.088
CORE_L2MPKI_17	0.088
CORE_L2MPKI_18	0.089
CORE_L2MPKI_19	0.092
CORE_L2MPKI_20	0.096
CORE_L2MPKI_21	0.095
CORE_L2MPKI_22	0.092
CORE_L2MPKI_23	0.098
CORE_L2MPKI_24	0.092
CORE_L2MPKI_25	0.090
CORE_L2MPKI_26	0.088
CORE_L2MPKI_27	0.095
CORE_L2MPKI_28	0.086
CORE_L2MPKI_29	0.093
CORE_L2MPKI_30	0.227
CORE_L2MPKI_31	0.228
CORE_L2MPKI_32	0.219
CORE_L2MPKI_33	0.234
CORE_L2MPKI_34	0.262
CORE_L2MPKI_35	0.243
CORE_L2MPKI_36	0.231
CORE_L2MPKI_37	0.282
CORE_L2MPKI_38	0.151
CORE_L2MPKI_39	0.231
CORE_L2MPKI_40	0.215
CORE_L2MPKI_41	0.213
CORE_L2MPKI_42	0.229
CORE_L2MPKI_43	0.274
CORE_L2MPKI_44	0.216
CORE_L2MPKI_45	0.206
CORE_L2MPKI_46	0.204
CORE_L2MPKI_47	0.160
CORE_L2MPKI_48	0.205
CORE_L2MPKI_49	0.214
CORE_L2MPKI_50	0.250
CORE_L2MPKI_51	0.262
CORE_L2MPKI_52	0.232
CORE_L2MPKI_53	0.230
CORE_L2MPKI_54	0.236
CORE_L2MPKI_55	0.223
CORE_L2MPKI_56	0.203
CORE_L2MPKI_57	0.198
CORE_L2MPKI_58	0.248
CORE_L2MPKI_59	0.195
Avg_MPKI_Stream1= 0.590
Avg_MPKI_Stream2= 0.162
Avg_MPKI_Stream3= 0.221
MISSES-CORES
CORE_MISSES_0	2462
CORE_MISSES_1	2495
CORE_MISSES_2	2414
CORE_MISSES_3	2442
CORE_MISSES_4	2525
CORE_MISSES_5	2472
CORE_MISSES_6	2532
CORE_MISSES_7	2472
CORE_MISSES_8	2489
CORE_MISSES_9	2394
CORE_MISSES_10	419
CORE_MISSES_11	422
CORE_MISSES_12	403
CORE_MISSES_13	417
CORE_MISSES_14	397
CORE_MISSES_15	417
CORE_MISSES_16	383
CORE_MISSES_17	385
CORE_MISSES_18	389
CORE_MISSES_19	406
CORE_MISSES_20	424
CORE_MISSES_21	421
CORE_MISSES_22	407
CORE_MISSES_23	431
CORE_MISSES_24	407
CORE_MISSES_25	393
CORE_MISSES_26	389
CORE_MISSES_27	420
CORE_MISSES_28	379
CORE_MISSES_29	409
CORE_MISSES_30	807
CORE_MISSES_31	829
CORE_MISSES_32	793
CORE_MISSES_33	846
CORE_MISSES_34	960
CORE_MISSES_35	883
CORE_MISSES_36	842
CORE_MISSES_37	1013
CORE_MISSES_38	547
CORE_MISSES_39	843
CORE_MISSES_40	772
CORE_MISSES_41	779
CORE_MISSES_42	823
CORE_MISSES_43	993
CORE_MISSES_44	777
CORE_MISSES_45	749
CORE_MISSES_46	738
CORE_MISSES_47	576
CORE_MISSES_48	749
CORE_MISSES_49	791
CORE_MISSES_50	915
CORE_MISSES_51	947
CORE_MISSES_52	833
CORE_MISSES_53	839
CORE_MISSES_54	864
CORE_MISSES_55	803
CORE_MISSES_56	736
CORE_MISSES_57	724
CORE_MISSES_58	903
CORE_MISSES_59	706
L2_MISSES = 57195
L2_total_cache_accesses = 180963
L2_total_cache_misses = 57195
L2_total_cache_miss_rate = 0.3161
L2_total_cache_pending_hits = 28880
L2_total_cache_reservation_fails = 19763
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17799
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3602
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1568
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 179
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 137
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2830
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35847
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15785
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 967
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4277
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 322
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 142
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12150
L2_cache_data_port_util = 0.292
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=655821
icnt_total_pkts_simt_to_mem=367408
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     182.7907
gpu_ipc_2 =     724.8345
gpu_ipc_3 =     861.8803
gpu_tot_sim_cycle_stream_1 = 165641
gpu_tot_sim_cycle_stream_2 = 165641
gpu_tot_sim_cycle_stream_3 = 165639
gpu_sim_insn_1 = 30277632
gpu_sim_insn_2 = 120062308
gpu_sim_insn_3 = 142760996
gpu_sim_cycle = 165642
gpu_sim_insn = 293100936
gpu_ipc =    1769.4844
gpu_tot_sim_cycle = 165642
gpu_tot_sim_insn = 293100936
gpu_tot_ipc =    1769.4844
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 196517
gpu_stall_icnt2sh    = 495032
gpu_total_sim_rate=430397

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5320970
	L1I_total_cache_misses = 33843
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 63136
L1D_cache:
	L1D_cache_core[0]: Access = 6688, Miss = 5367, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 14317
	L1D_cache_core[1]: Access = 6560, Miss = 5219, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 15577
	L1D_cache_core[2]: Access = 6464, Miss = 5128, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 17781
	L1D_cache_core[3]: Access = 6432, Miss = 5113, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 16800
	L1D_cache_core[4]: Access = 6656, Miss = 5335, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 13375
	L1D_cache_core[5]: Access = 6560, Miss = 5253, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 15242
	L1D_cache_core[6]: Access = 6592, Miss = 5254, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 13822
	L1D_cache_core[7]: Access = 6560, Miss = 5236, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 15515
	L1D_cache_core[8]: Access = 6592, Miss = 5256, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 15824
	L1D_cache_core[9]: Access = 6432, Miss = 5131, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 14791
	L1D_cache_core[10]: Access = 882, Miss = 846, Miss_rate = 0.959, Pending_hits = 29, Reservation_fails = 7153
	L1D_cache_core[11]: Access = 918, Miss = 899, Miss_rate = 0.979, Pending_hits = 14, Reservation_fails = 7895
	L1D_cache_core[12]: Access = 955, Miss = 926, Miss_rate = 0.970, Pending_hits = 26, Reservation_fails = 6922
	L1D_cache_core[13]: Access = 938, Miss = 910, Miss_rate = 0.970, Pending_hits = 23, Reservation_fails = 8386
	L1D_cache_core[14]: Access = 920, Miss = 891, Miss_rate = 0.968, Pending_hits = 23, Reservation_fails = 7966
	L1D_cache_core[15]: Access = 950, Miss = 905, Miss_rate = 0.953, Pending_hits = 36, Reservation_fails = 7144
	L1D_cache_core[16]: Access = 942, Miss = 913, Miss_rate = 0.969, Pending_hits = 27, Reservation_fails = 6950
	L1D_cache_core[17]: Access = 955, Miss = 924, Miss_rate = 0.968, Pending_hits = 21, Reservation_fails = 5148
	L1D_cache_core[18]: Access = 930, Miss = 899, Miss_rate = 0.967, Pending_hits = 25, Reservation_fails = 7943
	L1D_cache_core[19]: Access = 922, Miss = 892, Miss_rate = 0.967, Pending_hits = 26, Reservation_fails = 5880
	L1D_cache_core[20]: Access = 948, Miss = 902, Miss_rate = 0.951, Pending_hits = 30, Reservation_fails = 4405
	L1D_cache_core[21]: Access = 952, Miss = 921, Miss_rate = 0.967, Pending_hits = 22, Reservation_fails = 3566
	L1D_cache_core[22]: Access = 938, Miss = 898, Miss_rate = 0.957, Pending_hits = 31, Reservation_fails = 6035
	L1D_cache_core[23]: Access = 922, Miss = 893, Miss_rate = 0.969, Pending_hits = 22, Reservation_fails = 2301
	L1D_cache_core[24]: Access = 945, Miss = 916, Miss_rate = 0.969, Pending_hits = 22, Reservation_fails = 5241
	L1D_cache_core[25]: Access = 914, Miss = 884, Miss_rate = 0.967, Pending_hits = 25, Reservation_fails = 6279
	L1D_cache_core[26]: Access = 954, Miss = 932, Miss_rate = 0.977, Pending_hits = 16, Reservation_fails = 6290
	L1D_cache_core[27]: Access = 948, Miss = 920, Miss_rate = 0.970, Pending_hits = 23, Reservation_fails = 5903
	L1D_cache_core[28]: Access = 946, Miss = 919, Miss_rate = 0.971, Pending_hits = 23, Reservation_fails = 7701
	L1D_cache_core[29]: Access = 938, Miss = 886, Miss_rate = 0.945, Pending_hits = 42, Reservation_fails = 5967
	L1D_cache_core[30]: Access = 4884, Miss = 4858, Miss_rate = 0.995, Pending_hits = 13, Reservation_fails = 48351
	L1D_cache_core[31]: Access = 5360, Miss = 5354, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 46580
	L1D_cache_core[32]: Access = 5202, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46156
	L1D_cache_core[33]: Access = 5250, Miss = 5246, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 47027
	L1D_cache_core[34]: Access = 4998, Miss = 4995, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 45501
	L1D_cache_core[35]: Access = 4970, Miss = 4962, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 47791
	L1D_cache_core[36]: Access = 5391, Miss = 5383, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 46621
	L1D_cache_core[37]: Access = 5108, Miss = 5104, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 49080
	L1D_cache_core[38]: Access = 5308, Miss = 5304, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 47187
	L1D_cache_core[39]: Access = 5166, Miss = 5164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47000
	L1D_cache_core[40]: Access = 5464, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46510
	L1D_cache_core[41]: Access = 5230, Miss = 5230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44770
	L1D_cache_core[42]: Access = 5110, Miss = 5098, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 47724
	L1D_cache_core[43]: Access = 5160, Miss = 5156, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 47189
	L1D_cache_core[44]: Access = 5622, Miss = 5610, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 46760
	L1D_cache_core[45]: Access = 5122, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45772
	L1D_cache_core[46]: Access = 5158, Miss = 5156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46782
	L1D_cache_core[47]: Access = 5397, Miss = 5397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47911
	L1D_cache_core[48]: Access = 4973, Miss = 4953, Miss_rate = 0.996, Pending_hits = 15, Reservation_fails = 48206
	L1D_cache_core[49]: Access = 5102, Miss = 5102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42942
	L1D_cache_core[50]: Access = 5208, Miss = 5201, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 46755
	L1D_cache_core[51]: Access = 5014, Miss = 5003, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 44591
	L1D_cache_core[52]: Access = 5386, Miss = 5374, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 48805
	L1D_cache_core[53]: Access = 5060, Miss = 5058, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47591
	L1D_cache_core[54]: Access = 4946, Miss = 4938, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 47830
	L1D_cache_core[55]: Access = 5194, Miss = 5190, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 49267
	L1D_cache_core[56]: Access = 5052, Miss = 5052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45595
	L1D_cache_core[57]: Access = 5133, Miss = 5127, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 45275
	L1D_cache_core[58]: Access = 5195, Miss = 5191, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 48286
	L1D_cache_core[59]: Access = 5356, Miss = 5348, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 47963
	L1D_total_cache_accesses = 239772
	L1D_total_cache_misses = 225704
	L1D_total_cache_miss_rate = 0.9413
	L1D_total_cache_pending_hits = 555
	L1D_total_cache_reservation_fails = 1685937
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 402714
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1768278
	L1T_total_cache_misses = 2331
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 1765947
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 151121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1403154
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 401042
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1765947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 282783
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5287127
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33843
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 63136
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
6237, 6237, 6468, 6468, 6237, 6237, 6006, 6006, 6006, 6006, 5775, 5775, 5775, 5775, 5775, 5775, 
gpgpu_n_tot_thrd_icount = 333179648
gpgpu_n_tot_w_icount = 10411864
gpgpu_n_stall_shd_mem = 3378652
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 151121
gpgpu_n_mem_write_global = 87827
gpgpu_n_mem_texture = 2331
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 2327840
gpgpu_n_store_insn = 1603086
gpgpu_n_shmem_insn = 18800830
gpgpu_n_tex_insn = 6043733
gpgpu_n_const_mem_insn = 917504
gpgpu_n_param_mem_insn = 11548864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 5618
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1797714
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4020053	W0_Idle:778478	W0_Scoreboard:4665758	W1:0	W2:4236	W3:12154	W4:0	W5:0	W6:0	W7:0	W8:0	W9:8360	W10:0	W11:0	W12:0	W13:8764	W14:354487	W15:0	W16:61639	W17:0	W18:31174	W19:0	W20:10143	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:26788	W27:0	W28:2084356	W29:1065112	W30:83562	W31:0	W32:5701634
Warp Occupancy Distribution:
Stall:756524	W0_Idle:426924	W0_Scoreboard:2498329	W1:0	W2:2108	W3:6048	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:20420	W17:0	W18:2781	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:431711	W29:528976	W30:0	W31:0	W32:1951859
Warp Occupancy Distribution:
Stall:1397629	W0_Idle:197153	W0_Scoreboard:1195730	W1:0	W2:2128	W3:6106	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2976	W10:0	W11:0	W12:0	W13:3244	W14:117302	W15:0	W16:28411	W17:0	W18:11745	W19:0	W20:3528	W21:0	W22:0	W23:0	W24:318754	W25:0	W26:10164	W27:0	W28:840494	W29:536136	W30:27870	W31:0	W32:1926310
warp_utilization0: 0.523858
warp_utilization1: 0.444317
warp_utilization2: 0.578834
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1208968 {8:151121,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9100280 {40:17557,72:18105,136:52165,}
traffic_breakdown_coretomem[INST_ACC_R] = 52952 {8:6619,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 18648 {8:2331,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20528928 {136:150948,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 701584 {8:87698,}
traffic_breakdown_memtocore[INST_ACC_R] = 898688 {136:6608,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 317016 {136:2331,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 1899 
averagemflatency = 323 
averagemflatency_1 = 346 
averagemflatency_2= 334 
averagemflatency_3 = 300 
averagemrqlatency_1 = 29 
averagemrqlatency_2 = 55 
averagemrqlatency_3 = 51 
max_icnt2mem_latency = 1449 
max_icnt2sh_latency = 165641 
mrq_lat_table:61620 	3568 	4602 	8167 	17654 	22230 	22009 	14485 	3620 	297 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	347 	515 	397 	100895 	108540 	27598 	2755 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	113064 	42988 	30180 	29919 	17098 	10538 	4035 	135 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33038 	109176 	11075 	60 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	22959 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	0 	113 	172 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        46        34        42       110        54        43        40        69        69        99        87       103       103        57        64 
dram[1]:        35        36        35        55        50        50        56        42        66        62        86        89        88       109        40        39 
dram[2]:        37        33        44        53        53        69        38        62        64        75        95        92        95       101        56        46 
dram[3]:        32        35        28        52        45        74        45        45        58        74        93        84       102        82        45        73 
dram[4]:        32        38        41        35        57        60        46        53        69        72        98        88       101        97        55        46 
dram[5]:        35        32        40        32        52        44        34        49        66        62        89        88        89        98        72        39 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      6347      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7148      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      7183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      6922     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  3.802661  3.960648  3.532009  3.409871  3.487640  3.222222  3.795294  3.736597  3.549020  3.388773  3.518750  3.325490  3.765376  3.889671  3.744186  3.990930 
dram[1]:  3.852018  3.795045  3.443497  3.539150  3.420479  3.344156  3.653846  4.125326  3.572052  3.299389  3.563559  3.400407  3.813793  3.706818  3.746237  3.937220 
dram[2]:  3.699571  3.778509  3.302905  3.355649  3.390830  3.346236  3.665899  3.708333  3.472458  3.344828  3.422846  3.494781  3.653422  3.861502  3.751606  3.855263 
dram[3]:  3.647436  3.697425  3.492274  3.144554  3.205394  3.507901  3.661290  3.697248  3.439232  3.331337  3.375502  3.518828  3.769231  3.862471  3.817391  3.845815 
dram[4]:  4.059524  3.353516  3.360934  3.275154  3.195473  3.239085  3.703196  3.471861  3.386364  3.315895  3.379518  3.618026  3.870588  3.631579  4.064220  3.768737 
dram[5]:  3.871910  3.572034  3.293388  3.170000  3.335470  3.271008  4.086295  3.590090  3.574236  3.260956  3.436476  3.498952  4.039024  3.635347  3.953229  3.825708 
average row locality = 158257/44227 = 3.578289
average row locality_1 = 86121/30464 = 2.826976
average row locality_2 = 33420/6575 = 5.082890
average row locality_3 = 38716/7188 = 5.386199
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       838       839       815       812       830       831       855       852       848       841       853       856       848       846       855       851 
dram[1]:       838       840       816       817       829       830       855       849       849       841       855       856       845       847       850       845 
dram[2]:       842       841       814       818       828       831       853       853       844       856       855       852       845       848       851       852 
dram[3]:       842       838       812       814       830       829       855       851       840       851       855       853       842       847       848       851 
dram[4]:       838       835       811       820       827       834       857       852       849       849       855       852       847       845       855       850 
dram[5]:       844       835       814       818       830       832       854       852       842       847       853       855       845       845       852       849 
total reads: 80816
bank skew: 857/811 = 1.06
chip skew: 13483/13458 = 1.00
number of total write accesses:
dram[0]:       877       886       785       777       722       735       758       751       781       789       836       840       805       811       916       909 
dram[1]:       880       850       799       765       741       715       760       731       788       779       827       817       814       784       892       911 
dram[2]:       895       882       778       786       725       725       738       749       795       793       853       822       810       797       901       906 
dram[3]:       866       885       771       774       715       725       734       761       773       818       826       829       775       810       908       895 
dram[4]:       867       884       775       775       726       724       765       752       790       799       828       834       798       811       917       910 
dram[5]:       879       851       780       771       731       725       756       742       795       790       824       814       811       780       923       907 
total reads: 77485
bank skew: 923/715 = 1.29
chip skew: 12978/12853 = 1.01
average mf latency per bank:
dram[0]:        498       484       468       499       532       526       496       512       485       517       484       474       463       493       461       489
dram[1]:        501       467       479       483       549       504       514       493       505       485       491       452       479       474       501       467
dram[2]:        492       449       496       451       552       510       524       479       525       476       498       462       490       444       508       451
dram[3]:        496       477       494       491       531       529       507       509       510       500       488       475       500       462       480       479
dram[4]:        478       477       478       484       545       529       489       516       500       517       491       480       463       474       490       476
dram[5]:        499       474       479       474       551       512       509       500       509       510       492       469       484       486       501       465
maximum mf latency per bank:
dram[0]:       1663      1546      1315      1709      1849      1520      1891      1766      1515      1443      1751      1371      1330      1399      1571      1498
dram[1]:       1623      1558      1393      1584      1761      1167      1737      1779      1258      1668      1444      1545      1375      1514      1766      1449
dram[2]:       1719      1652      1492      1634      1801      1474      1451      1523      1707      1361      1550      1605      1556      1381      1562      1780
dram[3]:       1394      1899      1658      1631      1652      1331      1707      1642      1321      1400      1513      1606      1617      1369      1591      1772
dram[4]:       1428      1692      1524      1776      1521      1397      1605      1550      1639      1595      1373      1645      1351      1602      1803      1622
dram[5]:       1381      1694      1778      1345      1440      1549      1804      1499      1276      1676      1489      1592      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218647 n_nop=154878 n_act=7297 n_pre=7281 n_req=19761 n_req_1=5512 n_req_2=4293 n_req_3=9956 n_rd=26938 n_write=22253 bw_util=0.3277 bw_util_1=0.1008 bw_util_2=0.07092 bw_util_3=0.156 blp=4.266255 blp_1= 1.696677 blp_2= 2.404054 blp_3= 1.769753
 n_activity=195379 dram_eff=0.3667 dram_eff_1=0.1128 dram_eff_2=0.07936 dram_eff_3=0.1745
bk0: 1676a 171557i bk1: 1676a 170989i bk2: 1630a 170681i bk3: 1624a 170258i bk4: 1660a 170328i bk5: 1662a 169340i bk6: 1710a 170184i bk7: 1704a 166718i bk8: 1696a 173391i bk9: 1682a 170828i bk10: 1706a 168597i bk11: 1712a 167325i bk12: 1696a 171929i bk13: 1692a 169474i bk14: 1710a 164027i bk15: 1702a 165875i 
bw_dist = 0.101	0.071	0.156	0.566	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.85412
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218647 n_nop=155002 n_act=7251 n_pre=7235 n_req=19590 n_req_1=5505 n_req_2=4292 n_req_3=9793 n_rd=26916 n_write=22243 bw_util=0.3267 bw_util_1=0.1007 bw_util_2=0.07089 bw_util_3=0.1551 blp=4.231627 blp_1= 1.674240 blp_2= 2.416942 blp_3= 1.759561
 n_activity=194629 dram_eff=0.367 dram_eff_1=0.1131 dram_eff_2=0.07964 dram_eff_3=0.1742
bk0: 1676a 171418i bk1: 1678a 170347i bk2: 1632a 171309i bk3: 1634a 170213i bk4: 1658a 171854i bk5: 1660a 171813i bk6: 1710a 169924i bk7: 1698a 170977i bk8: 1694a 171486i bk9: 1680a 171516i bk10: 1710a 170287i bk11: 1712a 169193i bk12: 1690a 168285i bk13: 1694a 167846i bk14: 1700a 165652i bk15: 1690a 165645i 
bw_dist = 0.101	0.071	0.155	0.563	0.110
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.36209
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218647 n_nop=154628 n_act=7416 n_pre=7400 n_req=19744 n_req_1=5510 n_req_2=4295 n_req_3=9939 n_rd=26962 n_write=22241 bw_util=0.3277 bw_util_1=0.1008 bw_util_2=0.07094 bw_util_3=0.1559 blp=4.257602 blp_1= 1.673441 blp_2= 2.389810 blp_3= 1.770698
 n_activity=196016 dram_eff=0.3655 dram_eff_1=0.1124 dram_eff_2=0.07913 dram_eff_3=0.1739
bk0: 1680a 171033i bk1: 1682a 169971i bk2: 1628a 171369i bk3: 1636a 170417i bk4: 1656a 171562i bk5: 1662a 169418i bk6: 1706a 170720i bk7: 1706a 169117i bk8: 1688a 172198i bk9: 1712a 169697i bk10: 1710a 169058i bk11: 1704a 168409i bk12: 1690a 169932i bk13: 1696a 170094i bk14: 1702a 165803i bk15: 1704a 164103i 
bw_dist = 0.101	0.071	0.156	0.569	0.104
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.44375
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218647 n_nop=154672 n_act=7405 n_pre=7389 n_req=19584 n_req_1=5512 n_req_2=4252 n_req_3=9820 n_rd=26909 n_write=22272 bw_util=0.3266 bw_util_1=0.1008 bw_util_2=0.0704 bw_util_3=0.1554 blp=4.222285 blp_1= 1.681075 blp_2= 2.363971 blp_3= 1.785562
 n_activity=195919 dram_eff=0.3645 dram_eff_1=0.1125 dram_eff_2=0.07856 dram_eff_3=0.1734
bk0: 1682a 170967i bk1: 1676a 169711i bk2: 1622a 172074i bk3: 1628a 169229i bk4: 1660a 170884i bk5: 1658a 173169i bk6: 1710a 169597i bk7: 1702a 168948i bk8: 1678a 171585i bk9: 1701a 169154i bk10: 1710a 168444i bk11: 1706a 170024i bk12: 1684a 170270i bk13: 1694a 170281i bk14: 1696a 166272i bk15: 1702a 164336i 
bw_dist = 0.101	0.070	0.155	0.569	0.104
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.40163
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218647 n_nop=154492 n_act=7486 n_pre=7470 n_req=19740 n_req_1=5512 n_req_2=4282 n_req_3=9946 n_rd=26948 n_write=22251 bw_util=0.3276 bw_util_1=0.1008 bw_util_2=0.07063 bw_util_3=0.1562 blp=4.295746 blp_1= 1.666775 blp_2= 2.411704 blp_3= 1.780734
 n_activity=195464 dram_eff=0.3665 dram_eff_1=0.1128 dram_eff_2=0.07901 dram_eff_3=0.1747
bk0: 1676a 172796i bk1: 1670a 168088i bk2: 1618a 171327i bk3: 1640a 170182i bk4: 1654a 170832i bk5: 1668a 169957i bk6: 1714a 169109i bk7: 1704a 168888i bk8: 1698a 170575i bk9: 1698a 169872i bk10: 1710a 167455i bk11: 1704a 169686i bk12: 1694a 170367i bk13: 1690a 167759i bk14: 1710a 165190i bk15: 1700a 163734i 
bw_dist = 0.101	0.071	0.156	0.566	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.47882
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218647 n_nop=154723 n_act=7372 n_pre=7356 n_req=19649 n_req_1=5522 n_req_2=4298 n_req_3=9829 n_rd=26928 n_write=22268 bw_util=0.3275 bw_util_1=0.101 bw_util_2=0.07087 bw_util_3=0.1556 blp=4.257146 blp_1= 1.660026 blp_2= 2.459003 blp_3= 1.774845
 n_activity=195009 dram_eff=0.3672 dram_eff_1=0.1133 dram_eff_2=0.07946 dram_eff_3=0.1745
bk0: 1688a 171817i bk1: 1670a 169860i bk2: 1628a 171802i bk3: 1632a 169712i bk4: 1660a 171793i bk5: 1664a 171103i bk6: 1708a 170998i bk7: 1704a 169228i bk8: 1684a 172624i bk9: 1694a 168421i bk10: 1706a 168453i bk11: 1710a 169632i bk12: 1690a 169954i bk13: 1688a 167963i bk14: 1704a 164958i bk15: 1698a 165063i 
bw_dist = 0.101	0.071	0.156	0.564	0.108
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.21396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20198, Miss = 6749, Miss_rate = 0.334, Pending_hits = 3159, Reservation_fails = 773
L2_cache_bank[1]: Access = 20464, Miss = 6729, Miss_rate = 0.329, Pending_hits = 3342, Reservation_fails = 1691
L2_cache_bank[2]: Access = 21221, Miss = 6741, Miss_rate = 0.318, Pending_hits = 3348, Reservation_fails = 1351
L2_cache_bank[3]: Access = 20259, Miss = 6726, Miss_rate = 0.332, Pending_hits = 3063, Reservation_fails = 1394
L2_cache_bank[4]: Access = 21391, Miss = 6733, Miss_rate = 0.315, Pending_hits = 3242, Reservation_fails = 1540
L2_cache_bank[5]: Access = 19590, Miss = 6758, Miss_rate = 0.345, Pending_hits = 3197, Reservation_fails = 1917
L2_cache_bank[6]: Access = 21137, Miss = 6724, Miss_rate = 0.318, Pending_hits = 3045, Reservation_fails = 2312
L2_cache_bank[7]: Access = 20638, Miss = 6739, Miss_rate = 0.327, Pending_hits = 3366, Reservation_fails = 1793
L2_cache_bank[8]: Access = 20101, Miss = 6746, Miss_rate = 0.336, Pending_hits = 3169, Reservation_fails = 3155
L2_cache_bank[9]: Access = 20892, Miss = 6739, Miss_rate = 0.323, Pending_hits = 3267, Reservation_fails = 2054
L2_cache_bank[10]: Access = 21105, Miss = 6741, Miss_rate = 0.319, Pending_hits = 3435, Reservation_fails = 2800
L2_cache_bank[11]: Access = 20808, Miss = 6734, Miss_rate = 0.324, Pending_hits = 3076, Reservation_fails = 1974
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20198, Miss = 6749 (0.334), PendingHit = 3159 (0.156)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20464, Miss = 6729 (0.329), PendingHit = 3342 (0.163)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21221, Miss = 6741 (0.318), PendingHit = 3348 (0.158)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20259, Miss = 6726 (0.332), PendingHit = 3063 (0.151)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21391, Miss = 6733 (0.315), PendingHit = 3242 (0.152)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19590, Miss = 6758 (0.345), PendingHit = 3197 (0.163)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21137, Miss = 6724 (0.318), PendingHit = 3045 (0.144)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20638, Miss = 6739 (0.327), PendingHit = 3366 (0.163)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20101, Miss = 6746 (0.336), PendingHit = 3169 (0.158)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20892, Miss = 6739 (0.323), PendingHit = 3267 (0.156)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21105, Miss = 6741 (0.319), PendingHit = 3435 (0.163)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20808, Miss = 6734 (0.324), PendingHit = 3076 (0.148)
L2 Cache Total Miss Rate = 0.326
Stream 1: L2 Cache Miss Rate = 0.487
Stream 2: L2 Cache Miss Rate = 0.280
Stream 3: L2 Cache Miss Rate = 0.343
Stream 1: Accesses  = 79203
Stream 1: Misses  = 38542
Stream 2: Accesses  = 64597
Stream 2: Misses  = 18099
Stream 3: Accesses  = 183207
Stream 3: Misses  = 62760
Stream 1+2: Accesses  = 143800
Stream 1+2: Misses  = 56641
Stream 1+2+3: Accesses  = 327007
Stream 1+2+3: Misses  = 119401
Total Accesses  = 247804
MPKI-CORES
CORE_L2MPKI_0	1.091
CORE_L2MPKI_1	1.088
CORE_L2MPKI_2	1.089
CORE_L2MPKI_3	1.087
CORE_L2MPKI_4	1.088
CORE_L2MPKI_5	1.088
CORE_L2MPKI_6	1.091
CORE_L2MPKI_7	1.086
CORE_L2MPKI_8	1.087
CORE_L2MPKI_9	1.088
CORE_L2MPKI_10	0.093
CORE_L2MPKI_11	0.097
CORE_L2MPKI_12	0.095
CORE_L2MPKI_13	0.096
CORE_L2MPKI_14	0.091
CORE_L2MPKI_15	0.097
CORE_L2MPKI_16	0.091
CORE_L2MPKI_17	0.093
CORE_L2MPKI_18	0.091
CORE_L2MPKI_19	0.093
CORE_L2MPKI_20	0.099
CORE_L2MPKI_21	0.096
CORE_L2MPKI_22	0.093
CORE_L2MPKI_23	0.095
CORE_L2MPKI_24	0.095
CORE_L2MPKI_25	0.093
CORE_L2MPKI_26	0.091
CORE_L2MPKI_27	0.096
CORE_L2MPKI_28	0.090
CORE_L2MPKI_29	0.092
CORE_L2MPKI_30	0.245
CORE_L2MPKI_31	0.268
CORE_L2MPKI_32	0.250
CORE_L2MPKI_33	0.273
CORE_L2MPKI_34	0.282
CORE_L2MPKI_35	0.269
CORE_L2MPKI_36	0.285
CORE_L2MPKI_37	0.282
CORE_L2MPKI_38	0.209
CORE_L2MPKI_39	0.250
CORE_L2MPKI_40	0.256
CORE_L2MPKI_41	0.261
CORE_L2MPKI_42	0.232
CORE_L2MPKI_43	0.293
CORE_L2MPKI_44	0.271
CORE_L2MPKI_45	0.245
CORE_L2MPKI_46	0.248
CORE_L2MPKI_47	0.221
CORE_L2MPKI_48	0.233
CORE_L2MPKI_49	0.237
CORE_L2MPKI_50	0.270
CORE_L2MPKI_51	0.300
CORE_L2MPKI_52	0.274
CORE_L2MPKI_53	0.266
CORE_L2MPKI_54	0.251
CORE_L2MPKI_55	0.259
CORE_L2MPKI_56	0.227
CORE_L2MPKI_57	0.220
CORE_L2MPKI_58	0.282
CORE_L2MPKI_59	0.242
Avg_MPKI_Stream1= 0.591
Avg_MPKI_Stream2= 0.178
Avg_MPKI_Stream3= 0.254
MISSES-CORES
CORE_MISSES_0	3372
CORE_MISSES_1	3298
CORE_MISSES_2	3252
CORE_MISSES_3	3229
CORE_MISSES_4	3347
CORE_MISSES_5	3296
CORE_MISSES_6	3322
CORE_MISSES_7	3292
CORE_MISSES_8	3310
CORE_MISSES_9	3233
CORE_MISSES_10	557
CORE_MISSES_11	580
CORE_MISSES_12	569
CORE_MISSES_13	570
CORE_MISSES_14	540
CORE_MISSES_15	577
CORE_MISSES_16	541
CORE_MISSES_17	556
CORE_MISSES_18	546
CORE_MISSES_19	555
CORE_MISSES_20	600
CORE_MISSES_21	583
CORE_MISSES_22	563
CORE_MISSES_23	577
CORE_MISSES_24	571
CORE_MISSES_25	558
CORE_MISSES_26	546
CORE_MISSES_27	582
CORE_MISSES_28	541
CORE_MISSES_29	553
CORE_MISSES_30	1147
CORE_MISSES_31	1274
CORE_MISSES_32	1185
CORE_MISSES_33	1294
CORE_MISSES_34	1371
CORE_MISSES_35	1274
CORE_MISSES_36	1365
CORE_MISSES_37	1338
CORE_MISSES_38	987
CORE_MISSES_39	1190
CORE_MISSES_40	1215
CORE_MISSES_41	1252
CORE_MISSES_42	1089
CORE_MISSES_43	1404
CORE_MISSES_44	1290
CORE_MISSES_45	1167
CORE_MISSES_46	1190
CORE_MISSES_47	1056
CORE_MISSES_48	1110
CORE_MISSES_49	1149
CORE_MISSES_50	1286
CORE_MISSES_51	1441
CORE_MISSES_52	1281
CORE_MISSES_53	1271
CORE_MISSES_54	1191
CORE_MISSES_55	1214
CORE_MISSES_56	1067
CORE_MISSES_57	1058
CORE_MISSES_58	1334
CORE_MISSES_59	1153
L2_MISSES = 80859
L2_total_cache_accesses = 247804
L2_total_cache_misses = 80859
L2_total_cache_miss_rate = 0.3263
L2_total_cache_pending_hits = 38709
L2_total_cache_reservation_fails = 22754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69670
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23724
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57626
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4428
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1957
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 200
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 174
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50493
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14401
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1319
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6054
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 378
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13935
L2_cache_data_port_util = 0.295
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=887343
icnt_total_pkts_simt_to_mem=510395
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     182.7907
gpu_ipc_2 =     724.8345
gpu_ipc_3 =     861.8803
gpu_tot_sim_cycle_stream_1 = 165641
gpu_tot_sim_cycle_stream_2 = 165641
gpu_tot_sim_cycle_stream_3 = 165639
gpu_sim_insn_1 = 30277632
gpu_sim_insn_2 = 120062308
gpu_sim_insn_3 = 142760996
gpu_sim_cycle = 165642
gpu_sim_insn = 293100936
gpu_ipc =    1769.4844
gpu_tot_sim_cycle = 165642
gpu_tot_sim_insn = 293100936
gpu_tot_ipc =    1769.4844
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 196517
gpu_stall_icnt2sh    = 495032
gpu_total_sim_rate=430397

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5320970
	L1I_total_cache_misses = 33843
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 63136
L1D_cache:
	L1D_cache_core[0]: Access = 6688, Miss = 5367, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 14317
	L1D_cache_core[1]: Access = 6560, Miss = 5219, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 15577
	L1D_cache_core[2]: Access = 6464, Miss = 5128, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 17781
	L1D_cache_core[3]: Access = 6432, Miss = 5113, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 16800
	L1D_cache_core[4]: Access = 6656, Miss = 5335, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 13375
	L1D_cache_core[5]: Access = 6560, Miss = 5253, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 15242
	L1D_cache_core[6]: Access = 6592, Miss = 5254, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 13822
	L1D_cache_core[7]: Access = 6560, Miss = 5236, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 15515
	L1D_cache_core[8]: Access = 6592, Miss = 5256, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 15824
	L1D_cache_core[9]: Access = 6432, Miss = 5131, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 14791
	L1D_cache_core[10]: Access = 882, Miss = 846, Miss_rate = 0.959, Pending_hits = 29, Reservation_fails = 7153
	L1D_cache_core[11]: Access = 918, Miss = 899, Miss_rate = 0.979, Pending_hits = 14, Reservation_fails = 7895
	L1D_cache_core[12]: Access = 955, Miss = 926, Miss_rate = 0.970, Pending_hits = 26, Reservation_fails = 6922
	L1D_cache_core[13]: Access = 938, Miss = 910, Miss_rate = 0.970, Pending_hits = 23, Reservation_fails = 8386
	L1D_cache_core[14]: Access = 920, Miss = 891, Miss_rate = 0.968, Pending_hits = 23, Reservation_fails = 7966
	L1D_cache_core[15]: Access = 950, Miss = 905, Miss_rate = 0.953, Pending_hits = 36, Reservation_fails = 7144
	L1D_cache_core[16]: Access = 942, Miss = 913, Miss_rate = 0.969, Pending_hits = 27, Reservation_fails = 6950
	L1D_cache_core[17]: Access = 955, Miss = 924, Miss_rate = 0.968, Pending_hits = 21, Reservation_fails = 5148
	L1D_cache_core[18]: Access = 930, Miss = 899, Miss_rate = 0.967, Pending_hits = 25, Reservation_fails = 7943
	L1D_cache_core[19]: Access = 922, Miss = 892, Miss_rate = 0.967, Pending_hits = 26, Reservation_fails = 5880
	L1D_cache_core[20]: Access = 948, Miss = 902, Miss_rate = 0.951, Pending_hits = 30, Reservation_fails = 4405
	L1D_cache_core[21]: Access = 952, Miss = 921, Miss_rate = 0.967, Pending_hits = 22, Reservation_fails = 3566
	L1D_cache_core[22]: Access = 938, Miss = 898, Miss_rate = 0.957, Pending_hits = 31, Reservation_fails = 6035
	L1D_cache_core[23]: Access = 922, Miss = 893, Miss_rate = 0.969, Pending_hits = 22, Reservation_fails = 2301
	L1D_cache_core[24]: Access = 945, Miss = 916, Miss_rate = 0.969, Pending_hits = 22, Reservation_fails = 5241
	L1D_cache_core[25]: Access = 914, Miss = 884, Miss_rate = 0.967, Pending_hits = 25, Reservation_fails = 6279
	L1D_cache_core[26]: Access = 954, Miss = 932, Miss_rate = 0.977, Pending_hits = 16, Reservation_fails = 6290
	L1D_cache_core[27]: Access = 948, Miss = 920, Miss_rate = 0.970, Pending_hits = 23, Reservation_fails = 5903
	L1D_cache_core[28]: Access = 946, Miss = 919, Miss_rate = 0.971, Pending_hits = 23, Reservation_fails = 7701
	L1D_cache_core[29]: Access = 938, Miss = 886, Miss_rate = 0.945, Pending_hits = 42, Reservation_fails = 5967
	L1D_cache_core[30]: Access = 4884, Miss = 4858, Miss_rate = 0.995, Pending_hits = 13, Reservation_fails = 48351
	L1D_cache_core[31]: Access = 5360, Miss = 5354, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 46580
	L1D_cache_core[32]: Access = 5202, Miss = 5200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46156
	L1D_cache_core[33]: Access = 5250, Miss = 5246, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 47027
	L1D_cache_core[34]: Access = 4998, Miss = 4995, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 45501
	L1D_cache_core[35]: Access = 4970, Miss = 4962, Miss_rate = 0.998, Pending_hits = 1, Reservation_fails = 47791
	L1D_cache_core[36]: Access = 5391, Miss = 5383, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 46621
	L1D_cache_core[37]: Access = 5108, Miss = 5104, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 49080
	L1D_cache_core[38]: Access = 5308, Miss = 5304, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 47187
	L1D_cache_core[39]: Access = 5166, Miss = 5164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47000
	L1D_cache_core[40]: Access = 5464, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46510
	L1D_cache_core[41]: Access = 5230, Miss = 5230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44770
	L1D_cache_core[42]: Access = 5110, Miss = 5098, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 47724
	L1D_cache_core[43]: Access = 5160, Miss = 5156, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 47189
	L1D_cache_core[44]: Access = 5622, Miss = 5610, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 46760
	L1D_cache_core[45]: Access = 5122, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45772
	L1D_cache_core[46]: Access = 5158, Miss = 5156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46782
	L1D_cache_core[47]: Access = 5397, Miss = 5397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47911
	L1D_cache_core[48]: Access = 4973, Miss = 4953, Miss_rate = 0.996, Pending_hits = 15, Reservation_fails = 48206
	L1D_cache_core[49]: Access = 5102, Miss = 5102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42942
	L1D_cache_core[50]: Access = 5208, Miss = 5201, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 46755
	L1D_cache_core[51]: Access = 5014, Miss = 5003, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 44591
	L1D_cache_core[52]: Access = 5386, Miss = 5374, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 48805
	L1D_cache_core[53]: Access = 5060, Miss = 5058, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47591
	L1D_cache_core[54]: Access = 4946, Miss = 4938, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 47830
	L1D_cache_core[55]: Access = 5194, Miss = 5190, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 49267
	L1D_cache_core[56]: Access = 5052, Miss = 5052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45595
	L1D_cache_core[57]: Access = 5133, Miss = 5127, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 45275
	L1D_cache_core[58]: Access = 5195, Miss = 5191, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 48286
	L1D_cache_core[59]: Access = 5356, Miss = 5348, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 47963
	L1D_total_cache_accesses = 239772
	L1D_total_cache_misses = 225704
	L1D_total_cache_miss_rate = 0.9413
	L1D_total_cache_pending_hits = 555
	L1D_total_cache_reservation_fails = 1685937
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 402714
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1768278
	L1T_total_cache_misses = 2331
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 1765947
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 151121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1403154
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 401042
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1765947
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 282783
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5287127
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33843
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 63136
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
6237, 6237, 6468, 6468, 6237, 6237, 6006, 6006, 6006, 6006, 5775, 5775, 5775, 5775, 5775, 5775, 
gpgpu_n_tot_thrd_icount = 333179648
gpgpu_n_tot_w_icount = 10411864
gpgpu_n_stall_shd_mem = 3378652
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 151121
gpgpu_n_mem_write_global = 87827
gpgpu_n_mem_texture = 2331
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 2327840
gpgpu_n_store_insn = 1603086
gpgpu_n_shmem_insn = 18800830
gpgpu_n_tex_insn = 6043733
gpgpu_n_const_mem_insn = 917504
gpgpu_n_param_mem_insn = 11548864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 5618
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1797714
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4020053	W0_Idle:778478	W0_Scoreboard:4665758	W1:0	W2:4236	W3:12154	W4:0	W5:0	W6:0	W7:0	W8:0	W9:8360	W10:0	W11:0	W12:0	W13:8764	W14:354487	W15:0	W16:61639	W17:0	W18:31174	W19:0	W20:10143	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:26788	W27:0	W28:2084356	W29:1065112	W30:83562	W31:0	W32:5701634
Warp Occupancy Distribution:
Stall:756524	W0_Idle:426924	W0_Scoreboard:2498329	W1:0	W2:2108	W3:6048	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:20420	W17:0	W18:2781	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:431711	W29:528976	W30:0	W31:0	W32:1951859
Warp Occupancy Distribution:
Stall:1397629	W0_Idle:197153	W0_Scoreboard:1195730	W1:0	W2:2128	W3:6106	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2976	W10:0	W11:0	W12:0	W13:3244	W14:117302	W15:0	W16:28411	W17:0	W18:11745	W19:0	W20:3528	W21:0	W22:0	W23:0	W24:318754	W25:0	W26:10164	W27:0	W28:840494	W29:536136	W30:27870	W31:0	W32:1926310
warp_utilization0: 0.523858
warp_utilization1: 0.444317
warp_utilization2: 0.578834
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1208968 {8:151121,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9100280 {40:17557,72:18105,136:52165,}
traffic_breakdown_coretomem[INST_ACC_R] = 52952 {8:6619,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 18648 {8:2331,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20528928 {136:150948,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 701584 {8:87698,}
traffic_breakdown_memtocore[INST_ACC_R] = 898688 {136:6608,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 317016 {136:2331,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 1899 
averagemflatency = 323 
averagemflatency_1 = 346 
averagemflatency_2= 334 
averagemflatency_3 = 300 
averagemrqlatency_1 = 29 
averagemrqlatency_2 = 55 
averagemrqlatency_3 = 51 
max_icnt2mem_latency = 1449 
max_icnt2sh_latency = 165641 
mrq_lat_table:61620 	3568 	4602 	8167 	17654 	22230 	22009 	14485 	3620 	297 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	347 	515 	397 	100895 	108540 	27598 	2755 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	113064 	42988 	30180 	29919 	17098 	10538 	4035 	135 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33038 	109176 	11075 	60 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	22959 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	0 	113 	172 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        46        34        42       110        54        43        40        69        69        99        87       103       103        57        64 
dram[1]:        35        36        35        55        50        50        56        42        66        62        86        89        88       109        40        39 
dram[2]:        37        33        44        53        53        69        38        62        64        75        95        92        95       101        56        46 
dram[3]:        32        35        28        52        45        74        45        45        58        74        93        84       102        82        45        73 
dram[4]:        32        38        41        35        57        60        46        53        69        72        98        88       101        97        55        46 
dram[5]:        35        32        40        32        52        44        34        49        66        62        89        88        89        98        72        39 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      6347      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7148      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      7183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      6922     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  3.802661  3.960648  3.532009  3.409871  3.487640  3.222222  3.795294  3.736597  3.549020  3.388773  3.518750  3.325490  3.765376  3.889671  3.744186  3.990930 
dram[1]:  3.852018  3.795045  3.443497  3.539150  3.420479  3.344156  3.653846  4.125326  3.572052  3.299389  3.563559  3.400407  3.813793  3.706818  3.746237  3.937220 
dram[2]:  3.699571  3.778509  3.302905  3.355649  3.390830  3.346236  3.665899  3.708333  3.472458  3.344828  3.422846  3.494781  3.653422  3.861502  3.751606  3.855263 
dram[3]:  3.647436  3.697425  3.492274  3.144554  3.205394  3.507901  3.661290  3.697248  3.439232  3.331337  3.375502  3.518828  3.769231  3.862471  3.817391  3.845815 
dram[4]:  4.059524  3.353516  3.360934  3.275154  3.195473  3.239085  3.703196  3.471861  3.386364  3.315895  3.379518  3.618026  3.870588  3.631579  4.064220  3.768737 
dram[5]:  3.871910  3.572034  3.293388  3.170000  3.335470  3.271008  4.086295  3.590090  3.574236  3.260956  3.436476  3.498952  4.039024  3.635347  3.953229  3.825708 
average row locality = 158257/44227 = 3.578289
average row locality_1 = 86121/30464 = 2.826976
average row locality_2 = 33420/6575 = 5.082890
average row locality_3 = 38716/7188 = 5.386199
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       838       839       815       812       830       831       855       852       848       841       853       856       848       846       855       851 
dram[1]:       838       840       816       817       829       830       855       849       849       841       855       856       845       847       850       845 
dram[2]:       842       841       814       818       828       831       853       853       844       856       855       852       845       848       851       852 
dram[3]:       842       838       812       814       830       829       855       851       840       851       855       853       842       847       848       851 
dram[4]:       838       835       811       820       827       834       857       852       849       849       855       852       847       845       855       850 
dram[5]:       844       835       814       818       830       832       854       852       842       847       853       855       845       845       852       849 
total reads: 80816
bank skew: 857/811 = 1.06
chip skew: 13483/13458 = 1.00
number of total write accesses:
dram[0]:       877       886       785       777       722       735       758       751       781       789       836       840       805       811       916       909 
dram[1]:       880       850       799       765       741       715       760       731       788       779       827       817       814       784       892       911 
dram[2]:       895       882       778       786       725       725       738       749       795       793       853       822       810       797       901       906 
dram[3]:       866       885       771       774       715       725       734       761       773       818       826       829       775       810       908       895 
dram[4]:       867       884       775       775       726       724       765       752       790       799       828       834       798       811       917       910 
dram[5]:       879       851       780       771       731       725       756       742       795       790       824       814       811       780       923       907 
total reads: 77485
bank skew: 923/715 = 1.29
chip skew: 12978/12853 = 1.01
average mf latency per bank:
dram[0]:        498       484       468       499       532       526       496       512       485       517       484       474       463       493       461       489
dram[1]:        501       467       479       483       549       504       514       493       505       485       491       452       479       474       501       467
dram[2]:        492       449       496       451       552       510       524       479       525       476       498       462       490       444       508       451
dram[3]:        496       477       494       491       531       529       507       509       510       500       488       475       500       462       480       479
dram[4]:        478       477       478       484       545       529       489       516       500       517       491       480       463       474       490       476
dram[5]:        499       474       479       474       551       512       509       500       509       510       492       469       484       486       501       465
maximum mf latency per bank:
dram[0]:       1663      1546      1315      1709      1849      1520      1891      1766      1515      1443      1751      1371      1330      1399      1571      1498
dram[1]:       1623      1558      1393      1584      1761      1167      1737      1779      1258      1668      1444      1545      1375      1514      1766      1449
dram[2]:       1719      1652      1492      1634      1801      1474      1451      1523      1707      1361      1550      1605      1556      1381      1562      1780
dram[3]:       1394      1899      1658      1631      1652      1331      1707      1642      1321      1400      1513      1606      1617      1369      1591      1772
dram[4]:       1428      1692      1524      1776      1521      1397      1605      1550      1639      1595      1373      1645      1351      1602      1803      1622
dram[5]:       1381      1694      1778      1345      1440      1549      1804      1499      1276      1676      1489      1592      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218647 n_nop=154878 n_act=7297 n_pre=7281 n_req=19761 n_req_1=5512 n_req_2=4293 n_req_3=9956 n_rd=26938 n_write=22253 bw_util=0.3277 bw_util_1=0.1008 bw_util_2=0.07092 bw_util_3=0.156 blp=4.266255 blp_1= 1.696677 blp_2= 2.404054 blp_3= 1.769753
 n_activity=195379 dram_eff=0.3667 dram_eff_1=0.1128 dram_eff_2=0.07936 dram_eff_3=0.1745
bk0: 1676a 171557i bk1: 1676a 170989i bk2: 1630a 170681i bk3: 1624a 170258i bk4: 1660a 170328i bk5: 1662a 169340i bk6: 1710a 170184i bk7: 1704a 166718i bk8: 1696a 173391i bk9: 1682a 170828i bk10: 1706a 168597i bk11: 1712a 167325i bk12: 1696a 171929i bk13: 1692a 169474i bk14: 1710a 164027i bk15: 1702a 165875i 
bw_dist = 0.101	0.071	0.156	0.566	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.85412
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218647 n_nop=155002 n_act=7251 n_pre=7235 n_req=19590 n_req_1=5505 n_req_2=4292 n_req_3=9793 n_rd=26916 n_write=22243 bw_util=0.3267 bw_util_1=0.1007 bw_util_2=0.07089 bw_util_3=0.1551 blp=4.231627 blp_1= 1.674240 blp_2= 2.416942 blp_3= 1.759561
 n_activity=194629 dram_eff=0.367 dram_eff_1=0.1131 dram_eff_2=0.07964 dram_eff_3=0.1742
bk0: 1676a 171418i bk1: 1678a 170347i bk2: 1632a 171309i bk3: 1634a 170213i bk4: 1658a 171854i bk5: 1660a 171813i bk6: 1710a 169924i bk7: 1698a 170977i bk8: 1694a 171486i bk9: 1680a 171516i bk10: 1710a 170287i bk11: 1712a 169193i bk12: 1690a 168285i bk13: 1694a 167846i bk14: 1700a 165652i bk15: 1690a 165645i 
bw_dist = 0.101	0.071	0.155	0.563	0.110
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.36209
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218647 n_nop=154628 n_act=7416 n_pre=7400 n_req=19744 n_req_1=5510 n_req_2=4295 n_req_3=9939 n_rd=26962 n_write=22241 bw_util=0.3277 bw_util_1=0.1008 bw_util_2=0.07094 bw_util_3=0.1559 blp=4.257602 blp_1= 1.673441 blp_2= 2.389810 blp_3= 1.770698
 n_activity=196016 dram_eff=0.3655 dram_eff_1=0.1124 dram_eff_2=0.07913 dram_eff_3=0.1739
bk0: 1680a 171033i bk1: 1682a 169971i bk2: 1628a 171369i bk3: 1636a 170417i bk4: 1656a 171562i bk5: 1662a 169418i bk6: 1706a 170720i bk7: 1706a 169117i bk8: 1688a 172198i bk9: 1712a 169697i bk10: 1710a 169058i bk11: 1704a 168409i bk12: 1690a 169932i bk13: 1696a 170094i bk14: 1702a 165803i bk15: 1704a 164103i 
bw_dist = 0.101	0.071	0.156	0.569	0.104
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.44375
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218647 n_nop=154672 n_act=7405 n_pre=7389 n_req=19584 n_req_1=5512 n_req_2=4252 n_req_3=9820 n_rd=26909 n_write=22272 bw_util=0.3266 bw_util_1=0.1008 bw_util_2=0.0704 bw_util_3=0.1554 blp=4.222285 blp_1= 1.681075 blp_2= 2.363971 blp_3= 1.785562
 n_activity=195919 dram_eff=0.3645 dram_eff_1=0.1125 dram_eff_2=0.07856 dram_eff_3=0.1734
bk0: 1682a 170967i bk1: 1676a 169711i bk2: 1622a 172074i bk3: 1628a 169229i bk4: 1660a 170884i bk5: 1658a 173169i bk6: 1710a 169597i bk7: 1702a 168948i bk8: 1678a 171585i bk9: 1701a 169154i bk10: 1710a 168444i bk11: 1706a 170024i bk12: 1684a 170270i bk13: 1694a 170281i bk14: 1696a 166272i bk15: 1702a 164336i 
bw_dist = 0.101	0.070	0.155	0.569	0.104
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.40163
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218647 n_nop=154492 n_act=7486 n_pre=7470 n_req=19740 n_req_1=5512 n_req_2=4282 n_req_3=9946 n_rd=26948 n_write=22251 bw_util=0.3276 bw_util_1=0.1008 bw_util_2=0.07063 bw_util_3=0.1562 blp=4.295746 blp_1= 1.666775 blp_2= 2.411704 blp_3= 1.780734
 n_activity=195464 dram_eff=0.3665 dram_eff_1=0.1128 dram_eff_2=0.07901 dram_eff_3=0.1747
bk0: 1676a 172796i bk1: 1670a 168088i bk2: 1618a 171327i bk3: 1640a 170182i bk4: 1654a 170832i bk5: 1668a 169957i bk6: 1714a 169109i bk7: 1704a 168888i bk8: 1698a 170575i bk9: 1698a 169872i bk10: 1710a 167455i bk11: 1704a 169686i bk12: 1694a 170367i bk13: 1690a 167759i bk14: 1710a 165190i bk15: 1700a 163734i 
bw_dist = 0.101	0.071	0.156	0.566	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.47882
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218647 n_nop=154723 n_act=7372 n_pre=7356 n_req=19649 n_req_1=5522 n_req_2=4298 n_req_3=9829 n_rd=26928 n_write=22268 bw_util=0.3275 bw_util_1=0.101 bw_util_2=0.07087 bw_util_3=0.1556 blp=4.257146 blp_1= 1.660026 blp_2= 2.459003 blp_3= 1.774845
 n_activity=195009 dram_eff=0.3672 dram_eff_1=0.1133 dram_eff_2=0.07946 dram_eff_3=0.1745
bk0: 1688a 171817i bk1: 1670a 169860i bk2: 1628a 171802i bk3: 1632a 169712i bk4: 1660a 171793i bk5: 1664a 171103i bk6: 1708a 170998i bk7: 1704a 169228i bk8: 1684a 172624i bk9: 1694a 168421i bk10: 1706a 168453i bk11: 1710a 169632i bk12: 1690a 169954i bk13: 1688a 167963i bk14: 1704a 164958i bk15: 1698a 165063i 
bw_dist = 0.101	0.071	0.156	0.564	0.108
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.21396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20198, Miss = 6749, Miss_rate = 0.334, Pending_hits = 3159, Reservation_fails = 773
L2_cache_bank[1]: Access = 20464, Miss = 6729, Miss_rate = 0.329, Pending_hits = 3342, Reservation_fails = 1691
L2_cache_bank[2]: Access = 21221, Miss = 6741, Miss_rate = 0.318, Pending_hits = 3348, Reservation_fails = 1351
L2_cache_bank[3]: Access = 20259, Miss = 6726, Miss_rate = 0.332, Pending_hits = 3063, Reservation_fails = 1394
L2_cache_bank[4]: Access = 21391, Miss = 6733, Miss_rate = 0.315, Pending_hits = 3242, Reservation_fails = 1540
L2_cache_bank[5]: Access = 19590, Miss = 6758, Miss_rate = 0.345, Pending_hits = 3197, Reservation_fails = 1917
L2_cache_bank[6]: Access = 21137, Miss = 6724, Miss_rate = 0.318, Pending_hits = 3045, Reservation_fails = 2312
L2_cache_bank[7]: Access = 20638, Miss = 6739, Miss_rate = 0.327, Pending_hits = 3366, Reservation_fails = 1793
L2_cache_bank[8]: Access = 20101, Miss = 6746, Miss_rate = 0.336, Pending_hits = 3169, Reservation_fails = 3155
L2_cache_bank[9]: Access = 20892, Miss = 6739, Miss_rate = 0.323, Pending_hits = 3267, Reservation_fails = 2054
L2_cache_bank[10]: Access = 21105, Miss = 6741, Miss_rate = 0.319, Pending_hits = 3435, Reservation_fails = 2800
L2_cache_bank[11]: Access = 20808, Miss = 6734, Miss_rate = 0.324, Pending_hits = 3076, Reservation_fails = 1974
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20198, Miss = 6749 (0.334), PendingHit = 3159 (0.156)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20464, Miss = 6729 (0.329), PendingHit = 3342 (0.163)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21221, Miss = 6741 (0.318), PendingHit = 3348 (0.158)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20259, Miss = 6726 (0.332), PendingHit = 3063 (0.151)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21391, Miss = 6733 (0.315), PendingHit = 3242 (0.152)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19590, Miss = 6758 (0.345), PendingHit = 3197 (0.163)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21137, Miss = 6724 (0.318), PendingHit = 3045 (0.144)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20638, Miss = 6739 (0.327), PendingHit = 3366 (0.163)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20101, Miss = 6746 (0.336), PendingHit = 3169 (0.158)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20892, Miss = 6739 (0.323), PendingHit = 3267 (0.156)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 21105, Miss = 6741 (0.319), PendingHit = 3435 (0.163)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 20808, Miss = 6734 (0.324), PendingHit = 3076 (0.148)
L2 Cache Total Miss Rate = 0.326
Stream 1: L2 Cache Miss Rate = 0.487
Stream 2: L2 Cache Miss Rate = 0.280
Stream 3: L2 Cache Miss Rate = 0.343
Stream 1: Accesses  = 79203
Stream 1: Misses  = 38542
Stream 2: Accesses  = 64597
Stream 2: Misses  = 18099
Stream 3: Accesses  = 183207
Stream 3: Misses  = 62760
Stream 1+2: Accesses  = 143800
Stream 1+2: Misses  = 56641
Stream 1+2+3: Accesses  = 327007
Stream 1+2+3: Misses  = 119401
Total Accesses  = 247804
MPKI-CORES
CORE_L2MPKI_0	1.091
CORE_L2MPKI_1	1.088
CORE_L2MPKI_2	1.089
CORE_L2MPKI_3	1.087
CORE_L2MPKI_4	1.088
CORE_L2MPKI_5	1.088
CORE_L2MPKI_6	1.091
CORE_L2MPKI_7	1.086
CORE_L2MPKI_8	1.087
CORE_L2MPKI_9	1.088
CORE_L2MPKI_10	0.093
CORE_L2MPKI_11	0.097
CORE_L2MPKI_12	0.095
CORE_L2MPKI_13	0.096
CORE_L2MPKI_14	0.091
CORE_L2MPKI_15	0.097
CORE_L2MPKI_16	0.091
CORE_L2MPKI_17	0.093
CORE_L2MPKI_18	0.091
CORE_L2MPKI_19	0.093
CORE_L2MPKI_20	0.099
CORE_L2MPKI_21	0.096
CORE_L2MPKI_22	0.093
CORE_L2MPKI_23	0.095
CORE_L2MPKI_24	0.095
CORE_L2MPKI_25	0.093
CORE_L2MPKI_26	0.091
CORE_L2MPKI_27	0.096
CORE_L2MPKI_28	0.090
CORE_L2MPKI_29	0.092
CORE_L2MPKI_30	0.245
CORE_L2MPKI_31	0.268
CORE_L2MPKI_32	0.250
CORE_L2MPKI_33	0.273
CORE_L2MPKI_34	0.282
CORE_L2MPKI_35	0.269
CORE_L2MPKI_36	0.285
CORE_L2MPKI_37	0.282
CORE_L2MPKI_38	0.209
CORE_L2MPKI_39	0.250
CORE_L2MPKI_40	0.256
CORE_L2MPKI_41	0.261
CORE_L2MPKI_42	0.232
CORE_L2MPKI_43	0.293
CORE_L2MPKI_44	0.271
CORE_L2MPKI_45	0.245
CORE_L2MPKI_46	0.248
CORE_L2MPKI_47	0.221
CORE_L2MPKI_48	0.233
CORE_L2MPKI_49	0.237
CORE_L2MPKI_50	0.270
CORE_L2MPKI_51	0.300
CORE_L2MPKI_52	0.274
CORE_L2MPKI_53	0.266
CORE_L2MPKI_54	0.251
CORE_L2MPKI_55	0.259
CORE_L2MPKI_56	0.227
CORE_L2MPKI_57	0.220
CORE_L2MPKI_58	0.282
CORE_L2MPKI_59	0.242
Avg_MPKI_Stream1= 0.591
Avg_MPKI_Stream2= 0.178
Avg_MPKI_Stream3= 0.254
MISSES-CORES
CORE_MISSES_0	3372
CORE_MISSES_1	3298
CORE_MISSES_2	3252
CORE_MISSES_3	3229
CORE_MISSES_4	3347
CORE_MISSES_5	3296
CORE_MISSES_6	3322
CORE_MISSES_7	3292
CORE_MISSES_8	3310
CORE_MISSES_9	3233
CORE_MISSES_10	557
CORE_MISSES_11	580
CORE_MISSES_12	569
CORE_MISSES_13	570
CORE_MISSES_14	540
CORE_MISSES_15	577
CORE_MISSES_16	541
CORE_MISSES_17	556
CORE_MISSES_18	546
CORE_MISSES_19	555
CORE_MISSES_20	600
CORE_MISSES_21	583
CORE_MISSES_22	563
CORE_MISSES_23	577
CORE_MISSES_24	571
CORE_MISSES_25	558
CORE_MISSES_26	546
CORE_MISSES_27	582
CORE_MISSES_28	541
CORE_MISSES_29	553
CORE_MISSES_30	1147
CORE_MISSES_31	1274
CORE_MISSES_32	1185
CORE_MISSES_33	1294
CORE_MISSES_34	1371
CORE_MISSES_35	1274
CORE_MISSES_36	1365
CORE_MISSES_37	1338
CORE_MISSES_38	987
CORE_MISSES_39	1190
CORE_MISSES_40	1215
CORE_MISSES_41	1252
CORE_MISSES_42	1089
CORE_MISSES_43	1404
CORE_MISSES_44	1290
CORE_MISSES_45	1167
CORE_MISSES_46	1190
CORE_MISSES_47	1056
CORE_MISSES_48	1110
CORE_MISSES_49	1149
CORE_MISSES_50	1286
CORE_MISSES_51	1441
CORE_MISSES_52	1281
CORE_MISSES_53	1271
CORE_MISSES_54	1191
CORE_MISSES_55	1214
CORE_MISSES_56	1067
CORE_MISSES_57	1058
CORE_MISSES_58	1334
CORE_MISSES_59	1153
L2_MISSES = 80859
L2_total_cache_accesses = 247804
L2_total_cache_misses = 80859
L2_total_cache_miss_rate = 0.3263
L2_total_cache_pending_hits = 38709
L2_total_cache_reservation_fails = 22754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69670
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23724
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57626
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4428
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1957
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 200
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 174
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50493
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14401
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1319
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6054
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 378
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 176
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13935
L2_cache_data_port_util = 0.295
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=887343
icnt_total_pkts_simt_to_mem=510395
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     181.9657
gpu_ipc_2 =     733.8234
gpu_ipc_3 =     869.9214
gpu_tot_sim_cycle_stream_1 = 207990
gpu_tot_sim_cycle_stream_2 = 207990
gpu_tot_sim_cycle_stream_3 = 207988
gpu_sim_insn_1 = 37847040
gpu_sim_insn_2 = 152627917
gpu_sim_insn_3 = 180933222
gpu_sim_cycle = 207991
gpu_sim_insn = 371408179
gpu_ipc =    1785.6936
gpu_tot_sim_cycle = 207991
gpu_tot_sim_insn = 371408179
gpu_tot_ipc =    1785.6936
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 237238
gpu_stall_icnt2sh    = 614664
gpu_total_sim_rate=437465

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712546
	L1I_total_cache_misses = 39489
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 76008
L1D_cache:
	L1D_cache_core[0]: Access = 8320, Miss = 6680, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 18164
	L1D_cache_core[1]: Access = 8192, Miss = 6544, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 18378
	L1D_cache_core[2]: Access = 8064, Miss = 6382, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 20903
	L1D_cache_core[3]: Access = 8032, Miss = 6385, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 21576
	L1D_cache_core[4]: Access = 8320, Miss = 6660, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 16420
	L1D_cache_core[5]: Access = 8160, Miss = 6518, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 18894
	L1D_cache_core[6]: Access = 8288, Miss = 6598, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 16969
	L1D_cache_core[7]: Access = 8224, Miss = 6545, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 18789
	L1D_cache_core[8]: Access = 8128, Miss = 6468, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 19615
	L1D_cache_core[9]: Access = 8192, Miss = 6487, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 16856
	L1D_cache_core[10]: Access = 1144, Miss = 1101, Miss_rate = 0.962, Pending_hits = 34, Reservation_fails = 7380
	L1D_cache_core[11]: Access = 1184, Miss = 1159, Miss_rate = 0.979, Pending_hits = 17, Reservation_fails = 8191
	L1D_cache_core[12]: Access = 1208, Miss = 1172, Miss_rate = 0.970, Pending_hits = 31, Reservation_fails = 7413
	L1D_cache_core[13]: Access = 1200, Miss = 1165, Miss_rate = 0.971, Pending_hits = 27, Reservation_fails = 9236
	L1D_cache_core[14]: Access = 1192, Miss = 1158, Miss_rate = 0.971, Pending_hits = 26, Reservation_fails = 7966
	L1D_cache_core[15]: Access = 1204, Miss = 1156, Miss_rate = 0.960, Pending_hits = 36, Reservation_fails = 7699
	L1D_cache_core[16]: Access = 1208, Miss = 1175, Miss_rate = 0.973, Pending_hits = 29, Reservation_fails = 6950
	L1D_cache_core[17]: Access = 1208, Miss = 1166, Miss_rate = 0.965, Pending_hits = 23, Reservation_fails = 5613
	L1D_cache_core[18]: Access = 1192, Miss = 1157, Miss_rate = 0.971, Pending_hits = 25, Reservation_fails = 7943
	L1D_cache_core[19]: Access = 1188, Miss = 1153, Miss_rate = 0.971, Pending_hits = 27, Reservation_fails = 6960
	L1D_cache_core[20]: Access = 1176, Miss = 1123, Miss_rate = 0.955, Pending_hits = 34, Reservation_fails = 4441
	L1D_cache_core[21]: Access = 1176, Miss = 1137, Miss_rate = 0.967, Pending_hits = 28, Reservation_fails = 3566
	L1D_cache_core[22]: Access = 1200, Miss = 1156, Miss_rate = 0.963, Pending_hits = 35, Reservation_fails = 6234
	L1D_cache_core[23]: Access = 1184, Miss = 1150, Miss_rate = 0.971, Pending_hits = 25, Reservation_fails = 2469
	L1D_cache_core[24]: Access = 1184, Miss = 1149, Miss_rate = 0.970, Pending_hits = 24, Reservation_fails = 5241
	L1D_cache_core[25]: Access = 1184, Miss = 1147, Miss_rate = 0.969, Pending_hits = 31, Reservation_fails = 6390
	L1D_cache_core[26]: Access = 1208, Miss = 1181, Miss_rate = 0.978, Pending_hits = 21, Reservation_fails = 6389
	L1D_cache_core[27]: Access = 1192, Miss = 1158, Miss_rate = 0.971, Pending_hits = 29, Reservation_fails = 6036
	L1D_cache_core[28]: Access = 1208, Miss = 1175, Miss_rate = 0.973, Pending_hits = 26, Reservation_fails = 7872
	L1D_cache_core[29]: Access = 1200, Miss = 1137, Miss_rate = 0.948, Pending_hits = 47, Reservation_fails = 5974
	L1D_cache_core[30]: Access = 6381, Miss = 6340, Miss_rate = 0.994, Pending_hits = 17, Reservation_fails = 62438
	L1D_cache_core[31]: Access = 6842, Miss = 6830, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 61315
	L1D_cache_core[32]: Access = 6752, Miss = 6738, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 59848
	L1D_cache_core[33]: Access = 6610, Miss = 6604, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 62068
	L1D_cache_core[34]: Access = 6556, Miss = 6547, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 60083
	L1D_cache_core[35]: Access = 6590, Miss = 6582, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 63704
	L1D_cache_core[36]: Access = 6678, Miss = 6666, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 60394
	L1D_cache_core[37]: Access = 6746, Miss = 6735, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 63905
	L1D_cache_core[38]: Access = 6814, Miss = 6798, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 62975
	L1D_cache_core[39]: Access = 6524, Miss = 6520, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 59990
	L1D_cache_core[40]: Access = 7022, Miss = 7014, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 60525
	L1D_cache_core[41]: Access = 6757, Miss = 6755, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60523
	L1D_cache_core[42]: Access = 6578, Miss = 6564, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 61927
	L1D_cache_core[43]: Access = 6472, Miss = 6466, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 61192
	L1D_cache_core[44]: Access = 7090, Miss = 7075, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 61279
	L1D_cache_core[45]: Access = 6484, Miss = 6480, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 60309
	L1D_cache_core[46]: Access = 6682, Miss = 6678, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 61349
	L1D_cache_core[47]: Access = 6846, Miss = 6831, Miss_rate = 0.998, Pending_hits = 8, Reservation_fails = 63242
	L1D_cache_core[48]: Access = 6622, Miss = 6600, Miss_rate = 0.997, Pending_hits = 15, Reservation_fails = 62809
	L1D_cache_core[49]: Access = 6539, Miss = 6532, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 57834
	L1D_cache_core[50]: Access = 6705, Miss = 6692, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 63209
	L1D_cache_core[51]: Access = 6478, Miss = 6464, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 57921
	L1D_cache_core[52]: Access = 6933, Miss = 6921, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 64683
	L1D_cache_core[53]: Access = 6483, Miss = 6471, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 62467
	L1D_cache_core[54]: Access = 6550, Miss = 6536, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 63569
	L1D_cache_core[55]: Access = 6866, Miss = 6860, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 64914
	L1D_cache_core[56]: Access = 6564, Miss = 6544, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 59470
	L1D_cache_core[57]: Access = 6596, Miss = 6584, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 59355
	L1D_cache_core[58]: Access = 6766, Miss = 6754, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 63897
	L1D_cache_core[59]: Access = 6650, Miss = 6642, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 62144
	L1D_total_cache_accesses = 305936
	L1D_total_cache_misses = 288165
	L1D_total_cache_miss_rate = 0.9419
	L1D_total_cache_pending_hits = 654
	L1D_total_cache_reservation_fails = 2165865
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 536866
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2282490
	L1T_total_cache_misses = 2788
	L1T_total_cache_miss_rate = 0.0012
	L1T_total_cache_pending_hits = 2279702
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 190090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1828927
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 535194
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2279702
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 336938
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6673057
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 76008
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
7623, 7623, 7854, 7854, 7854, 7854, 7623, 7623, 7623, 7623, 7161, 7161, 7161, 7161, 7161, 7161, 
gpgpu_n_tot_thrd_icount = 420489280
gpgpu_n_tot_w_icount = 13140290
gpgpu_n_stall_shd_mem = 4356105
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 190090
gpgpu_n_mem_write_global = 114728
gpgpu_n_mem_texture = 2788
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 2932960
gpgpu_n_store_insn = 2054208
gpgpu_n_shmem_insn = 23175617
gpgpu_n_tex_insn = 7690420
gpgpu_n_const_mem_insn = 1146880
gpgpu_n_param_mem_insn = 15468016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7200
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2309063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5120421	W0_Idle:892451	W0_Scoreboard:5804818	W1:0	W2:5262	W3:15616	W4:0	W5:0	W6:0	W7:0	W8:0	W9:11500	W10:0	W11:0	W12:0	W13:11840	W14:472080	W15:0	W16:71309	W17:0	W18:42272	W19:0	W20:13272	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:36092	W27:0	W28:2731490	W29:1322952	W30:113598	W31:0	W32:7333605
Warp Occupancy Distribution:
Stall:919980	W0_Idle:520382	W0_Scoreboard:3159979	W1:0	W2:2620	W3:7736	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:25381	W17:0	W18:3600	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:562209	W29:658119	W30:0	W31:0	W32:2459634
Warp Occupancy Distribution:
Stall:1781179	W0_Idle:204857	W0_Scoreboard:1478920	W1:0	W2:2642	W3:7880	W4:0	W5:0	W6:0	W7:0	W8:0	W9:3860	W10:0	W11:0	W12:0	W13:3912	W14:156862	W15:0	W16:33120	W17:0	W18:15256	W19:0	W20:4473	W21:0	W22:0	W23:0	W24:318754	W25:0	W26:12168	W27:0	W28:1103827	W29:664833	W30:37931	W31:0	W32:2489166
warp_utilization0: 0.526514
warp_utilization1: 0.447050
warp_utilization2: 0.583521
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1520720 {8:190090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11848064 {40:23038,72:24114,136:67576,}
traffic_breakdown_coretomem[INST_ACC_R] = 68752 {8:8594,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 22304 {8:2788,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25852240 {136:190090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 917824 {8:114728,}
traffic_breakdown_memtocore[INST_ACC_R] = 1168512 {136:8592,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 379168 {136:2788,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 1899 
averagemflatency = 322 
averagemflatency_1 = 345 
averagemflatency_2= 331 
averagemflatency_3 = 301 
averagemrqlatency_1 = 32 
averagemrqlatency_2 = 56 
averagemrqlatency_3 = 52 
max_icnt2mem_latency = 1449 
max_icnt2sh_latency = 207990 
mrq_lat_table:79154 	4497 	5952 	10445 	22668 	29147 	28886 	19732 	5092 	477 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	452 	678 	491 	127982 	139989 	35148 	2936 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	142358 	55298 	40262 	39114 	22258 	12587 	4256 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	41878 	137158 	13840 	72 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	49989 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	0 	128 	237 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        50        54        42       110        54        66        50        69        69        99        87       103       103        57        75 
dram[1]:        35        36        35        55        50        50        68        67        66        62        86        89        88       109        97        39 
dram[2]:        47        50        44        53        53        69        52        74        64        75        95        92        95       101        56        79 
dram[3]:        32        40        28        52        45        74        64        69        58        74        93        84       102        82        45        77 
dram[4]:        53        42        41        48        57        60        59        72        69        72        98        88       101        97        55        74 
dram[5]:        39        32        40        38        52        44        65        65        66        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      6347      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7148      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      7183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      6922     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  3.675000  3.846287  3.623311  3.512903  3.553299  3.363200  4.000000  3.894161  3.674138  3.518946  3.819820  3.537563  3.846581  3.938086  3.668309  3.855903 
dram[1]:  3.590538  3.729592  3.600000  3.649573  3.567340  3.514334  3.789661  4.266667  3.590604  3.454545  3.658031  3.548821  3.862889  3.773960  3.787415  3.780612 
dram[2]:  3.696013  3.617264  3.463141  3.604651  3.506689  3.438625  3.781753  3.848376  3.573579  3.488525  3.628814  3.620275  3.681898  3.915254  3.668317  3.772881 
dram[3]:  3.616145  3.465625  3.648371  3.461173  3.379032  3.555932  3.866055  3.844485  3.588533  3.447284  3.541946  3.686851  3.763636  3.907749  3.680992  3.789744 
dram[4]:  3.911190  3.345345  3.581667  3.407813  3.398703  3.379421  3.828265  3.641638  3.579299  3.475570  3.546064  3.811490  3.833948  3.674825  3.802385  3.765599 
dram[5]:  3.685000  3.542208  3.422292  3.390823  3.405844  3.378205  4.120155  3.759786  3.671233  3.388626  3.621342  3.583333  4.105058  3.612174  3.784148  3.734899 
average row locality = 206055/56453 = 3.650028
average row locality_1 = 110106/38660 = 2.848060
average row locality_2 = 43631/8306 = 5.252950
average row locality_3 = 52318/9487 = 5.514704
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1100      1105      1095      1096      1093      1090      1105      1104      1092      1090      1075      1077      1069      1072      1099      1098 
dram[1]:      1097      1106      1093      1100      1091      1088      1106      1103      1092      1090      1077      1076      1069      1071      1098      1098 
dram[2]:      1100      1108      1093      1101      1090      1090      1103      1107      1091      1091      1075      1074      1070      1072      1099      1096 
dram[3]:      1102      1106      1091      1100      1092      1089      1106      1103      1092      1089      1075      1075      1068      1074      1099      1099 
dram[4]:      1102      1101      1093      1107      1087      1095      1107      1103      1095      1091      1076      1074      1073      1073      1098      1099 
dram[5]:      1107      1098      1099      1101      1090      1092      1106      1103      1090      1092      1073      1077      1071      1074      1098      1101 
total reads: 104781
bank skew: 1108/1068 = 1.04
chip skew: 17474/17455 = 1.00
number of total write accesses:
dram[0]:      1105      1122      1050      1082      1007      1012      1027      1030      1039      1046      1045      1042      1012      1027      1135      1123 
dram[1]:      1104      1087      1103      1035      1028       996      1020      1009      1048      1038      1041      1032      1044      1016      1129      1125 
dram[2]:      1125      1113      1068      1069      1007      1011      1011      1025      1046      1037      1066      1033      1025      1007      1124      1130 
dram[3]:      1093      1112      1036      1084      1003      1009      1001      1023      1036      1069      1036      1056      1002      1044      1128      1118 
dram[4]:      1100      1127      1056      1074      1010      1007      1033      1031      1049      1043      1041      1049      1005      1029      1134      1134 
dram[5]:      1104      1084      1081      1042      1008      1016      1020      1010      1054      1053      1031      1030      1039      1003      1146      1125 
total reads: 101274
bank skew: 1146/996 = 1.15
chip skew: 16922/16846 = 1.00
average mf latency per bank:
dram[0]:        480       485       452       475       493       496       464       489       461       496       474       475       451       479       448       479
dram[1]:        501       473       474       470       514       477       496       473       494       479       493       465       476       460       500       463
dram[2]:        493       445       477       442       513       475       497       448       504       460       495       457       477       437       495       441
dram[3]:        493       479       481       488       497       501       490       490       499       492       492       479       488       458       474       481
dram[4]:        475       481       470       480       506       499       463       488       487       505       485       485       459       469       482       480
dram[5]:        510       475       490       468       520       482       493       486       499       496       508       474       474       472       507       466
maximum mf latency per bank:
dram[0]:       1663      1546      1315      1709      1849      1520      1891      1766      1515      1443      1751      1371      1330      1399      1571      1498
dram[1]:       1623      1558      1393      1584      1761      1167      1737      1779      1258      1668      1444      1545      1375      1514      1766      1449
dram[2]:       1719      1652      1492      1634      1801      1474      1451      1523      1707      1361      1550      1605      1556      1381      1562      1780
dram[3]:       1394      1899      1658      1631      1652      1331      1707      1642      1321      1400      1513      1606      1617      1369      1591      1772
dram[4]:       1428      1692      1524      1776      1521      1397      1605      1550      1639      1595      1373      1645      1351      1602      1803      1622
dram[5]:       1381      1694      1778      1345      1440      1549      1804      1499      1276      1676      1489      1592      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274547 n_nop=191986 n_act=9289 n_pre=9273 n_req=25740 n_req_1=6892 n_req_2=5534 n_req_3=13314 n_rd=34920 n_write=29079 bw_util=0.3406 bw_util_1=0.1004 bw_util_2=0.07276 bw_util_3=0.1674 blp=4.379183 blp_1= 1.694513 blp_2= 2.298737 blp_3= 1.834172
 n_activity=248414 dram_eff=0.3764 dram_eff_1=0.111 dram_eff_2=0.08041 dram_eff_3=0.185
bk0: 2200a 212316i bk1: 2210a 211249i bk2: 2190a 209531i bk3: 2192a 207894i bk4: 2186a 208494i bk5: 2180a 207656i bk6: 2210a 211160i bk7: 2208a 206582i bk8: 2184a 214687i bk9: 2180a 211223i bk10: 2150a 210909i bk11: 2154a 209795i bk12: 2138a 213980i bk13: 2144a 211234i bk14: 2198a 204099i bk15: 2196a 206205i 
bw_dist = 0.100	0.073	0.167	0.564	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.33113
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274547 n_nop=191941 n_act=9300 n_pre=9284 n_req=25577 n_req_1=6877 n_req_2=5525 n_req_3=13175 n_rd=34910 n_write=29112 bw_util=0.3391 bw_util_1=0.1002 bw_util_2=0.07261 bw_util_3=0.1663 blp=4.376137 blp_1= 1.667119 blp_2= 2.278476 blp_3= 1.840037
 n_activity=247706 dram_eff=0.3759 dram_eff_1=0.1111 dram_eff_2=0.08047 dram_eff_3=0.1844
bk0: 2194a 211283i bk1: 2212a 210132i bk2: 2186a 210149i bk3: 2200a 208551i bk4: 2182a 209527i bk5: 2176a 210869i bk6: 2212a 209962i bk7: 2206a 210663i bk8: 2184a 212228i bk9: 2180a 212462i bk10: 2154a 212171i bk11: 2152a 210298i bk12: 2138a 210113i bk13: 2142a 208829i bk14: 2196a 205799i bk15: 2196a 205009i 
bw_dist = 0.100	0.073	0.166	0.563	0.098
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.96638
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274547 n_nop=191667 n_act=9440 n_pre=9424 n_req=25710 n_req_1=6878 n_req_2=5534 n_req_3=13298 n_rd=34920 n_write=29096 bw_util=0.3404 bw_util_1=0.1002 bw_util_2=0.07275 bw_util_3=0.1674 blp=4.374171 blp_1= 1.662521 blp_2= 2.239326 blp_3= 1.840982
 n_activity=249073 dram_eff=0.3752 dram_eff_1=0.1105 dram_eff_2=0.08019 dram_eff_3=0.1845
bk0: 2200a 211892i bk1: 2216a 209571i bk2: 2186a 210192i bk3: 2202a 208719i bk4: 2180a 210251i bk5: 2180a 207752i bk6: 2206a 211369i bk7: 2214a 208567i bk8: 2182a 213264i bk9: 2182a 211672i bk10: 2150a 211224i bk11: 2148a 209583i bk12: 2140a 211411i bk13: 2144a 211861i bk14: 2198a 207291i bk15: 2192a 204044i 
bw_dist = 0.100	0.073	0.167	0.567	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.9749
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274547 n_nop=191620 n_act=9444 n_pre=9428 n_req=25561 n_req_1=6886 n_req_2=5496 n_req_3=13179 n_rd=34920 n_write=29135 bw_util=0.3392 bw_util_1=0.1003 bw_util_2=0.07237 bw_util_3=0.1665 blp=4.357863 blp_1= 1.666868 blp_2= 2.236400 blp_3= 1.861089
 n_activity=249148 dram_eff=0.3737 dram_eff_1=0.1106 dram_eff_2=0.07975 dram_eff_3=0.1834
bk0: 2204a 213082i bk1: 2212a 208816i bk2: 2182a 210770i bk3: 2200a 206981i bk4: 2184a 209310i bk5: 2178a 211150i bk6: 2212a 209831i bk7: 2206a 208373i bk8: 2184a 212695i bk9: 2178a 210091i bk10: 2150a 210802i bk11: 2150a 211380i bk12: 2136a 212128i bk13: 2148a 211213i bk14: 2198a 205606i bk15: 2198a 204272i 
bw_dist = 0.100	0.072	0.166	0.568	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.99147
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274547 n_nop=191474 n_act=9514 n_pre=9498 n_req=25765 n_req_1=6897 n_req_2=5528 n_req_3=13340 n_rd=34948 n_write=29113 bw_util=0.3409 bw_util_1=0.1005 bw_util_2=0.07267 bw_util_3=0.1678 blp=4.410155 blp_1= 1.669174 blp_2= 2.274165 blp_3= 1.850144
 n_activity=248373 dram_eff=0.3768 dram_eff_1=0.1111 dram_eff_2=0.08032 dram_eff_3=0.1854
bk0: 2204a 213666i bk1: 2202a 207859i bk2: 2186a 209598i bk3: 2214a 207717i bk4: 2174a 209948i bk5: 2190a 208348i bk6: 2214a 209280i bk7: 2206a 209285i bk8: 2190a 212043i bk9: 2182a 211573i bk10: 2152a 209967i bk11: 2148a 212425i bk12: 2146a 211993i bk13: 2146a 208783i bk14: 2196a 205034i bk15: 2198a 203497i 
bw_dist = 0.100	0.073	0.168	0.564	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.13354
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274547 n_nop=191571 n_act=9467 n_pre=9451 n_req=25611 n_req_1=6904 n_req_2=5542 n_req_3=13165 n_rd=34944 n_write=29114 bw_util=0.3398 bw_util_1=0.1006 bw_util_2=0.07278 bw_util_3=0.1664 blp=4.387224 blp_1= 1.660903 blp_2= 2.322164 blp_3= 1.852498
 n_activity=248335 dram_eff=0.3757 dram_eff_1=0.1112 dram_eff_2=0.08046 dram_eff_3=0.184
bk0: 2214a 212196i bk1: 2196a 209950i bk2: 2198a 209439i bk3: 2202a 208158i bk4: 2180a 210649i bk5: 2184a 209016i bk6: 2212a 211024i bk7: 2206a 209384i bk8: 2180a 213440i bk9: 2184a 209445i bk10: 2146a 210557i bk11: 2154a 210894i bk12: 2142a 211948i bk13: 2148a 209432i bk14: 2196a 205224i bk15: 2202a 203641i 
bw_dist = 0.101	0.073	0.166	0.565	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.79229

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25551, Miss = 8728, Miss_rate = 0.342, Pending_hits = 3934, Reservation_fails = 782
L2_cache_bank[1]: Access = 26070, Miss = 8732, Miss_rate = 0.335, Pending_hits = 4256, Reservation_fails = 2090
L2_cache_bank[2]: Access = 27174, Miss = 8723, Miss_rate = 0.321, Pending_hits = 4299, Reservation_fails = 1381
L2_cache_bank[3]: Access = 25883, Miss = 8732, Miss_rate = 0.337, Pending_hits = 3953, Reservation_fails = 1654
L2_cache_bank[4]: Access = 27199, Miss = 8721, Miss_rate = 0.321, Pending_hits = 4144, Reservation_fails = 1567
L2_cache_bank[5]: Access = 24860, Miss = 8739, Miss_rate = 0.352, Pending_hits = 4011, Reservation_fails = 2183
L2_cache_bank[6]: Access = 26970, Miss = 8725, Miss_rate = 0.324, Pending_hits = 3916, Reservation_fails = 2332
L2_cache_bank[7]: Access = 26525, Miss = 8735, Miss_rate = 0.329, Pending_hits = 4332, Reservation_fails = 2077
L2_cache_bank[8]: Access = 25557, Miss = 8731, Miss_rate = 0.342, Pending_hits = 4007, Reservation_fails = 3732
L2_cache_bank[9]: Access = 26671, Miss = 8743, Miss_rate = 0.328, Pending_hits = 4250, Reservation_fails = 2303
L2_cache_bank[10]: Access = 27169, Miss = 8734, Miss_rate = 0.321, Pending_hits = 4370, Reservation_fails = 3466
L2_cache_bank[11]: Access = 26639, Miss = 8738, Miss_rate = 0.328, Pending_hits = 3945, Reservation_fails = 2194
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25551, Miss = 8728 (0.342), PendingHit = 3934 (0.154)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26070, Miss = 8732 (0.335), PendingHit = 4256 (0.163)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27174, Miss = 8723 (0.321), PendingHit = 4299 (0.158)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25883, Miss = 8732 (0.337), PendingHit = 3953 (0.153)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27199, Miss = 8721 (0.321), PendingHit = 4144 (0.152)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24860, Miss = 8739 (0.352), PendingHit = 4011 (0.161)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26970, Miss = 8725 (0.324), PendingHit = 3916 (0.145)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26525, Miss = 8735 (0.329), PendingHit = 4332 (0.163)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25557, Miss = 8731 (0.342), PendingHit = 4007 (0.157)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26671, Miss = 8743 (0.328), PendingHit = 4250 (0.159)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27169, Miss = 8734 (0.321), PendingHit = 4370 (0.161)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26639, Miss = 8738 (0.328), PendingHit = 3945 (0.148)
L2 Cache Total Miss Rate = 0.331
Stream 1: L2 Cache Miss Rate = 0.486
Stream 2: L2 Cache Miss Rate = 0.287
Stream 3: L2 Cache Miss Rate = 0.347
Stream 1: Accesses  = 99550
Stream 1: Misses  = 48383
Stream 2: Accesses  = 82935
Stream 2: Misses  = 23807
Stream 3: Accesses  = 233333
Stream 3: Misses  = 80974
Stream 1+2: Accesses  = 182485
Stream 1+2: Misses  = 72190
Stream 1+2+3: Accesses  = 415818
Stream 1+2+3: Misses  = 153164
Total Accesses  = 316268
MPKI-CORES
CORE_L2MPKI_0	1.091
CORE_L2MPKI_1	1.087
CORE_L2MPKI_2	1.088
CORE_L2MPKI_3	1.087
CORE_L2MPKI_4	1.089
CORE_L2MPKI_5	1.087
CORE_L2MPKI_6	1.090
CORE_L2MPKI_7	1.088
CORE_L2MPKI_8	1.087
CORE_L2MPKI_9	1.088
CORE_L2MPKI_10	0.094
CORE_L2MPKI_11	0.098
CORE_L2MPKI_12	0.095
CORE_L2MPKI_13	0.097
CORE_L2MPKI_14	0.094
CORE_L2MPKI_15	0.098
CORE_L2MPKI_16	0.093
CORE_L2MPKI_17	0.093
CORE_L2MPKI_18	0.093
CORE_L2MPKI_19	0.094
CORE_L2MPKI_20	0.096
CORE_L2MPKI_21	0.095
CORE_L2MPKI_22	0.095
CORE_L2MPKI_23	0.095
CORE_L2MPKI_24	0.094
CORE_L2MPKI_25	0.094
CORE_L2MPKI_26	0.092
CORE_L2MPKI_27	0.095
CORE_L2MPKI_28	0.092
CORE_L2MPKI_29	0.093
CORE_L2MPKI_30	0.258
CORE_L2MPKI_31	0.270
CORE_L2MPKI_32	0.255
CORE_L2MPKI_33	0.290
CORE_L2MPKI_34	0.294
CORE_L2MPKI_35	0.291
CORE_L2MPKI_36	0.295
CORE_L2MPKI_37	0.295
CORE_L2MPKI_38	0.229
CORE_L2MPKI_39	0.270
CORE_L2MPKI_40	0.243
CORE_L2MPKI_41	0.283
CORE_L2MPKI_42	0.239
CORE_L2MPKI_43	0.307
CORE_L2MPKI_44	0.279
CORE_L2MPKI_45	0.251
CORE_L2MPKI_46	0.261
CORE_L2MPKI_47	0.242
CORE_L2MPKI_48	0.252
CORE_L2MPKI_49	0.256
CORE_L2MPKI_50	0.296
CORE_L2MPKI_51	0.298
CORE_L2MPKI_52	0.285
CORE_L2MPKI_53	0.278
CORE_L2MPKI_54	0.285
CORE_L2MPKI_55	0.287
CORE_L2MPKI_56	0.257
CORE_L2MPKI_57	0.252
CORE_L2MPKI_58	0.303
CORE_L2MPKI_59	0.250
Avg_MPKI_Stream1= 0.592
Avg_MPKI_Stream2= 0.184
Avg_MPKI_Stream3= 0.270
MISSES-CORES
CORE_MISSES_0	4195
CORE_MISSES_1	4115
CORE_MISSES_2	4054
CORE_MISSES_3	4032
CORE_MISSES_4	4185
CORE_MISSES_5	4098
CORE_MISSES_6	4175
CORE_MISSES_7	4132
CORE_MISSES_8	4082
CORE_MISSES_9	4117
CORE_MISSES_10	718
CORE_MISSES_11	744
CORE_MISSES_12	726
CORE_MISSES_13	729
CORE_MISSES_14	714
CORE_MISSES_15	735
CORE_MISSES_16	706
CORE_MISSES_17	704
CORE_MISSES_18	708
CORE_MISSES_19	714
CORE_MISSES_20	745
CORE_MISSES_21	727
CORE_MISSES_22	724
CORE_MISSES_23	735
CORE_MISSES_24	725
CORE_MISSES_25	717
CORE_MISSES_26	705
CORE_MISSES_27	734
CORE_MISSES_28	703
CORE_MISSES_29	715
CORE_MISSES_30	1548
CORE_MISSES_31	1631
CORE_MISSES_32	1541
CORE_MISSES_33	1746
CORE_MISSES_34	1800
CORE_MISSES_35	1747
CORE_MISSES_36	1796
CORE_MISSES_37	1764
CORE_MISSES_38	1357
CORE_MISSES_39	1647
CORE_MISSES_40	1465
CORE_MISSES_41	1704
CORE_MISSES_42	1430
CORE_MISSES_43	1869
CORE_MISSES_44	1691
CORE_MISSES_45	1519
CORE_MISSES_46	1581
CORE_MISSES_47	1461
CORE_MISSES_48	1520
CORE_MISSES_49	1555
CORE_MISSES_50	1780
CORE_MISSES_51	1820
CORE_MISSES_52	1696
CORE_MISSES_53	1680
CORE_MISSES_54	1708
CORE_MISSES_55	1706
CORE_MISSES_56	1543
CORE_MISSES_57	1538
CORE_MISSES_58	1815
CORE_MISSES_59	1510
L2_MISSES = 104781
L2_total_cache_accesses = 316268
L2_total_cache_misses = 104781
L2_total_cache_miss_rate = 0.3313
L2_total_cache_pending_hits = 49417
L2_total_cache_reservation_fails = 25761
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 86156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4819
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2358
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 219
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 211
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65545
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18825
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1586
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7949
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 434
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 209
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16284
L2_cache_data_port_util = 0.297
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1122288
icnt_total_pkts_simt_to_mem=657840
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     181.9657
gpu_ipc_2 =     733.8234
gpu_ipc_3 =     869.9214
gpu_tot_sim_cycle_stream_1 = 207990
gpu_tot_sim_cycle_stream_2 = 207990
gpu_tot_sim_cycle_stream_3 = 207988
gpu_sim_insn_1 = 37847040
gpu_sim_insn_2 = 152627917
gpu_sim_insn_3 = 180933222
gpu_sim_cycle = 207991
gpu_sim_insn = 371408179
gpu_ipc =    1785.6936
gpu_tot_sim_cycle = 207991
gpu_tot_sim_insn = 371408179
gpu_tot_ipc =    1785.6936
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 237238
gpu_stall_icnt2sh    = 614664
gpu_total_sim_rate=437465

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712546
	L1I_total_cache_misses = 39489
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 76008
L1D_cache:
	L1D_cache_core[0]: Access = 8320, Miss = 6680, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 18164
	L1D_cache_core[1]: Access = 8192, Miss = 6544, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 18378
	L1D_cache_core[2]: Access = 8064, Miss = 6382, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 20903
	L1D_cache_core[3]: Access = 8032, Miss = 6385, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 21576
	L1D_cache_core[4]: Access = 8320, Miss = 6660, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 16420
	L1D_cache_core[5]: Access = 8160, Miss = 6518, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 18894
	L1D_cache_core[6]: Access = 8288, Miss = 6598, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 16969
	L1D_cache_core[7]: Access = 8224, Miss = 6545, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 18789
	L1D_cache_core[8]: Access = 8128, Miss = 6468, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 19615
	L1D_cache_core[9]: Access = 8192, Miss = 6487, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 16856
	L1D_cache_core[10]: Access = 1144, Miss = 1101, Miss_rate = 0.962, Pending_hits = 34, Reservation_fails = 7380
	L1D_cache_core[11]: Access = 1184, Miss = 1159, Miss_rate = 0.979, Pending_hits = 17, Reservation_fails = 8191
	L1D_cache_core[12]: Access = 1208, Miss = 1172, Miss_rate = 0.970, Pending_hits = 31, Reservation_fails = 7413
	L1D_cache_core[13]: Access = 1200, Miss = 1165, Miss_rate = 0.971, Pending_hits = 27, Reservation_fails = 9236
	L1D_cache_core[14]: Access = 1192, Miss = 1158, Miss_rate = 0.971, Pending_hits = 26, Reservation_fails = 7966
	L1D_cache_core[15]: Access = 1204, Miss = 1156, Miss_rate = 0.960, Pending_hits = 36, Reservation_fails = 7699
	L1D_cache_core[16]: Access = 1208, Miss = 1175, Miss_rate = 0.973, Pending_hits = 29, Reservation_fails = 6950
	L1D_cache_core[17]: Access = 1208, Miss = 1166, Miss_rate = 0.965, Pending_hits = 23, Reservation_fails = 5613
	L1D_cache_core[18]: Access = 1192, Miss = 1157, Miss_rate = 0.971, Pending_hits = 25, Reservation_fails = 7943
	L1D_cache_core[19]: Access = 1188, Miss = 1153, Miss_rate = 0.971, Pending_hits = 27, Reservation_fails = 6960
	L1D_cache_core[20]: Access = 1176, Miss = 1123, Miss_rate = 0.955, Pending_hits = 34, Reservation_fails = 4441
	L1D_cache_core[21]: Access = 1176, Miss = 1137, Miss_rate = 0.967, Pending_hits = 28, Reservation_fails = 3566
	L1D_cache_core[22]: Access = 1200, Miss = 1156, Miss_rate = 0.963, Pending_hits = 35, Reservation_fails = 6234
	L1D_cache_core[23]: Access = 1184, Miss = 1150, Miss_rate = 0.971, Pending_hits = 25, Reservation_fails = 2469
	L1D_cache_core[24]: Access = 1184, Miss = 1149, Miss_rate = 0.970, Pending_hits = 24, Reservation_fails = 5241
	L1D_cache_core[25]: Access = 1184, Miss = 1147, Miss_rate = 0.969, Pending_hits = 31, Reservation_fails = 6390
	L1D_cache_core[26]: Access = 1208, Miss = 1181, Miss_rate = 0.978, Pending_hits = 21, Reservation_fails = 6389
	L1D_cache_core[27]: Access = 1192, Miss = 1158, Miss_rate = 0.971, Pending_hits = 29, Reservation_fails = 6036
	L1D_cache_core[28]: Access = 1208, Miss = 1175, Miss_rate = 0.973, Pending_hits = 26, Reservation_fails = 7872
	L1D_cache_core[29]: Access = 1200, Miss = 1137, Miss_rate = 0.948, Pending_hits = 47, Reservation_fails = 5974
	L1D_cache_core[30]: Access = 6381, Miss = 6340, Miss_rate = 0.994, Pending_hits = 17, Reservation_fails = 62438
	L1D_cache_core[31]: Access = 6842, Miss = 6830, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 61315
	L1D_cache_core[32]: Access = 6752, Miss = 6738, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 59848
	L1D_cache_core[33]: Access = 6610, Miss = 6604, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 62068
	L1D_cache_core[34]: Access = 6556, Miss = 6547, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 60083
	L1D_cache_core[35]: Access = 6590, Miss = 6582, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 63704
	L1D_cache_core[36]: Access = 6678, Miss = 6666, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 60394
	L1D_cache_core[37]: Access = 6746, Miss = 6735, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 63905
	L1D_cache_core[38]: Access = 6814, Miss = 6798, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 62975
	L1D_cache_core[39]: Access = 6524, Miss = 6520, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 59990
	L1D_cache_core[40]: Access = 7022, Miss = 7014, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 60525
	L1D_cache_core[41]: Access = 6757, Miss = 6755, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60523
	L1D_cache_core[42]: Access = 6578, Miss = 6564, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 61927
	L1D_cache_core[43]: Access = 6472, Miss = 6466, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 61192
	L1D_cache_core[44]: Access = 7090, Miss = 7075, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 61279
	L1D_cache_core[45]: Access = 6484, Miss = 6480, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 60309
	L1D_cache_core[46]: Access = 6682, Miss = 6678, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 61349
	L1D_cache_core[47]: Access = 6846, Miss = 6831, Miss_rate = 0.998, Pending_hits = 8, Reservation_fails = 63242
	L1D_cache_core[48]: Access = 6622, Miss = 6600, Miss_rate = 0.997, Pending_hits = 15, Reservation_fails = 62809
	L1D_cache_core[49]: Access = 6539, Miss = 6532, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 57834
	L1D_cache_core[50]: Access = 6705, Miss = 6692, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 63209
	L1D_cache_core[51]: Access = 6478, Miss = 6464, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 57921
	L1D_cache_core[52]: Access = 6933, Miss = 6921, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 64683
	L1D_cache_core[53]: Access = 6483, Miss = 6471, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 62467
	L1D_cache_core[54]: Access = 6550, Miss = 6536, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 63569
	L1D_cache_core[55]: Access = 6866, Miss = 6860, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 64914
	L1D_cache_core[56]: Access = 6564, Miss = 6544, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 59470
	L1D_cache_core[57]: Access = 6596, Miss = 6584, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 59355
	L1D_cache_core[58]: Access = 6766, Miss = 6754, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 63897
	L1D_cache_core[59]: Access = 6650, Miss = 6642, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 62144
	L1D_total_cache_accesses = 305936
	L1D_total_cache_misses = 288165
	L1D_total_cache_miss_rate = 0.9419
	L1D_total_cache_pending_hits = 654
	L1D_total_cache_reservation_fails = 2165865
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 536866
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2282490
	L1T_total_cache_misses = 2788
	L1T_total_cache_miss_rate = 0.0012
	L1T_total_cache_pending_hits = 2279702
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 190090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1828927
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 535194
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2279702
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 336938
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6673057
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 76008
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
7623, 7623, 7854, 7854, 7854, 7854, 7623, 7623, 7623, 7623, 7161, 7161, 7161, 7161, 7161, 7161, 
gpgpu_n_tot_thrd_icount = 420489280
gpgpu_n_tot_w_icount = 13140290
gpgpu_n_stall_shd_mem = 4356105
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 190090
gpgpu_n_mem_write_global = 114728
gpgpu_n_mem_texture = 2788
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 2932960
gpgpu_n_store_insn = 2054208
gpgpu_n_shmem_insn = 23175617
gpgpu_n_tex_insn = 7690420
gpgpu_n_const_mem_insn = 1146880
gpgpu_n_param_mem_insn = 15468016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7200
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2309063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5120421	W0_Idle:892451	W0_Scoreboard:5804818	W1:0	W2:5262	W3:15616	W4:0	W5:0	W6:0	W7:0	W8:0	W9:11500	W10:0	W11:0	W12:0	W13:11840	W14:472080	W15:0	W16:71309	W17:0	W18:42272	W19:0	W20:13272	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:36092	W27:0	W28:2731490	W29:1322952	W30:113598	W31:0	W32:7333605
Warp Occupancy Distribution:
Stall:919980	W0_Idle:520382	W0_Scoreboard:3159979	W1:0	W2:2620	W3:7736	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:25381	W17:0	W18:3600	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:562209	W29:658119	W30:0	W31:0	W32:2459634
Warp Occupancy Distribution:
Stall:1781179	W0_Idle:204857	W0_Scoreboard:1478920	W1:0	W2:2642	W3:7880	W4:0	W5:0	W6:0	W7:0	W8:0	W9:3860	W10:0	W11:0	W12:0	W13:3912	W14:156862	W15:0	W16:33120	W17:0	W18:15256	W19:0	W20:4473	W21:0	W22:0	W23:0	W24:318754	W25:0	W26:12168	W27:0	W28:1103827	W29:664833	W30:37931	W31:0	W32:2489166
warp_utilization0: 0.526514
warp_utilization1: 0.447050
warp_utilization2: 0.583521
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1520720 {8:190090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11848064 {40:23038,72:24114,136:67576,}
traffic_breakdown_coretomem[INST_ACC_R] = 68752 {8:8594,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 22304 {8:2788,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25852240 {136:190090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 917824 {8:114728,}
traffic_breakdown_memtocore[INST_ACC_R] = 1168512 {136:8592,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 379168 {136:2788,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 1899 
averagemflatency = 322 
averagemflatency_1 = 345 
averagemflatency_2= 331 
averagemflatency_3 = 301 
averagemrqlatency_1 = 32 
averagemrqlatency_2 = 56 
averagemrqlatency_3 = 52 
max_icnt2mem_latency = 1449 
max_icnt2sh_latency = 207990 
mrq_lat_table:79154 	4497 	5952 	10445 	22668 	29147 	28886 	19732 	5092 	477 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	452 	678 	491 	127982 	139989 	35148 	2936 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	142358 	55298 	40262 	39114 	22258 	12587 	4256 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	41878 	137158 	13840 	72 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	49989 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	0 	128 	237 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        50        54        42       110        54        66        50        69        69        99        87       103       103        57        75 
dram[1]:        35        36        35        55        50        50        68        67        66        62        86        89        88       109        97        39 
dram[2]:        47        50        44        53        53        69        52        74        64        75        95        92        95       101        56        79 
dram[3]:        32        40        28        52        45        74        64        69        58        74        93        84       102        82        45        77 
dram[4]:        53        42        41        48        57        60        59        72        69        72        98        88       101        97        55        74 
dram[5]:        39        32        40        38        52        44        65        65        66        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      6347      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7148      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      7183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      6922     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  3.675000  3.846287  3.623311  3.512903  3.553299  3.363200  4.000000  3.894161  3.674138  3.518946  3.819820  3.537563  3.846581  3.938086  3.668309  3.855903 
dram[1]:  3.590538  3.729592  3.600000  3.649573  3.567340  3.514334  3.789661  4.266667  3.590604  3.454545  3.658031  3.548821  3.862889  3.773960  3.787415  3.780612 
dram[2]:  3.696013  3.617264  3.463141  3.604651  3.506689  3.438625  3.781753  3.848376  3.573579  3.488525  3.628814  3.620275  3.681898  3.915254  3.668317  3.772881 
dram[3]:  3.616145  3.465625  3.648371  3.461173  3.379032  3.555932  3.866055  3.844485  3.588533  3.447284  3.541946  3.686851  3.763636  3.907749  3.680992  3.789744 
dram[4]:  3.911190  3.345345  3.581667  3.407813  3.398703  3.379421  3.828265  3.641638  3.579299  3.475570  3.546064  3.811490  3.833948  3.674825  3.802385  3.765599 
dram[5]:  3.685000  3.542208  3.422292  3.390823  3.405844  3.378205  4.120155  3.759786  3.671233  3.388626  3.621342  3.583333  4.105058  3.612174  3.784148  3.734899 
average row locality = 206055/56453 = 3.650028
average row locality_1 = 110106/38660 = 2.848060
average row locality_2 = 43631/8306 = 5.252950
average row locality_3 = 52318/9487 = 5.514704
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1100      1105      1095      1096      1093      1090      1105      1104      1092      1090      1075      1077      1069      1072      1099      1098 
dram[1]:      1097      1106      1093      1100      1091      1088      1106      1103      1092      1090      1077      1076      1069      1071      1098      1098 
dram[2]:      1100      1108      1093      1101      1090      1090      1103      1107      1091      1091      1075      1074      1070      1072      1099      1096 
dram[3]:      1102      1106      1091      1100      1092      1089      1106      1103      1092      1089      1075      1075      1068      1074      1099      1099 
dram[4]:      1102      1101      1093      1107      1087      1095      1107      1103      1095      1091      1076      1074      1073      1073      1098      1099 
dram[5]:      1107      1098      1099      1101      1090      1092      1106      1103      1090      1092      1073      1077      1071      1074      1098      1101 
total reads: 104781
bank skew: 1108/1068 = 1.04
chip skew: 17474/17455 = 1.00
number of total write accesses:
dram[0]:      1105      1122      1050      1082      1007      1012      1027      1030      1039      1046      1045      1042      1012      1027      1135      1123 
dram[1]:      1104      1087      1103      1035      1028       996      1020      1009      1048      1038      1041      1032      1044      1016      1129      1125 
dram[2]:      1125      1113      1068      1069      1007      1011      1011      1025      1046      1037      1066      1033      1025      1007      1124      1130 
dram[3]:      1093      1112      1036      1084      1003      1009      1001      1023      1036      1069      1036      1056      1002      1044      1128      1118 
dram[4]:      1100      1127      1056      1074      1010      1007      1033      1031      1049      1043      1041      1049      1005      1029      1134      1134 
dram[5]:      1104      1084      1081      1042      1008      1016      1020      1010      1054      1053      1031      1030      1039      1003      1146      1125 
total reads: 101274
bank skew: 1146/996 = 1.15
chip skew: 16922/16846 = 1.00
average mf latency per bank:
dram[0]:        480       485       452       475       493       496       464       489       461       496       474       475       451       479       448       479
dram[1]:        501       473       474       470       514       477       496       473       494       479       493       465       476       460       500       463
dram[2]:        493       445       477       442       513       475       497       448       504       460       495       457       477       437       495       441
dram[3]:        493       479       481       488       497       501       490       490       499       492       492       479       488       458       474       481
dram[4]:        475       481       470       480       506       499       463       488       487       505       485       485       459       469       482       480
dram[5]:        510       475       490       468       520       482       493       486       499       496       508       474       474       472       507       466
maximum mf latency per bank:
dram[0]:       1663      1546      1315      1709      1849      1520      1891      1766      1515      1443      1751      1371      1330      1399      1571      1498
dram[1]:       1623      1558      1393      1584      1761      1167      1737      1779      1258      1668      1444      1545      1375      1514      1766      1449
dram[2]:       1719      1652      1492      1634      1801      1474      1451      1523      1707      1361      1550      1605      1556      1381      1562      1780
dram[3]:       1394      1899      1658      1631      1652      1331      1707      1642      1321      1400      1513      1606      1617      1369      1591      1772
dram[4]:       1428      1692      1524      1776      1521      1397      1605      1550      1639      1595      1373      1645      1351      1602      1803      1622
dram[5]:       1381      1694      1778      1345      1440      1549      1804      1499      1276      1676      1489      1592      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274547 n_nop=191986 n_act=9289 n_pre=9273 n_req=25740 n_req_1=6892 n_req_2=5534 n_req_3=13314 n_rd=34920 n_write=29079 bw_util=0.3406 bw_util_1=0.1004 bw_util_2=0.07276 bw_util_3=0.1674 blp=4.379183 blp_1= 1.694513 blp_2= 2.298737 blp_3= 1.834172
 n_activity=248414 dram_eff=0.3764 dram_eff_1=0.111 dram_eff_2=0.08041 dram_eff_3=0.185
bk0: 2200a 212316i bk1: 2210a 211249i bk2: 2190a 209531i bk3: 2192a 207894i bk4: 2186a 208494i bk5: 2180a 207656i bk6: 2210a 211160i bk7: 2208a 206582i bk8: 2184a 214687i bk9: 2180a 211223i bk10: 2150a 210909i bk11: 2154a 209795i bk12: 2138a 213980i bk13: 2144a 211234i bk14: 2198a 204099i bk15: 2196a 206205i 
bw_dist = 0.100	0.073	0.167	0.564	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.33113
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274547 n_nop=191941 n_act=9300 n_pre=9284 n_req=25577 n_req_1=6877 n_req_2=5525 n_req_3=13175 n_rd=34910 n_write=29112 bw_util=0.3391 bw_util_1=0.1002 bw_util_2=0.07261 bw_util_3=0.1663 blp=4.376137 blp_1= 1.667119 blp_2= 2.278476 blp_3= 1.840037
 n_activity=247706 dram_eff=0.3759 dram_eff_1=0.1111 dram_eff_2=0.08047 dram_eff_3=0.1844
bk0: 2194a 211283i bk1: 2212a 210132i bk2: 2186a 210149i bk3: 2200a 208551i bk4: 2182a 209527i bk5: 2176a 210869i bk6: 2212a 209962i bk7: 2206a 210663i bk8: 2184a 212228i bk9: 2180a 212462i bk10: 2154a 212171i bk11: 2152a 210298i bk12: 2138a 210113i bk13: 2142a 208829i bk14: 2196a 205799i bk15: 2196a 205009i 
bw_dist = 0.100	0.073	0.166	0.563	0.098
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.96638
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274547 n_nop=191667 n_act=9440 n_pre=9424 n_req=25710 n_req_1=6878 n_req_2=5534 n_req_3=13298 n_rd=34920 n_write=29096 bw_util=0.3404 bw_util_1=0.1002 bw_util_2=0.07275 bw_util_3=0.1674 blp=4.374171 blp_1= 1.662521 blp_2= 2.239326 blp_3= 1.840982
 n_activity=249073 dram_eff=0.3752 dram_eff_1=0.1105 dram_eff_2=0.08019 dram_eff_3=0.1845
bk0: 2200a 211892i bk1: 2216a 209571i bk2: 2186a 210192i bk3: 2202a 208719i bk4: 2180a 210251i bk5: 2180a 207752i bk6: 2206a 211369i bk7: 2214a 208567i bk8: 2182a 213264i bk9: 2182a 211672i bk10: 2150a 211224i bk11: 2148a 209583i bk12: 2140a 211411i bk13: 2144a 211861i bk14: 2198a 207291i bk15: 2192a 204044i 
bw_dist = 0.100	0.073	0.167	0.567	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.9749
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274547 n_nop=191620 n_act=9444 n_pre=9428 n_req=25561 n_req_1=6886 n_req_2=5496 n_req_3=13179 n_rd=34920 n_write=29135 bw_util=0.3392 bw_util_1=0.1003 bw_util_2=0.07237 bw_util_3=0.1665 blp=4.357863 blp_1= 1.666868 blp_2= 2.236400 blp_3= 1.861089
 n_activity=249148 dram_eff=0.3737 dram_eff_1=0.1106 dram_eff_2=0.07975 dram_eff_3=0.1834
bk0: 2204a 213082i bk1: 2212a 208816i bk2: 2182a 210770i bk3: 2200a 206981i bk4: 2184a 209310i bk5: 2178a 211150i bk6: 2212a 209831i bk7: 2206a 208373i bk8: 2184a 212695i bk9: 2178a 210091i bk10: 2150a 210802i bk11: 2150a 211380i bk12: 2136a 212128i bk13: 2148a 211213i bk14: 2198a 205606i bk15: 2198a 204272i 
bw_dist = 0.100	0.072	0.166	0.568	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.99147
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274547 n_nop=191474 n_act=9514 n_pre=9498 n_req=25765 n_req_1=6897 n_req_2=5528 n_req_3=13340 n_rd=34948 n_write=29113 bw_util=0.3409 bw_util_1=0.1005 bw_util_2=0.07267 bw_util_3=0.1678 blp=4.410155 blp_1= 1.669174 blp_2= 2.274165 blp_3= 1.850144
 n_activity=248373 dram_eff=0.3768 dram_eff_1=0.1111 dram_eff_2=0.08032 dram_eff_3=0.1854
bk0: 2204a 213666i bk1: 2202a 207859i bk2: 2186a 209598i bk3: 2214a 207717i bk4: 2174a 209948i bk5: 2190a 208348i bk6: 2214a 209280i bk7: 2206a 209285i bk8: 2190a 212043i bk9: 2182a 211573i bk10: 2152a 209967i bk11: 2148a 212425i bk12: 2146a 211993i bk13: 2146a 208783i bk14: 2196a 205034i bk15: 2198a 203497i 
bw_dist = 0.100	0.073	0.168	0.564	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.13354
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274547 n_nop=191571 n_act=9467 n_pre=9451 n_req=25611 n_req_1=6904 n_req_2=5542 n_req_3=13165 n_rd=34944 n_write=29114 bw_util=0.3398 bw_util_1=0.1006 bw_util_2=0.07278 bw_util_3=0.1664 blp=4.387224 blp_1= 1.660903 blp_2= 2.322164 blp_3= 1.852498
 n_activity=248335 dram_eff=0.3757 dram_eff_1=0.1112 dram_eff_2=0.08046 dram_eff_3=0.184
bk0: 2214a 212196i bk1: 2196a 209950i bk2: 2198a 209439i bk3: 2202a 208158i bk4: 2180a 210649i bk5: 2184a 209016i bk6: 2212a 211024i bk7: 2206a 209384i bk8: 2180a 213440i bk9: 2184a 209445i bk10: 2146a 210557i bk11: 2154a 210894i bk12: 2142a 211948i bk13: 2148a 209432i bk14: 2196a 205224i bk15: 2202a 203641i 
bw_dist = 0.101	0.073	0.166	0.565	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.79229

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25551, Miss = 8728, Miss_rate = 0.342, Pending_hits = 3934, Reservation_fails = 782
L2_cache_bank[1]: Access = 26070, Miss = 8732, Miss_rate = 0.335, Pending_hits = 4256, Reservation_fails = 2090
L2_cache_bank[2]: Access = 27174, Miss = 8723, Miss_rate = 0.321, Pending_hits = 4299, Reservation_fails = 1381
L2_cache_bank[3]: Access = 25883, Miss = 8732, Miss_rate = 0.337, Pending_hits = 3953, Reservation_fails = 1654
L2_cache_bank[4]: Access = 27199, Miss = 8721, Miss_rate = 0.321, Pending_hits = 4144, Reservation_fails = 1567
L2_cache_bank[5]: Access = 24860, Miss = 8739, Miss_rate = 0.352, Pending_hits = 4011, Reservation_fails = 2183
L2_cache_bank[6]: Access = 26970, Miss = 8725, Miss_rate = 0.324, Pending_hits = 3916, Reservation_fails = 2332
L2_cache_bank[7]: Access = 26525, Miss = 8735, Miss_rate = 0.329, Pending_hits = 4332, Reservation_fails = 2077
L2_cache_bank[8]: Access = 25557, Miss = 8731, Miss_rate = 0.342, Pending_hits = 4007, Reservation_fails = 3732
L2_cache_bank[9]: Access = 26671, Miss = 8743, Miss_rate = 0.328, Pending_hits = 4250, Reservation_fails = 2303
L2_cache_bank[10]: Access = 27169, Miss = 8734, Miss_rate = 0.321, Pending_hits = 4370, Reservation_fails = 3466
L2_cache_bank[11]: Access = 26639, Miss = 8738, Miss_rate = 0.328, Pending_hits = 3945, Reservation_fails = 2194
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25551, Miss = 8728 (0.342), PendingHit = 3934 (0.154)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26070, Miss = 8732 (0.335), PendingHit = 4256 (0.163)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27174, Miss = 8723 (0.321), PendingHit = 4299 (0.158)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25883, Miss = 8732 (0.337), PendingHit = 3953 (0.153)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27199, Miss = 8721 (0.321), PendingHit = 4144 (0.152)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 24860, Miss = 8739 (0.352), PendingHit = 4011 (0.161)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26970, Miss = 8725 (0.324), PendingHit = 3916 (0.145)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26525, Miss = 8735 (0.329), PendingHit = 4332 (0.163)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25557, Miss = 8731 (0.342), PendingHit = 4007 (0.157)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26671, Miss = 8743 (0.328), PendingHit = 4250 (0.159)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 27169, Miss = 8734 (0.321), PendingHit = 4370 (0.161)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26639, Miss = 8738 (0.328), PendingHit = 3945 (0.148)
L2 Cache Total Miss Rate = 0.331
Stream 1: L2 Cache Miss Rate = 0.486
Stream 2: L2 Cache Miss Rate = 0.287
Stream 3: L2 Cache Miss Rate = 0.347
Stream 1: Accesses  = 99550
Stream 1: Misses  = 48383
Stream 2: Accesses  = 82935
Stream 2: Misses  = 23807
Stream 3: Accesses  = 233333
Stream 3: Misses  = 80974
Stream 1+2: Accesses  = 182485
Stream 1+2: Misses  = 72190
Stream 1+2+3: Accesses  = 415818
Stream 1+2+3: Misses  = 153164
Total Accesses  = 316268
MPKI-CORES
CORE_L2MPKI_0	1.091
CORE_L2MPKI_1	1.087
CORE_L2MPKI_2	1.088
CORE_L2MPKI_3	1.087
CORE_L2MPKI_4	1.089
CORE_L2MPKI_5	1.087
CORE_L2MPKI_6	1.090
CORE_L2MPKI_7	1.088
CORE_L2MPKI_8	1.087
CORE_L2MPKI_9	1.088
CORE_L2MPKI_10	0.094
CORE_L2MPKI_11	0.098
CORE_L2MPKI_12	0.095
CORE_L2MPKI_13	0.097
CORE_L2MPKI_14	0.094
CORE_L2MPKI_15	0.098
CORE_L2MPKI_16	0.093
CORE_L2MPKI_17	0.093
CORE_L2MPKI_18	0.093
CORE_L2MPKI_19	0.094
CORE_L2MPKI_20	0.096
CORE_L2MPKI_21	0.095
CORE_L2MPKI_22	0.095
CORE_L2MPKI_23	0.095
CORE_L2MPKI_24	0.094
CORE_L2MPKI_25	0.094
CORE_L2MPKI_26	0.092
CORE_L2MPKI_27	0.095
CORE_L2MPKI_28	0.092
CORE_L2MPKI_29	0.093
CORE_L2MPKI_30	0.258
CORE_L2MPKI_31	0.270
CORE_L2MPKI_32	0.255
CORE_L2MPKI_33	0.290
CORE_L2MPKI_34	0.294
CORE_L2MPKI_35	0.291
CORE_L2MPKI_36	0.295
CORE_L2MPKI_37	0.295
CORE_L2MPKI_38	0.229
CORE_L2MPKI_39	0.270
CORE_L2MPKI_40	0.243
CORE_L2MPKI_41	0.283
CORE_L2MPKI_42	0.239
CORE_L2MPKI_43	0.307
CORE_L2MPKI_44	0.279
CORE_L2MPKI_45	0.251
CORE_L2MPKI_46	0.261
CORE_L2MPKI_47	0.242
CORE_L2MPKI_48	0.252
CORE_L2MPKI_49	0.256
CORE_L2MPKI_50	0.296
CORE_L2MPKI_51	0.298
CORE_L2MPKI_52	0.285
CORE_L2MPKI_53	0.278
CORE_L2MPKI_54	0.285
CORE_L2MPKI_55	0.287
CORE_L2MPKI_56	0.257
CORE_L2MPKI_57	0.252
CORE_L2MPKI_58	0.303
CORE_L2MPKI_59	0.250
Avg_MPKI_Stream1= 0.592
Avg_MPKI_Stream2= 0.184
Avg_MPKI_Stream3= 0.270
MISSES-CORES
CORE_MISSES_0	4195
CORE_MISSES_1	4115
CORE_MISSES_2	4054
CORE_MISSES_3	4032
CORE_MISSES_4	4185
CORE_MISSES_5	4098
CORE_MISSES_6	4175
CORE_MISSES_7	4132
CORE_MISSES_8	4082
CORE_MISSES_9	4117
CORE_MISSES_10	718
CORE_MISSES_11	744
CORE_MISSES_12	726
CORE_MISSES_13	729
CORE_MISSES_14	714
CORE_MISSES_15	735
CORE_MISSES_16	706
CORE_MISSES_17	704
CORE_MISSES_18	708
CORE_MISSES_19	714
CORE_MISSES_20	745
CORE_MISSES_21	727
CORE_MISSES_22	724
CORE_MISSES_23	735
CORE_MISSES_24	725
CORE_MISSES_25	717
CORE_MISSES_26	705
CORE_MISSES_27	734
CORE_MISSES_28	703
CORE_MISSES_29	715
CORE_MISSES_30	1548
CORE_MISSES_31	1631
CORE_MISSES_32	1541
CORE_MISSES_33	1746
CORE_MISSES_34	1800
CORE_MISSES_35	1747
CORE_MISSES_36	1796
CORE_MISSES_37	1764
CORE_MISSES_38	1357
CORE_MISSES_39	1647
CORE_MISSES_40	1465
CORE_MISSES_41	1704
CORE_MISSES_42	1430
CORE_MISSES_43	1869
CORE_MISSES_44	1691
CORE_MISSES_45	1519
CORE_MISSES_46	1581
CORE_MISSES_47	1461
CORE_MISSES_48	1520
CORE_MISSES_49	1555
CORE_MISSES_50	1780
CORE_MISSES_51	1820
CORE_MISSES_52	1696
CORE_MISSES_53	1680
CORE_MISSES_54	1708
CORE_MISSES_55	1706
CORE_MISSES_56	1543
CORE_MISSES_57	1538
CORE_MISSES_58	1815
CORE_MISSES_59	1510
L2_MISSES = 104781
L2_total_cache_accesses = 316268
L2_total_cache_misses = 104781
L2_total_cache_miss_rate = 0.3313
L2_total_cache_pending_hits = 49417
L2_total_cache_reservation_fails = 25761
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 86156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4819
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2358
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 219
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 211
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65545
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18825
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1586
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7949
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 434
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 209
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16284
L2_cache_data_port_util = 0.297
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1122288
icnt_total_pkts_simt_to_mem=657840
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     183.8120
gpu_ipc_2 =     741.5970
gpu_ipc_3 =     873.7677
gpu_tot_sim_cycle_stream_1 = 247081
gpu_tot_sim_cycle_stream_2 = 247081
gpu_tot_sim_cycle_stream_3 = 247077
gpu_sim_insn_1 = 45416448
gpu_sim_insn_2 = 183234540
gpu_sim_insn_3 = 215887912
gpu_sim_cycle = 247082
gpu_sim_insn = 444538900
gpu_ipc =    1799.1554
gpu_tot_sim_cycle = 247082
gpu_tot_sim_insn = 444538900
gpu_tot_ipc =    1799.1554
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 267179
gpu_stall_icnt2sh    = 734112
gpu_total_sim_rate=444983

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8041627
	L1I_total_cache_misses = 50181
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 85236
L1D_cache:
	L1D_cache_core[0]: Access = 9920, Miss = 7989, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 21144
	L1D_cache_core[1]: Access = 9792, Miss = 7827, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 21418
	L1D_cache_core[2]: Access = 9664, Miss = 7631, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 23899
	L1D_cache_core[3]: Access = 9696, Miss = 7678, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 24033
	L1D_cache_core[4]: Access = 9984, Miss = 7986, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 19361
	L1D_cache_core[5]: Access = 9824, Miss = 7854, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 21986
	L1D_cache_core[6]: Access = 9888, Miss = 7849, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 19973
	L1D_cache_core[7]: Access = 9920, Miss = 7894, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 21313
	L1D_cache_core[8]: Access = 9792, Miss = 7804, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 22543
	L1D_cache_core[9]: Access = 9824, Miss = 7814, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 20829
	L1D_cache_core[10]: Access = 1368, Miss = 1322, Miss_rate = 0.966, Pending_hits = 37, Reservation_fails = 7380
	L1D_cache_core[11]: Access = 1408, Miss = 1376, Miss_rate = 0.977, Pending_hits = 20, Reservation_fails = 8191
	L1D_cache_core[12]: Access = 1432, Miss = 1392, Miss_rate = 0.972, Pending_hits = 34, Reservation_fails = 7413
	L1D_cache_core[13]: Access = 1440, Miss = 1398, Miss_rate = 0.971, Pending_hits = 32, Reservation_fails = 9236
	L1D_cache_core[14]: Access = 1424, Miss = 1386, Miss_rate = 0.973, Pending_hits = 26, Reservation_fails = 7966
	L1D_cache_core[15]: Access = 1440, Miss = 1381, Miss_rate = 0.959, Pending_hits = 40, Reservation_fails = 7699
	L1D_cache_core[16]: Access = 1440, Miss = 1397, Miss_rate = 0.970, Pending_hits = 36, Reservation_fails = 6967
	L1D_cache_core[17]: Access = 1448, Miss = 1397, Miss_rate = 0.965, Pending_hits = 28, Reservation_fails = 5613
	L1D_cache_core[18]: Access = 1432, Miss = 1392, Miss_rate = 0.972, Pending_hits = 29, Reservation_fails = 8565
	L1D_cache_core[19]: Access = 1424, Miss = 1383, Miss_rate = 0.971, Pending_hits = 30, Reservation_fails = 6960
	L1D_cache_core[20]: Access = 1484, Miss = 1424, Miss_rate = 0.960, Pending_hits = 39, Reservation_fails = 4692
	L1D_cache_core[21]: Access = 1416, Miss = 1368, Miss_rate = 0.966, Pending_hits = 34, Reservation_fails = 3747
	L1D_cache_core[22]: Access = 1424, Miss = 1375, Miss_rate = 0.966, Pending_hits = 38, Reservation_fails = 6234
	L1D_cache_core[23]: Access = 1468, Miss = 1433, Miss_rate = 0.976, Pending_hits = 25, Reservation_fails = 2500
	L1D_cache_core[24]: Access = 1463, Miss = 1421, Miss_rate = 0.971, Pending_hits = 27, Reservation_fails = 5424
	L1D_cache_core[25]: Access = 1416, Miss = 1375, Miss_rate = 0.971, Pending_hits = 34, Reservation_fails = 6390
	L1D_cache_core[26]: Access = 1460, Miss = 1426, Miss_rate = 0.977, Pending_hits = 25, Reservation_fails = 6568
	L1D_cache_core[27]: Access = 1426, Miss = 1380, Miss_rate = 0.968, Pending_hits = 35, Reservation_fails = 6186
	L1D_cache_core[28]: Access = 1473, Miss = 1433, Miss_rate = 0.973, Pending_hits = 27, Reservation_fails = 7872
	L1D_cache_core[29]: Access = 1440, Miss = 1368, Miss_rate = 0.950, Pending_hits = 52, Reservation_fails = 5974
	L1D_cache_core[30]: Access = 7637, Miss = 7588, Miss_rate = 0.994, Pending_hits = 17, Reservation_fails = 71675
	L1D_cache_core[31]: Access = 7986, Miss = 7974, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 68588
	L1D_cache_core[32]: Access = 7968, Miss = 7954, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 69049
	L1D_cache_core[33]: Access = 7710, Miss = 7704, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 71823
	L1D_cache_core[34]: Access = 7788, Miss = 7779, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 68169
	L1D_cache_core[35]: Access = 7730, Miss = 7722, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 71966
	L1D_cache_core[36]: Access = 7938, Miss = 7926, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 69428
	L1D_cache_core[37]: Access = 8134, Miss = 8123, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 73745
	L1D_cache_core[38]: Access = 8014, Miss = 7998, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 71901
	L1D_cache_core[39]: Access = 7740, Miss = 7736, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 69321
	L1D_cache_core[40]: Access = 8084, Miss = 8076, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 68481
	L1D_cache_core[41]: Access = 7881, Miss = 7868, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 69801
	L1D_cache_core[42]: Access = 7638, Miss = 7624, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 70398
	L1D_cache_core[43]: Access = 7524, Miss = 7518, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 71509
	L1D_cache_core[44]: Access = 8130, Miss = 8115, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 70219
	L1D_cache_core[45]: Access = 7528, Miss = 7524, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 68983
	L1D_cache_core[46]: Access = 7622, Miss = 7616, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 69438
	L1D_cache_core[47]: Access = 7926, Miss = 7903, Miss_rate = 0.997, Pending_hits = 11, Reservation_fails = 72610
	L1D_cache_core[48]: Access = 8022, Miss = 8000, Miss_rate = 0.997, Pending_hits = 15, Reservation_fails = 72456
	L1D_cache_core[49]: Access = 7557, Miss = 7550, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 65270
	L1D_cache_core[50]: Access = 7740, Miss = 7715, Miss_rate = 0.997, Pending_hits = 11, Reservation_fails = 72940
	L1D_cache_core[51]: Access = 7558, Miss = 7543, Miss_rate = 0.998, Pending_hits = 7, Reservation_fails = 67481
	L1D_cache_core[52]: Access = 7993, Miss = 7981, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 74983
	L1D_cache_core[53]: Access = 7543, Miss = 7531, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 73248
	L1D_cache_core[54]: Access = 7510, Miss = 7496, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 72015
	L1D_cache_core[55]: Access = 7894, Miss = 7888, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 74999
	L1D_cache_core[56]: Access = 7654, Miss = 7634, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 68489
	L1D_cache_core[57]: Access = 7704, Miss = 7692, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 67988
	L1D_cache_core[58]: Access = 7798, Miss = 7763, Miss_rate = 0.996, Pending_hits = 27, Reservation_fails = 72919
	L1D_cache_core[59]: Access = 7774, Miss = 7739, Miss_rate = 0.995, Pending_hits = 21, Reservation_fails = 72015
	L1D_total_cache_accesses = 360755
	L1D_total_cache_misses = 339433
	L1D_total_cache_miss_rate = 0.9409
	L1D_total_cache_pending_hits = 791
	L1D_total_cache_reservation_fails = 2469983
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 633240
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2766483
	L1T_total_cache_misses = 3216
	L1T_total_cache_miss_rate = 0.0012
	L1T_total_cache_pending_hits = 2763267
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 224909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2097889
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 631568
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2763267
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 372094
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7991446
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 50181
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 85236
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
9240, 9240, 9240, 9240, 9240, 9240, 9240, 9240, 9009, 9009, 8547, 8547, 8547, 8547, 8547, 8547, 
gpgpu_n_tot_thrd_icount = 503480000
gpgpu_n_tot_w_icount = 15733750
gpgpu_n_stall_shd_mem = 5121257
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 224908
gpgpu_n_mem_write_global = 134491
gpgpu_n_mem_texture = 3216
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 3480792
gpgpu_n_store_insn = 2433774
gpgpu_n_shmem_insn = 27805321
gpgpu_n_tex_insn = 9238733
gpgpu_n_const_mem_insn = 1376256
gpgpu_n_param_mem_insn = 18242070
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8727
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2638003
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5949777	W0_Idle:1081503	W0_Scoreboard:6884016	W1:0	W2:6334	W3:18832	W4:0	W5:0	W6:0	W7:0	W8:0	W9:13098	W10:0	W11:0	W12:0	W13:13630	W14:545772	W15:0	W16:85270	W17:0	W18:48767	W19:0	W20:15426	W21:0	W22:0	W23:0	W24:1226906	W25:0	W26:41660	W27:0	W28:3246181	W29:1568413	W30:135519	W31:0	W32:8768736
Warp Occupancy Distribution:
Stall:1070503	W0_Idle:604396	W0_Scoreboard:3746725	W1:0	W2:3132	W3:9340	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29680	W17:0	W18:4320	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:683984	W29:780016	W30:0	W31:0	W32:2951184
Warp Occupancy Distribution:
Stall:2069090	W0_Idle:214217	W0_Scoreboard:1752686	W1:0	W2:3202	W3:9492	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4556	W10:0	W11:0	W12:0	W13:4636	W14:182915	W15:0	W16:39422	W17:0	W18:18127	W19:0	W20:5472	W21:0	W22:0	W23:0	W24:414213	W25:0	W26:14340	W27:0	W28:1326046	W29:788397	W30:45680	W31:0	W32:2990789
warp_utilization0: 0.530679
warp_utilization1: 0.451435
warp_utilization2: 0.591634
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1799264 {8:224908,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13949720 {40:26708,72:27767,136:80016,}
traffic_breakdown_coretomem[INST_ACC_R] = 86592 {8:10824,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 25728 {8:3216,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30566952 {136:224757,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1074512 {8:134314,}
traffic_breakdown_memtocore[INST_ACC_R] = 1470704 {136:10814,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 437376 {136:3216,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 1899 
averagemflatency = 317 
averagemflatency_1 = 337 
averagemflatency_2= 322 
averagemflatency_3 = 299 
averagemrqlatency_1 = 31 
averagemrqlatency_2 = 53 
averagemrqlatency_3 = 51 
max_icnt2mem_latency = 1449 
max_icnt2sh_latency = 247081 
mrq_lat_table:93612 	5623 	7218 	12682 	27700 	34414 	33177 	22261 	5594 	530 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	593 	823 	562 	151458 	167855 	38027 	3039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	170529 	65897 	46979 	46234 	25733 	13506 	4461 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	49234 	162110 	16599 	100 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	69575 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	2 	149 	291 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        51        54        42       110        54        66        50        73        69        99        87       103       103        57        75 
dram[1]:        45        45        35        55        50        50        68        67        66        62        86        89        88       109        97        49 
dram[2]:        47        50        44        53        53        69        52        74        64        75        95        92        95       101        56        79 
dram[3]:        36        56        28        52        45        74        64        69        58        74        93        84       102        82        45        77 
dram[4]:        53        45        41        48        57        60        59        72        73        72        98        88       101        97        55        74 
dram[5]:        39        45        40        38        52        44        65        65        66        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      6347      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7148      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      7183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      6922     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  3.468254  3.589359  3.535714  3.484687  3.446721  3.315720  3.830769  3.852080  3.593705  3.505587  3.720859  3.463727  3.812303  3.776397  3.568733  3.626722 
dram[1]:  3.412304  3.536885  3.437173  3.528121  3.513140  3.477839  3.752624  4.152429  3.442623  3.437068  3.598811  3.525548  3.766513  3.656581  3.657895  3.565452 
dram[2]:  3.566576  3.456094  3.425000  3.512162  3.406803  3.380507  3.723724  3.750751  3.560113  3.465470  3.582723  3.557353  3.623512  3.816456  3.504660  3.646005 
dram[3]:  3.436751  3.324905  3.548476  3.345711  3.307087  3.518106  3.852255  3.745509  3.557143  3.391946  3.552283  3.673193  3.618045  3.739329  3.562584  3.601637 
dram[4]:  3.632823  3.268323  3.578147  3.339695  3.437159  3.316206  3.860000  3.584173  3.567989  3.422343  3.477077  3.676248  3.705522  3.636364  3.655220  3.451697 
dram[5]:  3.415906  3.449799  3.403121  3.265487  3.434605  3.358566  3.988871  3.692422  3.592275  3.381402  3.607463  3.544118  3.893312  3.545588  3.631793  3.542896 
average row locality = 242819/68298 = 3.555287
average row locality_1 = 131379/47610 = 2.759483
average row locality_2 = 52487/9780 = 5.366769
average row locality_3 = 58953/10908 = 5.404565
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1308      1303      1293      1295      1283      1276      1267      1264      1288      1283      1263      1267      1265      1268      1311      1314 
dram[1]:      1302      1304      1291      1300      1279      1278      1266      1263      1288      1276      1266      1264      1266      1265      1312      1311 
dram[2]:      1298      1314      1293      1298      1276      1280      1263      1272      1285      1288      1263      1263      1266      1267      1313      1310 
dram[3]:      1298      1310      1288      1302      1279      1279      1266      1265      1280      1285      1263      1263      1264      1268      1315      1314 
dram[4]:      1307      1297      1292      1309      1275      1283      1272      1264      1287      1288      1264      1262      1269      1269      1316      1313 
dram[5]:      1310      1295      1301      1305      1279      1278      1268      1263      1282      1282      1263      1263      1267      1271      1315      1315 
total reads: 123291
bank skew: 1316/1262 = 1.04
chip skew: 20567/20531 = 1.00
number of total write accesses:
dram[0]:      1320      1328      1281      1322      1240      1234      1224      1236      1224      1233      1163      1168      1152      1164      1337      1322 
dram[1]:      1307      1285      1335      1272      1262      1233      1237      1216      1232      1209      1156      1151      1186      1152      1329      1331 
dram[2]:      1327      1323      1310      1301      1229      1252      1217      1226      1232      1221      1184      1156      1169      1145      1319      1337 
dram[3]:      1286      1320      1274      1311      1241      1247      1211      1237      1210      1242      1149      1176      1142      1185      1332      1326 
dram[4]:      1305      1334      1295      1316      1241      1235      1237      1227      1232      1225      1163      1168      1147      1171      1346      1331 
dram[5]:      1310      1282      1316      1278      1242      1251      1241      1222      1229      1227      1154      1147      1178      1140      1358      1328 
total reads: 119554
bank skew: 1358/1140 = 1.19
chip skew: 19973/19889 = 1.00
average mf latency per bank:
dram[0]:        466       473       434       458       480       489       447       472       455       485       476       478       449       481       448       472
dram[1]:        491       460       456       452       502       471       476       457       485       470       498       471       473       459       502       465
dram[2]:        482       440       459       427       501       465       483       436       492       454       497       462       480       438       487       442
dram[3]:        482       472       460       467       484       493       475       473       485       488       493       488       485       460       478       486
dram[4]:        466       467       447       460       487       487       446       472       473       495       482       487       456       469       478       476
dram[5]:        496       463       468       454       504       476       472       468       489       487       510       480       471       474       509       472
maximum mf latency per bank:
dram[0]:       1663      1546      1315      1709      1849      1520      1891      1766      1515      1443      1751      1371      1330      1399      1571      1498
dram[1]:       1880      1558      1393      1584      1761      1226      1737      1779      1258      1668      1444      1545      1375      1514      1766      1449
dram[2]:       1719      1652      1492      1634      1801      1474      1451      1523      1707      1361      1550      1605      1556      1381      1562      1780
dram[3]:       1394      1899      1658      1631      1652      1331      1707      1642      1321      1400      1513      1606      1617      1369      1591      1772
dram[4]:       1428      1692      1524      1776      1521      1397      1605      1550      1639      1595      1373      1645      1351      1602      1803      1622
dram[5]:       1381      1694      1778      1345      1440      1549      1804      1499      1276      1676      1489      1592      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326147 n_nop=228146 n_act=11272 n_pre=11256 n_req=30150 n_req_1=8258 n_req_2=6707 n_req_3=15185 n_rd=41078 n_write=34395 bw_util=0.3359 bw_util_1=0.1013 bw_util_2=0.07406 bw_util_3=0.1606 blp=4.332241 blp_1= 1.723556 blp_2= 2.183640 blp_3= 1.805478
 n_activity=295246 dram_eff=0.3711 dram_eff_1=0.1119 dram_eff_2=0.08181 dram_eff_3=0.1774
bk0: 2610a 251988i bk1: 2606a 249883i bk2: 2586a 248880i bk3: 2590a 247775i bk4: 2566a 247955i bk5: 2552a 247264i bk6: 2530a 251274i bk7: 2528a 246449i bk8: 2576a 255196i bk9: 2562a 251815i bk10: 2526a 253532i bk11: 2534a 251424i bk12: 2530a 256065i bk13: 2536a 252015i bk14: 2622a 243261i bk15: 2624a 244596i 
bw_dist = 0.101	0.074	0.161	0.569	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.97181
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326147 n_nop=228070 n_act=11285 n_pre=11269 n_req=29986 n_req_1=8243 n_req_2=6697 n_req_3=15046 n_rd=41056 n_write=34467 bw_util=0.3351 bw_util_1=0.1011 bw_util_2=0.074 bw_util_3=0.16 blp=4.320734 blp_1= 1.682478 blp_2= 2.154707 blp_3= 1.819068
 n_activity=294574 dram_eff=0.3711 dram_eff_1=0.1119 dram_eff_2=0.08194 dram_eff_3=0.1772
bk0: 2600a 250408i bk1: 2608a 248977i bk2: 2582a 248270i bk3: 2600a 247368i bk4: 2558a 249848i bk5: 2554a 250130i bk6: 2532a 249828i bk7: 2526a 250804i bk8: 2576a 251888i bk9: 2552a 253920i bk10: 2532a 255924i bk11: 2528a 253457i bk12: 2532a 252319i bk13: 2530a 250649i bk14: 2624a 245188i bk15: 2622a 243472i 
bw_dist = 0.101	0.074	0.160	0.568	0.097
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.62585
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326147 n_nop=227849 n_act=11390 n_pre=11374 n_req=30122 n_req_1=8246 n_req_2=6697 n_req_3=15179 n_rd=41096 n_write=34438 bw_util=0.336 bw_util_1=0.1011 bw_util_2=0.07405 bw_util_3=0.1608 blp=4.315011 blp_1= 1.678212 blp_2= 2.125347 blp_3= 1.815380
 n_activity=295952 dram_eff=0.3702 dram_eff_1=0.1115 dram_eff_2=0.0816 dram_eff_3=0.1772
bk0: 2596a 251947i bk1: 2628a 249134i bk2: 2586a 249295i bk3: 2596a 248141i bk4: 2550a 249914i bk5: 2560a 247316i bk6: 2526a 250798i bk7: 2544a 248273i bk8: 2570a 254359i bk9: 2576a 251960i bk10: 2526a 254320i bk11: 2526a 252484i bk12: 2532a 253668i bk13: 2534a 254037i bk14: 2626a 246139i bk15: 2620a 242789i 
bw_dist = 0.101	0.074	0.161	0.571	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.70271
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326147 n_nop=227744 n_act=11421 n_pre=11405 n_req=29964 n_req_1=8254 n_req_2=6662 n_req_3=15048 n_rd=41074 n_write=34503 bw_util=0.3351 bw_util_1=0.1012 bw_util_2=0.07376 bw_util_3=0.1601 blp=4.315136 blp_1= 1.689847 blp_2= 2.106754 blp_3= 1.839137
 n_activity=296066 dram_eff=0.3692 dram_eff_1=0.1115 dram_eff_2=0.08125 dram_eff_3=0.1764
bk0: 2592a 253116i bk1: 2620a 247569i bk2: 2576a 249521i bk3: 2604a 244929i bk4: 2558a 249058i bk5: 2558a 250683i bk6: 2532a 249564i bk7: 2530a 247840i bk8: 2560a 254052i bk9: 2570a 250479i bk10: 2526a 254526i bk11: 2526a 254735i bk12: 2528a 253704i bk13: 2536a 252307i bk14: 2630a 244811i bk15: 2628a 242406i 
bw_dist = 0.101	0.074	0.160	0.573	0.092
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.68403
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326147 n_nop=227595 n_act=11484 n_pre=11468 n_req=30164 n_req_1=8266 n_req_2=6693 n_req_3=15205 n_rd=41129 n_write=34471 bw_util=0.3364 bw_util_1=0.1014 bw_util_2=0.07403 bw_util_3=0.161 blp=4.354941 blp_1= 1.692283 blp_2= 2.139373 blp_3= 1.826132
 n_activity=295086 dram_eff=0.3718 dram_eff_1=0.112 dram_eff_2=0.08183 dram_eff_3=0.1779
bk0: 2614a 253421i bk1: 2594a 247503i bk2: 2584a 249163i bk3: 2618a 245773i bk4: 2550a 250668i bk5: 2564a 247912i bk6: 2544a 249772i bk7: 2528a 249169i bk8: 2574a 253196i bk9: 2575a 251912i bk10: 2528a 252685i bk11: 2524a 254775i bk12: 2538a 253949i bk13: 2538a 250439i bk14: 2630a 243891i bk15: 2626a 240943i 
bw_dist = 0.101	0.074	0.161	0.568	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.79775
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326147 n_nop=227649 n_act=11444 n_pre=11428 n_req=30032 n_req_1=8274 n_req_2=6723 n_req_3=15035 n_rd=41110 n_write=34516 bw_util=0.3359 bw_util_1=0.1015 bw_util_2=0.07428 bw_util_3=0.1601 blp=4.322760 blp_1= 1.678845 blp_2= 2.178710 blp_3= 1.821409
 n_activity=295594 dram_eff=0.3706 dram_eff_1=0.112 dram_eff_2=0.08196 dram_eff_3=0.1767
bk0: 2620a 251161i bk1: 2590a 249987i bk2: 2602a 248578i bk3: 2610a 245986i bk4: 2558a 250859i bk5: 2556a 248985i bk6: 2534a 250481i bk7: 2526a 249424i bk8: 2564a 254055i bk9: 2564a 250910i bk10: 2526a 253438i bk11: 2526a 254385i bk12: 2534a 253433i bk13: 2542a 251590i bk14: 2628a 243962i bk15: 2630a 242264i 
bw_dist = 0.101	0.074	0.160	0.570	0.094
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.4782

========= L2 cache stats =========
L2_cache_bank[0]: Access = 30196, Miss = 10284, Miss_rate = 0.341, Pending_hits = 4580, Reservation_fails = 946
L2_cache_bank[1]: Access = 30721, Miss = 10273, Miss_rate = 0.334, Pending_hits = 4907, Reservation_fails = 2353
L2_cache_bank[2]: Access = 31942, Miss = 10274, Miss_rate = 0.322, Pending_hits = 4929, Reservation_fails = 1505
L2_cache_bank[3]: Access = 30432, Miss = 10271, Miss_rate = 0.338, Pending_hits = 4664, Reservation_fails = 1927
L2_cache_bank[4]: Access = 32080, Miss = 10261, Miss_rate = 0.320, Pending_hits = 4789, Reservation_fails = 1843
L2_cache_bank[5]: Access = 29474, Miss = 10299, Miss_rate = 0.349, Pending_hits = 4646, Reservation_fails = 2481
L2_cache_bank[6]: Access = 31747, Miss = 10261, Miss_rate = 0.323, Pending_hits = 4627, Reservation_fails = 2646
L2_cache_bank[7]: Access = 31260, Miss = 10288, Miss_rate = 0.329, Pending_hits = 4995, Reservation_fails = 2305
L2_cache_bank[8]: Access = 30295, Miss = 10287, Miss_rate = 0.340, Pending_hits = 4666, Reservation_fails = 4102
L2_cache_bank[9]: Access = 31588, Miss = 10286, Miss_rate = 0.326, Pending_hits = 4871, Reservation_fails = 2763
L2_cache_bank[10]: Access = 32040, Miss = 10287, Miss_rate = 0.321, Pending_hits = 5013, Reservation_fails = 3931
L2_cache_bank[11]: Access = 31536, Miss = 10279, Miss_rate = 0.326, Pending_hits = 4664, Reservation_fails = 2809
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30196, Miss = 10284 (0.341), PendingHit = 4580 (0.152)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30721, Miss = 10273 (0.334), PendingHit = 4907 (0.16)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31942, Miss = 10274 (0.322), PendingHit = 4929 (0.154)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30432, Miss = 10271 (0.338), PendingHit = 4664 (0.153)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32080, Miss = 10261 (0.32), PendingHit = 4789 (0.149)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29474, Miss = 10299 (0.349), PendingHit = 4646 (0.158)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31747, Miss = 10261 (0.323), PendingHit = 4627 (0.146)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31260, Miss = 10288 (0.329), PendingHit = 4995 (0.16)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30295, Miss = 10287 (0.34), PendingHit = 4666 (0.154)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31588, Miss = 10286 (0.326), PendingHit = 4871 (0.154)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32040, Miss = 10287 (0.321), PendingHit = 5013 (0.156)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31536, Miss = 10279 (0.326), PendingHit = 4664 (0.148)
L2 Cache Total Miss Rate = 0.330
Stream 1: L2 Cache Miss Rate = 0.486
Stream 2: L2 Cache Miss Rate = 0.287
Stream 3: L2 Cache Miss Rate = 0.346
Stream 1: Accesses  = 119504
Stream 1: Misses  = 58023
Stream 2: Accesses  = 98554
Stream 2: Misses  = 28293
Stream 3: Accesses  = 274757
Stream 3: Misses  = 95057
Stream 1+2: Accesses  = 218058
Stream 1+2: Misses  = 86316
Stream 1+2+3: Accesses  = 492815
Stream 1+2+3: Misses  = 181373
Total Accesses  = 373311
MPKI-CORES
CORE_L2MPKI_0	1.090
CORE_L2MPKI_1	1.087
CORE_L2MPKI_2	1.087
CORE_L2MPKI_3	1.086
CORE_L2MPKI_4	1.088
CORE_L2MPKI_5	1.087
CORE_L2MPKI_6	1.089
CORE_L2MPKI_7	1.087
CORE_L2MPKI_8	1.086
CORE_L2MPKI_9	1.087
CORE_L2MPKI_10	0.094
CORE_L2MPKI_11	0.098
CORE_L2MPKI_12	0.095
CORE_L2MPKI_13	0.096
CORE_L2MPKI_14	0.094
CORE_L2MPKI_15	0.098
CORE_L2MPKI_16	0.093
CORE_L2MPKI_17	0.093
CORE_L2MPKI_18	0.094
CORE_L2MPKI_19	0.094
CORE_L2MPKI_20	0.100
CORE_L2MPKI_21	0.095
CORE_L2MPKI_22	0.094
CORE_L2MPKI_23	0.099
CORE_L2MPKI_24	0.097
CORE_L2MPKI_25	0.093
CORE_L2MPKI_26	0.092
CORE_L2MPKI_27	0.097
CORE_L2MPKI_28	0.094
CORE_L2MPKI_29	0.093
CORE_L2MPKI_30	0.245
CORE_L2MPKI_31	0.267
CORE_L2MPKI_32	0.258
CORE_L2MPKI_33	0.276
CORE_L2MPKI_34	0.283
CORE_L2MPKI_35	0.274
CORE_L2MPKI_36	0.287
CORE_L2MPKI_37	0.292
CORE_L2MPKI_38	0.229
CORE_L2MPKI_39	0.267
CORE_L2MPKI_40	0.233
CORE_L2MPKI_41	0.266
CORE_L2MPKI_42	0.223
CORE_L2MPKI_43	0.292
CORE_L2MPKI_44	0.267
CORE_L2MPKI_45	0.239
CORE_L2MPKI_46	0.262
CORE_L2MPKI_47	0.238
CORE_L2MPKI_48	0.238
CORE_L2MPKI_49	0.242
CORE_L2MPKI_50	0.280
CORE_L2MPKI_51	0.279
CORE_L2MPKI_52	0.273
CORE_L2MPKI_53	0.272
CORE_L2MPKI_54	0.267
CORE_L2MPKI_55	0.266
CORE_L2MPKI_56	0.245
CORE_L2MPKI_57	0.237
CORE_L2MPKI_58	0.302
CORE_L2MPKI_59	0.253
Avg_MPKI_Stream1= 0.591
Avg_MPKI_Stream2= 0.182
Avg_MPKI_Stream3= 0.259
MISSES-CORES
CORE_MISSES_0	4995
CORE_MISSES_1	4917
CORE_MISSES_2	4855
CORE_MISSES_3	4865
CORE_MISSES_4	5020
CORE_MISSES_5	4934
CORE_MISSES_6	4977
CORE_MISSES_7	4982
CORE_MISSES_8	4914
CORE_MISSES_9	4933
CORE_MISSES_10	857
CORE_MISSES_11	889
CORE_MISSES_12	868
CORE_MISSES_13	872
CORE_MISSES_14	854
CORE_MISSES_15	882
CORE_MISSES_16	846
CORE_MISSES_17	849
CORE_MISSES_18	857
CORE_MISSES_19	857
CORE_MISSES_20	932
CORE_MISSES_21	873
CORE_MISSES_22	862
CORE_MISSES_23	918
CORE_MISSES_24	895
CORE_MISSES_25	859
CORE_MISSES_26	848
CORE_MISSES_27	892
CORE_MISSES_28	868
CORE_MISSES_29	860
CORE_MISSES_30	1782
CORE_MISSES_31	1952
CORE_MISSES_32	1879
CORE_MISSES_33	2005
CORE_MISSES_34	2084
CORE_MISSES_35	1992
CORE_MISSES_36	2094
CORE_MISSES_37	2101
CORE_MISSES_38	1637
CORE_MISSES_39	1960
CORE_MISSES_40	1672
CORE_MISSES_41	1909
CORE_MISSES_42	1593
CORE_MISSES_43	2112
CORE_MISSES_44	1918
CORE_MISSES_45	1712
CORE_MISSES_46	1884
CORE_MISSES_47	1706
CORE_MISSES_48	1696
CORE_MISSES_49	1748
CORE_MISSES_50	1998
CORE_MISSES_51	2013
CORE_MISSES_52	1928
CORE_MISSES_53	1943
CORE_MISSES_54	1898
CORE_MISSES_55	1881
CORE_MISSES_56	1745
CORE_MISSES_57	1717
CORE_MISSES_58	2152
CORE_MISSES_59	1809
L2_MISSES = 123350
L2_total_cache_accesses = 373311
L2_total_cache_misses = 123350
L2_total_cache_miss_rate = 0.3304
L2_total_cache_pending_hits = 57351
L2_total_cache_reservation_fails = 29611
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 87363
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5099
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2737
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 234
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 245
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 77212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21695
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35493
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1749
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10037
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 530
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 247
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19691
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1328459
icnt_total_pkts_simt_to_mem=775815
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     183.8120
gpu_ipc_2 =     741.5970
gpu_ipc_3 =     873.7677
gpu_tot_sim_cycle_stream_1 = 247081
gpu_tot_sim_cycle_stream_2 = 247081
gpu_tot_sim_cycle_stream_3 = 247077
gpu_sim_insn_1 = 45416448
gpu_sim_insn_2 = 183234540
gpu_sim_insn_3 = 215887912
gpu_sim_cycle = 247082
gpu_sim_insn = 444538900
gpu_ipc =    1799.1554
gpu_tot_sim_cycle = 247082
gpu_tot_sim_insn = 444538900
gpu_tot_ipc =    1799.1554
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 267179
gpu_stall_icnt2sh    = 734112
gpu_total_sim_rate=444983

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8041627
	L1I_total_cache_misses = 50181
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 85236
L1D_cache:
	L1D_cache_core[0]: Access = 9920, Miss = 7989, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 21144
	L1D_cache_core[1]: Access = 9792, Miss = 7827, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 21418
	L1D_cache_core[2]: Access = 9664, Miss = 7631, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 23899
	L1D_cache_core[3]: Access = 9696, Miss = 7678, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 24033
	L1D_cache_core[4]: Access = 9984, Miss = 7986, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 19361
	L1D_cache_core[5]: Access = 9824, Miss = 7854, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 21986
	L1D_cache_core[6]: Access = 9888, Miss = 7849, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 19973
	L1D_cache_core[7]: Access = 9920, Miss = 7894, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 21313
	L1D_cache_core[8]: Access = 9792, Miss = 7804, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 22543
	L1D_cache_core[9]: Access = 9824, Miss = 7814, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 20829
	L1D_cache_core[10]: Access = 1368, Miss = 1322, Miss_rate = 0.966, Pending_hits = 37, Reservation_fails = 7380
	L1D_cache_core[11]: Access = 1408, Miss = 1376, Miss_rate = 0.977, Pending_hits = 20, Reservation_fails = 8191
	L1D_cache_core[12]: Access = 1432, Miss = 1392, Miss_rate = 0.972, Pending_hits = 34, Reservation_fails = 7413
	L1D_cache_core[13]: Access = 1440, Miss = 1398, Miss_rate = 0.971, Pending_hits = 32, Reservation_fails = 9236
	L1D_cache_core[14]: Access = 1424, Miss = 1386, Miss_rate = 0.973, Pending_hits = 26, Reservation_fails = 7966
	L1D_cache_core[15]: Access = 1440, Miss = 1381, Miss_rate = 0.959, Pending_hits = 40, Reservation_fails = 7699
	L1D_cache_core[16]: Access = 1440, Miss = 1397, Miss_rate = 0.970, Pending_hits = 36, Reservation_fails = 6967
	L1D_cache_core[17]: Access = 1448, Miss = 1397, Miss_rate = 0.965, Pending_hits = 28, Reservation_fails = 5613
	L1D_cache_core[18]: Access = 1432, Miss = 1392, Miss_rate = 0.972, Pending_hits = 29, Reservation_fails = 8565
	L1D_cache_core[19]: Access = 1424, Miss = 1383, Miss_rate = 0.971, Pending_hits = 30, Reservation_fails = 6960
	L1D_cache_core[20]: Access = 1484, Miss = 1424, Miss_rate = 0.960, Pending_hits = 39, Reservation_fails = 4692
	L1D_cache_core[21]: Access = 1416, Miss = 1368, Miss_rate = 0.966, Pending_hits = 34, Reservation_fails = 3747
	L1D_cache_core[22]: Access = 1424, Miss = 1375, Miss_rate = 0.966, Pending_hits = 38, Reservation_fails = 6234
	L1D_cache_core[23]: Access = 1468, Miss = 1433, Miss_rate = 0.976, Pending_hits = 25, Reservation_fails = 2500
	L1D_cache_core[24]: Access = 1463, Miss = 1421, Miss_rate = 0.971, Pending_hits = 27, Reservation_fails = 5424
	L1D_cache_core[25]: Access = 1416, Miss = 1375, Miss_rate = 0.971, Pending_hits = 34, Reservation_fails = 6390
	L1D_cache_core[26]: Access = 1460, Miss = 1426, Miss_rate = 0.977, Pending_hits = 25, Reservation_fails = 6568
	L1D_cache_core[27]: Access = 1426, Miss = 1380, Miss_rate = 0.968, Pending_hits = 35, Reservation_fails = 6186
	L1D_cache_core[28]: Access = 1473, Miss = 1433, Miss_rate = 0.973, Pending_hits = 27, Reservation_fails = 7872
	L1D_cache_core[29]: Access = 1440, Miss = 1368, Miss_rate = 0.950, Pending_hits = 52, Reservation_fails = 5974
	L1D_cache_core[30]: Access = 7637, Miss = 7588, Miss_rate = 0.994, Pending_hits = 17, Reservation_fails = 71675
	L1D_cache_core[31]: Access = 7986, Miss = 7974, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 68588
	L1D_cache_core[32]: Access = 7968, Miss = 7954, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 69049
	L1D_cache_core[33]: Access = 7710, Miss = 7704, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 71823
	L1D_cache_core[34]: Access = 7788, Miss = 7779, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 68169
	L1D_cache_core[35]: Access = 7730, Miss = 7722, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 71966
	L1D_cache_core[36]: Access = 7938, Miss = 7926, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 69428
	L1D_cache_core[37]: Access = 8134, Miss = 8123, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 73745
	L1D_cache_core[38]: Access = 8014, Miss = 7998, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 71901
	L1D_cache_core[39]: Access = 7740, Miss = 7736, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 69321
	L1D_cache_core[40]: Access = 8084, Miss = 8076, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 68481
	L1D_cache_core[41]: Access = 7881, Miss = 7868, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 69801
	L1D_cache_core[42]: Access = 7638, Miss = 7624, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 70398
	L1D_cache_core[43]: Access = 7524, Miss = 7518, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 71509
	L1D_cache_core[44]: Access = 8130, Miss = 8115, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 70219
	L1D_cache_core[45]: Access = 7528, Miss = 7524, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 68983
	L1D_cache_core[46]: Access = 7622, Miss = 7616, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 69438
	L1D_cache_core[47]: Access = 7926, Miss = 7903, Miss_rate = 0.997, Pending_hits = 11, Reservation_fails = 72610
	L1D_cache_core[48]: Access = 8022, Miss = 8000, Miss_rate = 0.997, Pending_hits = 15, Reservation_fails = 72456
	L1D_cache_core[49]: Access = 7557, Miss = 7550, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 65270
	L1D_cache_core[50]: Access = 7740, Miss = 7715, Miss_rate = 0.997, Pending_hits = 11, Reservation_fails = 72940
	L1D_cache_core[51]: Access = 7558, Miss = 7543, Miss_rate = 0.998, Pending_hits = 7, Reservation_fails = 67481
	L1D_cache_core[52]: Access = 7993, Miss = 7981, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 74983
	L1D_cache_core[53]: Access = 7543, Miss = 7531, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 73248
	L1D_cache_core[54]: Access = 7510, Miss = 7496, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 72015
	L1D_cache_core[55]: Access = 7894, Miss = 7888, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 74999
	L1D_cache_core[56]: Access = 7654, Miss = 7634, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 68489
	L1D_cache_core[57]: Access = 7704, Miss = 7692, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 67988
	L1D_cache_core[58]: Access = 7798, Miss = 7763, Miss_rate = 0.996, Pending_hits = 27, Reservation_fails = 72919
	L1D_cache_core[59]: Access = 7774, Miss = 7739, Miss_rate = 0.995, Pending_hits = 21, Reservation_fails = 72015
	L1D_total_cache_accesses = 360755
	L1D_total_cache_misses = 339433
	L1D_total_cache_miss_rate = 0.9409
	L1D_total_cache_pending_hits = 791
	L1D_total_cache_reservation_fails = 2469983
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 633240
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2766483
	L1T_total_cache_misses = 3216
	L1T_total_cache_miss_rate = 0.0012
	L1T_total_cache_pending_hits = 2763267
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 224909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2097889
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 631568
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2763267
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 372094
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7991446
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 50181
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 85236
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
9240, 9240, 9240, 9240, 9240, 9240, 9240, 9240, 9009, 9009, 8547, 8547, 8547, 8547, 8547, 8547, 
gpgpu_n_tot_thrd_icount = 503480000
gpgpu_n_tot_w_icount = 15733750
gpgpu_n_stall_shd_mem = 5121257
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 224908
gpgpu_n_mem_write_global = 134491
gpgpu_n_mem_texture = 3216
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 3480792
gpgpu_n_store_insn = 2433774
gpgpu_n_shmem_insn = 27805321
gpgpu_n_tex_insn = 9238733
gpgpu_n_const_mem_insn = 1376256
gpgpu_n_param_mem_insn = 18242070
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8727
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2638003
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5949777	W0_Idle:1081503	W0_Scoreboard:6884016	W1:0	W2:6334	W3:18832	W4:0	W5:0	W6:0	W7:0	W8:0	W9:13098	W10:0	W11:0	W12:0	W13:13630	W14:545772	W15:0	W16:85270	W17:0	W18:48767	W19:0	W20:15426	W21:0	W22:0	W23:0	W24:1226906	W25:0	W26:41660	W27:0	W28:3246181	W29:1568413	W30:135519	W31:0	W32:8768736
Warp Occupancy Distribution:
Stall:1070503	W0_Idle:604396	W0_Scoreboard:3746725	W1:0	W2:3132	W3:9340	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29680	W17:0	W18:4320	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:683984	W29:780016	W30:0	W31:0	W32:2951184
Warp Occupancy Distribution:
Stall:2069090	W0_Idle:214217	W0_Scoreboard:1752686	W1:0	W2:3202	W3:9492	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4556	W10:0	W11:0	W12:0	W13:4636	W14:182915	W15:0	W16:39422	W17:0	W18:18127	W19:0	W20:5472	W21:0	W22:0	W23:0	W24:414213	W25:0	W26:14340	W27:0	W28:1326046	W29:788397	W30:45680	W31:0	W32:2990789
warp_utilization0: 0.530679
warp_utilization1: 0.451435
warp_utilization2: 0.591634
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1799264 {8:224908,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13949720 {40:26708,72:27767,136:80016,}
traffic_breakdown_coretomem[INST_ACC_R] = 86592 {8:10824,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 25728 {8:3216,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30566952 {136:224757,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1074512 {8:134314,}
traffic_breakdown_memtocore[INST_ACC_R] = 1470704 {136:10814,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 437376 {136:3216,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 1899 
averagemflatency = 317 
averagemflatency_1 = 337 
averagemflatency_2= 322 
averagemflatency_3 = 299 
averagemrqlatency_1 = 31 
averagemrqlatency_2 = 53 
averagemrqlatency_3 = 51 
max_icnt2mem_latency = 1449 
max_icnt2sh_latency = 247081 
mrq_lat_table:93612 	5623 	7218 	12682 	27700 	34414 	33177 	22261 	5594 	530 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	593 	823 	562 	151458 	167855 	38027 	3039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	170529 	65897 	46979 	46234 	25733 	13506 	4461 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	49234 	162110 	16599 	100 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	69575 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	2 	149 	291 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        51        54        42       110        54        66        50        73        69        99        87       103       103        57        75 
dram[1]:        45        45        35        55        50        50        68        67        66        62        86        89        88       109        97        49 
dram[2]:        47        50        44        53        53        69        52        74        64        75        95        92        95       101        56        79 
dram[3]:        36        56        28        52        45        74        64        69        58        74        93        84       102        82        45        77 
dram[4]:        53        45        41        48        57        60        59        72        73        72        98        88       101        97        55        74 
dram[5]:        39        45        40        38        52        44        65        65        66        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      6347      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7148      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      7183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      6922     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  3.468254  3.589359  3.535714  3.484687  3.446721  3.315720  3.830769  3.852080  3.593705  3.505587  3.720859  3.463727  3.812303  3.776397  3.568733  3.626722 
dram[1]:  3.412304  3.536885  3.437173  3.528121  3.513140  3.477839  3.752624  4.152429  3.442623  3.437068  3.598811  3.525548  3.766513  3.656581  3.657895  3.565452 
dram[2]:  3.566576  3.456094  3.425000  3.512162  3.406803  3.380507  3.723724  3.750751  3.560113  3.465470  3.582723  3.557353  3.623512  3.816456  3.504660  3.646005 
dram[3]:  3.436751  3.324905  3.548476  3.345711  3.307087  3.518106  3.852255  3.745509  3.557143  3.391946  3.552283  3.673193  3.618045  3.739329  3.562584  3.601637 
dram[4]:  3.632823  3.268323  3.578147  3.339695  3.437159  3.316206  3.860000  3.584173  3.567989  3.422343  3.477077  3.676248  3.705522  3.636364  3.655220  3.451697 
dram[5]:  3.415906  3.449799  3.403121  3.265487  3.434605  3.358566  3.988871  3.692422  3.592275  3.381402  3.607463  3.544118  3.893312  3.545588  3.631793  3.542896 
average row locality = 242819/68298 = 3.555287
average row locality_1 = 131379/47610 = 2.759483
average row locality_2 = 52487/9780 = 5.366769
average row locality_3 = 58953/10908 = 5.404565
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1308      1303      1293      1295      1283      1276      1267      1264      1288      1283      1263      1267      1265      1268      1311      1314 
dram[1]:      1302      1304      1291      1300      1279      1278      1266      1263      1288      1276      1266      1264      1266      1265      1312      1311 
dram[2]:      1298      1314      1293      1298      1276      1280      1263      1272      1285      1288      1263      1263      1266      1267      1313      1310 
dram[3]:      1298      1310      1288      1302      1279      1279      1266      1265      1280      1285      1263      1263      1264      1268      1315      1314 
dram[4]:      1307      1297      1292      1309      1275      1283      1272      1264      1287      1288      1264      1262      1269      1269      1316      1313 
dram[5]:      1310      1295      1301      1305      1279      1278      1268      1263      1282      1282      1263      1263      1267      1271      1315      1315 
total reads: 123291
bank skew: 1316/1262 = 1.04
chip skew: 20567/20531 = 1.00
number of total write accesses:
dram[0]:      1320      1328      1281      1322      1240      1234      1224      1236      1224      1233      1163      1168      1152      1164      1337      1322 
dram[1]:      1307      1285      1335      1272      1262      1233      1237      1216      1232      1209      1156      1151      1186      1152      1329      1331 
dram[2]:      1327      1323      1310      1301      1229      1252      1217      1226      1232      1221      1184      1156      1169      1145      1319      1337 
dram[3]:      1286      1320      1274      1311      1241      1247      1211      1237      1210      1242      1149      1176      1142      1185      1332      1326 
dram[4]:      1305      1334      1295      1316      1241      1235      1237      1227      1232      1225      1163      1168      1147      1171      1346      1331 
dram[5]:      1310      1282      1316      1278      1242      1251      1241      1222      1229      1227      1154      1147      1178      1140      1358      1328 
total reads: 119554
bank skew: 1358/1140 = 1.19
chip skew: 19973/19889 = 1.00
average mf latency per bank:
dram[0]:        466       473       434       458       480       489       447       472       455       485       476       478       449       481       448       472
dram[1]:        491       460       456       452       502       471       476       457       485       470       498       471       473       459       502       465
dram[2]:        482       440       459       427       501       465       483       436       492       454       497       462       480       438       487       442
dram[3]:        482       472       460       467       484       493       475       473       485       488       493       488       485       460       478       486
dram[4]:        466       467       447       460       487       487       446       472       473       495       482       487       456       469       478       476
dram[5]:        496       463       468       454       504       476       472       468       489       487       510       480       471       474       509       472
maximum mf latency per bank:
dram[0]:       1663      1546      1315      1709      1849      1520      1891      1766      1515      1443      1751      1371      1330      1399      1571      1498
dram[1]:       1880      1558      1393      1584      1761      1226      1737      1779      1258      1668      1444      1545      1375      1514      1766      1449
dram[2]:       1719      1652      1492      1634      1801      1474      1451      1523      1707      1361      1550      1605      1556      1381      1562      1780
dram[3]:       1394      1899      1658      1631      1652      1331      1707      1642      1321      1400      1513      1606      1617      1369      1591      1772
dram[4]:       1428      1692      1524      1776      1521      1397      1605      1550      1639      1595      1373      1645      1351      1602      1803      1622
dram[5]:       1381      1694      1778      1345      1440      1549      1804      1499      1276      1676      1489      1592      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326147 n_nop=228146 n_act=11272 n_pre=11256 n_req=30150 n_req_1=8258 n_req_2=6707 n_req_3=15185 n_rd=41078 n_write=34395 bw_util=0.3359 bw_util_1=0.1013 bw_util_2=0.07406 bw_util_3=0.1606 blp=4.332241 blp_1= 1.723556 blp_2= 2.183640 blp_3= 1.805478
 n_activity=295246 dram_eff=0.3711 dram_eff_1=0.1119 dram_eff_2=0.08181 dram_eff_3=0.1774
bk0: 2610a 251988i bk1: 2606a 249883i bk2: 2586a 248880i bk3: 2590a 247775i bk4: 2566a 247955i bk5: 2552a 247264i bk6: 2530a 251274i bk7: 2528a 246449i bk8: 2576a 255196i bk9: 2562a 251815i bk10: 2526a 253532i bk11: 2534a 251424i bk12: 2530a 256065i bk13: 2536a 252015i bk14: 2622a 243261i bk15: 2624a 244596i 
bw_dist = 0.101	0.074	0.161	0.569	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.97181
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326147 n_nop=228070 n_act=11285 n_pre=11269 n_req=29986 n_req_1=8243 n_req_2=6697 n_req_3=15046 n_rd=41056 n_write=34467 bw_util=0.3351 bw_util_1=0.1011 bw_util_2=0.074 bw_util_3=0.16 blp=4.320734 blp_1= 1.682478 blp_2= 2.154707 blp_3= 1.819068
 n_activity=294574 dram_eff=0.3711 dram_eff_1=0.1119 dram_eff_2=0.08194 dram_eff_3=0.1772
bk0: 2600a 250408i bk1: 2608a 248977i bk2: 2582a 248270i bk3: 2600a 247368i bk4: 2558a 249848i bk5: 2554a 250130i bk6: 2532a 249828i bk7: 2526a 250804i bk8: 2576a 251888i bk9: 2552a 253920i bk10: 2532a 255924i bk11: 2528a 253457i bk12: 2532a 252319i bk13: 2530a 250649i bk14: 2624a 245188i bk15: 2622a 243472i 
bw_dist = 0.101	0.074	0.160	0.568	0.097
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.62585
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326147 n_nop=227849 n_act=11390 n_pre=11374 n_req=30122 n_req_1=8246 n_req_2=6697 n_req_3=15179 n_rd=41096 n_write=34438 bw_util=0.336 bw_util_1=0.1011 bw_util_2=0.07405 bw_util_3=0.1608 blp=4.315011 blp_1= 1.678212 blp_2= 2.125347 blp_3= 1.815380
 n_activity=295952 dram_eff=0.3702 dram_eff_1=0.1115 dram_eff_2=0.0816 dram_eff_3=0.1772
bk0: 2596a 251947i bk1: 2628a 249134i bk2: 2586a 249295i bk3: 2596a 248141i bk4: 2550a 249914i bk5: 2560a 247316i bk6: 2526a 250798i bk7: 2544a 248273i bk8: 2570a 254359i bk9: 2576a 251960i bk10: 2526a 254320i bk11: 2526a 252484i bk12: 2532a 253668i bk13: 2534a 254037i bk14: 2626a 246139i bk15: 2620a 242789i 
bw_dist = 0.101	0.074	0.161	0.571	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.70271
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326147 n_nop=227744 n_act=11421 n_pre=11405 n_req=29964 n_req_1=8254 n_req_2=6662 n_req_3=15048 n_rd=41074 n_write=34503 bw_util=0.3351 bw_util_1=0.1012 bw_util_2=0.07376 bw_util_3=0.1601 blp=4.315136 blp_1= 1.689847 blp_2= 2.106754 blp_3= 1.839137
 n_activity=296066 dram_eff=0.3692 dram_eff_1=0.1115 dram_eff_2=0.08125 dram_eff_3=0.1764
bk0: 2592a 253116i bk1: 2620a 247569i bk2: 2576a 249521i bk3: 2604a 244929i bk4: 2558a 249058i bk5: 2558a 250683i bk6: 2532a 249564i bk7: 2530a 247840i bk8: 2560a 254052i bk9: 2570a 250479i bk10: 2526a 254526i bk11: 2526a 254735i bk12: 2528a 253704i bk13: 2536a 252307i bk14: 2630a 244811i bk15: 2628a 242406i 
bw_dist = 0.101	0.074	0.160	0.573	0.092
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.68403
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326147 n_nop=227595 n_act=11484 n_pre=11468 n_req=30164 n_req_1=8266 n_req_2=6693 n_req_3=15205 n_rd=41129 n_write=34471 bw_util=0.3364 bw_util_1=0.1014 bw_util_2=0.07403 bw_util_3=0.161 blp=4.354941 blp_1= 1.692283 blp_2= 2.139373 blp_3= 1.826132
 n_activity=295086 dram_eff=0.3718 dram_eff_1=0.112 dram_eff_2=0.08183 dram_eff_3=0.1779
bk0: 2614a 253421i bk1: 2594a 247503i bk2: 2584a 249163i bk3: 2618a 245773i bk4: 2550a 250668i bk5: 2564a 247912i bk6: 2544a 249772i bk7: 2528a 249169i bk8: 2574a 253196i bk9: 2575a 251912i bk10: 2528a 252685i bk11: 2524a 254775i bk12: 2538a 253949i bk13: 2538a 250439i bk14: 2630a 243891i bk15: 2626a 240943i 
bw_dist = 0.101	0.074	0.161	0.568	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.79775
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=326147 n_nop=227649 n_act=11444 n_pre=11428 n_req=30032 n_req_1=8274 n_req_2=6723 n_req_3=15035 n_rd=41110 n_write=34516 bw_util=0.3359 bw_util_1=0.1015 bw_util_2=0.07428 bw_util_3=0.1601 blp=4.322760 blp_1= 1.678845 blp_2= 2.178710 blp_3= 1.821409
 n_activity=295594 dram_eff=0.3706 dram_eff_1=0.112 dram_eff_2=0.08196 dram_eff_3=0.1767
bk0: 2620a 251161i bk1: 2590a 249987i bk2: 2602a 248578i bk3: 2610a 245986i bk4: 2558a 250859i bk5: 2556a 248985i bk6: 2534a 250481i bk7: 2526a 249424i bk8: 2564a 254055i bk9: 2564a 250910i bk10: 2526a 253438i bk11: 2526a 254385i bk12: 2534a 253433i bk13: 2542a 251590i bk14: 2628a 243962i bk15: 2630a 242264i 
bw_dist = 0.101	0.074	0.160	0.570	0.094
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.4782

========= L2 cache stats =========
L2_cache_bank[0]: Access = 30196, Miss = 10284, Miss_rate = 0.341, Pending_hits = 4580, Reservation_fails = 946
L2_cache_bank[1]: Access = 30721, Miss = 10273, Miss_rate = 0.334, Pending_hits = 4907, Reservation_fails = 2353
L2_cache_bank[2]: Access = 31942, Miss = 10274, Miss_rate = 0.322, Pending_hits = 4929, Reservation_fails = 1505
L2_cache_bank[3]: Access = 30432, Miss = 10271, Miss_rate = 0.338, Pending_hits = 4664, Reservation_fails = 1927
L2_cache_bank[4]: Access = 32080, Miss = 10261, Miss_rate = 0.320, Pending_hits = 4789, Reservation_fails = 1843
L2_cache_bank[5]: Access = 29474, Miss = 10299, Miss_rate = 0.349, Pending_hits = 4646, Reservation_fails = 2481
L2_cache_bank[6]: Access = 31747, Miss = 10261, Miss_rate = 0.323, Pending_hits = 4627, Reservation_fails = 2646
L2_cache_bank[7]: Access = 31260, Miss = 10288, Miss_rate = 0.329, Pending_hits = 4995, Reservation_fails = 2305
L2_cache_bank[8]: Access = 30295, Miss = 10287, Miss_rate = 0.340, Pending_hits = 4666, Reservation_fails = 4102
L2_cache_bank[9]: Access = 31588, Miss = 10286, Miss_rate = 0.326, Pending_hits = 4871, Reservation_fails = 2763
L2_cache_bank[10]: Access = 32040, Miss = 10287, Miss_rate = 0.321, Pending_hits = 5013, Reservation_fails = 3931
L2_cache_bank[11]: Access = 31536, Miss = 10279, Miss_rate = 0.326, Pending_hits = 4664, Reservation_fails = 2809
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30196, Miss = 10284 (0.341), PendingHit = 4580 (0.152)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30721, Miss = 10273 (0.334), PendingHit = 4907 (0.16)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31942, Miss = 10274 (0.322), PendingHit = 4929 (0.154)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30432, Miss = 10271 (0.338), PendingHit = 4664 (0.153)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32080, Miss = 10261 (0.32), PendingHit = 4789 (0.149)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29474, Miss = 10299 (0.349), PendingHit = 4646 (0.158)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31747, Miss = 10261 (0.323), PendingHit = 4627 (0.146)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31260, Miss = 10288 (0.329), PendingHit = 4995 (0.16)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 30295, Miss = 10287 (0.34), PendingHit = 4666 (0.154)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31588, Miss = 10286 (0.326), PendingHit = 4871 (0.154)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32040, Miss = 10287 (0.321), PendingHit = 5013 (0.156)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31536, Miss = 10279 (0.326), PendingHit = 4664 (0.148)
L2 Cache Total Miss Rate = 0.330
Stream 1: L2 Cache Miss Rate = 0.486
Stream 2: L2 Cache Miss Rate = 0.287
Stream 3: L2 Cache Miss Rate = 0.346
Stream 1: Accesses  = 119504
Stream 1: Misses  = 58023
Stream 2: Accesses  = 98554
Stream 2: Misses  = 28293
Stream 3: Accesses  = 274757
Stream 3: Misses  = 95057
Stream 1+2: Accesses  = 218058
Stream 1+2: Misses  = 86316
Stream 1+2+3: Accesses  = 492815
Stream 1+2+3: Misses  = 181373
Total Accesses  = 373311
MPKI-CORES
CORE_L2MPKI_0	1.090
CORE_L2MPKI_1	1.087
CORE_L2MPKI_2	1.087
CORE_L2MPKI_3	1.086
CORE_L2MPKI_4	1.088
CORE_L2MPKI_5	1.087
CORE_L2MPKI_6	1.089
CORE_L2MPKI_7	1.087
CORE_L2MPKI_8	1.086
CORE_L2MPKI_9	1.087
CORE_L2MPKI_10	0.094
CORE_L2MPKI_11	0.098
CORE_L2MPKI_12	0.095
CORE_L2MPKI_13	0.096
CORE_L2MPKI_14	0.094
CORE_L2MPKI_15	0.098
CORE_L2MPKI_16	0.093
CORE_L2MPKI_17	0.093
CORE_L2MPKI_18	0.094
CORE_L2MPKI_19	0.094
CORE_L2MPKI_20	0.100
CORE_L2MPKI_21	0.095
CORE_L2MPKI_22	0.094
CORE_L2MPKI_23	0.099
CORE_L2MPKI_24	0.097
CORE_L2MPKI_25	0.093
CORE_L2MPKI_26	0.092
CORE_L2MPKI_27	0.097
CORE_L2MPKI_28	0.094
CORE_L2MPKI_29	0.093
CORE_L2MPKI_30	0.245
CORE_L2MPKI_31	0.267
CORE_L2MPKI_32	0.258
CORE_L2MPKI_33	0.276
CORE_L2MPKI_34	0.283
CORE_L2MPKI_35	0.274
CORE_L2MPKI_36	0.287
CORE_L2MPKI_37	0.292
CORE_L2MPKI_38	0.229
CORE_L2MPKI_39	0.267
CORE_L2MPKI_40	0.233
CORE_L2MPKI_41	0.266
CORE_L2MPKI_42	0.223
CORE_L2MPKI_43	0.292
CORE_L2MPKI_44	0.267
CORE_L2MPKI_45	0.239
CORE_L2MPKI_46	0.262
CORE_L2MPKI_47	0.238
CORE_L2MPKI_48	0.238
CORE_L2MPKI_49	0.242
CORE_L2MPKI_50	0.280
CORE_L2MPKI_51	0.279
CORE_L2MPKI_52	0.273
CORE_L2MPKI_53	0.272
CORE_L2MPKI_54	0.267
CORE_L2MPKI_55	0.266
CORE_L2MPKI_56	0.245
CORE_L2MPKI_57	0.237
CORE_L2MPKI_58	0.302
CORE_L2MPKI_59	0.253
Avg_MPKI_Stream1= 0.591
Avg_MPKI_Stream2= 0.182
Avg_MPKI_Stream3= 0.259
MISSES-CORES
CORE_MISSES_0	4995
CORE_MISSES_1	4917
CORE_MISSES_2	4855
CORE_MISSES_3	4865
CORE_MISSES_4	5020
CORE_MISSES_5	4934
CORE_MISSES_6	4977
CORE_MISSES_7	4982
CORE_MISSES_8	4914
CORE_MISSES_9	4933
CORE_MISSES_10	857
CORE_MISSES_11	889
CORE_MISSES_12	868
CORE_MISSES_13	872
CORE_MISSES_14	854
CORE_MISSES_15	882
CORE_MISSES_16	846
CORE_MISSES_17	849
CORE_MISSES_18	857
CORE_MISSES_19	857
CORE_MISSES_20	932
CORE_MISSES_21	873
CORE_MISSES_22	862
CORE_MISSES_23	918
CORE_MISSES_24	895
CORE_MISSES_25	859
CORE_MISSES_26	848
CORE_MISSES_27	892
CORE_MISSES_28	868
CORE_MISSES_29	860
CORE_MISSES_30	1782
CORE_MISSES_31	1952
CORE_MISSES_32	1879
CORE_MISSES_33	2005
CORE_MISSES_34	2084
CORE_MISSES_35	1992
CORE_MISSES_36	2094
CORE_MISSES_37	2101
CORE_MISSES_38	1637
CORE_MISSES_39	1960
CORE_MISSES_40	1672
CORE_MISSES_41	1909
CORE_MISSES_42	1593
CORE_MISSES_43	2112
CORE_MISSES_44	1918
CORE_MISSES_45	1712
CORE_MISSES_46	1884
CORE_MISSES_47	1706
CORE_MISSES_48	1696
CORE_MISSES_49	1748
CORE_MISSES_50	1998
CORE_MISSES_51	2013
CORE_MISSES_52	1928
CORE_MISSES_53	1943
CORE_MISSES_54	1898
CORE_MISSES_55	1881
CORE_MISSES_56	1745
CORE_MISSES_57	1717
CORE_MISSES_58	2152
CORE_MISSES_59	1809
L2_MISSES = 123350
L2_total_cache_accesses = 373311
L2_total_cache_misses = 123350
L2_total_cache_miss_rate = 0.3304
L2_total_cache_pending_hits = 57351
L2_total_cache_reservation_fails = 29611
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 87363
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5099
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2737
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 234
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 245
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 77212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21695
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35493
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1749
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10037
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 530
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 247
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19691
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1328459
icnt_total_pkts_simt_to_mem=775815
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     184.7491
gpu_ipc_2 =     747.2378
gpu_ipc_3 =     884.4279
gpu_tot_sim_cycle_stream_1 = 286799
gpu_tot_sim_cycle_stream_2 = 286799
gpu_tot_sim_cycle_stream_3 = 286795
gpu_sim_insn_1 = 52985856
gpu_sim_insn_2 = 214307055
gpu_sim_insn_3 = 253649498
gpu_sim_cycle = 286800
gpu_sim_insn = 520942409
gpu_ipc =    1816.3961
gpu_tot_sim_cycle = 286800
gpu_tot_sim_insn = 520942409
gpu_tot_ipc =    1816.3961
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 285139
gpu_stall_icnt2sh    = 858652
gpu_total_sim_rate=450642

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9436883
	L1I_total_cache_misses = 56191
	L1I_total_cache_miss_rate = 0.0060
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 93723
L1D_cache:
	L1D_cache_core[0]: Access = 11552, Miss = 9273, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 23295
	L1D_cache_core[1]: Access = 11424, Miss = 9115, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 23537
	L1D_cache_core[2]: Access = 11232, Miss = 8905, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 26519
	L1D_cache_core[3]: Access = 11424, Miss = 9067, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 25786
	L1D_cache_core[4]: Access = 11616, Miss = 9308, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 21760
	L1D_cache_core[5]: Access = 11456, Miss = 9169, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 24421
	L1D_cache_core[6]: Access = 11520, Miss = 9185, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 22953
	L1D_cache_core[7]: Access = 11616, Miss = 9240, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 22884
	L1D_cache_core[8]: Access = 11392, Miss = 9057, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 24211
	L1D_cache_core[9]: Access = 11456, Miss = 9086, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 22935
	L1D_cache_core[10]: Access = 1652, Miss = 1602, Miss_rate = 0.970, Pending_hits = 40, Reservation_fails = 7380
	L1D_cache_core[11]: Access = 1692, Miss = 1653, Miss_rate = 0.977, Pending_hits = 23, Reservation_fails = 8191
	L1D_cache_core[12]: Access = 1724, Miss = 1673, Miss_rate = 0.970, Pending_hits = 41, Reservation_fails = 7413
	L1D_cache_core[13]: Access = 1730, Miss = 1685, Miss_rate = 0.974, Pending_hits = 35, Reservation_fails = 9236
	L1D_cache_core[14]: Access = 1708, Miss = 1667, Miss_rate = 0.976, Pending_hits = 29, Reservation_fails = 7966
	L1D_cache_core[15]: Access = 1670, Miss = 1606, Miss_rate = 0.962, Pending_hits = 40, Reservation_fails = 7699
	L1D_cache_core[16]: Access = 1740, Miss = 1686, Miss_rate = 0.969, Pending_hits = 37, Reservation_fails = 6967
	L1D_cache_core[17]: Access = 1732, Miss = 1673, Miss_rate = 0.966, Pending_hits = 31, Reservation_fails = 5723
	L1D_cache_core[18]: Access = 1716, Miss = 1667, Miss_rate = 0.971, Pending_hits = 33, Reservation_fails = 8565
	L1D_cache_core[19]: Access = 1716, Miss = 1668, Miss_rate = 0.972, Pending_hits = 36, Reservation_fails = 6960
	L1D_cache_core[20]: Access = 1714, Miss = 1638, Miss_rate = 0.956, Pending_hits = 47, Reservation_fails = 4692
	L1D_cache_core[21]: Access = 1746, Miss = 1686, Miss_rate = 0.966, Pending_hits = 42, Reservation_fails = 3764
	L1D_cache_core[22]: Access = 1742, Miss = 1683, Miss_rate = 0.966, Pending_hits = 42, Reservation_fails = 6234
	L1D_cache_core[23]: Access = 1738, Miss = 1696, Miss_rate = 0.976, Pending_hits = 31, Reservation_fails = 2500
	L1D_cache_core[24]: Access = 1746, Miss = 1693, Miss_rate = 0.970, Pending_hits = 33, Reservation_fails = 5442
	L1D_cache_core[25]: Access = 1730, Miss = 1679, Miss_rate = 0.971, Pending_hits = 36, Reservation_fails = 6390
	L1D_cache_core[26]: Access = 1762, Miss = 1722, Miss_rate = 0.977, Pending_hits = 28, Reservation_fails = 6568
	L1D_cache_core[27]: Access = 1722, Miss = 1669, Miss_rate = 0.969, Pending_hits = 38, Reservation_fails = 6186
	L1D_cache_core[28]: Access = 1758, Miss = 1709, Miss_rate = 0.972, Pending_hits = 33, Reservation_fails = 7872
	L1D_cache_core[29]: Access = 1754, Miss = 1668, Miss_rate = 0.951, Pending_hits = 58, Reservation_fails = 5974
	L1D_cache_core[30]: Access = 8917, Miss = 8868, Miss_rate = 0.995, Pending_hits = 17, Reservation_fails = 81887
	L1D_cache_core[31]: Access = 9224, Miss = 9212, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 77729
	L1D_cache_core[32]: Access = 9286, Miss = 9272, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 77411
	L1D_cache_core[33]: Access = 8890, Miss = 8884, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 80879
	L1D_cache_core[34]: Access = 9056, Miss = 9047, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 76290
	L1D_cache_core[35]: Access = 9022, Miss = 9014, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 80857
	L1D_cache_core[36]: Access = 9298, Miss = 9286, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 78440
	L1D_cache_core[37]: Access = 9510, Miss = 9499, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 82195
	L1D_cache_core[38]: Access = 9386, Miss = 9370, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 79221
	L1D_cache_core[39]: Access = 8976, Miss = 8972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78138
	L1D_cache_core[40]: Access = 9380, Miss = 9372, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 77608
	L1D_cache_core[41]: Access = 9185, Miss = 9172, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 78489
	L1D_cache_core[42]: Access = 8950, Miss = 8936, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 80412
	L1D_cache_core[43]: Access = 8892, Miss = 8882, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 79689
	L1D_cache_core[44]: Access = 9452, Miss = 9437, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 79585
	L1D_cache_core[45]: Access = 8804, Miss = 8800, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 78531
	L1D_cache_core[46]: Access = 8738, Miss = 8732, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 79198
	L1D_cache_core[47]: Access = 9270, Miss = 9247, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 81989
	L1D_cache_core[48]: Access = 9290, Miss = 9267, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 81366
	L1D_cache_core[49]: Access = 8739, Miss = 8732, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 74086
	L1D_cache_core[50]: Access = 8967, Miss = 8942, Miss_rate = 0.997, Pending_hits = 11, Reservation_fails = 81316
	L1D_cache_core[51]: Access = 8866, Miss = 8851, Miss_rate = 0.998, Pending_hits = 7, Reservation_fails = 77214
	L1D_cache_core[52]: Access = 9415, Miss = 9403, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 84062
	L1D_cache_core[53]: Access = 8773, Miss = 8761, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 80826
	L1D_cache_core[54]: Access = 8942, Miss = 8928, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 82367
	L1D_cache_core[55]: Access = 9303, Miss = 9297, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 84245
	L1D_cache_core[56]: Access = 8916, Miss = 8896, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 78105
	L1D_cache_core[57]: Access = 9050, Miss = 9038, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 76810
	L1D_cache_core[58]: Access = 9122, Miss = 9087, Miss_rate = 0.996, Pending_hits = 27, Reservation_fails = 82042
	L1D_cache_core[59]: Access = 9110, Miss = 9075, Miss_rate = 0.996, Pending_hits = 21, Reservation_fails = 81651
	L1D_total_cache_accesses = 421909
	L1D_total_cache_misses = 397107
	L1D_total_cache_miss_rate = 0.9412
	L1D_total_cache_pending_hits = 876
	L1D_total_cache_reservation_fails = 2762661
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 731086
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3253419
	L1T_total_cache_misses = 3652
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3249767
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 263390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2370810
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 729414
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3249767
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 391851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9380692
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 56191
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 93723
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
10857, 10857, 10857, 10857, 10626, 10626, 10626, 10626, 10626, 10626, 9933, 9933, 9933, 9933, 9933, 9933, 
gpgpu_n_tot_thrd_icount = 591015232
gpgpu_n_tot_w_icount = 18469226
gpgpu_n_stall_shd_mem = 5882619
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 263388
gpgpu_n_mem_write_global = 157000
gpgpu_n_mem_texture = 3652
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 4066456
gpgpu_n_store_insn = 2840414
gpgpu_n_shmem_insn = 32820756
gpgpu_n_tex_insn = 10797141
gpgpu_n_const_mem_insn = 1605632
gpgpu_n_param_mem_insn = 21042132
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10514
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2959562
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6728191	W0_Idle:1170783	W0_Scoreboard:8046982	W1:0	W2:7432	W3:22062	W4:0	W5:0	W6:0	W7:0	W8:0	W9:15113	W10:0	W11:0	W12:0	W13:15679	W14:634543	W15:0	W16:102849	W17:0	W18:56637	W19:0	W20:17845	W21:0	W22:0	W23:0	W24:1556880	W25:0	W26:47896	W27:0	W28:3794854	W29:1826925	W30:155830	W31:0	W32:10215499
Warp Occupancy Distribution:
Stall:1205958	W0_Idle:683657	W0_Scoreboard:4368183	W1:0	W2:3696	W3:10956	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:34428	W17:0	W18:5197	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:806988	W29:906458	W30:0	W31:0	W32:3446479
Warp Occupancy Distribution:
Stall:2342527	W0_Idle:218023	W0_Scoreboard:2050682	W1:0	W2:3736	W3:11106	W4:0	W5:0	W6:0	W7:0	W8:0	W9:5236	W10:0	W11:0	W12:0	W13:5476	W14:212485	W15:0	W16:47933	W17:0	W18:21094	W19:0	W20:6211	W21:0	W22:0	W23:0	W24:524669	W25:0	W26:16860	W27:0	W28:1548737	W29:920467	W30:52452	W31:0	W32:3484306
warp_utilization0: 0.536670
warp_utilization1: 0.454516
warp_utilization2: 0.598045
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2107104 {8:263388,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16274656 {40:31249,72:32460,136:93291,}
traffic_breakdown_coretomem[INST_ACC_R] = 104728 {8:13091,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 29216 {8:3652,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35787720 {136:263145,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1255608 {8:156951,}
traffic_breakdown_memtocore[INST_ACC_R] = 1778744 {136:13079,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 496672 {136:3652,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 1899 
averagemflatency = 312 
averagemflatency_1 = 332 
averagemflatency_2= 316 
averagemflatency_3 = 294 
averagemrqlatency_1 = 32 
averagemrqlatency_2 = 53 
averagemrqlatency_3 = 51 
max_icnt2mem_latency = 1449 
max_icnt2sh_latency = 286799 
mrq_lat_table:107892 	6529 	8418 	15019 	32771 	40785 	39297 	26595 	6417 	582 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	714 	1004 	641 	180487 	196544 	41375 	3053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	204706 	79018 	54838 	52478 	27797 	13744 	4461 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57633 	190159 	18964 	111 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	77031 	15181 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	2 	179 	340 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        72        66        49       110        54        66        89        73        94        99        87       103       103        57        75 
dram[1]:        70        72        64        55        50        50        88        81        66        62        86        89        88       109        97        49 
dram[2]:        67        65        58        62        53        69        60        74        77        87        95        92        95       101        56        79 
dram[3]:        46        79        51        54        45        74        64        69        84        74        93        84       102        82        45        77 
dram[4]:        66        45        41        48        57        60        85        72        73        92        98        88       101        97        55        74 
dram[5]:        74        45        59        54        52        46        93        65        86        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      6347      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7148      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      7183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      6922     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  3.504037  3.580986  3.579384  3.608952  3.530539  3.457210  3.715895  3.738365  3.477327  3.429078  3.714656  3.480145  3.738281  3.708601  3.565574  3.547479 
dram[1]:  3.421769  3.574140  3.476191  3.605012  3.598540  3.548112  3.684729  3.921438  3.250000  3.414404  3.598742  3.518428  3.689480  3.716495  3.556858  3.562207 
dram[2]:  3.563232  3.490826  3.536670  3.558927  3.500596  3.494687  3.637592  3.612394  3.439430  3.388372  3.643216  3.457074  3.554054  3.681178  3.396184  3.588443 
dram[3]:  3.518129  3.344371  3.583234  3.376380  3.345496  3.610024  3.655941  3.710199  3.466346  3.276286  3.570361  3.543665  3.599749  3.735632  3.547258  3.549065 
dram[4]:  3.662228  3.312636  3.657799  3.344227  3.525748  3.402538  3.730577  3.530249  3.445498  3.390643  3.438995  3.662864  3.671355  3.651572  3.625891  3.474227 
dram[5]:  3.472540  3.480836  3.477273  3.349945  3.516091  3.476978  3.840206  3.562651  3.488595  3.388112  3.578750  3.514670  3.823684  3.608260  3.516686  3.519119 
average row locality = 284313/80233 = 3.543592
average row locality_1 = 154363/56044 = 2.754318
average row locality_2 = 62078/11563 = 5.368676
average row locality_3 = 67872/12626 = 5.375574
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1486      1495      1503      1509      1497      1485      1500      1497      1498      1483      1485      1491      1495      1497      1501      1494 
dram[1]:      1484      1499      1501      1515      1487      1481      1501      1497      1492      1484      1488      1488      1495      1493      1499      1494 
dram[2]:      1488      1499      1503      1513      1485      1492      1497      1503      1483      1498      1485      1486      1494      1497      1498      1496 
dram[3]:      1488      1494      1496      1517      1486      1486      1500      1499      1485      1491      1488      1485      1492      1498      1499      1499 
dram[4]:      1492      1484      1503      1522      1489      1491      1502      1501      1491      1489      1488      1486      1497      1499      1500      1496 
dram[5]:      1495      1485      1514      1515      1488      1484      1501      1499      1486      1488      1487      1489      1495      1501      1496      1497 
total reads: 143484
bank skew: 1522/1481 = 1.03
chip skew: 23930/23898 = 1.00
number of total write accesses:
dram[0]:      1552      1556      1518      1555      1452      1464      1469      1475      1419      1418      1379      1401      1376      1392      1544      1532 
dram[1]:      1534      1514      1565      1506      1471      1432      1491      1448      1420      1408      1373      1376      1416      1391      1535      1541 
dram[2]:      1555      1545      1535      1537      1452      1468      1464      1470      1413      1416      1415      1373      1399      1378      1528      1547 
dram[3]:      1520      1536      1496      1542      1448      1467      1454      1484      1399      1443      1379      1396      1377      1427      1541      1539 
dram[4]:      1533      1557      1522      1548      1455      1459      1475      1475      1417      1410      1387      1404      1374      1404      1553      1537 
dram[5]:      1540      1512      1546      1510      1462      1461      1479      1458      1420      1419      1376      1386      1411      1382      1560      1540 
total reads: 140838
bank skew: 1565/1373 = 1.14
chip skew: 23510/23421 = 1.00
average mf latency per bank:
dram[0]:        461       471       429       455       467       474       445       466       449       476       467       472       441       468       440       463
dram[1]:        482       454       449       444       488       461       469       451       476       461       490       463       462       452       492       458
dram[2]:        474       433       453       420       486       455       472       429       482       448       487       452       469       430       476       436
dram[3]:        474       465       452       460       472       481       466       464       475       478       481       478       474       452       471       477
dram[4]:        457       465       439       457       472       475       442       466       464       488       472       478       443       461       468       469
dram[5]:        490       461       464       449       489       467       474       466       481       481       502       470       461       466       497       463
maximum mf latency per bank:
dram[0]:       1663      1546      1315      1709      1849      1520      1891      1766      1515      1443      1751      1371      1330      1399      1571      1498
dram[1]:       1880      1558      1393      1584      1761      1226      1737      1779      1258      1668      1444      1545      1375      1514      1766      1449
dram[2]:       1719      1652      1492      1634      1801      1474      1451      1523      1707      1361      1550      1605      1556      1381      1562      1780
dram[3]:       1394      1899      1658      1631      1652      1331      1707      1642      1321      1400      1513      1606      1617      1369      1591      1772
dram[4]:       1428      1692      1524      1776      1521      1397      1605      1550      1639      1595      1373      1645      1351      1602      1803      1622
dram[5]:       1381      1694      1778      1345      1440      1549      1804      1499      1276      1676      1489      1592      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378575 n_nop=263789 n_act=13234 n_pre=13219 n_req=35266 n_req_1=9626 n_req_2=8112 n_req_3=17528 n_rd=47826 n_write=40507 bw_util=0.3383 bw_util_1=0.1017 bw_util_2=0.07715 bw_util_3=0.1594 blp=4.279030 blp_1= 1.712484 blp_2= 2.066450 blp_3= 1.779310
 n_activity=346113 dram_eff=0.37 dram_eff_1=0.1112 dram_eff_2=0.08439 dram_eff_3=0.1744
bk0: 2972a 292433i bk1: 2990a 289530i bk2: 3006a 288231i bk3: 3018a 287744i bk4: 2990a 289010i bk5: 2970a 287750i bk6: 3000a 289702i bk7: 2994a 284978i bk8: 2994a 296047i bk9: 2966a 293386i bk10: 2970a 293567i bk11: 2982a 290718i bk12: 2990a 295660i bk13: 2994a 292187i bk14: 3002a 284347i bk15: 2988a 285136i 
bw_dist = 0.102	0.077	0.159	0.576	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.06784
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378575 n_nop=263696 n_act=13272 n_pre=13257 n_req=35112 n_req_1=9611 n_req_2=8090 n_req_3=17411 n_rd=47794 n_write=40556 bw_util=0.3378 bw_util_1=0.1015 bw_util_2=0.07697 bw_util_3=0.1593 blp=4.271741 blp_1= 1.679708 blp_2= 2.037548 blp_3= 1.793763
 n_activity=345496 dram_eff=0.3701 dram_eff_1=0.1113 dram_eff_2=0.08434 dram_eff_3=0.1745
bk0: 2968a 290003i bk1: 2998a 288938i bk2: 3002a 287795i bk3: 3030a 287224i bk4: 2974a 290661i bk5: 2960a 291456i bk6: 3002a 287721i bk7: 2994a 288488i bk8: 2984a 293370i bk9: 2968a 295589i bk10: 2976a 295717i bk11: 2976a 293208i bk12: 2990a 291861i bk13: 2986a 290576i bk14: 2998a 285863i bk15: 2988a 285023i 
bw_dist = 0.102	0.077	0.159	0.575	0.087
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.73773
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378575 n_nop=263398 n_act=13424 n_pre=13408 n_req=35245 n_req_1=9614 n_req_2=8096 n_req_3=17535 n_rd=47834 n_write=40511 bw_util=0.3382 bw_util_1=0.1016 bw_util_2=0.07702 bw_util_3=0.1596 blp=4.266459 blp_1= 1.665977 blp_2= 2.009273 blp_3= 1.789685
 n_activity=346863 dram_eff=0.3691 dram_eff_1=0.1109 dram_eff_2=0.08406 dram_eff_3=0.1742
bk0: 2976a 292106i bk1: 2998a 289443i bk2: 3006a 289165i bk3: 3026a 287962i bk4: 2970a 290033i bk5: 2984a 288405i bk6: 2994a 289220i bk7: 3006a 285298i bk8: 2966a 296272i bk9: 2996a 292862i bk10: 2970a 294781i bk11: 2972a 291922i bk12: 2988a 293013i bk13: 2994a 293533i bk14: 2996a 286923i bk15: 2992a 284081i 
bw_dist = 0.102	0.077	0.160	0.578	0.084
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.79348
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378575 n_nop=263274 n_act=13444 n_pre=13428 n_req=35103 n_req_1=9622 n_req_2=8051 n_req_3=17430 n_rd=47804 n_write=40625 bw_util=0.3378 bw_util_1=0.1017 bw_util_2=0.07672 bw_util_3=0.1594 blp=4.262644 blp_1= 1.689671 blp_2= 1.984993 blp_3= 1.811672
 n_activity=347239 dram_eff=0.3682 dram_eff_1=0.1108 dram_eff_2=0.08365 dram_eff_3=0.1738
bk0: 2976a 293374i bk1: 2988a 287778i bk2: 2992a 289847i bk3: 3034a 284980i bk4: 2972a 290092i bk5: 2972a 291152i bk6: 3000a 287473i bk7: 2998a 285669i bk8: 2970a 295603i bk9: 2980a 291046i bk10: 2976a 294050i bk11: 2970a 293327i bk12: 2984a 293356i bk13: 2996a 291981i bk14: 2998a 286076i bk15: 2998a 283794i 
bw_dist = 0.102	0.077	0.159	0.579	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.81548
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378575 n_nop=263281 n_act=13448 n_pre=13432 n_req=35256 n_req_1=9633 n_req_2=8083 n_req_3=17540 n_rd=47860 n_write=40554 bw_util=0.3384 bw_util_1=0.1018 bw_util_2=0.07697 bw_util_3=0.1596 blp=4.286891 blp_1= 1.680286 blp_2= 2.021443 blp_3= 1.787264
 n_activity=346197 dram_eff=0.37 dram_eff_1=0.1113 dram_eff_2=0.08417 dram_eff_3=0.1745
bk0: 2984a 293416i bk1: 2968a 288473i bk2: 3006a 289595i bk3: 3044a 285353i bk4: 2978a 291848i bk5: 2982a 289139i bk6: 3004a 287954i bk7: 3002a 286739i bk8: 2982a 294630i bk9: 2978a 293612i bk10: 2976a 292298i bk11: 2972a 294202i bk12: 2994a 293743i bk13: 2998a 289956i bk14: 3000a 285433i bk15: 2992a 282830i 
bw_dist = 0.102	0.077	0.160	0.576	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.90686
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378575 n_nop=263291 n_act=13409 n_pre=13393 n_req=35185 n_req_1=9642 n_req_2=8119 n_req_3=17424 n_rd=47838 n_write=40644 bw_util=0.3386 bw_util_1=0.1019 bw_util_2=0.07725 bw_util_3=0.1594 blp=4.272467 blp_1= 1.679402 blp_2= 2.058883 blp_3= 1.795783
 n_activity=346561 dram_eff=0.3699 dram_eff_1=0.1113 dram_eff_2=0.08439 dram_eff_3=0.1742
bk0: 2990a 291288i bk1: 2970a 290374i bk2: 3028a 288949i bk3: 3030a 285731i bk4: 2976a 291486i bk5: 2966a 290416i bk6: 3002a 289101i bk7: 2998a 287005i bk8: 2972a 295201i bk9: 2976a 292311i bk10: 2974a 292956i bk11: 2978a 293389i bk12: 2990a 292607i bk13: 3002a 290532i bk14: 2992a 284373i bk15: 2994a 283885i 
bw_dist = 0.102	0.077	0.159	0.577	0.085
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.65631

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35327, Miss = 11966, Miss_rate = 0.339, Pending_hits = 5451, Reservation_fails = 1016
L2_cache_bank[1]: Access = 35960, Miss = 11954, Miss_rate = 0.332, Pending_hits = 5916, Reservation_fails = 2565
L2_cache_bank[2]: Access = 37213, Miss = 11953, Miss_rate = 0.321, Pending_hits = 5831, Reservation_fails = 1517
L2_cache_bank[3]: Access = 35598, Miss = 11952, Miss_rate = 0.336, Pending_hits = 5661, Reservation_fails = 2235
L2_cache_bank[4]: Access = 37527, Miss = 11938, Miss_rate = 0.318, Pending_hits = 5762, Reservation_fails = 1867
L2_cache_bank[5]: Access = 34607, Miss = 11985, Miss_rate = 0.346, Pending_hits = 5508, Reservation_fails = 2718
L2_cache_bank[6]: Access = 37175, Miss = 11936, Miss_rate = 0.321, Pending_hits = 5637, Reservation_fails = 2660
L2_cache_bank[7]: Access = 36530, Miss = 11973, Miss_rate = 0.328, Pending_hits = 5948, Reservation_fails = 2649
L2_cache_bank[8]: Access = 35507, Miss = 11964, Miss_rate = 0.337, Pending_hits = 5525, Reservation_fails = 4372
L2_cache_bank[9]: Access = 37095, Miss = 11971, Miss_rate = 0.323, Pending_hits = 5833, Reservation_fails = 3409
L2_cache_bank[10]: Access = 37422, Miss = 11966, Miss_rate = 0.320, Pending_hits = 5973, Reservation_fails = 4290
L2_cache_bank[11]: Access = 37061, Miss = 11960, Miss_rate = 0.323, Pending_hits = 5667, Reservation_fails = 3038
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35327, Miss = 11966 (0.339), PendingHit = 5451 (0.154)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35960, Miss = 11954 (0.332), PendingHit = 5916 (0.165)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37213, Miss = 11953 (0.321), PendingHit = 5831 (0.157)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35598, Miss = 11952 (0.336), PendingHit = 5661 (0.159)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37527, Miss = 11938 (0.318), PendingHit = 5762 (0.154)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34607, Miss = 11985 (0.346), PendingHit = 5508 (0.159)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37175, Miss = 11936 (0.321), PendingHit = 5637 (0.152)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36530, Miss = 11973 (0.328), PendingHit = 5948 (0.163)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35507, Miss = 11964 (0.337), PendingHit = 5525 (0.156)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37095, Miss = 11971 (0.323), PendingHit = 5833 (0.157)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37422, Miss = 11966 (0.32), PendingHit = 5973 (0.16)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37061, Miss = 11960 (0.323), PendingHit = 5667 (0.153)
L2 Cache Total Miss Rate = 0.328
Stream 1: L2 Cache Miss Rate = 0.485
Stream 2: L2 Cache Miss Rate = 0.285
Stream 3: L2 Cache Miss Rate = 0.344
Stream 1: Accesses  = 140038
Stream 1: Misses  = 67948
Stream 2: Accesses  = 115612
Stream 2: Misses  = 32894
Stream 3: Accesses  = 321410
Stream 3: Misses  = 110624
Stream 1+2: Accesses  = 255650
Stream 1+2: Misses  = 100842
Stream 1+2+3: Accesses  = 577060
Stream 1+2+3: Misses  = 211466
Total Accesses  = 437022
MPKI-CORES
CORE_L2MPKI_0	1.089
CORE_L2MPKI_1	1.086
CORE_L2MPKI_2	1.087
CORE_L2MPKI_3	1.086
CORE_L2MPKI_4	1.088
CORE_L2MPKI_5	1.087
CORE_L2MPKI_6	1.089
CORE_L2MPKI_7	1.086
CORE_L2MPKI_8	1.086
CORE_L2MPKI_9	1.087
CORE_L2MPKI_10	0.097
CORE_L2MPKI_11	0.100
CORE_L2MPKI_12	0.098
CORE_L2MPKI_13	0.098
CORE_L2MPKI_14	0.097
CORE_L2MPKI_15	0.097
CORE_L2MPKI_16	0.096
CORE_L2MPKI_17	0.097
CORE_L2MPKI_18	0.097
CORE_L2MPKI_19	0.097
CORE_L2MPKI_20	0.100
CORE_L2MPKI_21	0.099
CORE_L2MPKI_22	0.098
CORE_L2MPKI_23	0.099
CORE_L2MPKI_24	0.098
CORE_L2MPKI_25	0.098
CORE_L2MPKI_26	0.096
CORE_L2MPKI_27	0.099
CORE_L2MPKI_28	0.096
CORE_L2MPKI_29	0.098
CORE_L2MPKI_30	0.236
CORE_L2MPKI_31	0.264
CORE_L2MPKI_32	0.256
CORE_L2MPKI_33	0.263
CORE_L2MPKI_34	0.274
CORE_L2MPKI_35	0.276
CORE_L2MPKI_36	0.276
CORE_L2MPKI_37	0.273
CORE_L2MPKI_38	0.231
CORE_L2MPKI_39	0.261
CORE_L2MPKI_40	0.233
CORE_L2MPKI_41	0.262
CORE_L2MPKI_42	0.225
CORE_L2MPKI_43	0.292
CORE_L2MPKI_44	0.259
CORE_L2MPKI_45	0.240
CORE_L2MPKI_46	0.253
CORE_L2MPKI_47	0.237
CORE_L2MPKI_48	0.238
CORE_L2MPKI_49	0.243
CORE_L2MPKI_50	0.270
CORE_L2MPKI_51	0.269
CORE_L2MPKI_52	0.259
CORE_L2MPKI_53	0.255
CORE_L2MPKI_54	0.254
CORE_L2MPKI_55	0.258
CORE_L2MPKI_56	0.249
CORE_L2MPKI_57	0.234
CORE_L2MPKI_58	0.293
CORE_L2MPKI_59	0.249
Avg_MPKI_Stream1= 0.592
Avg_MPKI_Stream2= 0.180
Avg_MPKI_Stream3= 0.254
MISSES-CORES
CORE_MISSES_0	5811
CORE_MISSES_1	5734
CORE_MISSES_2	5639
CORE_MISSES_3	5731
CORE_MISSES_4	5841
CORE_MISSES_5	5752
CORE_MISSES_6	5796
CORE_MISSES_7	5830
CORE_MISSES_8	5714
CORE_MISSES_9	5751
CORE_MISSES_10	1033
CORE_MISSES_11	1070
CORE_MISSES_12	1039
CORE_MISSES_13	1043
CORE_MISSES_14	1026
CORE_MISSES_15	1024
CORE_MISSES_16	1023
CORE_MISSES_17	1027
CORE_MISSES_18	1032
CORE_MISSES_19	1032
CORE_MISSES_20	1087
CORE_MISSES_21	1068
CORE_MISSES_22	1058
CORE_MISSES_23	1076
CORE_MISSES_24	1061
CORE_MISSES_25	1055
CORE_MISSES_26	1033
CORE_MISSES_27	1073
CORE_MISSES_28	1035
CORE_MISSES_29	1059
CORE_MISSES_30	2013
CORE_MISSES_31	2256
CORE_MISSES_32	2192
CORE_MISSES_33	2242
CORE_MISSES_34	2364
CORE_MISSES_35	2355
CORE_MISSES_36	2363
CORE_MISSES_37	2306
CORE_MISSES_38	1946
CORE_MISSES_39	2252
CORE_MISSES_40	1966
CORE_MISSES_41	2216
CORE_MISSES_42	1879
CORE_MISSES_43	2487
CORE_MISSES_44	2184
CORE_MISSES_45	2027
CORE_MISSES_46	2133
CORE_MISSES_47	1995
CORE_MISSES_48	2001
CORE_MISSES_49	2065
CORE_MISSES_50	2264
CORE_MISSES_51	2282
CORE_MISSES_52	2149
CORE_MISSES_53	2140
CORE_MISSES_54	2118
CORE_MISSES_55	2139
CORE_MISSES_56	2094
CORE_MISSES_57	1980
CORE_MISSES_58	2462
CORE_MISSES_59	2095
L2_MISSES = 143518
L2_total_cache_accesses = 437022
L2_total_cache_misses = 143518
L2_total_cache_miss_rate = 0.3284
L2_total_cache_pending_hits = 68712
L2_total_cache_reservation_fails = 32336
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120092
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 101222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5179
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3131
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 246
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 275
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 89284
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1905
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12223
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 588
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 272
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21743
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1556541
icnt_total_pkts_simt_to_mem=906534
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     184.7491
gpu_ipc_2 =     747.2378
gpu_ipc_3 =     884.4279
gpu_tot_sim_cycle_stream_1 = 286799
gpu_tot_sim_cycle_stream_2 = 286799
gpu_tot_sim_cycle_stream_3 = 286795
gpu_sim_insn_1 = 52985856
gpu_sim_insn_2 = 214307055
gpu_sim_insn_3 = 253649498
gpu_sim_cycle = 286800
gpu_sim_insn = 520942409
gpu_ipc =    1816.3961
gpu_tot_sim_cycle = 286800
gpu_tot_sim_insn = 520942409
gpu_tot_ipc =    1816.3961
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 285139
gpu_stall_icnt2sh    = 858652
gpu_total_sim_rate=450642

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9436883
	L1I_total_cache_misses = 56191
	L1I_total_cache_miss_rate = 0.0060
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 93723
L1D_cache:
	L1D_cache_core[0]: Access = 11552, Miss = 9273, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 23295
	L1D_cache_core[1]: Access = 11424, Miss = 9115, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 23537
	L1D_cache_core[2]: Access = 11232, Miss = 8905, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 26519
	L1D_cache_core[3]: Access = 11424, Miss = 9067, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 25786
	L1D_cache_core[4]: Access = 11616, Miss = 9308, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 21760
	L1D_cache_core[5]: Access = 11456, Miss = 9169, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 24421
	L1D_cache_core[6]: Access = 11520, Miss = 9185, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 22953
	L1D_cache_core[7]: Access = 11616, Miss = 9240, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 22884
	L1D_cache_core[8]: Access = 11392, Miss = 9057, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 24211
	L1D_cache_core[9]: Access = 11456, Miss = 9086, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 22935
	L1D_cache_core[10]: Access = 1652, Miss = 1602, Miss_rate = 0.970, Pending_hits = 40, Reservation_fails = 7380
	L1D_cache_core[11]: Access = 1692, Miss = 1653, Miss_rate = 0.977, Pending_hits = 23, Reservation_fails = 8191
	L1D_cache_core[12]: Access = 1724, Miss = 1673, Miss_rate = 0.970, Pending_hits = 41, Reservation_fails = 7413
	L1D_cache_core[13]: Access = 1730, Miss = 1685, Miss_rate = 0.974, Pending_hits = 35, Reservation_fails = 9236
	L1D_cache_core[14]: Access = 1708, Miss = 1667, Miss_rate = 0.976, Pending_hits = 29, Reservation_fails = 7966
	L1D_cache_core[15]: Access = 1670, Miss = 1606, Miss_rate = 0.962, Pending_hits = 40, Reservation_fails = 7699
	L1D_cache_core[16]: Access = 1740, Miss = 1686, Miss_rate = 0.969, Pending_hits = 37, Reservation_fails = 6967
	L1D_cache_core[17]: Access = 1732, Miss = 1673, Miss_rate = 0.966, Pending_hits = 31, Reservation_fails = 5723
	L1D_cache_core[18]: Access = 1716, Miss = 1667, Miss_rate = 0.971, Pending_hits = 33, Reservation_fails = 8565
	L1D_cache_core[19]: Access = 1716, Miss = 1668, Miss_rate = 0.972, Pending_hits = 36, Reservation_fails = 6960
	L1D_cache_core[20]: Access = 1714, Miss = 1638, Miss_rate = 0.956, Pending_hits = 47, Reservation_fails = 4692
	L1D_cache_core[21]: Access = 1746, Miss = 1686, Miss_rate = 0.966, Pending_hits = 42, Reservation_fails = 3764
	L1D_cache_core[22]: Access = 1742, Miss = 1683, Miss_rate = 0.966, Pending_hits = 42, Reservation_fails = 6234
	L1D_cache_core[23]: Access = 1738, Miss = 1696, Miss_rate = 0.976, Pending_hits = 31, Reservation_fails = 2500
	L1D_cache_core[24]: Access = 1746, Miss = 1693, Miss_rate = 0.970, Pending_hits = 33, Reservation_fails = 5442
	L1D_cache_core[25]: Access = 1730, Miss = 1679, Miss_rate = 0.971, Pending_hits = 36, Reservation_fails = 6390
	L1D_cache_core[26]: Access = 1762, Miss = 1722, Miss_rate = 0.977, Pending_hits = 28, Reservation_fails = 6568
	L1D_cache_core[27]: Access = 1722, Miss = 1669, Miss_rate = 0.969, Pending_hits = 38, Reservation_fails = 6186
	L1D_cache_core[28]: Access = 1758, Miss = 1709, Miss_rate = 0.972, Pending_hits = 33, Reservation_fails = 7872
	L1D_cache_core[29]: Access = 1754, Miss = 1668, Miss_rate = 0.951, Pending_hits = 58, Reservation_fails = 5974
	L1D_cache_core[30]: Access = 8917, Miss = 8868, Miss_rate = 0.995, Pending_hits = 17, Reservation_fails = 81887
	L1D_cache_core[31]: Access = 9224, Miss = 9212, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 77729
	L1D_cache_core[32]: Access = 9286, Miss = 9272, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 77411
	L1D_cache_core[33]: Access = 8890, Miss = 8884, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 80879
	L1D_cache_core[34]: Access = 9056, Miss = 9047, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 76290
	L1D_cache_core[35]: Access = 9022, Miss = 9014, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 80857
	L1D_cache_core[36]: Access = 9298, Miss = 9286, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 78440
	L1D_cache_core[37]: Access = 9510, Miss = 9499, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 82195
	L1D_cache_core[38]: Access = 9386, Miss = 9370, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 79221
	L1D_cache_core[39]: Access = 8976, Miss = 8972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78138
	L1D_cache_core[40]: Access = 9380, Miss = 9372, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 77608
	L1D_cache_core[41]: Access = 9185, Miss = 9172, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 78489
	L1D_cache_core[42]: Access = 8950, Miss = 8936, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 80412
	L1D_cache_core[43]: Access = 8892, Miss = 8882, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 79689
	L1D_cache_core[44]: Access = 9452, Miss = 9437, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 79585
	L1D_cache_core[45]: Access = 8804, Miss = 8800, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 78531
	L1D_cache_core[46]: Access = 8738, Miss = 8732, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 79198
	L1D_cache_core[47]: Access = 9270, Miss = 9247, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 81989
	L1D_cache_core[48]: Access = 9290, Miss = 9267, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 81366
	L1D_cache_core[49]: Access = 8739, Miss = 8732, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 74086
	L1D_cache_core[50]: Access = 8967, Miss = 8942, Miss_rate = 0.997, Pending_hits = 11, Reservation_fails = 81316
	L1D_cache_core[51]: Access = 8866, Miss = 8851, Miss_rate = 0.998, Pending_hits = 7, Reservation_fails = 77214
	L1D_cache_core[52]: Access = 9415, Miss = 9403, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 84062
	L1D_cache_core[53]: Access = 8773, Miss = 8761, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 80826
	L1D_cache_core[54]: Access = 8942, Miss = 8928, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 82367
	L1D_cache_core[55]: Access = 9303, Miss = 9297, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 84245
	L1D_cache_core[56]: Access = 8916, Miss = 8896, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 78105
	L1D_cache_core[57]: Access = 9050, Miss = 9038, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 76810
	L1D_cache_core[58]: Access = 9122, Miss = 9087, Miss_rate = 0.996, Pending_hits = 27, Reservation_fails = 82042
	L1D_cache_core[59]: Access = 9110, Miss = 9075, Miss_rate = 0.996, Pending_hits = 21, Reservation_fails = 81651
	L1D_total_cache_accesses = 421909
	L1D_total_cache_misses = 397107
	L1D_total_cache_miss_rate = 0.9412
	L1D_total_cache_pending_hits = 876
	L1D_total_cache_reservation_fails = 2762661
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 731086
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3253419
	L1T_total_cache_misses = 3652
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3249767
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 263390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2370810
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 729414
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3249767
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 391851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9380692
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 56191
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 93723
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
10857, 10857, 10857, 10857, 10626, 10626, 10626, 10626, 10626, 10626, 9933, 9933, 9933, 9933, 9933, 9933, 
gpgpu_n_tot_thrd_icount = 591015232
gpgpu_n_tot_w_icount = 18469226
gpgpu_n_stall_shd_mem = 5882619
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 263388
gpgpu_n_mem_write_global = 157000
gpgpu_n_mem_texture = 3652
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 4066456
gpgpu_n_store_insn = 2840414
gpgpu_n_shmem_insn = 32820756
gpgpu_n_tex_insn = 10797141
gpgpu_n_const_mem_insn = 1605632
gpgpu_n_param_mem_insn = 21042132
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10514
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2959562
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6728191	W0_Idle:1170783	W0_Scoreboard:8046982	W1:0	W2:7432	W3:22062	W4:0	W5:0	W6:0	W7:0	W8:0	W9:15113	W10:0	W11:0	W12:0	W13:15679	W14:634543	W15:0	W16:102849	W17:0	W18:56637	W19:0	W20:17845	W21:0	W22:0	W23:0	W24:1556880	W25:0	W26:47896	W27:0	W28:3794854	W29:1826925	W30:155830	W31:0	W32:10215499
Warp Occupancy Distribution:
Stall:1205958	W0_Idle:683657	W0_Scoreboard:4368183	W1:0	W2:3696	W3:10956	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:34428	W17:0	W18:5197	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:806988	W29:906458	W30:0	W31:0	W32:3446479
Warp Occupancy Distribution:
Stall:2342527	W0_Idle:218023	W0_Scoreboard:2050682	W1:0	W2:3736	W3:11106	W4:0	W5:0	W6:0	W7:0	W8:0	W9:5236	W10:0	W11:0	W12:0	W13:5476	W14:212485	W15:0	W16:47933	W17:0	W18:21094	W19:0	W20:6211	W21:0	W22:0	W23:0	W24:524669	W25:0	W26:16860	W27:0	W28:1548737	W29:920467	W30:52452	W31:0	W32:3484306
warp_utilization0: 0.536670
warp_utilization1: 0.454516
warp_utilization2: 0.598045
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2107104 {8:263388,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16274656 {40:31249,72:32460,136:93291,}
traffic_breakdown_coretomem[INST_ACC_R] = 104728 {8:13091,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 29216 {8:3652,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35787720 {136:263145,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1255608 {8:156951,}
traffic_breakdown_memtocore[INST_ACC_R] = 1778744 {136:13079,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 496672 {136:3652,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 1899 
averagemflatency = 312 
averagemflatency_1 = 332 
averagemflatency_2= 316 
averagemflatency_3 = 294 
averagemrqlatency_1 = 32 
averagemrqlatency_2 = 53 
averagemrqlatency_3 = 51 
max_icnt2mem_latency = 1449 
max_icnt2sh_latency = 286799 
mrq_lat_table:107892 	6529 	8418 	15019 	32771 	40785 	39297 	26595 	6417 	582 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	714 	1004 	641 	180487 	196544 	41375 	3053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	204706 	79018 	54838 	52478 	27797 	13744 	4461 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57633 	190159 	18964 	111 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	77031 	15181 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	2 	179 	340 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        72        66        49       110        54        66        89        73        94        99        87       103       103        57        75 
dram[1]:        70        72        64        55        50        50        88        81        66        62        86        89        88       109        97        49 
dram[2]:        67        65        58        62        53        69        60        74        77        87        95        92        95       101        56        79 
dram[3]:        46        79        51        54        45        74        64        69        84        74        93        84       102        82        45        77 
dram[4]:        66        45        41        48        57        60        85        72        73        92        98        88       101        97        55        74 
dram[5]:        74        45        59        54        52        46        93        65        86        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      6347      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7148      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      7183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      6922     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  3.504037  3.580986  3.579384  3.608952  3.530539  3.457210  3.715895  3.738365  3.477327  3.429078  3.714656  3.480145  3.738281  3.708601  3.565574  3.547479 
dram[1]:  3.421769  3.574140  3.476191  3.605012  3.598540  3.548112  3.684729  3.921438  3.250000  3.414404  3.598742  3.518428  3.689480  3.716495  3.556858  3.562207 
dram[2]:  3.563232  3.490826  3.536670  3.558927  3.500596  3.494687  3.637592  3.612394  3.439430  3.388372  3.643216  3.457074  3.554054  3.681178  3.396184  3.588443 
dram[3]:  3.518129  3.344371  3.583234  3.376380  3.345496  3.610024  3.655941  3.710199  3.466346  3.276286  3.570361  3.543665  3.599749  3.735632  3.547258  3.549065 
dram[4]:  3.662228  3.312636  3.657799  3.344227  3.525748  3.402538  3.730577  3.530249  3.445498  3.390643  3.438995  3.662864  3.671355  3.651572  3.625891  3.474227 
dram[5]:  3.472540  3.480836  3.477273  3.349945  3.516091  3.476978  3.840206  3.562651  3.488595  3.388112  3.578750  3.514670  3.823684  3.608260  3.516686  3.519119 
average row locality = 284313/80233 = 3.543592
average row locality_1 = 154363/56044 = 2.754318
average row locality_2 = 62078/11563 = 5.368676
average row locality_3 = 67872/12626 = 5.375574
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1486      1495      1503      1509      1497      1485      1500      1497      1498      1483      1485      1491      1495      1497      1501      1494 
dram[1]:      1484      1499      1501      1515      1487      1481      1501      1497      1492      1484      1488      1488      1495      1493      1499      1494 
dram[2]:      1488      1499      1503      1513      1485      1492      1497      1503      1483      1498      1485      1486      1494      1497      1498      1496 
dram[3]:      1488      1494      1496      1517      1486      1486      1500      1499      1485      1491      1488      1485      1492      1498      1499      1499 
dram[4]:      1492      1484      1503      1522      1489      1491      1502      1501      1491      1489      1488      1486      1497      1499      1500      1496 
dram[5]:      1495      1485      1514      1515      1488      1484      1501      1499      1486      1488      1487      1489      1495      1501      1496      1497 
total reads: 143484
bank skew: 1522/1481 = 1.03
chip skew: 23930/23898 = 1.00
number of total write accesses:
dram[0]:      1552      1556      1518      1555      1452      1464      1469      1475      1419      1418      1379      1401      1376      1392      1544      1532 
dram[1]:      1534      1514      1565      1506      1471      1432      1491      1448      1420      1408      1373      1376      1416      1391      1535      1541 
dram[2]:      1555      1545      1535      1537      1452      1468      1464      1470      1413      1416      1415      1373      1399      1378      1528      1547 
dram[3]:      1520      1536      1496      1542      1448      1467      1454      1484      1399      1443      1379      1396      1377      1427      1541      1539 
dram[4]:      1533      1557      1522      1548      1455      1459      1475      1475      1417      1410      1387      1404      1374      1404      1553      1537 
dram[5]:      1540      1512      1546      1510      1462      1461      1479      1458      1420      1419      1376      1386      1411      1382      1560      1540 
total reads: 140838
bank skew: 1565/1373 = 1.14
chip skew: 23510/23421 = 1.00
average mf latency per bank:
dram[0]:        461       471       429       455       467       474       445       466       449       476       467       472       441       468       440       463
dram[1]:        482       454       449       444       488       461       469       451       476       461       490       463       462       452       492       458
dram[2]:        474       433       453       420       486       455       472       429       482       448       487       452       469       430       476       436
dram[3]:        474       465       452       460       472       481       466       464       475       478       481       478       474       452       471       477
dram[4]:        457       465       439       457       472       475       442       466       464       488       472       478       443       461       468       469
dram[5]:        490       461       464       449       489       467       474       466       481       481       502       470       461       466       497       463
maximum mf latency per bank:
dram[0]:       1663      1546      1315      1709      1849      1520      1891      1766      1515      1443      1751      1371      1330      1399      1571      1498
dram[1]:       1880      1558      1393      1584      1761      1226      1737      1779      1258      1668      1444      1545      1375      1514      1766      1449
dram[2]:       1719      1652      1492      1634      1801      1474      1451      1523      1707      1361      1550      1605      1556      1381      1562      1780
dram[3]:       1394      1899      1658      1631      1652      1331      1707      1642      1321      1400      1513      1606      1617      1369      1591      1772
dram[4]:       1428      1692      1524      1776      1521      1397      1605      1550      1639      1595      1373      1645      1351      1602      1803      1622
dram[5]:       1381      1694      1778      1345      1440      1549      1804      1499      1276      1676      1489      1592      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378575 n_nop=263789 n_act=13234 n_pre=13219 n_req=35266 n_req_1=9626 n_req_2=8112 n_req_3=17528 n_rd=47826 n_write=40507 bw_util=0.3383 bw_util_1=0.1017 bw_util_2=0.07715 bw_util_3=0.1594 blp=4.279030 blp_1= 1.712484 blp_2= 2.066450 blp_3= 1.779310
 n_activity=346113 dram_eff=0.37 dram_eff_1=0.1112 dram_eff_2=0.08439 dram_eff_3=0.1744
bk0: 2972a 292433i bk1: 2990a 289530i bk2: 3006a 288231i bk3: 3018a 287744i bk4: 2990a 289010i bk5: 2970a 287750i bk6: 3000a 289702i bk7: 2994a 284978i bk8: 2994a 296047i bk9: 2966a 293386i bk10: 2970a 293567i bk11: 2982a 290718i bk12: 2990a 295660i bk13: 2994a 292187i bk14: 3002a 284347i bk15: 2988a 285136i 
bw_dist = 0.102	0.077	0.159	0.576	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.06784
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378575 n_nop=263696 n_act=13272 n_pre=13257 n_req=35112 n_req_1=9611 n_req_2=8090 n_req_3=17411 n_rd=47794 n_write=40556 bw_util=0.3378 bw_util_1=0.1015 bw_util_2=0.07697 bw_util_3=0.1593 blp=4.271741 blp_1= 1.679708 blp_2= 2.037548 blp_3= 1.793763
 n_activity=345496 dram_eff=0.3701 dram_eff_1=0.1113 dram_eff_2=0.08434 dram_eff_3=0.1745
bk0: 2968a 290003i bk1: 2998a 288938i bk2: 3002a 287795i bk3: 3030a 287224i bk4: 2974a 290661i bk5: 2960a 291456i bk6: 3002a 287721i bk7: 2994a 288488i bk8: 2984a 293370i bk9: 2968a 295589i bk10: 2976a 295717i bk11: 2976a 293208i bk12: 2990a 291861i bk13: 2986a 290576i bk14: 2998a 285863i bk15: 2988a 285023i 
bw_dist = 0.102	0.077	0.159	0.575	0.087
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.73773
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378575 n_nop=263398 n_act=13424 n_pre=13408 n_req=35245 n_req_1=9614 n_req_2=8096 n_req_3=17535 n_rd=47834 n_write=40511 bw_util=0.3382 bw_util_1=0.1016 bw_util_2=0.07702 bw_util_3=0.1596 blp=4.266459 blp_1= 1.665977 blp_2= 2.009273 blp_3= 1.789685
 n_activity=346863 dram_eff=0.3691 dram_eff_1=0.1109 dram_eff_2=0.08406 dram_eff_3=0.1742
bk0: 2976a 292106i bk1: 2998a 289443i bk2: 3006a 289165i bk3: 3026a 287962i bk4: 2970a 290033i bk5: 2984a 288405i bk6: 2994a 289220i bk7: 3006a 285298i bk8: 2966a 296272i bk9: 2996a 292862i bk10: 2970a 294781i bk11: 2972a 291922i bk12: 2988a 293013i bk13: 2994a 293533i bk14: 2996a 286923i bk15: 2992a 284081i 
bw_dist = 0.102	0.077	0.160	0.578	0.084
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.79348
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378575 n_nop=263274 n_act=13444 n_pre=13428 n_req=35103 n_req_1=9622 n_req_2=8051 n_req_3=17430 n_rd=47804 n_write=40625 bw_util=0.3378 bw_util_1=0.1017 bw_util_2=0.07672 bw_util_3=0.1594 blp=4.262644 blp_1= 1.689671 blp_2= 1.984993 blp_3= 1.811672
 n_activity=347239 dram_eff=0.3682 dram_eff_1=0.1108 dram_eff_2=0.08365 dram_eff_3=0.1738
bk0: 2976a 293374i bk1: 2988a 287778i bk2: 2992a 289847i bk3: 3034a 284980i bk4: 2972a 290092i bk5: 2972a 291152i bk6: 3000a 287473i bk7: 2998a 285669i bk8: 2970a 295603i bk9: 2980a 291046i bk10: 2976a 294050i bk11: 2970a 293327i bk12: 2984a 293356i bk13: 2996a 291981i bk14: 2998a 286076i bk15: 2998a 283794i 
bw_dist = 0.102	0.077	0.159	0.579	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.81548
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378575 n_nop=263281 n_act=13448 n_pre=13432 n_req=35256 n_req_1=9633 n_req_2=8083 n_req_3=17540 n_rd=47860 n_write=40554 bw_util=0.3384 bw_util_1=0.1018 bw_util_2=0.07697 bw_util_3=0.1596 blp=4.286891 blp_1= 1.680286 blp_2= 2.021443 blp_3= 1.787264
 n_activity=346197 dram_eff=0.37 dram_eff_1=0.1113 dram_eff_2=0.08417 dram_eff_3=0.1745
bk0: 2984a 293416i bk1: 2968a 288473i bk2: 3006a 289595i bk3: 3044a 285353i bk4: 2978a 291848i bk5: 2982a 289139i bk6: 3004a 287954i bk7: 3002a 286739i bk8: 2982a 294630i bk9: 2978a 293612i bk10: 2976a 292298i bk11: 2972a 294202i bk12: 2994a 293743i bk13: 2998a 289956i bk14: 3000a 285433i bk15: 2992a 282830i 
bw_dist = 0.102	0.077	0.160	0.576	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.90686
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378575 n_nop=263291 n_act=13409 n_pre=13393 n_req=35185 n_req_1=9642 n_req_2=8119 n_req_3=17424 n_rd=47838 n_write=40644 bw_util=0.3386 bw_util_1=0.1019 bw_util_2=0.07725 bw_util_3=0.1594 blp=4.272467 blp_1= 1.679402 blp_2= 2.058883 blp_3= 1.795783
 n_activity=346561 dram_eff=0.3699 dram_eff_1=0.1113 dram_eff_2=0.08439 dram_eff_3=0.1742
bk0: 2990a 291288i bk1: 2970a 290374i bk2: 3028a 288949i bk3: 3030a 285731i bk4: 2976a 291486i bk5: 2966a 290416i bk6: 3002a 289101i bk7: 2998a 287005i bk8: 2972a 295201i bk9: 2976a 292311i bk10: 2974a 292956i bk11: 2978a 293389i bk12: 2990a 292607i bk13: 3002a 290532i bk14: 2992a 284373i bk15: 2994a 283885i 
bw_dist = 0.102	0.077	0.159	0.577	0.085
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.65631

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35327, Miss = 11966, Miss_rate = 0.339, Pending_hits = 5451, Reservation_fails = 1016
L2_cache_bank[1]: Access = 35960, Miss = 11954, Miss_rate = 0.332, Pending_hits = 5916, Reservation_fails = 2565
L2_cache_bank[2]: Access = 37213, Miss = 11953, Miss_rate = 0.321, Pending_hits = 5831, Reservation_fails = 1517
L2_cache_bank[3]: Access = 35598, Miss = 11952, Miss_rate = 0.336, Pending_hits = 5661, Reservation_fails = 2235
L2_cache_bank[4]: Access = 37527, Miss = 11938, Miss_rate = 0.318, Pending_hits = 5762, Reservation_fails = 1867
L2_cache_bank[5]: Access = 34607, Miss = 11985, Miss_rate = 0.346, Pending_hits = 5508, Reservation_fails = 2718
L2_cache_bank[6]: Access = 37175, Miss = 11936, Miss_rate = 0.321, Pending_hits = 5637, Reservation_fails = 2660
L2_cache_bank[7]: Access = 36530, Miss = 11973, Miss_rate = 0.328, Pending_hits = 5948, Reservation_fails = 2649
L2_cache_bank[8]: Access = 35507, Miss = 11964, Miss_rate = 0.337, Pending_hits = 5525, Reservation_fails = 4372
L2_cache_bank[9]: Access = 37095, Miss = 11971, Miss_rate = 0.323, Pending_hits = 5833, Reservation_fails = 3409
L2_cache_bank[10]: Access = 37422, Miss = 11966, Miss_rate = 0.320, Pending_hits = 5973, Reservation_fails = 4290
L2_cache_bank[11]: Access = 37061, Miss = 11960, Miss_rate = 0.323, Pending_hits = 5667, Reservation_fails = 3038
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35327, Miss = 11966 (0.339), PendingHit = 5451 (0.154)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35960, Miss = 11954 (0.332), PendingHit = 5916 (0.165)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37213, Miss = 11953 (0.321), PendingHit = 5831 (0.157)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35598, Miss = 11952 (0.336), PendingHit = 5661 (0.159)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37527, Miss = 11938 (0.318), PendingHit = 5762 (0.154)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34607, Miss = 11985 (0.346), PendingHit = 5508 (0.159)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37175, Miss = 11936 (0.321), PendingHit = 5637 (0.152)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36530, Miss = 11973 (0.328), PendingHit = 5948 (0.163)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35507, Miss = 11964 (0.337), PendingHit = 5525 (0.156)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37095, Miss = 11971 (0.323), PendingHit = 5833 (0.157)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37422, Miss = 11966 (0.32), PendingHit = 5973 (0.16)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37061, Miss = 11960 (0.323), PendingHit = 5667 (0.153)
L2 Cache Total Miss Rate = 0.328
Stream 1: L2 Cache Miss Rate = 0.485
Stream 2: L2 Cache Miss Rate = 0.285
Stream 3: L2 Cache Miss Rate = 0.344
Stream 1: Accesses  = 140038
Stream 1: Misses  = 67948
Stream 2: Accesses  = 115612
Stream 2: Misses  = 32894
Stream 3: Accesses  = 321410
Stream 3: Misses  = 110624
Stream 1+2: Accesses  = 255650
Stream 1+2: Misses  = 100842
Stream 1+2+3: Accesses  = 577060
Stream 1+2+3: Misses  = 211466
Total Accesses  = 437022
MPKI-CORES
CORE_L2MPKI_0	1.089
CORE_L2MPKI_1	1.086
CORE_L2MPKI_2	1.087
CORE_L2MPKI_3	1.086
CORE_L2MPKI_4	1.088
CORE_L2MPKI_5	1.087
CORE_L2MPKI_6	1.089
CORE_L2MPKI_7	1.086
CORE_L2MPKI_8	1.086
CORE_L2MPKI_9	1.087
CORE_L2MPKI_10	0.097
CORE_L2MPKI_11	0.100
CORE_L2MPKI_12	0.098
CORE_L2MPKI_13	0.098
CORE_L2MPKI_14	0.097
CORE_L2MPKI_15	0.097
CORE_L2MPKI_16	0.096
CORE_L2MPKI_17	0.097
CORE_L2MPKI_18	0.097
CORE_L2MPKI_19	0.097
CORE_L2MPKI_20	0.100
CORE_L2MPKI_21	0.099
CORE_L2MPKI_22	0.098
CORE_L2MPKI_23	0.099
CORE_L2MPKI_24	0.098
CORE_L2MPKI_25	0.098
CORE_L2MPKI_26	0.096
CORE_L2MPKI_27	0.099
CORE_L2MPKI_28	0.096
CORE_L2MPKI_29	0.098
CORE_L2MPKI_30	0.236
CORE_L2MPKI_31	0.264
CORE_L2MPKI_32	0.256
CORE_L2MPKI_33	0.263
CORE_L2MPKI_34	0.274
CORE_L2MPKI_35	0.276
CORE_L2MPKI_36	0.276
CORE_L2MPKI_37	0.273
CORE_L2MPKI_38	0.231
CORE_L2MPKI_39	0.261
CORE_L2MPKI_40	0.233
CORE_L2MPKI_41	0.262
CORE_L2MPKI_42	0.225
CORE_L2MPKI_43	0.292
CORE_L2MPKI_44	0.259
CORE_L2MPKI_45	0.240
CORE_L2MPKI_46	0.253
CORE_L2MPKI_47	0.237
CORE_L2MPKI_48	0.238
CORE_L2MPKI_49	0.243
CORE_L2MPKI_50	0.270
CORE_L2MPKI_51	0.269
CORE_L2MPKI_52	0.259
CORE_L2MPKI_53	0.255
CORE_L2MPKI_54	0.254
CORE_L2MPKI_55	0.258
CORE_L2MPKI_56	0.249
CORE_L2MPKI_57	0.234
CORE_L2MPKI_58	0.293
CORE_L2MPKI_59	0.249
Avg_MPKI_Stream1= 0.592
Avg_MPKI_Stream2= 0.180
Avg_MPKI_Stream3= 0.254
MISSES-CORES
CORE_MISSES_0	5811
CORE_MISSES_1	5734
CORE_MISSES_2	5639
CORE_MISSES_3	5731
CORE_MISSES_4	5841
CORE_MISSES_5	5752
CORE_MISSES_6	5796
CORE_MISSES_7	5830
CORE_MISSES_8	5714
CORE_MISSES_9	5751
CORE_MISSES_10	1033
CORE_MISSES_11	1070
CORE_MISSES_12	1039
CORE_MISSES_13	1043
CORE_MISSES_14	1026
CORE_MISSES_15	1024
CORE_MISSES_16	1023
CORE_MISSES_17	1027
CORE_MISSES_18	1032
CORE_MISSES_19	1032
CORE_MISSES_20	1087
CORE_MISSES_21	1068
CORE_MISSES_22	1058
CORE_MISSES_23	1076
CORE_MISSES_24	1061
CORE_MISSES_25	1055
CORE_MISSES_26	1033
CORE_MISSES_27	1073
CORE_MISSES_28	1035
CORE_MISSES_29	1059
CORE_MISSES_30	2013
CORE_MISSES_31	2256
CORE_MISSES_32	2192
CORE_MISSES_33	2242
CORE_MISSES_34	2364
CORE_MISSES_35	2355
CORE_MISSES_36	2363
CORE_MISSES_37	2306
CORE_MISSES_38	1946
CORE_MISSES_39	2252
CORE_MISSES_40	1966
CORE_MISSES_41	2216
CORE_MISSES_42	1879
CORE_MISSES_43	2487
CORE_MISSES_44	2184
CORE_MISSES_45	2027
CORE_MISSES_46	2133
CORE_MISSES_47	1995
CORE_MISSES_48	2001
CORE_MISSES_49	2065
CORE_MISSES_50	2264
CORE_MISSES_51	2282
CORE_MISSES_52	2149
CORE_MISSES_53	2140
CORE_MISSES_54	2118
CORE_MISSES_55	2139
CORE_MISSES_56	2094
CORE_MISSES_57	1980
CORE_MISSES_58	2462
CORE_MISSES_59	2095
L2_MISSES = 143518
L2_total_cache_accesses = 437022
L2_total_cache_misses = 143518
L2_total_cache_miss_rate = 0.3284
L2_total_cache_pending_hits = 68712
L2_total_cache_reservation_fails = 32336
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120092
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 101222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5179
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3131
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 246
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 275
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 89284
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1905
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12223
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 588
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 272
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21743
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1556541
icnt_total_pkts_simt_to_mem=906534
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     186.3531
gpu_ipc_2 =     752.4873
gpu_ipc_3 =     892.7009
gpu_tot_sim_cycle_stream_1 = 324949
gpu_tot_sim_cycle_stream_2 = 324949
gpu_tot_sim_cycle_stream_3 = 324945
gpu_sim_insn_1 = 60555264
gpu_sim_insn_2 = 244519999
gpu_sim_insn_3 = 290078674
gpu_sim_cycle = 324950
gpu_sim_insn = 595153937
gpu_ipc =    1831.5247
gpu_tot_sim_cycle = 324950
gpu_tot_sim_insn = 595153937
gpu_tot_ipc =    1831.5247
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 300961
gpu_stall_icnt2sh    = 980174
gpu_total_sim_rate=454315

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10790280
	L1I_total_cache_misses = 61892
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 104155
L1D_cache:
	L1D_cache_core[0]: Access = 13280, Miss = 10636, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 24753
	L1D_cache_core[1]: Access = 13056, Miss = 10407, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 25631
	L1D_cache_core[2]: Access = 12832, Miss = 10157, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 28805
	L1D_cache_core[3]: Access = 13152, Miss = 10473, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 27523
	L1D_cache_core[4]: Access = 13280, Miss = 10670, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 23783
	L1D_cache_core[5]: Access = 13120, Miss = 10487, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 26614
	L1D_cache_core[6]: Access = 13056, Miss = 10419, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 25334
	L1D_cache_core[7]: Access = 13280, Miss = 10574, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 24980
	L1D_cache_core[8]: Access = 12928, Miss = 10273, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 26295
	L1D_cache_core[9]: Access = 13088, Miss = 10415, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 24770
	L1D_cache_core[10]: Access = 1910, Miss = 1857, Miss_rate = 0.972, Pending_hits = 40, Reservation_fails = 7380
	L1D_cache_core[11]: Access = 1962, Miss = 1917, Miss_rate = 0.977, Pending_hits = 23, Reservation_fails = 8191
	L1D_cache_core[12]: Access = 1990, Miss = 1933, Miss_rate = 0.971, Pending_hits = 41, Reservation_fails = 7413
	L1D_cache_core[13]: Access = 1972, Miss = 1923, Miss_rate = 0.975, Pending_hits = 35, Reservation_fails = 9236
	L1D_cache_core[14]: Access = 1956, Miss = 1905, Miss_rate = 0.974, Pending_hits = 36, Reservation_fails = 7966
	L1D_cache_core[15]: Access = 1982, Miss = 1908, Miss_rate = 0.963, Pending_hits = 40, Reservation_fails = 7699
	L1D_cache_core[16]: Access = 1964, Miss = 1901, Miss_rate = 0.968, Pending_hits = 37, Reservation_fails = 6967
	L1D_cache_core[17]: Access = 1990, Miss = 1920, Miss_rate = 0.965, Pending_hits = 37, Reservation_fails = 5723
	L1D_cache_core[18]: Access = 1990, Miss = 1932, Miss_rate = 0.971, Pending_hits = 37, Reservation_fails = 8565
	L1D_cache_core[19]: Access = 1982, Miss = 1929, Miss_rate = 0.973, Pending_hits = 39, Reservation_fails = 6960
	L1D_cache_core[20]: Access = 1976, Miss = 1895, Miss_rate = 0.959, Pending_hits = 51, Reservation_fails = 4692
	L1D_cache_core[21]: Access = 2004, Miss = 1938, Miss_rate = 0.967, Pending_hits = 42, Reservation_fails = 3764
	L1D_cache_core[22]: Access = 1970, Miss = 1904, Miss_rate = 0.966, Pending_hits = 42, Reservation_fails = 6234
	L1D_cache_core[23]: Access = 2008, Miss = 1962, Miss_rate = 0.977, Pending_hits = 31, Reservation_fails = 2500
	L1D_cache_core[24]: Access = 1981, Miss = 1924, Miss_rate = 0.971, Pending_hits = 33, Reservation_fails = 5442
	L1D_cache_core[25]: Access = 1972, Miss = 1917, Miss_rate = 0.972, Pending_hits = 40, Reservation_fails = 6390
	L1D_cache_core[26]: Access = 2020, Miss = 1974, Miss_rate = 0.977, Pending_hits = 28, Reservation_fails = 6568
	L1D_cache_core[27]: Access = 1953, Miss = 1894, Miss_rate = 0.970, Pending_hits = 38, Reservation_fails = 6186
	L1D_cache_core[28]: Access = 2024, Miss = 1967, Miss_rate = 0.972, Pending_hits = 33, Reservation_fails = 7872
	L1D_cache_core[29]: Access = 1978, Miss = 1886, Miss_rate = 0.953, Pending_hits = 61, Reservation_fails = 5974
	L1D_cache_core[30]: Access = 10105, Miss = 10056, Miss_rate = 0.995, Pending_hits = 17, Reservation_fails = 90478
	L1D_cache_core[31]: Access = 10502, Miss = 10490, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 85808
	L1D_cache_core[32]: Access = 10488, Miss = 10474, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 86378
	L1D_cache_core[33]: Access = 10166, Miss = 10160, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 89324
	L1D_cache_core[34]: Access = 10364, Miss = 10355, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 85574
	L1D_cache_core[35]: Access = 10286, Miss = 10278, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 89377
	L1D_cache_core[36]: Access = 10490, Miss = 10477, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 87253
	L1D_cache_core[37]: Access = 10858, Miss = 10847, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 89762
	L1D_cache_core[38]: Access = 10664, Miss = 10648, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 88205
	L1D_cache_core[39]: Access = 10260, Miss = 10254, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 86896
	L1D_cache_core[40]: Access = 10706, Miss = 10698, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 85901
	L1D_cache_core[41]: Access = 10397, Miss = 10384, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 86855
	L1D_cache_core[42]: Access = 10178, Miss = 10164, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 89864
	L1D_cache_core[43]: Access = 10092, Miss = 10082, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 86389
	L1D_cache_core[44]: Access = 10594, Miss = 10579, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 88334
	L1D_cache_core[45]: Access = 10038, Miss = 10031, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 87513
	L1D_cache_core[46]: Access = 10082, Miss = 10076, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 87094
	L1D_cache_core[47]: Access = 10638, Miss = 10615, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 91315
	L1D_cache_core[48]: Access = 10690, Miss = 10667, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 89903
	L1D_cache_core[49]: Access = 10071, Miss = 10064, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 82002
	L1D_cache_core[50]: Access = 10205, Miss = 10180, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 89771
	L1D_cache_core[51]: Access = 9974, Miss = 9959, Miss_rate = 0.998, Pending_hits = 7, Reservation_fails = 85302
	L1D_cache_core[52]: Access = 10725, Miss = 10713, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 94232
	L1D_cache_core[53]: Access = 10067, Miss = 10055, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 89023
	L1D_cache_core[54]: Access = 10142, Miss = 10128, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 91321
	L1D_cache_core[55]: Access = 10614, Miss = 10608, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 92328
	L1D_cache_core[56]: Access = 10288, Miss = 10268, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 87550
	L1D_cache_core[57]: Access = 10180, Miss = 10168, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 84795
	L1D_cache_core[58]: Access = 10374, Miss = 10339, Miss_rate = 0.997, Pending_hits = 27, Reservation_fails = 91987
	L1D_cache_core[59]: Access = 10234, Miss = 10199, Miss_rate = 0.997, Pending_hits = 21, Reservation_fails = 91061
	L1D_total_cache_accesses = 481128
	L1D_total_cache_misses = 452913
	L1D_total_cache_miss_rate = 0.9414
	L1D_total_cache_pending_hits = 907
	L1D_total_cache_reservation_fails = 3041805
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 825783
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3723540
	L1T_total_cache_misses = 3967
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3719573
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2629003
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 824111
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3719573
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 152069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 412802
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10728388
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 61892
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 104155
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
12474, 12474, 12474, 12474, 12243, 12243, 12243, 12243, 12243, 12243, 11319, 11319, 11550, 11550, 11319, 11319, 
gpgpu_n_tot_thrd_icount = 675940064
gpgpu_n_tot_w_icount = 21123127
gpgpu_n_stall_shd_mem = 6611818
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 300844
gpgpu_n_mem_write_global = 178627
gpgpu_n_mem_texture = 3967
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 4640952
gpgpu_n_store_insn = 3238190
gpgpu_n_shmem_insn = 37721763
gpgpu_n_tex_insn = 12318421
gpgpu_n_const_mem_insn = 1835008
gpgpu_n_param_mem_insn = 23744710
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12092
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3266311
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7478416	W0_Idle:1269439	W0_Scoreboard:9122147	W1:0	W2:8484	W3:25174	W4:0	W5:0	W6:0	W7:0	W8:0	W9:17042	W10:0	W11:0	W12:0	W13:17663	W14:719266	W15:0	W16:119085	W17:0	W18:63983	W19:0	W20:20307	W21:0	W22:0	W23:0	W24:1877528	W25:0	W26:53780	W27:0	W28:4318812	W29:2081343	W30:175364	W31:0	W32:11626167
Warp Occupancy Distribution:
Stall:1337845	W0_Idle:773013	W0_Scoreboard:4935793	W1:0	W2:4206	W3:12488	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:39331	W17:0	W18:6003	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:922628	W29:1032060	W30:0	W31:0	W32:3934633
Warp Occupancy Distribution:
Stall:2614843	W0_Idle:221253	W0_Scoreboard:2323056	W1:0	W2:4278	W3:12686	W4:0	W5:0	W6:0	W7:0	W8:0	W9:5780	W10:0	W11:0	W12:0	W13:6149	W14:240809	W15:0	W16:54354	W17:0	W18:23500	W19:0	W20:6825	W21:0	W22:0	W23:0	W24:631768	W25:0	W26:18900	W27:0	W28:1763194	W29:1049283	W30:58936	W31:0	W32:3962386
warp_utilization0: 0.541724
warp_utilization1: 0.457867
warp_utilization2: 0.603081
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2406752 {8:300844,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18516216 {40:35609,72:36853,136:106165,}
traffic_breakdown_coretomem[INST_ACC_R] = 122432 {8:15304,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31736 {8:3967,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40907168 {136:300788,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1428168 {8:178521,}
traffic_breakdown_memtocore[INST_ACC_R] = 2079712 {136:15292,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 539512 {136:3967,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 1899 
averagemflatency = 308 
averagemflatency_1 = 328 
averagemflatency_2= 311 
averagemflatency_3 = 290 
averagemrqlatency_1 = 32 
averagemrqlatency_2 = 53 
averagemrqlatency_3 = 51 
max_icnt2mem_latency = 1449 
max_icnt2sh_latency = 324949 
mrq_lat_table:121556 	7450 	9588 	17274 	37882 	46963 	45143 	30416 	7280 	605 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	814 	1118 	702 	208881 	224596 	44180 	3055 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	238200 	92124 	62028 	58212 	29586 	14046 	4471 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	65756 	217639 	21313 	117 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	77031 	36751 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	2 	203 	392 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        72        66        49       110        54        66        89        73        94        99        87       103       103        57        75 
dram[1]:        70        72        64        55        50        50        88        81        66        62        86        89        88       109        97        49 
dram[2]:        67        65        58        62        53        69        60        74        77        87        95        92        95       101        56        79 
dram[3]:        46        79        51        54        45        74        64        69        84        74        93        84       102        82        45        77 
dram[4]:        66        45        41        48        57        60        85        72        73        92        98        88       101        97        55        74 
dram[5]:        81        45        59        54        52        46        93        65        86        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      7307      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7867      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      8183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      7034     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  3.404297  3.517588  3.504550  3.602669  3.541361  3.457906  3.573248  3.575855  3.386434  3.334004  3.677492  3.438999  3.824912  3.793064  3.500507  3.483838 
dram[1]:  3.401374  3.540265  3.450593  3.636842  3.590668  3.511064  3.552051  3.728699  3.179635  3.430945  3.571895  3.583424  3.764840  3.767898  3.506626  3.511675 
dram[2]:  3.451677  3.395146  3.502016  3.585216  3.491735  3.555556  3.485893  3.475258  3.367409  3.336714  3.627882  3.466173  3.645949  3.766204  3.356725  3.532176 
dram[3]:  3.461000  3.316239  3.580376  3.363636  3.370110  3.608137  3.505783  3.585547  3.444906  3.237817  3.655902  3.573753  3.663667  3.783753  3.497972  3.508130 
dram[4]:  3.557830  3.293673  3.595657  3.379942  3.598719  3.373506  3.577046  3.354354  3.338057  3.313313  3.508529  3.582882  3.802800  3.749145  3.579979  3.455544 
dram[5]:  3.477046  3.452000  3.444335  3.379784  3.468107  3.446830  3.707828  3.421377  3.382804  3.404103  3.560869  3.510074  3.929678  3.705682  3.400588  3.468813 
average row locality = 324165/92302 = 3.512004
average row locality_1 = 176673/64785 = 2.727067
average row locality_2 = 70355/13079 = 5.379234
average row locality_3 = 77137/14438 = 5.342638
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1716      1731      1716      1721      1702      1696      1706      1698      1686      1679      1683      1687      1681      1681      1691      1692 
dram[1]:      1714      1732      1713      1730      1697      1695      1705      1698      1686      1680      1686      1686      1680      1675      1688      1692 
dram[2]:      1719      1732      1715      1729      1698      1696      1702      1707      1685      1685      1681      1684      1678      1680      1691      1690 
dram[3]:      1719      1731      1710      1729      1700      1697      1702      1703      1687      1681      1684      1683      1678      1678      1691      1692 
dram[4]:      1722      1717      1722      1735      1693      1705      1706      1704      1685      1684      1683      1685      1685      1679      1692      1691 
dram[5]:      1724      1718      1730      1727      1697      1700      1705      1697      1680      1682      1683      1688      1680      1681      1692      1693 
total reads: 163025
bank skew: 1735/1675 = 1.04
chip skew: 27188/27157 = 1.00
number of total write accesses:
dram[0]:      1770      1769      1750      1788      1680      1672      1660      1652      1609      1635      1601      1611      1574      1600      1764      1757 
dram[1]:      1752      1741      1779      1725      1689      1637      1673      1628      1624      1624      1593      1600      1618      1588      1752      1767 
dram[2]:      1781      1765      1759      1763      1682      1696      1642      1664      1642      1605      1624      1595      1607      1574      1753      1768 
dram[3]:      1742      1761      1720      1749      1660      1673      1638      1671      1627      1641      1599      1612      1579      1629      1758      1760 
dram[4]:      1754      1771      1755      1770      1679      1682      1660      1655      1615      1626      1608      1622      1574      1609      1777      1768 
dram[5]:      1760      1734      1766      1717      1674      1671      1659      1634      1626      1637      1593      1622      1617      1580      1780      1755 
total reads: 161171
bank skew: 1788/1574 = 1.14
chip skew: 26925/26790 = 1.01
average mf latency per bank:
dram[0]:        458       468       422       446       455       468       437       458       445       467       456       463       434       461       433       454
dram[1]:        478       453       441       437       477       453       465       447       469       457       478       455       456       447       479       451
dram[2]:        472       432       446       414       479       447       466       425       473       444       479       444       463       426       467       431
dram[3]:        471       462       444       452       463       472       458       459       467       472       472       470       466       448       465       467
dram[4]:        458       467       432       452       465       470       436       462       463       481       462       472       441       460       463       463
dram[5]:        487       466       455       445       478       463       468       463       475       480       489       463       455       462       484       459
maximum mf latency per bank:
dram[0]:       1663      1546      1315      1709      1849      1520      1891      1766      1515      1443      1751      1371      1330      1399      1571      1498
dram[1]:       1880      1558      1393      1584      1761      1226      1737      1779      1258      1668      1444      1545      1375      1514      1766      1449
dram[2]:       1719      1652      1492      1634      1801      1474      1451      1523      1707      1361      1550      1605      1556      1381      1562      1780
dram[3]:       1394      1899      1658      1631      1652      1331      1707      1642      1321      1400      1513      1606      1617      1369      1591      1772
dram[4]:       1428      1692      1524      1776      1521      1397      1605      1550      1639      1595      1373      1645      1351      1602      1803      1622
dram[5]:       1381      1694      1778      1345      1440      1549      1804      1499      1276      1676      1489      1592      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=428933 n_nop=297706 n_act=15302 n_pre=15286 n_req=40142 n_req_1=10994 n_req_2=9326 n_req_3=19822 n_rd=54328 n_write=46311 bw_util=0.3395 bw_util_1=0.1025 bw_util_2=0.0783 bw_util_3=0.1587 blp=4.258716 blp_1= 1.706142 blp_2= 1.994198 blp_3= 1.761871
 n_activity=395170 dram_eff=0.3685 dram_eff_1=0.1113 dram_eff_2=0.08499 dram_eff_3=0.1722
bk0: 3432a 329021i bk1: 3462a 325939i bk2: 3432a 325552i bk3: 3442a 324974i bk4: 3404a 327228i bk5: 3392a 325553i bk6: 3412a 327952i bk7: 3392a 324739i bk8: 3372a 335179i bk9: 3358a 330813i bk10: 3366a 332106i bk11: 3374a 328774i bk12: 3362a 335564i bk13: 3362a 330988i bk14: 3382a 322326i bk15: 3384a 322235i 
bw_dist = 0.103	0.078	0.159	0.582	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.06769
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=428933 n_nop=297811 n_act=15244 n_pre=15228 n_req=40016 n_req_1=10979 n_req_2=9321 n_req_3=19716 n_rd=54314 n_write=46336 bw_util=0.3394 bw_util_1=0.1024 bw_util_2=0.07825 bw_util_3=0.1588 blp=4.260908 blp_1= 1.682823 blp_2= 1.950163 blp_3= 1.780257
 n_activity=393651 dram_eff=0.3698 dram_eff_1=0.1116 dram_eff_2=0.08526 dram_eff_3=0.173
bk0: 3428a 327829i bk1: 3464a 325630i bk2: 3426a 325664i bk3: 3460a 325261i bk4: 3394a 328196i bk5: 3390a 329171i bk6: 3410a 326411i bk7: 3396a 327430i bk8: 3372a 331247i bk9: 3360a 334323i bk10: 3372a 333825i bk11: 3372a 331428i bk12: 3360a 331199i bk13: 3350a 329646i bk14: 3376a 324247i bk15: 3384a 322336i 
bw_dist = 0.102	0.078	0.159	0.578	0.082
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.80769
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=428933 n_nop=297340 n_act=15460 n_pre=15444 n_req=40164 n_req_1=10980 n_req_2=9327 n_req_3=19857 n_rd=54338 n_write=46351 bw_util=0.3396 bw_util_1=0.1024 bw_util_2=0.0783 bw_util_3=0.1589 blp=4.261774 blp_1= 1.669521 blp_2= 1.941201 blp_3= 1.778723
 n_activity=395227 dram_eff=0.3686 dram_eff_1=0.1111 dram_eff_2=0.08497 dram_eff_3=0.1725
bk0: 3438a 327801i bk1: 3464a 325793i bk2: 3430a 326815i bk3: 3458a 326118i bk4: 3396a 327054i bk5: 3392a 326366i bk6: 3398a 327725i bk7: 3414a 323649i bk8: 3370a 333889i bk9: 3370a 332227i bk10: 3362a 333113i bk11: 3368a 330062i bk12: 3356a 332050i bk13: 3360a 332967i bk14: 3382a 324346i bk15: 3380a 322676i 
bw_dist = 0.102	0.078	0.159	0.582	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.86096
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=428933 n_nop=297398 n_act=15409 n_pre=15393 n_req=40017 n_req_1=10988 n_req_2=9286 n_req_3=19743 n_rd=54328 n_write=46405 bw_util=0.3395 bw_util_1=0.1025 bw_util_2=0.07807 bw_util_3=0.1589 blp=4.253077 blp_1= 1.689803 blp_2= 1.918229 blp_3= 1.798959
 n_activity=395432 dram_eff=0.3682 dram_eff_1=0.1111 dram_eff_2=0.08468 dram_eff_3=0.1724
bk0: 3438a 330119i bk1: 3462a 324148i bk2: 3420a 327767i bk3: 3458a 322293i bk4: 3400a 328032i bk5: 3394a 328911i bk6: 3402a 326754i bk7: 3406a 324148i bk8: 3374a 333294i bk9: 3362a 329704i bk10: 3368a 332990i bk11: 3366a 330806i bk12: 3356a 332830i bk13: 3356a 331152i bk14: 3382a 324326i bk15: 3384a 321705i 
bw_dist = 0.102	0.078	0.159	0.582	0.078
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.88963
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=428933 n_nop=297260 n_act=15473 n_pre=15457 n_req=40169 n_req_1=11002 n_req_2=9313 n_req_3=19854 n_rd=54366 n_write=46377 bw_util=0.3397 bw_util_1=0.1026 bw_util_2=0.07818 bw_util_3=0.1589 blp=4.274626 blp_1= 1.680331 blp_2= 1.952504 blp_3= 1.766086
 n_activity=394840 dram_eff=0.3691 dram_eff_1=0.1115 dram_eff_2=0.08494 dram_eff_3=0.1727
bk0: 3444a 330334i bk1: 3434a 324354i bk2: 3444a 326534i bk3: 3470a 323324i bk4: 3386a 330071i bk5: 3410a 326280i bk6: 3412a 326873i bk7: 3400a 324927i bk8: 3368a 332801i bk9: 3368a 331188i bk10: 3366a 331399i bk11: 3370a 331599i bk12: 3370a 333421i bk13: 3358a 328838i bk14: 3384a 323414i bk15: 3382a 320775i 
bw_dist = 0.103	0.078	0.159	0.581	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.01435
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=428933 n_nop=297389 n_act=15412 n_pre=15399 n_req=40103 n_req_1=11012 n_req_2=9335 n_req_3=19756 n_rd=54350 n_write=46383 bw_util=0.3401 bw_util_1=0.1027 bw_util_2=0.07831 bw_util_3=0.1591 blp=4.246402 blp_1= 1.680123 blp_2= 1.971935 blp_3= 1.779093
 n_activity=394908 dram_eff=0.3694 dram_eff_1=0.1115 dram_eff_2=0.08505 dram_eff_3=0.1728
bk0: 3448a 329347i bk1: 3436a 327012i bk2: 3460a 326778i bk3: 3454a 324566i bk4: 3394a 329799i bk5: 3400a 328338i bk6: 3408a 328555i bk7: 3394a 325873i bk8: 3358a 333101i bk9: 3364a 330974i bk10: 3366a 331313i bk11: 3376a 331045i bk12: 3360a 332454i bk13: 3362a 330759i bk14: 3384a 322150i bk15: 3386a 321966i 
bw_dist = 0.103	0.078	0.159	0.581	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.74186

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40255, Miss = 13582, Miss_rate = 0.337, Pending_hits = 6331, Reservation_fails = 1027
L2_cache_bank[1]: Access = 41042, Miss = 13588, Miss_rate = 0.331, Pending_hits = 6831, Reservation_fails = 2713
L2_cache_bank[2]: Access = 42302, Miss = 13572, Miss_rate = 0.321, Pending_hits = 6701, Reservation_fails = 1527
L2_cache_bank[3]: Access = 40605, Miss = 13588, Miss_rate = 0.335, Pending_hits = 6579, Reservation_fails = 2460
L2_cache_bank[4]: Access = 42847, Miss = 13570, Miss_rate = 0.317, Pending_hits = 6726, Reservation_fails = 1883
L2_cache_bank[5]: Access = 39524, Miss = 13603, Miss_rate = 0.344, Pending_hits = 6383, Reservation_fails = 3057
L2_cache_bank[6]: Access = 42455, Miss = 13571, Miss_rate = 0.320, Pending_hits = 6561, Reservation_fails = 2687
L2_cache_bank[7]: Access = 41613, Miss = 13596, Miss_rate = 0.327, Pending_hits = 6856, Reservation_fails = 3070
L2_cache_bank[8]: Access = 40587, Miss = 13589, Miss_rate = 0.335, Pending_hits = 6439, Reservation_fails = 4529
L2_cache_bank[9]: Access = 42417, Miss = 13601, Miss_rate = 0.321, Pending_hits = 6778, Reservation_fails = 3713
L2_cache_bank[10]: Access = 42647, Miss = 13593, Miss_rate = 0.319, Pending_hits = 6877, Reservation_fails = 4502
L2_cache_bank[11]: Access = 42406, Miss = 13588, Miss_rate = 0.320, Pending_hits = 6617, Reservation_fails = 3556
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40255, Miss = 13582 (0.337), PendingHit = 6331 (0.157)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41042, Miss = 13588 (0.331), PendingHit = 6831 (0.166)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42302, Miss = 13572 (0.321), PendingHit = 6701 (0.158)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40605, Miss = 13588 (0.335), PendingHit = 6579 (0.162)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42847, Miss = 13570 (0.317), PendingHit = 6726 (0.157)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 39524, Miss = 13603 (0.344), PendingHit = 6383 (0.161)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42455, Miss = 13571 (0.32), PendingHit = 6561 (0.155)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41613, Miss = 13596 (0.327), PendingHit = 6856 (0.165)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40587, Miss = 13589 (0.335), PendingHit = 6439 (0.159)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42417, Miss = 13601 (0.321), PendingHit = 6778 (0.16)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42647, Miss = 13593 (0.319), PendingHit = 6877 (0.161)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42406, Miss = 13588 (0.32), PendingHit = 6617 (0.156)
L2 Cache Total Miss Rate = 0.327
Stream 1: L2 Cache Miss Rate = 0.485
Stream 2: L2 Cache Miss Rate = 0.282
Stream 3: L2 Cache Miss Rate = 0.343
Stream 1: Accesses  = 160376
Stream 1: Misses  = 77734
Stream 2: Accesses  = 131767
Stream 2: Misses  = 37176
Stream 3: Accesses  = 366933
Stream 3: Misses  = 125865
Stream 1+2: Accesses  = 292143
Stream 1+2: Misses  = 114910
Stream 1+2+3: Accesses  = 659076
Stream 1+2+3: Misses  = 240775
Total Accesses  = 498700
MPKI-CORES
CORE_L2MPKI_0	1.088
CORE_L2MPKI_1	1.086
CORE_L2MPKI_2	1.086
CORE_L2MPKI_3	1.085
CORE_L2MPKI_4	1.088
CORE_L2MPKI_5	1.087
CORE_L2MPKI_6	1.088
CORE_L2MPKI_7	1.086
CORE_L2MPKI_8	1.085
CORE_L2MPKI_9	1.086
CORE_L2MPKI_10	0.098
CORE_L2MPKI_11	0.101
CORE_L2MPKI_12	0.099
CORE_L2MPKI_13	0.098
CORE_L2MPKI_14	0.096
CORE_L2MPKI_15	0.102
CORE_L2MPKI_16	0.096
CORE_L2MPKI_17	0.098
CORE_L2MPKI_18	0.098
CORE_L2MPKI_19	0.098
CORE_L2MPKI_20	0.100
CORE_L2MPKI_21	0.100
CORE_L2MPKI_22	0.098
CORE_L2MPKI_23	0.100
CORE_L2MPKI_24	0.098
CORE_L2MPKI_25	0.099
CORE_L2MPKI_26	0.097
CORE_L2MPKI_27	0.098
CORE_L2MPKI_28	0.097
CORE_L2MPKI_29	0.098
CORE_L2MPKI_30	0.232
CORE_L2MPKI_31	0.263
CORE_L2MPKI_32	0.251
CORE_L2MPKI_33	0.264
CORE_L2MPKI_34	0.260
CORE_L2MPKI_35	0.266
CORE_L2MPKI_36	0.271
CORE_L2MPKI_37	0.265
CORE_L2MPKI_38	0.240
CORE_L2MPKI_39	0.255
CORE_L2MPKI_40	0.234
CORE_L2MPKI_41	0.256
CORE_L2MPKI_42	0.225
CORE_L2MPKI_43	0.284
CORE_L2MPKI_44	0.250
CORE_L2MPKI_45	0.245
CORE_L2MPKI_46	0.256
CORE_L2MPKI_47	0.240
CORE_L2MPKI_48	0.239
CORE_L2MPKI_49	0.247
CORE_L2MPKI_50	0.264
CORE_L2MPKI_51	0.271
CORE_L2MPKI_52	0.250
CORE_L2MPKI_53	0.250
CORE_L2MPKI_54	0.241
CORE_L2MPKI_55	0.255
CORE_L2MPKI_56	0.240
CORE_L2MPKI_57	0.229
CORE_L2MPKI_58	0.278
CORE_L2MPKI_59	0.245
Avg_MPKI_Stream1= 0.593
Avg_MPKI_Stream2= 0.178
Avg_MPKI_Stream3= 0.250
MISSES-CORES
CORE_MISSES_0	6678
CORE_MISSES_1	6552
CORE_MISSES_2	6441
CORE_MISSES_3	6595
CORE_MISSES_4	6678
CORE_MISSES_5	6587
CORE_MISSES_6	6564
CORE_MISSES_7	6662
CORE_MISSES_8	6482
CORE_MISSES_9	6567
CORE_MISSES_10	1191
CORE_MISSES_11	1223
CORE_MISSES_12	1200
CORE_MISSES_13	1183
CORE_MISSES_14	1164
CORE_MISSES_15	1226
CORE_MISSES_16	1168
CORE_MISSES_17	1190
CORE_MISSES_18	1193
CORE_MISSES_19	1190
CORE_MISSES_20	1244
CORE_MISSES_21	1227
CORE_MISSES_22	1199
CORE_MISSES_23	1235
CORE_MISSES_24	1211
CORE_MISSES_25	1215
CORE_MISSES_26	1192
CORE_MISSES_27	1216
CORE_MISSES_28	1195
CORE_MISSES_29	1203
CORE_MISSES_30	2264
CORE_MISSES_31	2572
CORE_MISSES_32	2452
CORE_MISSES_33	2570
CORE_MISSES_34	2558
CORE_MISSES_35	2591
CORE_MISSES_36	2652
CORE_MISSES_37	2560
CORE_MISSES_38	2314
CORE_MISSES_39	2506
CORE_MISSES_40	2263
CORE_MISSES_41	2469
CORE_MISSES_42	2149
CORE_MISSES_43	2778
CORE_MISSES_44	2397
CORE_MISSES_45	2369
CORE_MISSES_46	2476
CORE_MISSES_47	2319
CORE_MISSES_48	2292
CORE_MISSES_49	2396
CORE_MISSES_50	2541
CORE_MISSES_51	2628
CORE_MISSES_52	2369
CORE_MISSES_53	2403
CORE_MISSES_54	2308
CORE_MISSES_55	2430
CORE_MISSES_56	2308
CORE_MISSES_57	2219
CORE_MISSES_58	2665
CORE_MISSES_59	2352
L2_MISSES = 163041
L2_total_cache_accesses = 498700
L2_total_cache_misses = 163041
L2_total_cache_miss_rate = 0.3269
L2_total_cache_pending_hits = 79679
L2_total_cache_reservation_fails = 34724
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 137198
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5432
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3410
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 302
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 100959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2031
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 640
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 301
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23752
L2_cache_data_port_util = 0.303
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1778966
icnt_total_pkts_simt_to_mem=1032787
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     186.3531
gpu_ipc_2 =     752.4873
gpu_ipc_3 =     892.7009
gpu_tot_sim_cycle_stream_1 = 324949
gpu_tot_sim_cycle_stream_2 = 324949
gpu_tot_sim_cycle_stream_3 = 324945
gpu_sim_insn_1 = 60555264
gpu_sim_insn_2 = 244519999
gpu_sim_insn_3 = 290078674
gpu_sim_cycle = 324950
gpu_sim_insn = 595153937
gpu_ipc =    1831.5247
gpu_tot_sim_cycle = 324950
gpu_tot_sim_insn = 595153937
gpu_tot_ipc =    1831.5247
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 300961
gpu_stall_icnt2sh    = 980174
gpu_total_sim_rate=454315

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10790280
	L1I_total_cache_misses = 61892
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 104155
L1D_cache:
	L1D_cache_core[0]: Access = 13280, Miss = 10636, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 24753
	L1D_cache_core[1]: Access = 13056, Miss = 10407, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 25631
	L1D_cache_core[2]: Access = 12832, Miss = 10157, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 28805
	L1D_cache_core[3]: Access = 13152, Miss = 10473, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 27523
	L1D_cache_core[4]: Access = 13280, Miss = 10670, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 23783
	L1D_cache_core[5]: Access = 13120, Miss = 10487, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 26614
	L1D_cache_core[6]: Access = 13056, Miss = 10419, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 25334
	L1D_cache_core[7]: Access = 13280, Miss = 10574, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 24980
	L1D_cache_core[8]: Access = 12928, Miss = 10273, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 26295
	L1D_cache_core[9]: Access = 13088, Miss = 10415, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 24770
	L1D_cache_core[10]: Access = 1910, Miss = 1857, Miss_rate = 0.972, Pending_hits = 40, Reservation_fails = 7380
	L1D_cache_core[11]: Access = 1962, Miss = 1917, Miss_rate = 0.977, Pending_hits = 23, Reservation_fails = 8191
	L1D_cache_core[12]: Access = 1990, Miss = 1933, Miss_rate = 0.971, Pending_hits = 41, Reservation_fails = 7413
	L1D_cache_core[13]: Access = 1972, Miss = 1923, Miss_rate = 0.975, Pending_hits = 35, Reservation_fails = 9236
	L1D_cache_core[14]: Access = 1956, Miss = 1905, Miss_rate = 0.974, Pending_hits = 36, Reservation_fails = 7966
	L1D_cache_core[15]: Access = 1982, Miss = 1908, Miss_rate = 0.963, Pending_hits = 40, Reservation_fails = 7699
	L1D_cache_core[16]: Access = 1964, Miss = 1901, Miss_rate = 0.968, Pending_hits = 37, Reservation_fails = 6967
	L1D_cache_core[17]: Access = 1990, Miss = 1920, Miss_rate = 0.965, Pending_hits = 37, Reservation_fails = 5723
	L1D_cache_core[18]: Access = 1990, Miss = 1932, Miss_rate = 0.971, Pending_hits = 37, Reservation_fails = 8565
	L1D_cache_core[19]: Access = 1982, Miss = 1929, Miss_rate = 0.973, Pending_hits = 39, Reservation_fails = 6960
	L1D_cache_core[20]: Access = 1976, Miss = 1895, Miss_rate = 0.959, Pending_hits = 51, Reservation_fails = 4692
	L1D_cache_core[21]: Access = 2004, Miss = 1938, Miss_rate = 0.967, Pending_hits = 42, Reservation_fails = 3764
	L1D_cache_core[22]: Access = 1970, Miss = 1904, Miss_rate = 0.966, Pending_hits = 42, Reservation_fails = 6234
	L1D_cache_core[23]: Access = 2008, Miss = 1962, Miss_rate = 0.977, Pending_hits = 31, Reservation_fails = 2500
	L1D_cache_core[24]: Access = 1981, Miss = 1924, Miss_rate = 0.971, Pending_hits = 33, Reservation_fails = 5442
	L1D_cache_core[25]: Access = 1972, Miss = 1917, Miss_rate = 0.972, Pending_hits = 40, Reservation_fails = 6390
	L1D_cache_core[26]: Access = 2020, Miss = 1974, Miss_rate = 0.977, Pending_hits = 28, Reservation_fails = 6568
	L1D_cache_core[27]: Access = 1953, Miss = 1894, Miss_rate = 0.970, Pending_hits = 38, Reservation_fails = 6186
	L1D_cache_core[28]: Access = 2024, Miss = 1967, Miss_rate = 0.972, Pending_hits = 33, Reservation_fails = 7872
	L1D_cache_core[29]: Access = 1978, Miss = 1886, Miss_rate = 0.953, Pending_hits = 61, Reservation_fails = 5974
	L1D_cache_core[30]: Access = 10105, Miss = 10056, Miss_rate = 0.995, Pending_hits = 17, Reservation_fails = 90478
	L1D_cache_core[31]: Access = 10502, Miss = 10490, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 85808
	L1D_cache_core[32]: Access = 10488, Miss = 10474, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 86378
	L1D_cache_core[33]: Access = 10166, Miss = 10160, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 89324
	L1D_cache_core[34]: Access = 10364, Miss = 10355, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 85574
	L1D_cache_core[35]: Access = 10286, Miss = 10278, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 89377
	L1D_cache_core[36]: Access = 10490, Miss = 10477, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 87253
	L1D_cache_core[37]: Access = 10858, Miss = 10847, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 89762
	L1D_cache_core[38]: Access = 10664, Miss = 10648, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 88205
	L1D_cache_core[39]: Access = 10260, Miss = 10254, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 86896
	L1D_cache_core[40]: Access = 10706, Miss = 10698, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 85901
	L1D_cache_core[41]: Access = 10397, Miss = 10384, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 86855
	L1D_cache_core[42]: Access = 10178, Miss = 10164, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 89864
	L1D_cache_core[43]: Access = 10092, Miss = 10082, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 86389
	L1D_cache_core[44]: Access = 10594, Miss = 10579, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 88334
	L1D_cache_core[45]: Access = 10038, Miss = 10031, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 87513
	L1D_cache_core[46]: Access = 10082, Miss = 10076, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 87094
	L1D_cache_core[47]: Access = 10638, Miss = 10615, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 91315
	L1D_cache_core[48]: Access = 10690, Miss = 10667, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 89903
	L1D_cache_core[49]: Access = 10071, Miss = 10064, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 82002
	L1D_cache_core[50]: Access = 10205, Miss = 10180, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 89771
	L1D_cache_core[51]: Access = 9974, Miss = 9959, Miss_rate = 0.998, Pending_hits = 7, Reservation_fails = 85302
	L1D_cache_core[52]: Access = 10725, Miss = 10713, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 94232
	L1D_cache_core[53]: Access = 10067, Miss = 10055, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 89023
	L1D_cache_core[54]: Access = 10142, Miss = 10128, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 91321
	L1D_cache_core[55]: Access = 10614, Miss = 10608, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 92328
	L1D_cache_core[56]: Access = 10288, Miss = 10268, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 87550
	L1D_cache_core[57]: Access = 10180, Miss = 10168, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 84795
	L1D_cache_core[58]: Access = 10374, Miss = 10339, Miss_rate = 0.997, Pending_hits = 27, Reservation_fails = 91987
	L1D_cache_core[59]: Access = 10234, Miss = 10199, Miss_rate = 0.997, Pending_hits = 21, Reservation_fails = 91061
	L1D_total_cache_accesses = 481128
	L1D_total_cache_misses = 452913
	L1D_total_cache_miss_rate = 0.9414
	L1D_total_cache_pending_hits = 907
	L1D_total_cache_reservation_fails = 3041805
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 825783
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3723540
	L1T_total_cache_misses = 3967
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3719573
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2629003
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 824111
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3719573
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 152069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 412802
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10728388
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 61892
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 104155
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
12474, 12474, 12474, 12474, 12243, 12243, 12243, 12243, 12243, 12243, 11319, 11319, 11550, 11550, 11319, 11319, 
gpgpu_n_tot_thrd_icount = 675940064
gpgpu_n_tot_w_icount = 21123127
gpgpu_n_stall_shd_mem = 6611818
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 300844
gpgpu_n_mem_write_global = 178627
gpgpu_n_mem_texture = 3967
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 4640952
gpgpu_n_store_insn = 3238190
gpgpu_n_shmem_insn = 37721763
gpgpu_n_tex_insn = 12318421
gpgpu_n_const_mem_insn = 1835008
gpgpu_n_param_mem_insn = 23744710
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12092
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3266311
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7478416	W0_Idle:1269439	W0_Scoreboard:9122147	W1:0	W2:8484	W3:25174	W4:0	W5:0	W6:0	W7:0	W8:0	W9:17042	W10:0	W11:0	W12:0	W13:17663	W14:719266	W15:0	W16:119085	W17:0	W18:63983	W19:0	W20:20307	W21:0	W22:0	W23:0	W24:1877528	W25:0	W26:53780	W27:0	W28:4318812	W29:2081343	W30:175364	W31:0	W32:11626167
Warp Occupancy Distribution:
Stall:1337845	W0_Idle:773013	W0_Scoreboard:4935793	W1:0	W2:4206	W3:12488	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:39331	W17:0	W18:6003	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:922628	W29:1032060	W30:0	W31:0	W32:3934633
Warp Occupancy Distribution:
Stall:2614843	W0_Idle:221253	W0_Scoreboard:2323056	W1:0	W2:4278	W3:12686	W4:0	W5:0	W6:0	W7:0	W8:0	W9:5780	W10:0	W11:0	W12:0	W13:6149	W14:240809	W15:0	W16:54354	W17:0	W18:23500	W19:0	W20:6825	W21:0	W22:0	W23:0	W24:631768	W25:0	W26:18900	W27:0	W28:1763194	W29:1049283	W30:58936	W31:0	W32:3962386
warp_utilization0: 0.541724
warp_utilization1: 0.457867
warp_utilization2: 0.603081
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2406752 {8:300844,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18516216 {40:35609,72:36853,136:106165,}
traffic_breakdown_coretomem[INST_ACC_R] = 122432 {8:15304,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31736 {8:3967,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40907168 {136:300788,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1428168 {8:178521,}
traffic_breakdown_memtocore[INST_ACC_R] = 2079712 {136:15292,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 539512 {136:3967,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 1899 
averagemflatency = 308 
averagemflatency_1 = 328 
averagemflatency_2= 311 
averagemflatency_3 = 290 
averagemrqlatency_1 = 32 
averagemrqlatency_2 = 53 
averagemrqlatency_3 = 51 
max_icnt2mem_latency = 1449 
max_icnt2sh_latency = 324949 
mrq_lat_table:121556 	7450 	9588 	17274 	37882 	46963 	45143 	30416 	7280 	605 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	814 	1118 	702 	208881 	224596 	44180 	3055 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	238200 	92124 	62028 	58212 	29586 	14046 	4471 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	65756 	217639 	21313 	117 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	77031 	36751 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	2 	203 	392 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        72        66        49       110        54        66        89        73        94        99        87       103       103        57        75 
dram[1]:        70        72        64        55        50        50        88        81        66        62        86        89        88       109        97        49 
dram[2]:        67        65        58        62        53        69        60        74        77        87        95        92        95       101        56        79 
dram[3]:        46        79        51        54        45        74        64        69        84        74        93        84       102        82        45        77 
dram[4]:        66        45        41        48        57        60        85        72        73        92        98        88       101        97        55        74 
dram[5]:        81        45        59        54        52        46        93        65        86        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      7307      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7867      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      8183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      7034     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  3.404297  3.517588  3.504550  3.602669  3.541361  3.457906  3.573248  3.575855  3.386434  3.334004  3.677492  3.438999  3.824912  3.793064  3.500507  3.483838 
dram[1]:  3.401374  3.540265  3.450593  3.636842  3.590668  3.511064  3.552051  3.728699  3.179635  3.430945  3.571895  3.583424  3.764840  3.767898  3.506626  3.511675 
dram[2]:  3.451677  3.395146  3.502016  3.585216  3.491735  3.555556  3.485893  3.475258  3.367409  3.336714  3.627882  3.466173  3.645949  3.766204  3.356725  3.532176 
dram[3]:  3.461000  3.316239  3.580376  3.363636  3.370110  3.608137  3.505783  3.585547  3.444906  3.237817  3.655902  3.573753  3.663667  3.783753  3.497972  3.508130 
dram[4]:  3.557830  3.293673  3.595657  3.379942  3.598719  3.373506  3.577046  3.354354  3.338057  3.313313  3.508529  3.582882  3.802800  3.749145  3.579979  3.455544 
dram[5]:  3.477046  3.452000  3.444335  3.379784  3.468107  3.446830  3.707828  3.421377  3.382804  3.404103  3.560869  3.510074  3.929678  3.705682  3.400588  3.468813 
average row locality = 324165/92302 = 3.512004
average row locality_1 = 176673/64785 = 2.727067
average row locality_2 = 70355/13079 = 5.379234
average row locality_3 = 77137/14438 = 5.342638
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1716      1731      1716      1721      1702      1696      1706      1698      1686      1679      1683      1687      1681      1681      1691      1692 
dram[1]:      1714      1732      1713      1730      1697      1695      1705      1698      1686      1680      1686      1686      1680      1675      1688      1692 
dram[2]:      1719      1732      1715      1729      1698      1696      1702      1707      1685      1685      1681      1684      1678      1680      1691      1690 
dram[3]:      1719      1731      1710      1729      1700      1697      1702      1703      1687      1681      1684      1683      1678      1678      1691      1692 
dram[4]:      1722      1717      1722      1735      1693      1705      1706      1704      1685      1684      1683      1685      1685      1679      1692      1691 
dram[5]:      1724      1718      1730      1727      1697      1700      1705      1697      1680      1682      1683      1688      1680      1681      1692      1693 
total reads: 163025
bank skew: 1735/1675 = 1.04
chip skew: 27188/27157 = 1.00
number of total write accesses:
dram[0]:      1770      1769      1750      1788      1680      1672      1660      1652      1609      1635      1601      1611      1574      1600      1764      1757 
dram[1]:      1752      1741      1779      1725      1689      1637      1673      1628      1624      1624      1593      1600      1618      1588      1752      1767 
dram[2]:      1781      1765      1759      1763      1682      1696      1642      1664      1642      1605      1624      1595      1607      1574      1753      1768 
dram[3]:      1742      1761      1720      1749      1660      1673      1638      1671      1627      1641      1599      1612      1579      1629      1758      1760 
dram[4]:      1754      1771      1755      1770      1679      1682      1660      1655      1615      1626      1608      1622      1574      1609      1777      1768 
dram[5]:      1760      1734      1766      1717      1674      1671      1659      1634      1626      1637      1593      1622      1617      1580      1780      1755 
total reads: 161171
bank skew: 1788/1574 = 1.14
chip skew: 26925/26790 = 1.01
average mf latency per bank:
dram[0]:        458       468       422       446       455       468       437       458       445       467       456       463       434       461       433       454
dram[1]:        478       453       441       437       477       453       465       447       469       457       478       455       456       447       479       451
dram[2]:        472       432       446       414       479       447       466       425       473       444       479       444       463       426       467       431
dram[3]:        471       462       444       452       463       472       458       459       467       472       472       470       466       448       465       467
dram[4]:        458       467       432       452       465       470       436       462       463       481       462       472       441       460       463       463
dram[5]:        487       466       455       445       478       463       468       463       475       480       489       463       455       462       484       459
maximum mf latency per bank:
dram[0]:       1663      1546      1315      1709      1849      1520      1891      1766      1515      1443      1751      1371      1330      1399      1571      1498
dram[1]:       1880      1558      1393      1584      1761      1226      1737      1779      1258      1668      1444      1545      1375      1514      1766      1449
dram[2]:       1719      1652      1492      1634      1801      1474      1451      1523      1707      1361      1550      1605      1556      1381      1562      1780
dram[3]:       1394      1899      1658      1631      1652      1331      1707      1642      1321      1400      1513      1606      1617      1369      1591      1772
dram[4]:       1428      1692      1524      1776      1521      1397      1605      1550      1639      1595      1373      1645      1351      1602      1803      1622
dram[5]:       1381      1694      1778      1345      1440      1549      1804      1499      1276      1676      1489      1592      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=428933 n_nop=297706 n_act=15302 n_pre=15286 n_req=40142 n_req_1=10994 n_req_2=9326 n_req_3=19822 n_rd=54328 n_write=46311 bw_util=0.3395 bw_util_1=0.1025 bw_util_2=0.0783 bw_util_3=0.1587 blp=4.258716 blp_1= 1.706142 blp_2= 1.994198 blp_3= 1.761871
 n_activity=395170 dram_eff=0.3685 dram_eff_1=0.1113 dram_eff_2=0.08499 dram_eff_3=0.1722
bk0: 3432a 329021i bk1: 3462a 325939i bk2: 3432a 325552i bk3: 3442a 324974i bk4: 3404a 327228i bk5: 3392a 325553i bk6: 3412a 327952i bk7: 3392a 324739i bk8: 3372a 335179i bk9: 3358a 330813i bk10: 3366a 332106i bk11: 3374a 328774i bk12: 3362a 335564i bk13: 3362a 330988i bk14: 3382a 322326i bk15: 3384a 322235i 
bw_dist = 0.103	0.078	0.159	0.582	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.06769
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=428933 n_nop=297811 n_act=15244 n_pre=15228 n_req=40016 n_req_1=10979 n_req_2=9321 n_req_3=19716 n_rd=54314 n_write=46336 bw_util=0.3394 bw_util_1=0.1024 bw_util_2=0.07825 bw_util_3=0.1588 blp=4.260908 blp_1= 1.682823 blp_2= 1.950163 blp_3= 1.780257
 n_activity=393651 dram_eff=0.3698 dram_eff_1=0.1116 dram_eff_2=0.08526 dram_eff_3=0.173
bk0: 3428a 327829i bk1: 3464a 325630i bk2: 3426a 325664i bk3: 3460a 325261i bk4: 3394a 328196i bk5: 3390a 329171i bk6: 3410a 326411i bk7: 3396a 327430i bk8: 3372a 331247i bk9: 3360a 334323i bk10: 3372a 333825i bk11: 3372a 331428i bk12: 3360a 331199i bk13: 3350a 329646i bk14: 3376a 324247i bk15: 3384a 322336i 
bw_dist = 0.102	0.078	0.159	0.578	0.082
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.80769
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=428933 n_nop=297340 n_act=15460 n_pre=15444 n_req=40164 n_req_1=10980 n_req_2=9327 n_req_3=19857 n_rd=54338 n_write=46351 bw_util=0.3396 bw_util_1=0.1024 bw_util_2=0.0783 bw_util_3=0.1589 blp=4.261774 blp_1= 1.669521 blp_2= 1.941201 blp_3= 1.778723
 n_activity=395227 dram_eff=0.3686 dram_eff_1=0.1111 dram_eff_2=0.08497 dram_eff_3=0.1725
bk0: 3438a 327801i bk1: 3464a 325793i bk2: 3430a 326815i bk3: 3458a 326118i bk4: 3396a 327054i bk5: 3392a 326366i bk6: 3398a 327725i bk7: 3414a 323649i bk8: 3370a 333889i bk9: 3370a 332227i bk10: 3362a 333113i bk11: 3368a 330062i bk12: 3356a 332050i bk13: 3360a 332967i bk14: 3382a 324346i bk15: 3380a 322676i 
bw_dist = 0.102	0.078	0.159	0.582	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.86096
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=428933 n_nop=297398 n_act=15409 n_pre=15393 n_req=40017 n_req_1=10988 n_req_2=9286 n_req_3=19743 n_rd=54328 n_write=46405 bw_util=0.3395 bw_util_1=0.1025 bw_util_2=0.07807 bw_util_3=0.1589 blp=4.253077 blp_1= 1.689803 blp_2= 1.918229 blp_3= 1.798959
 n_activity=395432 dram_eff=0.3682 dram_eff_1=0.1111 dram_eff_2=0.08468 dram_eff_3=0.1724
bk0: 3438a 330119i bk1: 3462a 324148i bk2: 3420a 327767i bk3: 3458a 322293i bk4: 3400a 328032i bk5: 3394a 328911i bk6: 3402a 326754i bk7: 3406a 324148i bk8: 3374a 333294i bk9: 3362a 329704i bk10: 3368a 332990i bk11: 3366a 330806i bk12: 3356a 332830i bk13: 3356a 331152i bk14: 3382a 324326i bk15: 3384a 321705i 
bw_dist = 0.102	0.078	0.159	0.582	0.078
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.88963
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=428933 n_nop=297260 n_act=15473 n_pre=15457 n_req=40169 n_req_1=11002 n_req_2=9313 n_req_3=19854 n_rd=54366 n_write=46377 bw_util=0.3397 bw_util_1=0.1026 bw_util_2=0.07818 bw_util_3=0.1589 blp=4.274626 blp_1= 1.680331 blp_2= 1.952504 blp_3= 1.766086
 n_activity=394840 dram_eff=0.3691 dram_eff_1=0.1115 dram_eff_2=0.08494 dram_eff_3=0.1727
bk0: 3444a 330334i bk1: 3434a 324354i bk2: 3444a 326534i bk3: 3470a 323324i bk4: 3386a 330071i bk5: 3410a 326280i bk6: 3412a 326873i bk7: 3400a 324927i bk8: 3368a 332801i bk9: 3368a 331188i bk10: 3366a 331399i bk11: 3370a 331599i bk12: 3370a 333421i bk13: 3358a 328838i bk14: 3384a 323414i bk15: 3382a 320775i 
bw_dist = 0.103	0.078	0.159	0.581	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.01435
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=428933 n_nop=297389 n_act=15412 n_pre=15399 n_req=40103 n_req_1=11012 n_req_2=9335 n_req_3=19756 n_rd=54350 n_write=46383 bw_util=0.3401 bw_util_1=0.1027 bw_util_2=0.07831 bw_util_3=0.1591 blp=4.246402 blp_1= 1.680123 blp_2= 1.971935 blp_3= 1.779093
 n_activity=394908 dram_eff=0.3694 dram_eff_1=0.1115 dram_eff_2=0.08505 dram_eff_3=0.1728
bk0: 3448a 329347i bk1: 3436a 327012i bk2: 3460a 326778i bk3: 3454a 324566i bk4: 3394a 329799i bk5: 3400a 328338i bk6: 3408a 328555i bk7: 3394a 325873i bk8: 3358a 333101i bk9: 3364a 330974i bk10: 3366a 331313i bk11: 3376a 331045i bk12: 3360a 332454i bk13: 3362a 330759i bk14: 3384a 322150i bk15: 3386a 321966i 
bw_dist = 0.103	0.078	0.159	0.581	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.74186

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40255, Miss = 13582, Miss_rate = 0.337, Pending_hits = 6331, Reservation_fails = 1027
L2_cache_bank[1]: Access = 41042, Miss = 13588, Miss_rate = 0.331, Pending_hits = 6831, Reservation_fails = 2713
L2_cache_bank[2]: Access = 42302, Miss = 13572, Miss_rate = 0.321, Pending_hits = 6701, Reservation_fails = 1527
L2_cache_bank[3]: Access = 40605, Miss = 13588, Miss_rate = 0.335, Pending_hits = 6579, Reservation_fails = 2460
L2_cache_bank[4]: Access = 42847, Miss = 13570, Miss_rate = 0.317, Pending_hits = 6726, Reservation_fails = 1883
L2_cache_bank[5]: Access = 39524, Miss = 13603, Miss_rate = 0.344, Pending_hits = 6383, Reservation_fails = 3057
L2_cache_bank[6]: Access = 42455, Miss = 13571, Miss_rate = 0.320, Pending_hits = 6561, Reservation_fails = 2687
L2_cache_bank[7]: Access = 41613, Miss = 13596, Miss_rate = 0.327, Pending_hits = 6856, Reservation_fails = 3070
L2_cache_bank[8]: Access = 40587, Miss = 13589, Miss_rate = 0.335, Pending_hits = 6439, Reservation_fails = 4529
L2_cache_bank[9]: Access = 42417, Miss = 13601, Miss_rate = 0.321, Pending_hits = 6778, Reservation_fails = 3713
L2_cache_bank[10]: Access = 42647, Miss = 13593, Miss_rate = 0.319, Pending_hits = 6877, Reservation_fails = 4502
L2_cache_bank[11]: Access = 42406, Miss = 13588, Miss_rate = 0.320, Pending_hits = 6617, Reservation_fails = 3556
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40255, Miss = 13582 (0.337), PendingHit = 6331 (0.157)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41042, Miss = 13588 (0.331), PendingHit = 6831 (0.166)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42302, Miss = 13572 (0.321), PendingHit = 6701 (0.158)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40605, Miss = 13588 (0.335), PendingHit = 6579 (0.162)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42847, Miss = 13570 (0.317), PendingHit = 6726 (0.157)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 39524, Miss = 13603 (0.344), PendingHit = 6383 (0.161)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42455, Miss = 13571 (0.32), PendingHit = 6561 (0.155)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41613, Miss = 13596 (0.327), PendingHit = 6856 (0.165)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40587, Miss = 13589 (0.335), PendingHit = 6439 (0.159)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42417, Miss = 13601 (0.321), PendingHit = 6778 (0.16)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42647, Miss = 13593 (0.319), PendingHit = 6877 (0.161)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42406, Miss = 13588 (0.32), PendingHit = 6617 (0.156)
L2 Cache Total Miss Rate = 0.327
Stream 1: L2 Cache Miss Rate = 0.485
Stream 2: L2 Cache Miss Rate = 0.282
Stream 3: L2 Cache Miss Rate = 0.343
Stream 1: Accesses  = 160376
Stream 1: Misses  = 77734
Stream 2: Accesses  = 131767
Stream 2: Misses  = 37176
Stream 3: Accesses  = 366933
Stream 3: Misses  = 125865
Stream 1+2: Accesses  = 292143
Stream 1+2: Misses  = 114910
Stream 1+2+3: Accesses  = 659076
Stream 1+2+3: Misses  = 240775
Total Accesses  = 498700
MPKI-CORES
CORE_L2MPKI_0	1.088
CORE_L2MPKI_1	1.086
CORE_L2MPKI_2	1.086
CORE_L2MPKI_3	1.085
CORE_L2MPKI_4	1.088
CORE_L2MPKI_5	1.087
CORE_L2MPKI_6	1.088
CORE_L2MPKI_7	1.086
CORE_L2MPKI_8	1.085
CORE_L2MPKI_9	1.086
CORE_L2MPKI_10	0.098
CORE_L2MPKI_11	0.101
CORE_L2MPKI_12	0.099
CORE_L2MPKI_13	0.098
CORE_L2MPKI_14	0.096
CORE_L2MPKI_15	0.102
CORE_L2MPKI_16	0.096
CORE_L2MPKI_17	0.098
CORE_L2MPKI_18	0.098
CORE_L2MPKI_19	0.098
CORE_L2MPKI_20	0.100
CORE_L2MPKI_21	0.100
CORE_L2MPKI_22	0.098
CORE_L2MPKI_23	0.100
CORE_L2MPKI_24	0.098
CORE_L2MPKI_25	0.099
CORE_L2MPKI_26	0.097
CORE_L2MPKI_27	0.098
CORE_L2MPKI_28	0.097
CORE_L2MPKI_29	0.098
CORE_L2MPKI_30	0.232
CORE_L2MPKI_31	0.263
CORE_L2MPKI_32	0.251
CORE_L2MPKI_33	0.264
CORE_L2MPKI_34	0.260
CORE_L2MPKI_35	0.266
CORE_L2MPKI_36	0.271
CORE_L2MPKI_37	0.265
CORE_L2MPKI_38	0.240
CORE_L2MPKI_39	0.255
CORE_L2MPKI_40	0.234
CORE_L2MPKI_41	0.256
CORE_L2MPKI_42	0.225
CORE_L2MPKI_43	0.284
CORE_L2MPKI_44	0.250
CORE_L2MPKI_45	0.245
CORE_L2MPKI_46	0.256
CORE_L2MPKI_47	0.240
CORE_L2MPKI_48	0.239
CORE_L2MPKI_49	0.247
CORE_L2MPKI_50	0.264
CORE_L2MPKI_51	0.271
CORE_L2MPKI_52	0.250
CORE_L2MPKI_53	0.250
CORE_L2MPKI_54	0.241
CORE_L2MPKI_55	0.255
CORE_L2MPKI_56	0.240
CORE_L2MPKI_57	0.229
CORE_L2MPKI_58	0.278
CORE_L2MPKI_59	0.245
Avg_MPKI_Stream1= 0.593
Avg_MPKI_Stream2= 0.178
Avg_MPKI_Stream3= 0.250
MISSES-CORES
CORE_MISSES_0	6678
CORE_MISSES_1	6552
CORE_MISSES_2	6441
CORE_MISSES_3	6595
CORE_MISSES_4	6678
CORE_MISSES_5	6587
CORE_MISSES_6	6564
CORE_MISSES_7	6662
CORE_MISSES_8	6482
CORE_MISSES_9	6567
CORE_MISSES_10	1191
CORE_MISSES_11	1223
CORE_MISSES_12	1200
CORE_MISSES_13	1183
CORE_MISSES_14	1164
CORE_MISSES_15	1226
CORE_MISSES_16	1168
CORE_MISSES_17	1190
CORE_MISSES_18	1193
CORE_MISSES_19	1190
CORE_MISSES_20	1244
CORE_MISSES_21	1227
CORE_MISSES_22	1199
CORE_MISSES_23	1235
CORE_MISSES_24	1211
CORE_MISSES_25	1215
CORE_MISSES_26	1192
CORE_MISSES_27	1216
CORE_MISSES_28	1195
CORE_MISSES_29	1203
CORE_MISSES_30	2264
CORE_MISSES_31	2572
CORE_MISSES_32	2452
CORE_MISSES_33	2570
CORE_MISSES_34	2558
CORE_MISSES_35	2591
CORE_MISSES_36	2652
CORE_MISSES_37	2560
CORE_MISSES_38	2314
CORE_MISSES_39	2506
CORE_MISSES_40	2263
CORE_MISSES_41	2469
CORE_MISSES_42	2149
CORE_MISSES_43	2778
CORE_MISSES_44	2397
CORE_MISSES_45	2369
CORE_MISSES_46	2476
CORE_MISSES_47	2319
CORE_MISSES_48	2292
CORE_MISSES_49	2396
CORE_MISSES_50	2541
CORE_MISSES_51	2628
CORE_MISSES_52	2369
CORE_MISSES_53	2403
CORE_MISSES_54	2308
CORE_MISSES_55	2430
CORE_MISSES_56	2308
CORE_MISSES_57	2219
CORE_MISSES_58	2665
CORE_MISSES_59	2352
L2_MISSES = 163041
L2_total_cache_accesses = 498700
L2_total_cache_misses = 163041
L2_total_cache_miss_rate = 0.3269
L2_total_cache_pending_hits = 79679
L2_total_cache_reservation_fails = 34724
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 137198
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5432
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3410
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 302
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 100959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2031
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 640
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 301
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23752
L2_cache_data_port_util = 0.303
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1778966
icnt_total_pkts_simt_to_mem=1032787
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     185.2326
gpu_ipc_2 =     744.3665
gpu_ipc_3 =     884.3188
gpu_tot_sim_cycle_stream_1 = 367779
gpu_tot_sim_cycle_stream_2 = 367779
gpu_tot_sim_cycle_stream_3 = 367773
gpu_sim_insn_1 = 68124672
gpu_sim_insn_2 = 273762352
gpu_sim_insn_3 = 325228573
gpu_sim_cycle = 367780
gpu_sim_insn = 667115597
gpu_ipc =    1813.8984
gpu_tot_sim_cycle = 367780
gpu_tot_sim_insn = 667115597
gpu_tot_ipc =    1813.8984
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 345804
gpu_stall_icnt2sh    = 1095869
gpu_total_sim_rate=455991

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12072822
	L1I_total_cache_misses = 66153
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 110331
L1D_cache:
	L1D_cache_core[0]: Access = 14816, Miss = 11845, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 28155
	L1D_cache_core[1]: Access = 14656, Miss = 11679, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28705
	L1D_cache_core[2]: Access = 14464, Miss = 11490, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 32126
	L1D_cache_core[3]: Access = 14880, Miss = 11861, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 29420
	L1D_cache_core[4]: Access = 15008, Miss = 12085, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 25491
	L1D_cache_core[5]: Access = 14752, Miss = 11842, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 29594
	L1D_cache_core[6]: Access = 14784, Miss = 11764, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 27780
	L1D_cache_core[7]: Access = 14816, Miss = 11800, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 29826
	L1D_cache_core[8]: Access = 14560, Miss = 11585, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 29672
	L1D_cache_core[9]: Access = 14720, Miss = 11737, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28051
	L1D_cache_core[10]: Access = 2226, Miss = 2170, Miss_rate = 0.975, Pending_hits = 40, Reservation_fails = 7428
	L1D_cache_core[11]: Access = 2236, Miss = 2191, Miss_rate = 0.980, Pending_hits = 23, Reservation_fails = 8191
	L1D_cache_core[12]: Access = 2314, Miss = 2255, Miss_rate = 0.975, Pending_hits = 41, Reservation_fails = 7523
	L1D_cache_core[13]: Access = 2292, Miss = 2242, Miss_rate = 0.978, Pending_hits = 35, Reservation_fails = 9236
	L1D_cache_core[14]: Access = 2252, Miss = 2200, Miss_rate = 0.977, Pending_hits = 36, Reservation_fails = 7966
	L1D_cache_core[15]: Access = 2268, Miss = 2194, Miss_rate = 0.967, Pending_hits = 40, Reservation_fails = 7699
	L1D_cache_core[16]: Access = 2302, Miss = 2232, Miss_rate = 0.970, Pending_hits = 40, Reservation_fails = 6967
	L1D_cache_core[17]: Access = 2312, Miss = 2240, Miss_rate = 0.969, Pending_hits = 37, Reservation_fails = 5723
	L1D_cache_core[18]: Access = 2298, Miss = 2236, Miss_rate = 0.973, Pending_hits = 37, Reservation_fails = 8565
	L1D_cache_core[19]: Access = 2284, Miss = 2228, Miss_rate = 0.975, Pending_hits = 42, Reservation_fails = 6960
	L1D_cache_core[20]: Access = 2296, Miss = 2215, Miss_rate = 0.965, Pending_hits = 51, Reservation_fails = 4692
	L1D_cache_core[21]: Access = 2328, Miss = 2255, Miss_rate = 0.969, Pending_hits = 42, Reservation_fails = 3764
	L1D_cache_core[22]: Access = 2320, Miss = 2248, Miss_rate = 0.969, Pending_hits = 42, Reservation_fails = 6234
	L1D_cache_core[23]: Access = 2328, Miss = 2281, Miss_rate = 0.980, Pending_hits = 31, Reservation_fails = 2500
	L1D_cache_core[24]: Access = 2304, Miss = 2244, Miss_rate = 0.974, Pending_hits = 33, Reservation_fails = 5558
	L1D_cache_core[25]: Access = 2288, Miss = 2230, Miss_rate = 0.975, Pending_hits = 40, Reservation_fails = 6482
	L1D_cache_core[26]: Access = 2344, Miss = 2295, Miss_rate = 0.979, Pending_hits = 28, Reservation_fails = 6568
	L1D_cache_core[27]: Access = 2304, Miss = 2241, Miss_rate = 0.973, Pending_hits = 38, Reservation_fails = 6186
	L1D_cache_core[28]: Access = 2328, Miss = 2271, Miss_rate = 0.976, Pending_hits = 33, Reservation_fails = 7872
	L1D_cache_core[29]: Access = 2290, Miss = 2195, Miss_rate = 0.959, Pending_hits = 61, Reservation_fails = 5974
	L1D_cache_core[30]: Access = 11598, Miss = 11540, Miss_rate = 0.995, Pending_hits = 23, Reservation_fails = 105339
	L1D_cache_core[31]: Access = 11912, Miss = 11898, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 100252
	L1D_cache_core[32]: Access = 12054, Miss = 12034, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 102154
	L1D_cache_core[33]: Access = 11536, Miss = 11521, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 105403
	L1D_cache_core[34]: Access = 11753, Miss = 11739, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 99308
	L1D_cache_core[35]: Access = 11686, Miss = 11670, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 105808
	L1D_cache_core[36]: Access = 11690, Miss = 11673, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 102410
	L1D_cache_core[37]: Access = 12389, Miss = 12376, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 103331
	L1D_cache_core[38]: Access = 12205, Miss = 12189, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 103766
	L1D_cache_core[39]: Access = 11940, Miss = 11932, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 102147
	L1D_cache_core[40]: Access = 11973, Miss = 11965, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 100246
	L1D_cache_core[41]: Access = 11874, Miss = 11853, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 100695
	L1D_cache_core[42]: Access = 11548, Miss = 11530, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 104556
	L1D_cache_core[43]: Access = 11640, Miss = 11622, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 103093
	L1D_cache_core[44]: Access = 12056, Miss = 12041, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 103917
	L1D_cache_core[45]: Access = 11504, Miss = 11488, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 103569
	L1D_cache_core[46]: Access = 11644, Miss = 11634, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 102489
	L1D_cache_core[47]: Access = 12008, Miss = 11985, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 106087
	L1D_cache_core[48]: Access = 12066, Miss = 12039, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 105007
	L1D_cache_core[49]: Access = 11562, Miss = 11547, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 96708
	L1D_cache_core[50]: Access = 11669, Miss = 11642, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 105037
	L1D_cache_core[51]: Access = 11402, Miss = 11385, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 100739
	L1D_cache_core[52]: Access = 12100, Miss = 12087, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 109366
	L1D_cache_core[53]: Access = 11486, Miss = 11470, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 104354
	L1D_cache_core[54]: Access = 11541, Miss = 11519, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 105348
	L1D_cache_core[55]: Access = 11996, Miss = 11986, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 108700
	L1D_cache_core[56]: Access = 11632, Miss = 11607, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 102291
	L1D_cache_core[57]: Access = 11716, Miss = 11704, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 100825
	L1D_cache_core[58]: Access = 11865, Miss = 11830, Miss_rate = 0.997, Pending_hits = 27, Reservation_fails = 106492
	L1D_cache_core[59]: Access = 11569, Miss = 11526, Miss_rate = 0.996, Pending_hits = 21, Reservation_fails = 105729
	L1D_total_cache_accesses = 546984
	L1D_total_cache_misses = 515383
	L1D_total_cache_miss_rate = 0.9422
	L1D_total_cache_pending_hits = 931
	L1D_total_cache_reservation_fails = 3526074
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 944580
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3977
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071380
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 339245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3067964
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 942908
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071380
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 176138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 458110
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12006669
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 66153
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 110331
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
13860, 13860, 13860, 13860, 13629, 13629, 13629, 13629, 13629, 13629, 12705, 12705, 12936, 12936, 12705, 12705, 
gpgpu_n_tot_thrd_icount = 756518752
gpgpu_n_tot_w_icount = 23641211
gpgpu_n_stall_shd_mem = 7432208
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 339245
gpgpu_n_mem_write_global = 205897
gpgpu_n_mem_texture = 3977
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 5241248
gpgpu_n_store_insn = 3694476
gpgpu_n_shmem_insn = 42027990
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 2064384
gpgpu_n_param_mem_insn = 27186304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14248
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3781848
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8488987	W0_Idle:1543597	W0_Scoreboard:10459266	W1:0	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:19789	W10:0	W11:0	W12:0	W13:20425	W14:824429	W15:0	W16:124928	W17:0	W18:74705	W19:0	W20:23247	W21:0	W22:0	W23:0	W24:1920684	W25:0	W26:62376	W27:0	W28:4949518	W29:2280960	W30:200738	W31:0	W32:13101935
Warp Occupancy Distribution:
Stall:1441925	W0_Idle:928817	W0_Scoreboard:5671190	W1:0	W2:4710	W3:14130	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41605	W17:0	W18:7049	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1059750	W29:1130400	W30:0	W31:0	W32:4411624
Warp Occupancy Distribution:
Stall:2956422	W0_Idle:291944	W0_Scoreboard:2695820	W1:0	W2:4794	W3:14382	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6972	W10:0	W11:0	W12:0	W13:7016	W14:275271	W15:0	W16:57075	W17:0	W18:28247	W19:0	W20:8106	W21:0	W22:0	W23:0	W24:645998	W25:0	W26:21775	W27:0	W28:2021136	W29:1150560	W30:67336	W31:0	W32:4458346
warp_utilization0: 0.535686
warp_utilization1: 0.453346
warp_utilization2: 0.595941
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2713960 {8:339245,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21319080 {40:41183,72:42646,136:122068,}
traffic_breakdown_coretomem[INST_ACC_R] = 133152 {8:16644,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31816 {8:3977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46113928 {136:339073,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1645592 {8:205699,}
traffic_breakdown_memtocore[INST_ACC_R] = 2263584 {136:16644,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 540872 {136:3977,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 1899 
averagemflatency = 309 
averagemflatency_1 = 329 
averagemflatency_2= 313 
averagemflatency_3 = 293 
averagemrqlatency_1 = 33 
averagemrqlatency_2 = 54 
averagemrqlatency_3 = 53 
max_icnt2mem_latency = 1449 
max_icnt2sh_latency = 367779 
mrq_lat_table:137974 	8341 	10974 	19610 	43463 	54471 	53156 	35884 	8852 	829 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	817 	1120 	704 	233660 	257854 	51496 	3168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	266212 	105166 	71603 	68158 	34561 	15390 	4580 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	74677 	244306 	24005 	132 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	77031 	63929 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	2 	216 	463 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        72        66        49       110        54        66        89        73        94        99        87       103       103        57        75 
dram[1]:        70        72        64        55        50        50        88        81        66        62        86        89        88       109        97        49 
dram[2]:        67        65        58        62        53        69        60        74        77        87        95        92        95       101        56        79 
dram[3]:        46        79        51        54        45        74        64        73        84        74        93        84       102        82        45        77 
dram[4]:        66        45        41        48        57        60        85        74        73        92        98        88       101        97        55        74 
dram[5]:        81        45        59        54        52        46        93        65        86        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      7307      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7867      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      8183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      7034     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  3.408584  3.549020  3.485437  3.589559  3.601098  3.555858  3.630597  3.685255  3.434938  3.414828  3.702729  3.466667  3.768305  3.789000  3.502226  3.515639 
dram[1]:  3.422743  3.614964  3.413527  3.551569  3.692669  3.560037  3.626506  3.848756  3.213810  3.461883  3.572907  3.631831  3.763834  3.767000  3.529148  3.544395 
dram[2]:  3.451082  3.450130  3.455895  3.541815  3.504915  3.610603  3.547945  3.610185  3.461126  3.399471  3.658349  3.552533  3.651923  3.688976  3.389320  3.515611 
dram[3]:  3.532619  3.309227  3.503572  3.362944  3.448367  3.609779  3.558824  3.714286  3.494107  3.276416  3.658631  3.700097  3.633462  3.745079  3.473128  3.523214 
dram[4]:  3.574775  3.284176  3.551569  3.379661  3.632841  3.404494  3.695652  3.459147  3.432384  3.375546  3.609687  3.601518  3.752495  3.712329  3.547982  3.506667 
dram[5]:  3.527063  3.488928  3.405128  3.338983  3.531953  3.521583  3.797862  3.552898  3.425532  3.427812  3.523721  3.593012  3.886271  3.656311  3.451613  3.462281 
average row locality = 373564/105509 = 3.540589
average row locality_1 = 201769/73943 = 2.728710
average row locality_2 = 82664/14990 = 5.514610
average row locality_3 = 89131/16576 = 5.377111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1981      1997      1967      1970      1938      1934      1932      1925      1946      1941      1953      1957      1943      1944      1949      1952 
dram[1]:      1980      1999      1963      1978      1933      1933      1934      1925      1944      1943      1956      1956      1942      1933      1949      1950 
dram[2]:      1985      2000      1965      1978      1934      1934      1926      1932      1943      1948      1953      1954      1944      1938      1952      1948 
dram[3]:      1985      1998      1959      1981      1936      1935      1928      1930      1945      1945      1956      1953      1936      1936      1951      1952 
dram[4]:      1988      1984      1973      1985      1932      1942      1935      1925      1945      1948      1955      1954      1945      1941      1952      1951 
dram[5]:      1990      1983      1978      1977      1935      1936      1938      1923      1941      1946      1955      1956      1941      1939      1952      1953 
total reads: 187405
bank skew: 2000/1923 = 1.04
chip skew: 31255/31218 = 1.00
number of total write accesses:
dram[0]:      1990      1985      1982      2018      1998      1981      1962      1974      1908      1928      1846      1839      1814      1849      1984      1982 
dram[1]:      1963      1963      2024      1982      1996      1951      1992      1943      1919      1917      1842      1832      1867      1835      1986      2002 
dram[2]:      2001      1978      1992      2003      1988      2016      1959      1967      1930      1907      1859      1833      1854      1810      1983      1993 
dram[3]:      1968      1983      1965      1994      1971      1978      1944      1982      1909      1931      1838      1847      1821      1869      1991      1994 
dram[4]:      1980      1980      1987      2003      2006      1997      1979      1970      1913      1917      1846      1842      1815      1853      2004      1994 
dram[5]:      1985      1956      2006      1963      1989      1980      1984      1939      1923      1924      1833      1849      1854      1827      2007      1994 
total reads: 186211
bank skew: 2024/1810 = 1.12
chip skew: 31086/30985 = 1.00
average mf latency per bank:
dram[0]:        455       466       422       447       443       453       425       446       442       460       451       464       434       460       435       455
dram[1]:        480       454       444       435       471       440       453       437       463       449       478       457       458       446       481       453
dram[2]:        467       437       448       416       465       437       451       416       464       441       476       448       460       426       466       434
dram[3]:        468       470       442       451       452       462       446       447       458       470       469       476       461       448       461       472
dram[4]:        458       467       434       450       450       455       424       449       456       473       460       475       440       456       462       462
dram[5]:        491       466       456       443       471       451       455       450       469       469       487       462       457       460       487       457
maximum mf latency per bank:
dram[0]:       1663      1546      1315      1709      1849      1520      1891      1766      1515      1443      1751      1371      1330      1399      1571      1498
dram[1]:       1880      1558      1393      1584      1761      1226      1737      1779      1258      1668      1444      1545      1375      1514      1766      1449
dram[2]:       1719      1652      1492      1634      1801      1474      1451      1523      1707      1361      1550      1605      1556      1381      1562      1780
dram[3]:       1394      1899      1658      1631      1652      1331      1707      1642      1321      1420      1513      1606      1617      1369      1591      1772
dram[4]:       1428      1692      1524      1776      1521      1397      1605      1550      1639      1595      1373      1645      1351      1602      1803      1622
dram[5]:       1381      1694      1778      1345      1440      1549      1804      1499      1476      1676      1489      1592      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485469 n_nop=334559 n_act=17471 n_pre=17455 n_req=46306 n_req_1=12362 n_req_2=10979 n_req_3=22965 n_rd=62450 n_write=53534 bw_util=0.3463 bw_util_1=0.1019 bw_util_2=0.08139 bw_util_3=0.1631 blp=4.354794 blp_1= 1.709777 blp_2= 1.974014 blp_3= 1.800443
 n_activity=449543 dram_eff=0.374 dram_eff_1=0.11 dram_eff_2=0.08789 dram_eff_3=0.1761
bk0: 3962a 370238i bk1: 3994a 367108i bk2: 3934a 366696i bk3: 3940a 365630i bk4: 3876a 366832i bk5: 3868a 365456i bk6: 3862a 366995i bk7: 3850a 363558i bk8: 3892a 373590i bk9: 3882a 369083i bk10: 3906a 371993i bk11: 3914a 368197i bk12: 3886a 374720i bk13: 3882a 370158i bk14: 3898a 361944i bk15: 3904a 362219i 
bw_dist = 0.102	0.081	0.163	0.580	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.44762
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485469 n_nop=334567 n_act=17435 n_pre=17419 n_req=46223 n_req_1=12345 n_req_2=10973 n_req_3=22905 n_rd=62428 n_write=53620 bw_util=0.3462 bw_util_1=0.1017 bw_util_2=0.08136 bw_util_3=0.1631 blp=4.367697 blp_1= 1.681944 blp_2= 1.927397 blp_3= 1.820827
 n_activity=448099 dram_eff=0.3751 dram_eff_1=0.1102 dram_eff_2=0.08815 dram_eff_3=0.1767
bk0: 3960a 369242i bk1: 3998a 366078i bk2: 3926a 365686i bk3: 3956a 364701i bk4: 3866a 368011i bk5: 3866a 368478i bk6: 3862a 365577i bk7: 3850a 367514i bk8: 3888a 369127i bk9: 3886a 372313i bk10: 3912a 372381i bk11: 3912a 370842i bk12: 3884a 369737i bk13: 3864a 369026i bk14: 3898a 363577i bk15: 3900a 361317i 
bw_dist = 0.102	0.081	0.163	0.577	0.077
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.19644
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485469 n_nop=334111 n_act=17663 n_pre=17648 n_req=46354 n_req_1=12350 n_req_2=10982 n_req_3=23022 n_rd=62468 n_write=53579 bw_util=0.3466 bw_util_1=0.1018 bw_util_2=0.08143 bw_util_3=0.1635 blp=4.355686 blp_1= 1.680069 blp_2= 1.915098 blp_3= 1.816965
 n_activity=449644 dram_eff=0.3743 dram_eff_1=0.1099 dram_eff_2=0.08792 dram_eff_3=0.1765
bk0: 3970a 369033i bk1: 4000a 367213i bk2: 3930a 367489i bk3: 3956a 366427i bk4: 3868a 367326i bk5: 3868a 365056i bk6: 3852a 366689i bk7: 3864a 363152i bk8: 3886a 372547i bk9: 3896a 370735i bk10: 3906a 371862i bk11: 3908a 370234i bk12: 3888a 370283i bk13: 3876a 372284i bk14: 3904a 365219i bk15: 3896a 362176i 
bw_dist = 0.102	0.081	0.163	0.580	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.24083
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485469 n_nop=334156 n_act=17634 n_pre=17618 n_req=46180 n_req_1=12356 n_req_2=10939 n_req_3=22885 n_rd=62446 n_write=53615 bw_util=0.3461 bw_util_1=0.1018 bw_util_2=0.08124 bw_util_3=0.163 blp=4.338081 blp_1= 1.688643 blp_2= 1.893891 blp_3= 1.831206
 n_activity=450183 dram_eff=0.3732 dram_eff_1=0.1098 dram_eff_2=0.08761 dram_eff_3=0.1758
bk0: 3970a 371503i bk1: 3996a 364782i bk2: 3918a 367352i bk3: 3962a 361805i bk4: 3872a 368236i bk5: 3870a 368243i bk6: 3856a 366645i bk7: 3854a 364438i bk8: 3890a 372974i bk9: 3890a 369188i bk10: 3912a 372407i bk11: 3906a 370906i bk12: 3872a 372227i bk13: 3872a 370985i bk14: 3902a 364034i bk15: 3904a 361581i 
bw_dist = 0.102	0.081	0.163	0.581	0.073
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.23952
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485469 n_nop=334004 n_act=17677 n_pre=17661 n_req=46372 n_req_1=12373 n_req_2=10968 n_req_3=23031 n_rd=62506 n_write=53621 bw_util=0.3469 bw_util_1=0.1019 bw_util_2=0.0814 bw_util_3=0.1635 blp=4.370656 blp_1= 1.685714 blp_2= 1.927280 blp_3= 1.806789
 n_activity=449381 dram_eff=0.3747 dram_eff_1=0.1101 dram_eff_2=0.08794 dram_eff_3=0.1766
bk0: 3976a 371863i bk1: 3968a 365006i bk2: 3946a 366807i bk3: 3970a 364338i bk4: 3864a 369681i bk5: 3884a 365876i bk6: 3866a 365831i bk7: 3850a 363455i bk8: 3890a 372395i bk9: 3896a 369236i bk10: 3910a 371754i bk11: 3908a 370727i bk12: 3890a 373043i bk13: 3882a 367241i bk14: 3904a 362208i bk15: 3902a 360623i 
bw_dist = 0.102	0.081	0.164	0.579	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.38787
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485469 n_nop=334125 n_act=17629 n_pre=17613 n_req=46291 n_req_1=12382 n_req_2=10988 n_req_3=22921 n_rd=62476 n_write=53626 bw_util=0.3468 bw_util_1=0.102 bw_util_2=0.08145 bw_util_3=0.1633 blp=4.343652 blp_1= 1.682477 blp_2= 1.944359 blp_3= 1.816786
 n_activity=449650 dram_eff=0.3744 dram_eff_1=0.1101 dram_eff_2=0.08794 dram_eff_3=0.1763
bk0: 3980a 370294i bk1: 3966a 367531i bk2: 3956a 366581i bk3: 3954a 364394i bk4: 3870a 369174i bk5: 3872a 368605i bk6: 3870a 367696i bk7: 3846a 365987i bk8: 3882a 372157i bk9: 3892a 369329i bk10: 3910a 370259i bk11: 3912a 371434i bk12: 3878a 372126i bk13: 3878a 368973i bk14: 3904a 361690i bk15: 3906a 361159i 
bw_dist = 0.102	0.081	0.163	0.579	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.13725

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45538, Miss = 15611, Miss_rate = 0.343, Pending_hits = 7218, Reservation_fails = 1044
L2_cache_bank[1]: Access = 46546, Miss = 15625, Miss_rate = 0.336, Pending_hits = 7711, Reservation_fails = 3187
L2_cache_bank[2]: Access = 48113, Miss = 15603, Miss_rate = 0.324, Pending_hits = 7674, Reservation_fails = 1557
L2_cache_bank[3]: Access = 46107, Miss = 15620, Miss_rate = 0.339, Pending_hits = 7453, Reservation_fails = 2732
L2_cache_bank[4]: Access = 48472, Miss = 15604, Miss_rate = 0.322, Pending_hits = 7596, Reservation_fails = 1902
L2_cache_bank[5]: Access = 44764, Miss = 15636, Miss_rate = 0.349, Pending_hits = 7323, Reservation_fails = 3350
L2_cache_bank[6]: Access = 48078, Miss = 15598, Miss_rate = 0.324, Pending_hits = 7386, Reservation_fails = 2707
L2_cache_bank[7]: Access = 47413, Miss = 15636, Miss_rate = 0.330, Pending_hits = 7838, Reservation_fails = 3315
L2_cache_bank[8]: Access = 45941, Miss = 15625, Miss_rate = 0.340, Pending_hits = 7360, Reservation_fails = 4698
L2_cache_bank[9]: Access = 48034, Miss = 15633, Miss_rate = 0.325, Pending_hits = 7657, Reservation_fails = 3978
L2_cache_bank[10]: Access = 48548, Miss = 15635, Miss_rate = 0.322, Pending_hits = 7844, Reservation_fails = 4789
L2_cache_bank[11]: Access = 48061, Miss = 15615, Miss_rate = 0.325, Pending_hits = 7462, Reservation_fails = 3835
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45538, Miss = 15611 (0.343), PendingHit = 7218 (0.159)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46546, Miss = 15625 (0.336), PendingHit = 7711 (0.166)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 48113, Miss = 15603 (0.324), PendingHit = 7674 (0.159)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46107, Miss = 15620 (0.339), PendingHit = 7453 (0.162)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 48472, Miss = 15604 (0.322), PendingHit = 7596 (0.157)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44764, Miss = 15636 (0.349), PendingHit = 7323 (0.164)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 48078, Miss = 15598 (0.324), PendingHit = 7386 (0.154)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47413, Miss = 15636 (0.33), PendingHit = 7838 (0.165)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45941, Miss = 15625 (0.34), PendingHit = 7360 (0.16)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 48034, Miss = 15633 (0.325), PendingHit = 7657 (0.159)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 48548, Miss = 15635 (0.322), PendingHit = 7844 (0.162)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 48061, Miss = 15615 (0.325), PendingHit = 7462 (0.155)
L2 Cache Total Miss Rate = 0.331
Stream 1: L2 Cache Miss Rate = 0.487
Stream 2: L2 Cache Miss Rate = 0.288
Stream 3: L2 Cache Miss Rate = 0.347
Stream 1: Accesses  = 180602
Stream 1: Misses  = 87954
Stream 2: Accesses  = 150056
Stream 2: Misses  = 43245
Stream 3: Accesses  = 415559
Stream 3: Misses  = 144196
Stream 1+2: Accesses  = 330658
Stream 1+2: Misses  = 131199
Stream 1+2+3: Accesses  = 746217
Stream 1+2+3: Misses  = 275395
Total Accesses  = 565615
MPKI-CORES
CORE_L2MPKI_0	1.088
CORE_L2MPKI_1	1.086
CORE_L2MPKI_2	1.087
CORE_L2MPKI_3	1.085
CORE_L2MPKI_4	1.088
CORE_L2MPKI_5	1.087
CORE_L2MPKI_6	1.088
CORE_L2MPKI_7	1.086
CORE_L2MPKI_8	1.085
CORE_L2MPKI_9	1.086
CORE_L2MPKI_10	0.103
CORE_L2MPKI_11	0.105
CORE_L2MPKI_12	0.103
CORE_L2MPKI_13	0.103
CORE_L2MPKI_14	0.101
CORE_L2MPKI_15	0.105
CORE_L2MPKI_16	0.100
CORE_L2MPKI_17	0.102
CORE_L2MPKI_18	0.103
CORE_L2MPKI_19	0.103
CORE_L2MPKI_20	0.105
CORE_L2MPKI_21	0.104
CORE_L2MPKI_22	0.103
CORE_L2MPKI_23	0.104
CORE_L2MPKI_24	0.104
CORE_L2MPKI_25	0.103
CORE_L2MPKI_26	0.101
CORE_L2MPKI_27	0.104
CORE_L2MPKI_28	0.101
CORE_L2MPKI_29	0.103
CORE_L2MPKI_30	0.244
CORE_L2MPKI_31	0.273
CORE_L2MPKI_32	0.262
CORE_L2MPKI_33	0.279
CORE_L2MPKI_34	0.270
CORE_L2MPKI_35	0.267
CORE_L2MPKI_36	0.286
CORE_L2MPKI_37	0.264
CORE_L2MPKI_38	0.248
CORE_L2MPKI_39	0.261
CORE_L2MPKI_40	0.242
CORE_L2MPKI_41	0.273
CORE_L2MPKI_42	0.240
CORE_L2MPKI_43	0.289
CORE_L2MPKI_44	0.258
CORE_L2MPKI_45	0.263
CORE_L2MPKI_46	0.260
CORE_L2MPKI_47	0.246
CORE_L2MPKI_48	0.257
CORE_L2MPKI_49	0.250
CORE_L2MPKI_50	0.287
CORE_L2MPKI_51	0.274
CORE_L2MPKI_52	0.250
CORE_L2MPKI_53	0.260
CORE_L2MPKI_54	0.257
CORE_L2MPKI_55	0.268
CORE_L2MPKI_56	0.251
CORE_L2MPKI_57	0.242
CORE_L2MPKI_58	0.285
CORE_L2MPKI_59	0.253
Avg_MPKI_Stream1= 0.595
Avg_MPKI_Stream2= 0.184
Avg_MPKI_Stream3= 0.260
MISSES-CORES
CORE_MISSES_0	7447
CORE_MISSES_1	7353
CORE_MISSES_2	7261
CORE_MISSES_3	7461
CORE_MISSES_4	7544
CORE_MISSES_5	7409
CORE_MISSES_6	7428
CORE_MISSES_7	7432
CORE_MISSES_8	7298
CORE_MISSES_9	7383
CORE_MISSES_10	1400
CORE_MISSES_11	1414
CORE_MISSES_12	1407
CORE_MISSES_13	1391
CORE_MISSES_14	1368
CORE_MISSES_15	1412
CORE_MISSES_16	1370
CORE_MISSES_17	1390
CORE_MISSES_18	1404
CORE_MISSES_19	1382
CORE_MISSES_20	1455
CORE_MISSES_21	1433
CORE_MISSES_22	1424
CORE_MISSES_23	1440
CORE_MISSES_24	1438
CORE_MISSES_25	1423
CORE_MISSES_26	1403
CORE_MISSES_27	1442
CORE_MISSES_28	1401
CORE_MISSES_29	1410
CORE_MISSES_30	2657
CORE_MISSES_31	2978
CORE_MISSES_32	2858
CORE_MISSES_33	3039
CORE_MISSES_34	2981
CORE_MISSES_35	2904
CORE_MISSES_36	3132
CORE_MISSES_37	2867
CORE_MISSES_38	2689
CORE_MISSES_39	2871
CORE_MISSES_40	2620
CORE_MISSES_41	2968
CORE_MISSES_42	2589
CORE_MISSES_43	3149
CORE_MISSES_44	2775
CORE_MISSES_45	2837
CORE_MISSES_46	2821
CORE_MISSES_47	2672
CORE_MISSES_48	2771
CORE_MISSES_49	2727
CORE_MISSES_50	3099
CORE_MISSES_51	2970
CORE_MISSES_52	2676
CORE_MISSES_53	2802
CORE_MISSES_54	2766
CORE_MISSES_55	2863
CORE_MISSES_56	2710
CORE_MISSES_57	2614
CORE_MISSES_58	3080
CORE_MISSES_59	2733
L2_MISSES = 187441
L2_total_cache_accesses = 565615
L2_total_cache_misses = 187441
L2_total_cache_miss_rate = 0.3314
L2_total_cache_pending_hits = 90522
L2_total_cache_reservation_fails = 37094
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 54879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5539
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 305
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115430
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 34697
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55661
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2332
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15641
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 685
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25714
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2004379
icnt_total_pkts_simt_to_mem=1180580
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     185.2326
gpu_ipc_2 =     744.3665
gpu_ipc_3 =     884.3188
gpu_tot_sim_cycle_stream_1 = 367779
gpu_tot_sim_cycle_stream_2 = 367779
gpu_tot_sim_cycle_stream_3 = 367773
gpu_sim_insn_1 = 68124672
gpu_sim_insn_2 = 273762352
gpu_sim_insn_3 = 325228573
gpu_sim_cycle = 367780
gpu_sim_insn = 667115597
gpu_ipc =    1813.8984
gpu_tot_sim_cycle = 367780
gpu_tot_sim_insn = 667115597
gpu_tot_ipc =    1813.8984
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 345804
gpu_stall_icnt2sh    = 1095869
gpu_total_sim_rate=455991

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12072822
	L1I_total_cache_misses = 66153
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 110331
L1D_cache:
	L1D_cache_core[0]: Access = 14816, Miss = 11845, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 28155
	L1D_cache_core[1]: Access = 14656, Miss = 11679, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28705
	L1D_cache_core[2]: Access = 14464, Miss = 11490, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 32126
	L1D_cache_core[3]: Access = 14880, Miss = 11861, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 29420
	L1D_cache_core[4]: Access = 15008, Miss = 12085, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 25491
	L1D_cache_core[5]: Access = 14752, Miss = 11842, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 29594
	L1D_cache_core[6]: Access = 14784, Miss = 11764, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 27780
	L1D_cache_core[7]: Access = 14816, Miss = 11800, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 29826
	L1D_cache_core[8]: Access = 14560, Miss = 11585, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 29672
	L1D_cache_core[9]: Access = 14720, Miss = 11737, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28051
	L1D_cache_core[10]: Access = 2226, Miss = 2170, Miss_rate = 0.975, Pending_hits = 40, Reservation_fails = 7428
	L1D_cache_core[11]: Access = 2236, Miss = 2191, Miss_rate = 0.980, Pending_hits = 23, Reservation_fails = 8191
	L1D_cache_core[12]: Access = 2314, Miss = 2255, Miss_rate = 0.975, Pending_hits = 41, Reservation_fails = 7523
	L1D_cache_core[13]: Access = 2292, Miss = 2242, Miss_rate = 0.978, Pending_hits = 35, Reservation_fails = 9236
	L1D_cache_core[14]: Access = 2252, Miss = 2200, Miss_rate = 0.977, Pending_hits = 36, Reservation_fails = 7966
	L1D_cache_core[15]: Access = 2268, Miss = 2194, Miss_rate = 0.967, Pending_hits = 40, Reservation_fails = 7699
	L1D_cache_core[16]: Access = 2302, Miss = 2232, Miss_rate = 0.970, Pending_hits = 40, Reservation_fails = 6967
	L1D_cache_core[17]: Access = 2312, Miss = 2240, Miss_rate = 0.969, Pending_hits = 37, Reservation_fails = 5723
	L1D_cache_core[18]: Access = 2298, Miss = 2236, Miss_rate = 0.973, Pending_hits = 37, Reservation_fails = 8565
	L1D_cache_core[19]: Access = 2284, Miss = 2228, Miss_rate = 0.975, Pending_hits = 42, Reservation_fails = 6960
	L1D_cache_core[20]: Access = 2296, Miss = 2215, Miss_rate = 0.965, Pending_hits = 51, Reservation_fails = 4692
	L1D_cache_core[21]: Access = 2328, Miss = 2255, Miss_rate = 0.969, Pending_hits = 42, Reservation_fails = 3764
	L1D_cache_core[22]: Access = 2320, Miss = 2248, Miss_rate = 0.969, Pending_hits = 42, Reservation_fails = 6234
	L1D_cache_core[23]: Access = 2328, Miss = 2281, Miss_rate = 0.980, Pending_hits = 31, Reservation_fails = 2500
	L1D_cache_core[24]: Access = 2304, Miss = 2244, Miss_rate = 0.974, Pending_hits = 33, Reservation_fails = 5558
	L1D_cache_core[25]: Access = 2288, Miss = 2230, Miss_rate = 0.975, Pending_hits = 40, Reservation_fails = 6482
	L1D_cache_core[26]: Access = 2344, Miss = 2295, Miss_rate = 0.979, Pending_hits = 28, Reservation_fails = 6568
	L1D_cache_core[27]: Access = 2304, Miss = 2241, Miss_rate = 0.973, Pending_hits = 38, Reservation_fails = 6186
	L1D_cache_core[28]: Access = 2328, Miss = 2271, Miss_rate = 0.976, Pending_hits = 33, Reservation_fails = 7872
	L1D_cache_core[29]: Access = 2290, Miss = 2195, Miss_rate = 0.959, Pending_hits = 61, Reservation_fails = 5974
	L1D_cache_core[30]: Access = 11598, Miss = 11540, Miss_rate = 0.995, Pending_hits = 23, Reservation_fails = 105339
	L1D_cache_core[31]: Access = 11912, Miss = 11898, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 100252
	L1D_cache_core[32]: Access = 12054, Miss = 12034, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 102154
	L1D_cache_core[33]: Access = 11536, Miss = 11521, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 105403
	L1D_cache_core[34]: Access = 11753, Miss = 11739, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 99308
	L1D_cache_core[35]: Access = 11686, Miss = 11670, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 105808
	L1D_cache_core[36]: Access = 11690, Miss = 11673, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 102410
	L1D_cache_core[37]: Access = 12389, Miss = 12376, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 103331
	L1D_cache_core[38]: Access = 12205, Miss = 12189, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 103766
	L1D_cache_core[39]: Access = 11940, Miss = 11932, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 102147
	L1D_cache_core[40]: Access = 11973, Miss = 11965, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 100246
	L1D_cache_core[41]: Access = 11874, Miss = 11853, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 100695
	L1D_cache_core[42]: Access = 11548, Miss = 11530, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 104556
	L1D_cache_core[43]: Access = 11640, Miss = 11622, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 103093
	L1D_cache_core[44]: Access = 12056, Miss = 12041, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 103917
	L1D_cache_core[45]: Access = 11504, Miss = 11488, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 103569
	L1D_cache_core[46]: Access = 11644, Miss = 11634, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 102489
	L1D_cache_core[47]: Access = 12008, Miss = 11985, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 106087
	L1D_cache_core[48]: Access = 12066, Miss = 12039, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 105007
	L1D_cache_core[49]: Access = 11562, Miss = 11547, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 96708
	L1D_cache_core[50]: Access = 11669, Miss = 11642, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 105037
	L1D_cache_core[51]: Access = 11402, Miss = 11385, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 100739
	L1D_cache_core[52]: Access = 12100, Miss = 12087, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 109366
	L1D_cache_core[53]: Access = 11486, Miss = 11470, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 104354
	L1D_cache_core[54]: Access = 11541, Miss = 11519, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 105348
	L1D_cache_core[55]: Access = 11996, Miss = 11986, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 108700
	L1D_cache_core[56]: Access = 11632, Miss = 11607, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 102291
	L1D_cache_core[57]: Access = 11716, Miss = 11704, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 100825
	L1D_cache_core[58]: Access = 11865, Miss = 11830, Miss_rate = 0.997, Pending_hits = 27, Reservation_fails = 106492
	L1D_cache_core[59]: Access = 11569, Miss = 11526, Miss_rate = 0.996, Pending_hits = 21, Reservation_fails = 105729
	L1D_total_cache_accesses = 546984
	L1D_total_cache_misses = 515383
	L1D_total_cache_miss_rate = 0.9422
	L1D_total_cache_pending_hits = 931
	L1D_total_cache_reservation_fails = 3526074
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 944580
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3977
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071380
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 339245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3067964
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 942908
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071380
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 176138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 458110
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12006669
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 66153
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 110331
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
13860, 13860, 13860, 13860, 13629, 13629, 13629, 13629, 13629, 13629, 12705, 12705, 12936, 12936, 12705, 12705, 
gpgpu_n_tot_thrd_icount = 756518752
gpgpu_n_tot_w_icount = 23641211
gpgpu_n_stall_shd_mem = 7432208
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 339245
gpgpu_n_mem_write_global = 205897
gpgpu_n_mem_texture = 3977
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 5241248
gpgpu_n_store_insn = 3694476
gpgpu_n_shmem_insn = 42027990
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 2064384
gpgpu_n_param_mem_insn = 27186304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14248
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3781848
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8488987	W0_Idle:1543597	W0_Scoreboard:10459266	W1:0	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:19789	W10:0	W11:0	W12:0	W13:20425	W14:824429	W15:0	W16:124928	W17:0	W18:74705	W19:0	W20:23247	W21:0	W22:0	W23:0	W24:1920684	W25:0	W26:62376	W27:0	W28:4949518	W29:2280960	W30:200738	W31:0	W32:13101935
Warp Occupancy Distribution:
Stall:1441925	W0_Idle:928817	W0_Scoreboard:5671190	W1:0	W2:4710	W3:14130	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41605	W17:0	W18:7049	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1059750	W29:1130400	W30:0	W31:0	W32:4411624
Warp Occupancy Distribution:
Stall:2956422	W0_Idle:291944	W0_Scoreboard:2695820	W1:0	W2:4794	W3:14382	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6972	W10:0	W11:0	W12:0	W13:7016	W14:275271	W15:0	W16:57075	W17:0	W18:28247	W19:0	W20:8106	W21:0	W22:0	W23:0	W24:645998	W25:0	W26:21775	W27:0	W28:2021136	W29:1150560	W30:67336	W31:0	W32:4458346
warp_utilization0: 0.535686
warp_utilization1: 0.453346
warp_utilization2: 0.595941
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2713960 {8:339245,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21319080 {40:41183,72:42646,136:122068,}
traffic_breakdown_coretomem[INST_ACC_R] = 133152 {8:16644,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31816 {8:3977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46113928 {136:339073,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1645592 {8:205699,}
traffic_breakdown_memtocore[INST_ACC_R] = 2263584 {136:16644,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 540872 {136:3977,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 1899 
averagemflatency = 309 
averagemflatency_1 = 329 
averagemflatency_2= 313 
averagemflatency_3 = 293 
averagemrqlatency_1 = 33 
averagemrqlatency_2 = 54 
averagemrqlatency_3 = 53 
max_icnt2mem_latency = 1449 
max_icnt2sh_latency = 367779 
mrq_lat_table:137974 	8341 	10974 	19610 	43463 	54471 	53156 	35884 	8852 	829 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	817 	1120 	704 	233660 	257854 	51496 	3168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	266212 	105166 	71603 	68158 	34561 	15390 	4580 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	74677 	244306 	24005 	132 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	77031 	63929 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	2 	216 	463 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        72        66        49       110        54        66        89        73        94        99        87       103       103        57        75 
dram[1]:        70        72        64        55        50        50        88        81        66        62        86        89        88       109        97        49 
dram[2]:        67        65        58        62        53        69        60        74        77        87        95        92        95       101        56        79 
dram[3]:        46        79        51        54        45        74        64        73        84        74        93        84       102        82        45        77 
dram[4]:        66        45        41        48        57        60        85        74        73        92        98        88       101        97        55        74 
dram[5]:        81        45        59        54        52        46        93        65        86        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      7307      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7867      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      8183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      7034     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  3.408584  3.549020  3.485437  3.589559  3.601098  3.555858  3.630597  3.685255  3.434938  3.414828  3.702729  3.466667  3.768305  3.789000  3.502226  3.515639 
dram[1]:  3.422743  3.614964  3.413527  3.551569  3.692669  3.560037  3.626506  3.848756  3.213810  3.461883  3.572907  3.631831  3.763834  3.767000  3.529148  3.544395 
dram[2]:  3.451082  3.450130  3.455895  3.541815  3.504915  3.610603  3.547945  3.610185  3.461126  3.399471  3.658349  3.552533  3.651923  3.688976  3.389320  3.515611 
dram[3]:  3.532619  3.309227  3.503572  3.362944  3.448367  3.609779  3.558824  3.714286  3.494107  3.276416  3.658631  3.700097  3.633462  3.745079  3.473128  3.523214 
dram[4]:  3.574775  3.284176  3.551569  3.379661  3.632841  3.404494  3.695652  3.459147  3.432384  3.375546  3.609687  3.601518  3.752495  3.712329  3.547982  3.506667 
dram[5]:  3.527063  3.488928  3.405128  3.338983  3.531953  3.521583  3.797862  3.552898  3.425532  3.427812  3.523721  3.593012  3.886271  3.656311  3.451613  3.462281 
average row locality = 373564/105509 = 3.540589
average row locality_1 = 201769/73943 = 2.728710
average row locality_2 = 82664/14990 = 5.514610
average row locality_3 = 89131/16576 = 5.377111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1981      1997      1967      1970      1938      1934      1932      1925      1946      1941      1953      1957      1943      1944      1949      1952 
dram[1]:      1980      1999      1963      1978      1933      1933      1934      1925      1944      1943      1956      1956      1942      1933      1949      1950 
dram[2]:      1985      2000      1965      1978      1934      1934      1926      1932      1943      1948      1953      1954      1944      1938      1952      1948 
dram[3]:      1985      1998      1959      1981      1936      1935      1928      1930      1945      1945      1956      1953      1936      1936      1951      1952 
dram[4]:      1988      1984      1973      1985      1932      1942      1935      1925      1945      1948      1955      1954      1945      1941      1952      1951 
dram[5]:      1990      1983      1978      1977      1935      1936      1938      1923      1941      1946      1955      1956      1941      1939      1952      1953 
total reads: 187405
bank skew: 2000/1923 = 1.04
chip skew: 31255/31218 = 1.00
number of total write accesses:
dram[0]:      1990      1985      1982      2018      1998      1981      1962      1974      1908      1928      1846      1839      1814      1849      1984      1982 
dram[1]:      1963      1963      2024      1982      1996      1951      1992      1943      1919      1917      1842      1832      1867      1835      1986      2002 
dram[2]:      2001      1978      1992      2003      1988      2016      1959      1967      1930      1907      1859      1833      1854      1810      1983      1993 
dram[3]:      1968      1983      1965      1994      1971      1978      1944      1982      1909      1931      1838      1847      1821      1869      1991      1994 
dram[4]:      1980      1980      1987      2003      2006      1997      1979      1970      1913      1917      1846      1842      1815      1853      2004      1994 
dram[5]:      1985      1956      2006      1963      1989      1980      1984      1939      1923      1924      1833      1849      1854      1827      2007      1994 
total reads: 186211
bank skew: 2024/1810 = 1.12
chip skew: 31086/30985 = 1.00
average mf latency per bank:
dram[0]:        455       466       422       447       443       453       425       446       442       460       451       464       434       460       435       455
dram[1]:        480       454       444       435       471       440       453       437       463       449       478       457       458       446       481       453
dram[2]:        467       437       448       416       465       437       451       416       464       441       476       448       460       426       466       434
dram[3]:        468       470       442       451       452       462       446       447       458       470       469       476       461       448       461       472
dram[4]:        458       467       434       450       450       455       424       449       456       473       460       475       440       456       462       462
dram[5]:        491       466       456       443       471       451       455       450       469       469       487       462       457       460       487       457
maximum mf latency per bank:
dram[0]:       1663      1546      1315      1709      1849      1520      1891      1766      1515      1443      1751      1371      1330      1399      1571      1498
dram[1]:       1880      1558      1393      1584      1761      1226      1737      1779      1258      1668      1444      1545      1375      1514      1766      1449
dram[2]:       1719      1652      1492      1634      1801      1474      1451      1523      1707      1361      1550      1605      1556      1381      1562      1780
dram[3]:       1394      1899      1658      1631      1652      1331      1707      1642      1321      1420      1513      1606      1617      1369      1591      1772
dram[4]:       1428      1692      1524      1776      1521      1397      1605      1550      1639      1595      1373      1645      1351      1602      1803      1622
dram[5]:       1381      1694      1778      1345      1440      1549      1804      1499      1476      1676      1489      1592      1536      1453      1863      1687
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485469 n_nop=334559 n_act=17471 n_pre=17455 n_req=46306 n_req_1=12362 n_req_2=10979 n_req_3=22965 n_rd=62450 n_write=53534 bw_util=0.3463 bw_util_1=0.1019 bw_util_2=0.08139 bw_util_3=0.1631 blp=4.354794 blp_1= 1.709777 blp_2= 1.974014 blp_3= 1.800443
 n_activity=449543 dram_eff=0.374 dram_eff_1=0.11 dram_eff_2=0.08789 dram_eff_3=0.1761
bk0: 3962a 370238i bk1: 3994a 367108i bk2: 3934a 366696i bk3: 3940a 365630i bk4: 3876a 366832i bk5: 3868a 365456i bk6: 3862a 366995i bk7: 3850a 363558i bk8: 3892a 373590i bk9: 3882a 369083i bk10: 3906a 371993i bk11: 3914a 368197i bk12: 3886a 374720i bk13: 3882a 370158i bk14: 3898a 361944i bk15: 3904a 362219i 
bw_dist = 0.102	0.081	0.163	0.580	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.44762
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485469 n_nop=334567 n_act=17435 n_pre=17419 n_req=46223 n_req_1=12345 n_req_2=10973 n_req_3=22905 n_rd=62428 n_write=53620 bw_util=0.3462 bw_util_1=0.1017 bw_util_2=0.08136 bw_util_3=0.1631 blp=4.367697 blp_1= 1.681944 blp_2= 1.927397 blp_3= 1.820827
 n_activity=448099 dram_eff=0.3751 dram_eff_1=0.1102 dram_eff_2=0.08815 dram_eff_3=0.1767
bk0: 3960a 369242i bk1: 3998a 366078i bk2: 3926a 365686i bk3: 3956a 364701i bk4: 3866a 368011i bk5: 3866a 368478i bk6: 3862a 365577i bk7: 3850a 367514i bk8: 3888a 369127i bk9: 3886a 372313i bk10: 3912a 372381i bk11: 3912a 370842i bk12: 3884a 369737i bk13: 3864a 369026i bk14: 3898a 363577i bk15: 3900a 361317i 
bw_dist = 0.102	0.081	0.163	0.577	0.077
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.19644
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485469 n_nop=334111 n_act=17663 n_pre=17648 n_req=46354 n_req_1=12350 n_req_2=10982 n_req_3=23022 n_rd=62468 n_write=53579 bw_util=0.3466 bw_util_1=0.1018 bw_util_2=0.08143 bw_util_3=0.1635 blp=4.355686 blp_1= 1.680069 blp_2= 1.915098 blp_3= 1.816965
 n_activity=449644 dram_eff=0.3743 dram_eff_1=0.1099 dram_eff_2=0.08792 dram_eff_3=0.1765
bk0: 3970a 369033i bk1: 4000a 367213i bk2: 3930a 367489i bk3: 3956a 366427i bk4: 3868a 367326i bk5: 3868a 365056i bk6: 3852a 366689i bk7: 3864a 363152i bk8: 3886a 372547i bk9: 3896a 370735i bk10: 3906a 371862i bk11: 3908a 370234i bk12: 3888a 370283i bk13: 3876a 372284i bk14: 3904a 365219i bk15: 3896a 362176i 
bw_dist = 0.102	0.081	0.163	0.580	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.24083
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485469 n_nop=334156 n_act=17634 n_pre=17618 n_req=46180 n_req_1=12356 n_req_2=10939 n_req_3=22885 n_rd=62446 n_write=53615 bw_util=0.3461 bw_util_1=0.1018 bw_util_2=0.08124 bw_util_3=0.163 blp=4.338081 blp_1= 1.688643 blp_2= 1.893891 blp_3= 1.831206
 n_activity=450183 dram_eff=0.3732 dram_eff_1=0.1098 dram_eff_2=0.08761 dram_eff_3=0.1758
bk0: 3970a 371503i bk1: 3996a 364782i bk2: 3918a 367352i bk3: 3962a 361805i bk4: 3872a 368236i bk5: 3870a 368243i bk6: 3856a 366645i bk7: 3854a 364438i bk8: 3890a 372974i bk9: 3890a 369188i bk10: 3912a 372407i bk11: 3906a 370906i bk12: 3872a 372227i bk13: 3872a 370985i bk14: 3902a 364034i bk15: 3904a 361581i 
bw_dist = 0.102	0.081	0.163	0.581	0.073
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.23952
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485469 n_nop=334004 n_act=17677 n_pre=17661 n_req=46372 n_req_1=12373 n_req_2=10968 n_req_3=23031 n_rd=62506 n_write=53621 bw_util=0.3469 bw_util_1=0.1019 bw_util_2=0.0814 bw_util_3=0.1635 blp=4.370656 blp_1= 1.685714 blp_2= 1.927280 blp_3= 1.806789
 n_activity=449381 dram_eff=0.3747 dram_eff_1=0.1101 dram_eff_2=0.08794 dram_eff_3=0.1766
bk0: 3976a 371863i bk1: 3968a 365006i bk2: 3946a 366807i bk3: 3970a 364338i bk4: 3864a 369681i bk5: 3884a 365876i bk6: 3866a 365831i bk7: 3850a 363455i bk8: 3890a 372395i bk9: 3896a 369236i bk10: 3910a 371754i bk11: 3908a 370727i bk12: 3890a 373043i bk13: 3882a 367241i bk14: 3904a 362208i bk15: 3902a 360623i 
bw_dist = 0.102	0.081	0.164	0.579	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.38787
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485469 n_nop=334125 n_act=17629 n_pre=17613 n_req=46291 n_req_1=12382 n_req_2=10988 n_req_3=22921 n_rd=62476 n_write=53626 bw_util=0.3468 bw_util_1=0.102 bw_util_2=0.08145 bw_util_3=0.1633 blp=4.343652 blp_1= 1.682477 blp_2= 1.944359 blp_3= 1.816786
 n_activity=449650 dram_eff=0.3744 dram_eff_1=0.1101 dram_eff_2=0.08794 dram_eff_3=0.1763
bk0: 3980a 370294i bk1: 3966a 367531i bk2: 3956a 366581i bk3: 3954a 364394i bk4: 3870a 369174i bk5: 3872a 368605i bk6: 3870a 367696i bk7: 3846a 365987i bk8: 3882a 372157i bk9: 3892a 369329i bk10: 3910a 370259i bk11: 3912a 371434i bk12: 3878a 372126i bk13: 3878a 368973i bk14: 3904a 361690i bk15: 3906a 361159i 
bw_dist = 0.102	0.081	0.163	0.579	0.074
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.13725

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45538, Miss = 15611, Miss_rate = 0.343, Pending_hits = 7218, Reservation_fails = 1044
L2_cache_bank[1]: Access = 46546, Miss = 15625, Miss_rate = 0.336, Pending_hits = 7711, Reservation_fails = 3187
L2_cache_bank[2]: Access = 48113, Miss = 15603, Miss_rate = 0.324, Pending_hits = 7674, Reservation_fails = 1557
L2_cache_bank[3]: Access = 46107, Miss = 15620, Miss_rate = 0.339, Pending_hits = 7453, Reservation_fails = 2732
L2_cache_bank[4]: Access = 48472, Miss = 15604, Miss_rate = 0.322, Pending_hits = 7596, Reservation_fails = 1902
L2_cache_bank[5]: Access = 44764, Miss = 15636, Miss_rate = 0.349, Pending_hits = 7323, Reservation_fails = 3350
L2_cache_bank[6]: Access = 48078, Miss = 15598, Miss_rate = 0.324, Pending_hits = 7386, Reservation_fails = 2707
L2_cache_bank[7]: Access = 47413, Miss = 15636, Miss_rate = 0.330, Pending_hits = 7838, Reservation_fails = 3315
L2_cache_bank[8]: Access = 45941, Miss = 15625, Miss_rate = 0.340, Pending_hits = 7360, Reservation_fails = 4698
L2_cache_bank[9]: Access = 48034, Miss = 15633, Miss_rate = 0.325, Pending_hits = 7657, Reservation_fails = 3978
L2_cache_bank[10]: Access = 48548, Miss = 15635, Miss_rate = 0.322, Pending_hits = 7844, Reservation_fails = 4789
L2_cache_bank[11]: Access = 48061, Miss = 15615, Miss_rate = 0.325, Pending_hits = 7462, Reservation_fails = 3835
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45538, Miss = 15611 (0.343), PendingHit = 7218 (0.159)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46546, Miss = 15625 (0.336), PendingHit = 7711 (0.166)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 48113, Miss = 15603 (0.324), PendingHit = 7674 (0.159)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46107, Miss = 15620 (0.339), PendingHit = 7453 (0.162)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 48472, Miss = 15604 (0.322), PendingHit = 7596 (0.157)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44764, Miss = 15636 (0.349), PendingHit = 7323 (0.164)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 48078, Miss = 15598 (0.324), PendingHit = 7386 (0.154)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 47413, Miss = 15636 (0.33), PendingHit = 7838 (0.165)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45941, Miss = 15625 (0.34), PendingHit = 7360 (0.16)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 48034, Miss = 15633 (0.325), PendingHit = 7657 (0.159)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 48548, Miss = 15635 (0.322), PendingHit = 7844 (0.162)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 48061, Miss = 15615 (0.325), PendingHit = 7462 (0.155)
L2 Cache Total Miss Rate = 0.331
Stream 1: L2 Cache Miss Rate = 0.487
Stream 2: L2 Cache Miss Rate = 0.288
Stream 3: L2 Cache Miss Rate = 0.347
Stream 1: Accesses  = 180602
Stream 1: Misses  = 87954
Stream 2: Accesses  = 150056
Stream 2: Misses  = 43245
Stream 3: Accesses  = 415559
Stream 3: Misses  = 144196
Stream 1+2: Accesses  = 330658
Stream 1+2: Misses  = 131199
Stream 1+2+3: Accesses  = 746217
Stream 1+2+3: Misses  = 275395
Total Accesses  = 565615
MPKI-CORES
CORE_L2MPKI_0	1.088
CORE_L2MPKI_1	1.086
CORE_L2MPKI_2	1.087
CORE_L2MPKI_3	1.085
CORE_L2MPKI_4	1.088
CORE_L2MPKI_5	1.087
CORE_L2MPKI_6	1.088
CORE_L2MPKI_7	1.086
CORE_L2MPKI_8	1.085
CORE_L2MPKI_9	1.086
CORE_L2MPKI_10	0.103
CORE_L2MPKI_11	0.105
CORE_L2MPKI_12	0.103
CORE_L2MPKI_13	0.103
CORE_L2MPKI_14	0.101
CORE_L2MPKI_15	0.105
CORE_L2MPKI_16	0.100
CORE_L2MPKI_17	0.102
CORE_L2MPKI_18	0.103
CORE_L2MPKI_19	0.103
CORE_L2MPKI_20	0.105
CORE_L2MPKI_21	0.104
CORE_L2MPKI_22	0.103
CORE_L2MPKI_23	0.104
CORE_L2MPKI_24	0.104
CORE_L2MPKI_25	0.103
CORE_L2MPKI_26	0.101
CORE_L2MPKI_27	0.104
CORE_L2MPKI_28	0.101
CORE_L2MPKI_29	0.103
CORE_L2MPKI_30	0.244
CORE_L2MPKI_31	0.273
CORE_L2MPKI_32	0.262
CORE_L2MPKI_33	0.279
CORE_L2MPKI_34	0.270
CORE_L2MPKI_35	0.267
CORE_L2MPKI_36	0.286
CORE_L2MPKI_37	0.264
CORE_L2MPKI_38	0.248
CORE_L2MPKI_39	0.261
CORE_L2MPKI_40	0.242
CORE_L2MPKI_41	0.273
CORE_L2MPKI_42	0.240
CORE_L2MPKI_43	0.289
CORE_L2MPKI_44	0.258
CORE_L2MPKI_45	0.263
CORE_L2MPKI_46	0.260
CORE_L2MPKI_47	0.246
CORE_L2MPKI_48	0.257
CORE_L2MPKI_49	0.250
CORE_L2MPKI_50	0.287
CORE_L2MPKI_51	0.274
CORE_L2MPKI_52	0.250
CORE_L2MPKI_53	0.260
CORE_L2MPKI_54	0.257
CORE_L2MPKI_55	0.268
CORE_L2MPKI_56	0.251
CORE_L2MPKI_57	0.242
CORE_L2MPKI_58	0.285
CORE_L2MPKI_59	0.253
Avg_MPKI_Stream1= 0.595
Avg_MPKI_Stream2= 0.184
Avg_MPKI_Stream3= 0.260
MISSES-CORES
CORE_MISSES_0	7447
CORE_MISSES_1	7353
CORE_MISSES_2	7261
CORE_MISSES_3	7461
CORE_MISSES_4	7544
CORE_MISSES_5	7409
CORE_MISSES_6	7428
CORE_MISSES_7	7432
CORE_MISSES_8	7298
CORE_MISSES_9	7383
CORE_MISSES_10	1400
CORE_MISSES_11	1414
CORE_MISSES_12	1407
CORE_MISSES_13	1391
CORE_MISSES_14	1368
CORE_MISSES_15	1412
CORE_MISSES_16	1370
CORE_MISSES_17	1390
CORE_MISSES_18	1404
CORE_MISSES_19	1382
CORE_MISSES_20	1455
CORE_MISSES_21	1433
CORE_MISSES_22	1424
CORE_MISSES_23	1440
CORE_MISSES_24	1438
CORE_MISSES_25	1423
CORE_MISSES_26	1403
CORE_MISSES_27	1442
CORE_MISSES_28	1401
CORE_MISSES_29	1410
CORE_MISSES_30	2657
CORE_MISSES_31	2978
CORE_MISSES_32	2858
CORE_MISSES_33	3039
CORE_MISSES_34	2981
CORE_MISSES_35	2904
CORE_MISSES_36	3132
CORE_MISSES_37	2867
CORE_MISSES_38	2689
CORE_MISSES_39	2871
CORE_MISSES_40	2620
CORE_MISSES_41	2968
CORE_MISSES_42	2589
CORE_MISSES_43	3149
CORE_MISSES_44	2775
CORE_MISSES_45	2837
CORE_MISSES_46	2821
CORE_MISSES_47	2672
CORE_MISSES_48	2771
CORE_MISSES_49	2727
CORE_MISSES_50	3099
CORE_MISSES_51	2970
CORE_MISSES_52	2676
CORE_MISSES_53	2802
CORE_MISSES_54	2766
CORE_MISSES_55	2863
CORE_MISSES_56	2710
CORE_MISSES_57	2614
CORE_MISSES_58	3080
CORE_MISSES_59	2733
L2_MISSES = 187441
L2_total_cache_accesses = 565615
L2_total_cache_misses = 187441
L2_total_cache_miss_rate = 0.3314
L2_total_cache_pending_hits = 90522
L2_total_cache_reservation_fails = 37094
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 54879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5539
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 305
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115430
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 34697
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55661
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2332
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15641
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 685
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25714
L2_cache_data_port_util = 0.301
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2004379
icnt_total_pkts_simt_to_mem=1180580
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     171.5015
gpu_ipc_2 =     627.2540
gpu_ipc_3 =     834.1176
gpu_tot_sim_cycle_stream_1 = 441361
gpu_tot_sim_cycle_stream_2 = 441361
gpu_tot_sim_cycle_stream_3 = 441353
gpu_sim_insn_1 = 75694080
gpu_sim_insn_2 = 276845472
gpu_sim_insn_3 = 368140328
gpu_sim_cycle = 441362
gpu_sim_insn = 720679880
gpu_ipc =    1632.8544
gpu_tot_sim_cycle = 441362
gpu_tot_sim_insn = 720679880
gpu_tot_ipc =    1632.8544
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 624772
gpu_stall_icnt2sh    = 1169394
gpu_total_sim_rate=439438

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13051636
	L1I_total_cache_misses = 71352
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 110331
L1D_cache:
	L1D_cache_core[0]: Access = 16608, Miss = 13266, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 46332
	L1D_cache_core[1]: Access = 16352, Miss = 13002, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 48026
	L1D_cache_core[2]: Access = 16032, Miss = 12741, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 54990
	L1D_cache_core[3]: Access = 16448, Miss = 13113, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 53285
	L1D_cache_core[4]: Access = 16544, Miss = 13313, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 49405
	L1D_cache_core[5]: Access = 16256, Miss = 13063, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 55055
	L1D_cache_core[6]: Access = 16320, Miss = 12976, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 50889
	L1D_cache_core[7]: Access = 16576, Miss = 13210, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 50291
	L1D_cache_core[8]: Access = 16352, Miss = 13020, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 46806
	L1D_cache_core[9]: Access = 16352, Miss = 13019, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 48191
	L1D_cache_core[10]: Access = 4601, Miss = 4084, Miss_rate = 0.888, Pending_hits = 40, Reservation_fails = 70162
	L1D_cache_core[11]: Access = 4708, Miss = 4277, Miss_rate = 0.908, Pending_hits = 23, Reservation_fails = 75074
	L1D_cache_core[12]: Access = 4965, Miss = 4484, Miss_rate = 0.903, Pending_hits = 41, Reservation_fails = 74366
	L1D_cache_core[13]: Access = 4950, Miss = 4485, Miss_rate = 0.906, Pending_hits = 35, Reservation_fails = 75951
	L1D_cache_core[14]: Access = 4827, Miss = 4376, Miss_rate = 0.907, Pending_hits = 36, Reservation_fails = 74695
	L1D_cache_core[15]: Access = 4706, Miss = 4245, Miss_rate = 0.902, Pending_hits = 40, Reservation_fails = 74777
	L1D_cache_core[16]: Access = 4875, Miss = 4380, Miss_rate = 0.898, Pending_hits = 40, Reservation_fails = 73985
	L1D_cache_core[17]: Access = 4799, Miss = 4357, Miss_rate = 0.908, Pending_hits = 37, Reservation_fails = 72745
	L1D_cache_core[18]: Access = 4674, Miss = 4238, Miss_rate = 0.907, Pending_hits = 37, Reservation_fails = 75550
	L1D_cache_core[19]: Access = 4769, Miss = 4337, Miss_rate = 0.909, Pending_hits = 42, Reservation_fails = 73858
	L1D_cache_core[20]: Access = 4808, Miss = 4345, Miss_rate = 0.904, Pending_hits = 51, Reservation_fails = 71633
	L1D_cache_core[21]: Access = 3503, Miss = 3192, Miss_rate = 0.911, Pending_hits = 42, Reservation_fails = 29490
	L1D_cache_core[22]: Access = 4932, Miss = 4476, Miss_rate = 0.908, Pending_hits = 42, Reservation_fails = 73230
	L1D_cache_core[23]: Access = 4952, Miss = 4495, Miss_rate = 0.908, Pending_hits = 31, Reservation_fails = 69324
	L1D_cache_core[24]: Access = 4745, Miss = 4298, Miss_rate = 0.906, Pending_hits = 33, Reservation_fails = 72784
	L1D_cache_core[25]: Access = 4815, Miss = 4359, Miss_rate = 0.905, Pending_hits = 40, Reservation_fails = 73595
	L1D_cache_core[26]: Access = 4784, Miss = 4365, Miss_rate = 0.912, Pending_hits = 28, Reservation_fails = 73706
	L1D_cache_core[27]: Access = 4710, Miss = 4256, Miss_rate = 0.904, Pending_hits = 38, Reservation_fails = 73402
	L1D_cache_core[28]: Access = 2328, Miss = 2271, Miss_rate = 0.976, Pending_hits = 33, Reservation_fails = 7872
	L1D_cache_core[29]: Access = 4820, Miss = 4338, Miss_rate = 0.900, Pending_hits = 61, Reservation_fails = 73034
	L1D_cache_core[30]: Access = 13230, Miss = 13168, Miss_rate = 0.995, Pending_hits = 23, Reservation_fails = 148468
	L1D_cache_core[31]: Access = 13610, Miss = 13595, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 140935
	L1D_cache_core[32]: Access = 13523, Miss = 13499, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 144023
	L1D_cache_core[33]: Access = 13089, Miss = 13072, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 148459
	L1D_cache_core[34]: Access = 13326, Miss = 13303, Miss_rate = 0.998, Pending_hits = 12, Reservation_fails = 138671
	L1D_cache_core[35]: Access = 13250, Miss = 13233, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 142376
	L1D_cache_core[36]: Access = 13084, Miss = 13063, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 144368
	L1D_cache_core[37]: Access = 13886, Miss = 13873, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 145025
	L1D_cache_core[38]: Access = 13769, Miss = 13753, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 144302
	L1D_cache_core[39]: Access = 13462, Miss = 13451, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 142473
	L1D_cache_core[40]: Access = 13350, Miss = 13334, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 143066
	L1D_cache_core[41]: Access = 13386, Miss = 13365, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 141288
	L1D_cache_core[42]: Access = 13146, Miss = 13123, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 144387
	L1D_cache_core[43]: Access = 13166, Miss = 13146, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 143009
	L1D_cache_core[44]: Access = 13853, Miss = 13838, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 144134
	L1D_cache_core[45]: Access = 13110, Miss = 13092, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 146872
	L1D_cache_core[46]: Access = 13199, Miss = 13189, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 141876
	L1D_cache_core[47]: Access = 13491, Miss = 13461, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 148364
	L1D_cache_core[48]: Access = 13580, Miss = 13551, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 148676
	L1D_cache_core[49]: Access = 13172, Miss = 13154, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 136953
	L1D_cache_core[50]: Access = 13320, Miss = 13289, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 149898
	L1D_cache_core[51]: Access = 12955, Miss = 12932, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 139691
	L1D_cache_core[52]: Access = 13558, Miss = 13545, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 152535
	L1D_cache_core[53]: Access = 13029, Miss = 13007, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 144674
	L1D_cache_core[54]: Access = 13147, Miss = 13123, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 147703
	L1D_cache_core[55]: Access = 13372, Miss = 13358, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 155295
	L1D_cache_core[56]: Access = 13268, Miss = 13234, Miss_rate = 0.997, Pending_hits = 4, Reservation_fails = 144205
	L1D_cache_core[57]: Access = 13394, Miss = 13382, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 146904
	L1D_cache_core[58]: Access = 13416, Miss = 13375, Miss_rate = 0.997, Pending_hits = 27, Reservation_fails = 151284
	L1D_cache_core[59]: Access = 13211, Miss = 13164, Miss_rate = 0.996, Pending_hits = 23, Reservation_fails = 147100
	L1D_total_cache_accesses = 656463
	L1D_total_cache_misses = 614053
	L1D_total_cache_miss_rate = 0.9354
	L1D_total_cache_pending_hits = 968
	L1D_total_cache_reservation_fails = 6219517
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1096569
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3977
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071380
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 392298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4774817
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1094897
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071380
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 221755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1444700
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12980284
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 71352
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 110331
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
15477, 15477, 15477, 15477, 15246, 15246, 15246, 15246, 15246, 15246, 14322, 14322, 14553, 14553, 14322, 14322, 
gpgpu_n_tot_thrd_icount = 817519168
gpgpu_n_tot_w_icount = 25547474
gpgpu_n_stall_shd_mem = 10175924
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 392257
gpgpu_n_mem_write_global = 254786
gpgpu_n_mem_texture = 3977
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 6219968
gpgpu_n_store_insn = 4532124
gpgpu_n_shmem_insn = 45109168
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 2293760
gpgpu_n_param_mem_insn = 31674176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6525556
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13504386	W0_Idle:2054380	W0_Scoreboard:11750304	W1:2096	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:23064	W10:0	W11:0	W12:0	W13:23752	W14:949128	W15:0	W16:124928	W17:0	W18:84592	W19:0	W20:26544	W21:0	W22:0	W23:0	W24:1920684	W25:0	W26:72400	W27:0	W28:5356408	W29:2280960	W30:236672	W31:0	W32:14408680
Warp Occupancy Distribution:
Stall:3066665	W0_Idle:1135903	W0_Scoreboard:6464013	W1:1128	W2:4710	W3:14130	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41605	W17:0	W18:7065	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1059750	W29:1130400	W30:0	W31:0	W32:4700301
Warp Occupancy Distribution:
Stall:4819076	W0_Idle:560809	W0_Scoreboard:2888990	W1:968	W2:4794	W3:14382	W4:0	W5:0	W6:0	W7:0	W8:0	W9:8612	W10:0	W11:0	W12:0	W13:7434	W14:317728	W15:0	W16:57075	W17:0	W18:33167	W19:0	W20:9786	W21:0	W22:0	W23:0	W24:645998	W25:0	W26:22968	W27:0	W28:2158919	W29:1150560	W30:79744	W31:0	W32:4841614
warp_utilization0: 0.483340
warp_utilization1: 0.394827
warp_utilization2: 0.530781
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3138056 {8:392257,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26066864 {40:52023,72:56091,136:146672,}
traffic_breakdown_coretomem[INST_ACC_R] = 135664 {8:16958,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31816 {8:3977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53321248 {136:392068,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2036152 {8:254519,}
traffic_breakdown_memtocore[INST_ACC_R] = 2303568 {136:16938,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 540872 {136:3977,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 3160 
averagemflatency = 372 
averagemflatency_1 = 411 
averagemflatency_2= 393 
averagemflatency_3 = 327 
averagemrqlatency_1 = 38 
averagemrqlatency_2 = 60 
averagemrqlatency_3 = 55 
max_icnt2mem_latency = 2802 
max_icnt2sh_latency = 441361 
mrq_lat_table:166879 	9467 	12841 	23466 	53925 	70935 	71780 	48325 	12748 	1266 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	817 	1120 	704 	243934 	282447 	98749 	22588 	275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	277403 	109865 	76948 	79350 	50555 	43356 	26602 	3771 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	98262 	272369 	25330 	154 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	77031 	112749 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	2 	218 	471 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        72        66        49       110        54        66        89        73        94        99        87       103       103        57        75 
dram[1]:        70        72        64        55        50        50        88        81        66        62        86        89        88       109        97        49 
dram[2]:        67        65        58        62        53        69        60        74        77        87        95        92        95       101        56        79 
dram[3]:        46        79        51        54        45        74        64        73        84        74        93        84       102        82        45        77 
dram[4]:        66        45        41        48        57        60        85        74        73        92        98        88       101        97        55        74 
dram[5]:        81        45        59        54        52        46        93        65        86        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      7307      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7867      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      8183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      7034     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  2.913043  2.987273  2.933214  3.016314  3.008459  3.012720  3.011330  3.009530  2.921811  2.930711  3.099483  2.965881  3.148880  3.167536  2.936517  2.981482 
dram[1]:  2.906157  3.013580  2.920047  2.972973  3.069393  3.032079  3.000000  3.142320  2.822489  2.943128  3.048827  3.105469  3.155759  3.135922  3.033042  3.020586 
dram[2]:  2.931548  2.939738  2.924484  2.968415  2.938434  3.035779  2.997034  3.008929  2.933806  2.926887  3.095238  3.051447  3.080153  3.067046  2.920120  2.989474 
dram[3]:  2.962759  2.858474  2.940825  2.886113  2.939230  3.072839  2.982820  3.089970  2.967607  2.886377  3.150559  3.125984  3.062857  3.152751  2.982833  3.047799 
dram[4]:  3.000000  2.826613  2.959500  2.883748  3.027997  2.921592  3.063559  2.903429  2.897496  2.908397  3.073406  3.070922  3.081581  3.112460  3.041276  2.976773 
dram[5]:  2.967859  2.955015  2.902850  2.876385  2.981381  2.982562  3.147224  2.972925  2.906395  2.911886  3.014557  3.050287  3.173970  3.090734  2.956813  2.957447 
average row locality = 471642/157423 = 2.996017
average row locality_1 = 259838/107844 = 2.409388
average row locality_2 = 110864/29129 = 3.805967
average row locality_3 = 100940/20450 = 4.935941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2506      2522      2486      2509      2527      2526      2585      2561      2563      2555      2479      2473      2502      2534      2453      2439 
dram[1]:      2491      2502      2489      2510      2508      2502      2562      2557      2540      2545      2489      2473      2496      2513      2454      2426 
dram[2]:      2508      2535      2499      2521      2504      2518      2563      2575      2546      2561      2482      2478      2512      2535      2458      2437 
dram[3]:      2484      2513      2490      2514      2491      2522      2572      2570      2543      2545      2480      2464      2519      2513      2451      2445 
dram[4]:      2513      2506      2517      2517      2524      2536      2573      2585      2550      2550      2471      2466      2539      2521      2458      2452 
dram[5]:      2500      2491      2525      2500      2520      2514      2555      2575      2553      2523      2467      2472      2525      2503      2438      2448 
total reads: 241012
bank skew: 2585/2426 = 1.07
chip skew: 40278/40057 = 1.01
number of total write accesses:
dram[0]:      2385      2407      2433      2484      2453      2448      2466      2492      2407      2441      2320      2308      2282      2328      2404      2391 
dram[1]:      2371      2380      2478      2440      2446      2414      2501      2455      2406      2424      2326      2299      2327      2333      2411      2416 
dram[2]:      2417      2393      2458      2460      2414      2491      2490      2483      2418      2403      2330      2268      2331      2314      2407      2391 
dram[3]:      2370      2395      2430      2453      2394      2456      2463      2513      2404      2434      2319      2303      2305      2363      2414      2401 
dram[4]:      2374      2401      2452      2469      2451      2457      2491      2496      2425      2403      2303      2304      2298      2350      2408      2418 
dram[5]:      2394      2370      2465      2433      2445      2451      2490      2476      2446      2401      2297      2322      2330      2305      2423      2417 
total reads: 230726
bank skew: 2513/2268 = 1.11
chip skew: 38500/38417 = 1.00
average mf latency per bank:
dram[0]:        514       525       484       512       500       513       490       525       501       539       510       532       499       533       488       515
dram[1]:        522       490       491       485       516       488       507       480       515       499       525       501       513       497       522       495
dram[2]:        518       508       512       483       528       505       519       488       530       507       531       514       525       503       527       499
dram[3]:        506       516       494       498       496       504       493       510       509       528       514       522       510       499       503       516
dram[4]:        537       550       515       534       526       543       504       545       530       566       538       548       532       542       536       538
dram[5]:        530       503       501       486       511       493       509       496       526       515       526       500       511       498       527       491
maximum mf latency per bank:
dram[0]:       2048      2337      2216      2153      2333      2342      2053      2330      2085      2830      1969      2621      2245      2558      2572      2052
dram[1]:       2039      1778      2105      2277      2006      2683      2246      2198      2019      2222      2731      2354      1893      2897      2264      2274
dram[2]:       1842      2327      2174      2381      2240      2417      2293      2233      2670      2029      2446      1983      3017      2652      2675      2252
dram[3]:       1924      1899      2081      2184      2143      2029      2237      2163      2294      2830      2127      2582      1862      1830      2670      2343
dram[4]:       2787      2098      2128      2499      2431      2270      2249      3014      2383      2467      2256      2585      2298      3160      2626      2720
dram[5]:       2156      1911      2181      1998      2072      2123      2249      2217      2140      1952      1874      2057      2196      2831      1999      1956
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582597 n_nop=383413 n_act=26211 n_pre=26198 n_req=59568 n_req_1=14848 n_req_2=18530 n_req_3=26190 n_rd=80418 n_write=66357 bw_util=0.3728 bw_util_1=0.1019 bw_util_2=0.1147 bw_util_3=0.1561 blp=5.077367 blp_1= 1.741350 blp_2= 2.708935 blp_3= 1.809108
 n_activity=546357 dram_eff=0.3975 dram_eff_1=0.1087 dram_eff_2=0.1223 dram_eff_3=0.1665
bk0: 5012a 424193i bk1: 5044a 419079i bk2: 4972a 417324i bk3: 5018a 413437i bk4: 5052a 413824i bk5: 5052a 409076i bk6: 5168a 406251i bk7: 5120a 401639i bk8: 5126a 420363i bk9: 5106a 413509i bk10: 4956a 420890i bk11: 4946a 417969i bk12: 4998a 420022i bk13: 5064a 414933i bk14: 4906a 411027i bk15: 4878a 412038i 
bw_dist = 0.102	0.115	0.156	0.565	0.062
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.50703
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582597 n_nop=384064 n_act=26004 n_pre=25992 n_req=59220 n_req_1=14573 n_req_2=18520 n_req_3=26127 n_rd=80088 n_write=66449 bw_util=0.3708 bw_util_1=0.1001 bw_util_2=0.1146 bw_util_3=0.1562 blp=5.045363 blp_1= 1.687240 blp_2= 2.663534 blp_3= 1.824019
 n_activity=545008 dram_eff=0.3964 dram_eff_1=0.107 dram_eff_2=0.1225 dram_eff_3=0.167
bk0: 4982a 422803i bk1: 5004a 420370i bk2: 4978a 416211i bk3: 5018a 414641i bk4: 5016a 415804i bk5: 5002a 413817i bk6: 5122a 407072i bk7: 5114a 408188i bk8: 5078a 417390i bk9: 5088a 418719i bk10: 4968a 423110i bk11: 4944a 421073i bk12: 4990a 418152i bk13: 5024a 413246i bk14: 4908a 414231i bk15: 4852a 413434i 
bw_dist = 0.100	0.115	0.156	0.565	0.065
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.22594
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582597 n_nop=383114 n_act=26343 n_pre=26329 n_req=59641 n_req_1=14848 n_req_2=18539 n_req_3=26254 n_rd=80434 n_write=66377 bw_util=0.3732 bw_util_1=0.1019 bw_util_2=0.1148 bw_util_3=0.1564 blp=5.070415 blp_1= 1.724010 blp_2= 2.638681 blp_3= 1.822690
 n_activity=546444 dram_eff=0.3979 dram_eff_1=0.1087 dram_eff_2=0.1224 dram_eff_3=0.1668
bk0: 5016a 423185i bk1: 5068a 419913i bk2: 4997a 415667i bk3: 5040a 414133i bk4: 5004a 415366i bk5: 5030a 408401i bk6: 5126a 407918i bk7: 5144a 403354i bk8: 5092a 419624i bk9: 5122a 415952i bk10: 4962a 422283i bk11: 4954a 420938i bk12: 5024a 416659i bk13: 5070a 414040i bk14: 4912a 414788i bk15: 4873a 411518i 
bw_dist = 0.102	0.115	0.156	0.565	0.062
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.3653
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582597 n_nop=383644 n_act=26141 n_pre=26126 n_req=59285 n_req_1=14656 n_req_2=18501 n_req_3=26128 n_rd=80214 n_write=66472 bw_util=0.3715 bw_util_1=0.1006 bw_util_2=0.1147 bw_util_3=0.1562 blp=5.021388 blp_1= 1.707909 blp_2= 2.621467 blp_3= 1.836322
 n_activity=547043 dram_eff=0.3956 dram_eff_1=0.1072 dram_eff_2=0.1221 dram_eff_3=0.1663
bk0: 4966a 427803i bk1: 5026a 418100i bk2: 4980a 417612i bk3: 5028a 410663i bk4: 4982a 419041i bk5: 5044a 414231i bk6: 5144a 408224i bk7: 5140a 402433i bk8: 5086a 420754i bk9: 5090a 415120i bk10: 4952a 422635i bk11: 4924a 422386i bk12: 5038a 417906i bk13: 5022a 416049i bk14: 4902a 414971i bk15: 4890a 411952i 
bw_dist = 0.101	0.115	0.156	0.568	0.061
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.30334
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582597 n_nop=382830 n_act=26418 n_pre=26404 n_req=59735 n_req_1=14862 n_req_2=18595 n_req_3=26278 n_rd=80520 n_write=66425 bw_util=0.3737 bw_util_1=0.102 bw_util_2=0.1151 bw_util_3=0.1566 blp=5.096313 blp_1= 1.733603 blp_2= 2.675347 blp_3= 1.810312
 n_activity=546236 dram_eff=0.3986 dram_eff_1=0.1088 dram_eff_2=0.1228 dram_eff_3=0.167
bk0: 5024a 426430i bk1: 5010a 417969i bk2: 5034a 416425i bk3: 5034a 411352i bk4: 5048a 415305i bk5: 5070a 409597i bk6: 5140a 405542i bk7: 5170a 400225i bk8: 5100a 417536i bk9: 5100a 415122i bk10: 4940a 422237i bk11: 4922a 422401i bk12: 5074a 417151i bk13: 5040a 410919i bk14: 4912a 411527i bk15: 4902a 408662i 
bw_dist = 0.102	0.115	0.157	0.564	0.062
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.5029
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582597 n_nop=383329 n_act=26290 n_pre=26276 n_req=59325 n_req_1=14570 n_req_2=18601 n_req_3=26154 n_rd=80194 n_write=66508 bw_util=0.3715 bw_util_1=0.1 bw_util_2=0.1151 bw_util_3=0.1564 blp=5.052790 blp_1= 1.696166 blp_2= 2.686800 blp_3= 1.820034
 n_activity=546542 dram_eff=0.396 dram_eff_1=0.1066 dram_eff_2=0.1227 dram_eff_3=0.1667
bk0: 5000a 425333i bk1: 4982a 421439i bk2: 5050a 416250i bk3: 5000a 412016i bk4: 5038a 414659i bk5: 5024a 414920i bk6: 5108a 409462i bk7: 5150a 404044i bk8: 5106a 417895i bk9: 5046a 416757i bk10: 4930a 421215i bk11: 4940a 418865i bk12: 5048a 415379i bk13: 5002a 415471i bk14: 4876a 412003i bk15: 4894a 410114i 
bw_dist = 0.100	0.115	0.156	0.567	0.062
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.1874

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53734, Miss = 20113, Miss_rate = 0.374, Pending_hits = 7601, Reservation_fails = 2413
L2_cache_bank[1]: Access = 55072, Miss = 20131, Miss_rate = 0.366, Pending_hits = 8173, Reservation_fails = 4632
L2_cache_bank[2]: Access = 56911, Miss = 20036, Miss_rate = 0.352, Pending_hits = 8159, Reservation_fails = 2825
L2_cache_bank[3]: Access = 54642, Miss = 20036, Miss_rate = 0.367, Pending_hits = 7919, Reservation_fails = 4182
L2_cache_bank[4]: Access = 57010, Miss = 20087, Miss_rate = 0.352, Pending_hits = 8081, Reservation_fails = 2945
L2_cache_bank[5]: Access = 52961, Miss = 20174, Miss_rate = 0.381, Pending_hits = 7754, Reservation_fails = 4825
L2_cache_bank[6]: Access = 56632, Miss = 20040, Miss_rate = 0.354, Pending_hits = 7856, Reservation_fails = 3554
L2_cache_bank[7]: Access = 56192, Miss = 20098, Miss_rate = 0.358, Pending_hits = 8356, Reservation_fails = 4731
L2_cache_bank[8]: Access = 54136, Miss = 20159, Miss_rate = 0.372, Pending_hits = 7795, Reservation_fails = 6880
L2_cache_bank[9]: Access = 56553, Miss = 20147, Miss_rate = 0.356, Pending_hits = 8151, Reservation_fails = 6536
L2_cache_bank[10]: Access = 57360, Miss = 20094, Miss_rate = 0.350, Pending_hits = 8322, Reservation_fails = 5885
L2_cache_bank[11]: Access = 56597, Miss = 20038, Miss_rate = 0.354, Pending_hits = 7951, Reservation_fails = 5264
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53734, Miss = 20113 (0.374), PendingHit = 7601 (0.141)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55072, Miss = 20131 (0.366), PendingHit = 8173 (0.148)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56911, Miss = 20036 (0.352), PendingHit = 8159 (0.143)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54642, Miss = 20036 (0.367), PendingHit = 7919 (0.145)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 57010, Miss = 20087 (0.352), PendingHit = 8081 (0.142)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52961, Miss = 20174 (0.381), PendingHit = 7754 (0.146)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56632, Miss = 20040 (0.354), PendingHit = 7856 (0.139)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56192, Miss = 20098 (0.358), PendingHit = 8356 (0.149)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54136, Miss = 20159 (0.372), PendingHit = 7795 (0.144)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56553, Miss = 20147 (0.356), PendingHit = 8151 (0.144)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 57360, Miss = 20094 (0.35), PendingHit = 8322 (0.145)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56597, Miss = 20038 (0.354), PendingHit = 7951 (0.14)
L2 Cache Total Miss Rate = 0.361
Stream 1: L2 Cache Miss Rate = 0.527
Stream 2: L2 Cache Miss Rate = 0.336
Stream 3: L2 Cache Miss Rate = 0.371
Stream 1: Accesses  = 218119
Stream 1: Misses  = 114945
Stream 2: Accesses  = 183399
Stream 2: Misses  = 61543
Stream 3: Accesses  = 484401
Stream 3: Misses  = 179610
Stream 1+2: Accesses  = 401518
Stream 1+2: Misses  = 176488
Stream 1+2+3: Accesses  = 885919
Stream 1+2+3: Misses  = 356098
Total Accesses  = 667800
MPKI-CORES
CORE_L2MPKI_0	1.127
CORE_L2MPKI_1	1.122
CORE_L2MPKI_2	1.128
CORE_L2MPKI_3	1.129
CORE_L2MPKI_4	1.126
CORE_L2MPKI_5	1.130
CORE_L2MPKI_6	1.131
CORE_L2MPKI_7	1.122
CORE_L2MPKI_8	1.118
CORE_L2MPKI_9	1.125
CORE_L2MPKI_10	0.200
CORE_L2MPKI_11	0.220
CORE_L2MPKI_12	0.222
CORE_L2MPKI_13	0.224
CORE_L2MPKI_14	0.219
CORE_L2MPKI_15	0.219
CORE_L2MPKI_16	0.214
CORE_L2MPKI_17	0.217
CORE_L2MPKI_18	0.212
CORE_L2MPKI_19	0.217
CORE_L2MPKI_20	0.218
CORE_L2MPKI_21	0.150
CORE_L2MPKI_22	0.222
CORE_L2MPKI_23	0.221
CORE_L2MPKI_24	0.215
CORE_L2MPKI_25	0.216
CORE_L2MPKI_26	0.212
CORE_L2MPKI_27	0.212
CORE_L2MPKI_28	0.101
CORE_L2MPKI_29	0.219
CORE_L2MPKI_30	0.258
CORE_L2MPKI_31	0.278
CORE_L2MPKI_32	0.263
CORE_L2MPKI_33	0.289
CORE_L2MPKI_34	0.274
CORE_L2MPKI_35	0.275
CORE_L2MPKI_36	0.296
CORE_L2MPKI_37	0.264
CORE_L2MPKI_38	0.262
CORE_L2MPKI_39	0.272
CORE_L2MPKI_40	0.249
CORE_L2MPKI_41	0.275
CORE_L2MPKI_42	0.257
CORE_L2MPKI_43	0.291
CORE_L2MPKI_44	0.270
CORE_L2MPKI_45	0.271
CORE_L2MPKI_46	0.265
CORE_L2MPKI_47	0.259
CORE_L2MPKI_48	0.267
CORE_L2MPKI_49	0.261
CORE_L2MPKI_50	0.273
CORE_L2MPKI_51	0.270
CORE_L2MPKI_52	0.254
CORE_L2MPKI_53	0.258
CORE_L2MPKI_54	0.255
CORE_L2MPKI_55	0.258
CORE_L2MPKI_56	0.254
CORE_L2MPKI_57	0.247
CORE_L2MPKI_58	0.293
CORE_L2MPKI_59	0.267
Avg_MPKI_Stream1= 0.671
Avg_MPKI_Stream2= 0.236
Avg_MPKI_Stream3= 0.265
MISSES-CORES
CORE_MISSES_0	8644
CORE_MISSES_1	8475
CORE_MISSES_2	8354
CORE_MISSES_3	8582
CORE_MISSES_4	8606
CORE_MISSES_5	8488
CORE_MISSES_6	8529
CORE_MISSES_7	8589
CORE_MISSES_8	8447
CORE_MISSES_9	8500
CORE_MISSES_10	2760
CORE_MISSES_11	3003
CORE_MISSES_12	3067
CORE_MISSES_13	3062
CORE_MISSES_14	2995
CORE_MISSES_15	2981
CORE_MISSES_16	2958
CORE_MISSES_17	3007
CORE_MISSES_18	2931
CORE_MISSES_19	2967
CORE_MISSES_20	3050
CORE_MISSES_21	2080
CORE_MISSES_22	3104
CORE_MISSES_23	3102
CORE_MISSES_24	3007
CORE_MISSES_25	3020
CORE_MISSES_26	2966
CORE_MISSES_27	2962
CORE_MISSES_28	1401
CORE_MISSES_29	3031
CORE_MISSES_30	3162
CORE_MISSES_31	3458
CORE_MISSES_32	3243
CORE_MISSES_33	3546
CORE_MISSES_34	3441
CORE_MISSES_35	3447
CORE_MISSES_36	3656
CORE_MISSES_37	3237
CORE_MISSES_38	3240
CORE_MISSES_39	3390
CORE_MISSES_40	3030
CORE_MISSES_41	3393
CORE_MISSES_42	3170
CORE_MISSES_43	3594
CORE_MISSES_44	3295
CORE_MISSES_45	3287
CORE_MISSES_46	3277
CORE_MISSES_47	3179
CORE_MISSES_48	3235
CORE_MISSES_49	3234
CORE_MISSES_50	3324
CORE_MISSES_51	3349
CORE_MISSES_52	3064
CORE_MISSES_53	3169
CORE_MISSES_54	3093
CORE_MISSES_55	3078
CORE_MISSES_56	3098
CORE_MISSES_57	2971
CORE_MISSES_58	3556
CORE_MISSES_59	3269
L2_MISSES = 241153
L2_total_cache_accesses = 667800
L2_total_cache_misses = 241153
L2_total_cache_miss_rate = 0.3611
L2_total_cache_pending_hits = 96118
L2_total_cache_reservation_fails = 54672
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 172409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 160790
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14025
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 305
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 36125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79714
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7071
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15844
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 342
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30067
L2_cache_data_port_util = 0.286
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2319644
icnt_total_pkts_simt_to_mem=1418941
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     171.5015
gpu_ipc_2 =     627.2540
gpu_ipc_3 =     834.1176
gpu_tot_sim_cycle_stream_1 = 441361
gpu_tot_sim_cycle_stream_2 = 441361
gpu_tot_sim_cycle_stream_3 = 441353
gpu_sim_insn_1 = 75694080
gpu_sim_insn_2 = 276845472
gpu_sim_insn_3 = 368140328
gpu_sim_cycle = 441362
gpu_sim_insn = 720679880
gpu_ipc =    1632.8544
gpu_tot_sim_cycle = 441362
gpu_tot_sim_insn = 720679880
gpu_tot_ipc =    1632.8544
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 624772
gpu_stall_icnt2sh    = 1169394
gpu_total_sim_rate=439438

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13051636
	L1I_total_cache_misses = 71352
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 110331
L1D_cache:
	L1D_cache_core[0]: Access = 16608, Miss = 13266, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 46332
	L1D_cache_core[1]: Access = 16352, Miss = 13002, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 48026
	L1D_cache_core[2]: Access = 16032, Miss = 12741, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 54990
	L1D_cache_core[3]: Access = 16448, Miss = 13113, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 53285
	L1D_cache_core[4]: Access = 16544, Miss = 13313, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 49405
	L1D_cache_core[5]: Access = 16256, Miss = 13063, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 55055
	L1D_cache_core[6]: Access = 16320, Miss = 12976, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 50889
	L1D_cache_core[7]: Access = 16576, Miss = 13210, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 50291
	L1D_cache_core[8]: Access = 16352, Miss = 13020, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 46806
	L1D_cache_core[9]: Access = 16352, Miss = 13019, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 48191
	L1D_cache_core[10]: Access = 4601, Miss = 4084, Miss_rate = 0.888, Pending_hits = 40, Reservation_fails = 70162
	L1D_cache_core[11]: Access = 4708, Miss = 4277, Miss_rate = 0.908, Pending_hits = 23, Reservation_fails = 75074
	L1D_cache_core[12]: Access = 4965, Miss = 4484, Miss_rate = 0.903, Pending_hits = 41, Reservation_fails = 74366
	L1D_cache_core[13]: Access = 4950, Miss = 4485, Miss_rate = 0.906, Pending_hits = 35, Reservation_fails = 75951
	L1D_cache_core[14]: Access = 4827, Miss = 4376, Miss_rate = 0.907, Pending_hits = 36, Reservation_fails = 74695
	L1D_cache_core[15]: Access = 4706, Miss = 4245, Miss_rate = 0.902, Pending_hits = 40, Reservation_fails = 74777
	L1D_cache_core[16]: Access = 4875, Miss = 4380, Miss_rate = 0.898, Pending_hits = 40, Reservation_fails = 73985
	L1D_cache_core[17]: Access = 4799, Miss = 4357, Miss_rate = 0.908, Pending_hits = 37, Reservation_fails = 72745
	L1D_cache_core[18]: Access = 4674, Miss = 4238, Miss_rate = 0.907, Pending_hits = 37, Reservation_fails = 75550
	L1D_cache_core[19]: Access = 4769, Miss = 4337, Miss_rate = 0.909, Pending_hits = 42, Reservation_fails = 73858
	L1D_cache_core[20]: Access = 4808, Miss = 4345, Miss_rate = 0.904, Pending_hits = 51, Reservation_fails = 71633
	L1D_cache_core[21]: Access = 3503, Miss = 3192, Miss_rate = 0.911, Pending_hits = 42, Reservation_fails = 29490
	L1D_cache_core[22]: Access = 4932, Miss = 4476, Miss_rate = 0.908, Pending_hits = 42, Reservation_fails = 73230
	L1D_cache_core[23]: Access = 4952, Miss = 4495, Miss_rate = 0.908, Pending_hits = 31, Reservation_fails = 69324
	L1D_cache_core[24]: Access = 4745, Miss = 4298, Miss_rate = 0.906, Pending_hits = 33, Reservation_fails = 72784
	L1D_cache_core[25]: Access = 4815, Miss = 4359, Miss_rate = 0.905, Pending_hits = 40, Reservation_fails = 73595
	L1D_cache_core[26]: Access = 4784, Miss = 4365, Miss_rate = 0.912, Pending_hits = 28, Reservation_fails = 73706
	L1D_cache_core[27]: Access = 4710, Miss = 4256, Miss_rate = 0.904, Pending_hits = 38, Reservation_fails = 73402
	L1D_cache_core[28]: Access = 2328, Miss = 2271, Miss_rate = 0.976, Pending_hits = 33, Reservation_fails = 7872
	L1D_cache_core[29]: Access = 4820, Miss = 4338, Miss_rate = 0.900, Pending_hits = 61, Reservation_fails = 73034
	L1D_cache_core[30]: Access = 13230, Miss = 13168, Miss_rate = 0.995, Pending_hits = 23, Reservation_fails = 148468
	L1D_cache_core[31]: Access = 13610, Miss = 13595, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 140935
	L1D_cache_core[32]: Access = 13523, Miss = 13499, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 144023
	L1D_cache_core[33]: Access = 13089, Miss = 13072, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 148459
	L1D_cache_core[34]: Access = 13326, Miss = 13303, Miss_rate = 0.998, Pending_hits = 12, Reservation_fails = 138671
	L1D_cache_core[35]: Access = 13250, Miss = 13233, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 142376
	L1D_cache_core[36]: Access = 13084, Miss = 13063, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 144368
	L1D_cache_core[37]: Access = 13886, Miss = 13873, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 145025
	L1D_cache_core[38]: Access = 13769, Miss = 13753, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 144302
	L1D_cache_core[39]: Access = 13462, Miss = 13451, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 142473
	L1D_cache_core[40]: Access = 13350, Miss = 13334, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 143066
	L1D_cache_core[41]: Access = 13386, Miss = 13365, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 141288
	L1D_cache_core[42]: Access = 13146, Miss = 13123, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 144387
	L1D_cache_core[43]: Access = 13166, Miss = 13146, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 143009
	L1D_cache_core[44]: Access = 13853, Miss = 13838, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 144134
	L1D_cache_core[45]: Access = 13110, Miss = 13092, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 146872
	L1D_cache_core[46]: Access = 13199, Miss = 13189, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 141876
	L1D_cache_core[47]: Access = 13491, Miss = 13461, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 148364
	L1D_cache_core[48]: Access = 13580, Miss = 13551, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 148676
	L1D_cache_core[49]: Access = 13172, Miss = 13154, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 136953
	L1D_cache_core[50]: Access = 13320, Miss = 13289, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 149898
	L1D_cache_core[51]: Access = 12955, Miss = 12932, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 139691
	L1D_cache_core[52]: Access = 13558, Miss = 13545, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 152535
	L1D_cache_core[53]: Access = 13029, Miss = 13007, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 144674
	L1D_cache_core[54]: Access = 13147, Miss = 13123, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 147703
	L1D_cache_core[55]: Access = 13372, Miss = 13358, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 155295
	L1D_cache_core[56]: Access = 13268, Miss = 13234, Miss_rate = 0.997, Pending_hits = 4, Reservation_fails = 144205
	L1D_cache_core[57]: Access = 13394, Miss = 13382, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 146904
	L1D_cache_core[58]: Access = 13416, Miss = 13375, Miss_rate = 0.997, Pending_hits = 27, Reservation_fails = 151284
	L1D_cache_core[59]: Access = 13211, Miss = 13164, Miss_rate = 0.996, Pending_hits = 23, Reservation_fails = 147100
	L1D_total_cache_accesses = 656463
	L1D_total_cache_misses = 614053
	L1D_total_cache_miss_rate = 0.9354
	L1D_total_cache_pending_hits = 968
	L1D_total_cache_reservation_fails = 6219517
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1096569
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3977
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071380
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 392298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4774817
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1094897
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071380
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 221755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1444700
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12980284
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 71352
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 110331
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
15477, 15477, 15477, 15477, 15246, 15246, 15246, 15246, 15246, 15246, 14322, 14322, 14553, 14553, 14322, 14322, 
gpgpu_n_tot_thrd_icount = 817519168
gpgpu_n_tot_w_icount = 25547474
gpgpu_n_stall_shd_mem = 10175924
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 392257
gpgpu_n_mem_write_global = 254786
gpgpu_n_mem_texture = 3977
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 6219968
gpgpu_n_store_insn = 4532124
gpgpu_n_shmem_insn = 45109168
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 2293760
gpgpu_n_param_mem_insn = 31674176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6525556
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13504386	W0_Idle:2054380	W0_Scoreboard:11750304	W1:2096	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:23064	W10:0	W11:0	W12:0	W13:23752	W14:949128	W15:0	W16:124928	W17:0	W18:84592	W19:0	W20:26544	W21:0	W22:0	W23:0	W24:1920684	W25:0	W26:72400	W27:0	W28:5356408	W29:2280960	W30:236672	W31:0	W32:14408680
Warp Occupancy Distribution:
Stall:3066665	W0_Idle:1135903	W0_Scoreboard:6464013	W1:1128	W2:4710	W3:14130	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41605	W17:0	W18:7065	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1059750	W29:1130400	W30:0	W31:0	W32:4700301
Warp Occupancy Distribution:
Stall:4819076	W0_Idle:560809	W0_Scoreboard:2888990	W1:968	W2:4794	W3:14382	W4:0	W5:0	W6:0	W7:0	W8:0	W9:8612	W10:0	W11:0	W12:0	W13:7434	W14:317728	W15:0	W16:57075	W17:0	W18:33167	W19:0	W20:9786	W21:0	W22:0	W23:0	W24:645998	W25:0	W26:22968	W27:0	W28:2158919	W29:1150560	W30:79744	W31:0	W32:4841614
warp_utilization0: 0.483340
warp_utilization1: 0.394827
warp_utilization2: 0.530781
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3138056 {8:392257,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26066864 {40:52023,72:56091,136:146672,}
traffic_breakdown_coretomem[INST_ACC_R] = 135664 {8:16958,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31816 {8:3977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53321248 {136:392068,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2036152 {8:254519,}
traffic_breakdown_memtocore[INST_ACC_R] = 2303568 {136:16938,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 540872 {136:3977,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 3160 
averagemflatency = 372 
averagemflatency_1 = 411 
averagemflatency_2= 393 
averagemflatency_3 = 327 
averagemrqlatency_1 = 38 
averagemrqlatency_2 = 60 
averagemrqlatency_3 = 55 
max_icnt2mem_latency = 2802 
max_icnt2sh_latency = 441361 
mrq_lat_table:166879 	9467 	12841 	23466 	53925 	70935 	71780 	48325 	12748 	1266 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	817 	1120 	704 	243934 	282447 	98749 	22588 	275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	277403 	109865 	76948 	79350 	50555 	43356 	26602 	3771 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	98262 	272369 	25330 	154 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	77031 	112749 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	2 	218 	471 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        72        66        49       110        54        66        89        73        94        99        87       103       103        57        75 
dram[1]:        70        72        64        55        50        50        88        81        66        62        86        89        88       109        97        49 
dram[2]:        67        65        58        62        53        69        60        74        77        87        95        92        95       101        56        79 
dram[3]:        46        79        51        54        45        74        64        73        84        74        93        84       102        82        45        77 
dram[4]:        66        45        41        48        57        60        85        74        73        92        98        88       101        97        55        74 
dram[5]:        81        45        59        54        52        46        93        65        86        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      7307      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7867      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      8183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      7034     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  2.913043  2.987273  2.933214  3.016314  3.008459  3.012720  3.011330  3.009530  2.921811  2.930711  3.099483  2.965881  3.148880  3.167536  2.936517  2.981482 
dram[1]:  2.906157  3.013580  2.920047  2.972973  3.069393  3.032079  3.000000  3.142320  2.822489  2.943128  3.048827  3.105469  3.155759  3.135922  3.033042  3.020586 
dram[2]:  2.931548  2.939738  2.924484  2.968415  2.938434  3.035779  2.997034  3.008929  2.933806  2.926887  3.095238  3.051447  3.080153  3.067046  2.920120  2.989474 
dram[3]:  2.962759  2.858474  2.940825  2.886113  2.939230  3.072839  2.982820  3.089970  2.967607  2.886377  3.150559  3.125984  3.062857  3.152751  2.982833  3.047799 
dram[4]:  3.000000  2.826613  2.959500  2.883748  3.027997  2.921592  3.063559  2.903429  2.897496  2.908397  3.073406  3.070922  3.081581  3.112460  3.041276  2.976773 
dram[5]:  2.967859  2.955015  2.902850  2.876385  2.981381  2.982562  3.147224  2.972925  2.906395  2.911886  3.014557  3.050287  3.173970  3.090734  2.956813  2.957447 
average row locality = 471642/157423 = 2.996017
average row locality_1 = 259838/107844 = 2.409388
average row locality_2 = 110864/29129 = 3.805967
average row locality_3 = 100940/20450 = 4.935941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2506      2522      2486      2509      2527      2526      2585      2561      2563      2555      2479      2473      2502      2534      2453      2439 
dram[1]:      2491      2502      2489      2510      2508      2502      2562      2557      2540      2545      2489      2473      2496      2513      2454      2426 
dram[2]:      2508      2535      2499      2521      2504      2518      2563      2575      2546      2561      2482      2478      2512      2535      2458      2437 
dram[3]:      2484      2513      2490      2514      2491      2522      2572      2570      2543      2545      2480      2464      2519      2513      2451      2445 
dram[4]:      2513      2506      2517      2517      2524      2536      2573      2585      2550      2550      2471      2466      2539      2521      2458      2452 
dram[5]:      2500      2491      2525      2500      2520      2514      2555      2575      2553      2523      2467      2472      2525      2503      2438      2448 
total reads: 241012
bank skew: 2585/2426 = 1.07
chip skew: 40278/40057 = 1.01
number of total write accesses:
dram[0]:      2385      2407      2433      2484      2453      2448      2466      2492      2407      2441      2320      2308      2282      2328      2404      2391 
dram[1]:      2371      2380      2478      2440      2446      2414      2501      2455      2406      2424      2326      2299      2327      2333      2411      2416 
dram[2]:      2417      2393      2458      2460      2414      2491      2490      2483      2418      2403      2330      2268      2331      2314      2407      2391 
dram[3]:      2370      2395      2430      2453      2394      2456      2463      2513      2404      2434      2319      2303      2305      2363      2414      2401 
dram[4]:      2374      2401      2452      2469      2451      2457      2491      2496      2425      2403      2303      2304      2298      2350      2408      2418 
dram[5]:      2394      2370      2465      2433      2445      2451      2490      2476      2446      2401      2297      2322      2330      2305      2423      2417 
total reads: 230726
bank skew: 2513/2268 = 1.11
chip skew: 38500/38417 = 1.00
average mf latency per bank:
dram[0]:        514       525       484       512       500       513       490       525       501       539       510       532       499       533       488       515
dram[1]:        522       490       491       485       516       488       507       480       515       499       525       501       513       497       522       495
dram[2]:        518       508       512       483       528       505       519       488       530       507       531       514       525       503       527       499
dram[3]:        506       516       494       498       496       504       493       510       509       528       514       522       510       499       503       516
dram[4]:        537       550       515       534       526       543       504       545       530       566       538       548       532       542       536       538
dram[5]:        530       503       501       486       511       493       509       496       526       515       526       500       511       498       527       491
maximum mf latency per bank:
dram[0]:       2048      2337      2216      2153      2333      2342      2053      2330      2085      2830      1969      2621      2245      2558      2572      2052
dram[1]:       2039      1778      2105      2277      2006      2683      2246      2198      2019      2222      2731      2354      1893      2897      2264      2274
dram[2]:       1842      2327      2174      2381      2240      2417      2293      2233      2670      2029      2446      1983      3017      2652      2675      2252
dram[3]:       1924      1899      2081      2184      2143      2029      2237      2163      2294      2830      2127      2582      1862      1830      2670      2343
dram[4]:       2787      2098      2128      2499      2431      2270      2249      3014      2383      2467      2256      2585      2298      3160      2626      2720
dram[5]:       2156      1911      2181      1998      2072      2123      2249      2217      2140      1952      1874      2057      2196      2831      1999      1956
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582597 n_nop=383413 n_act=26211 n_pre=26198 n_req=59568 n_req_1=14848 n_req_2=18530 n_req_3=26190 n_rd=80418 n_write=66357 bw_util=0.3728 bw_util_1=0.1019 bw_util_2=0.1147 bw_util_3=0.1561 blp=5.077367 blp_1= 1.741350 blp_2= 2.708935 blp_3= 1.809108
 n_activity=546357 dram_eff=0.3975 dram_eff_1=0.1087 dram_eff_2=0.1223 dram_eff_3=0.1665
bk0: 5012a 424193i bk1: 5044a 419079i bk2: 4972a 417324i bk3: 5018a 413437i bk4: 5052a 413824i bk5: 5052a 409076i bk6: 5168a 406251i bk7: 5120a 401639i bk8: 5126a 420363i bk9: 5106a 413509i bk10: 4956a 420890i bk11: 4946a 417969i bk12: 4998a 420022i bk13: 5064a 414933i bk14: 4906a 411027i bk15: 4878a 412038i 
bw_dist = 0.102	0.115	0.156	0.565	0.062
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.50703
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582597 n_nop=384064 n_act=26004 n_pre=25992 n_req=59220 n_req_1=14573 n_req_2=18520 n_req_3=26127 n_rd=80088 n_write=66449 bw_util=0.3708 bw_util_1=0.1001 bw_util_2=0.1146 bw_util_3=0.1562 blp=5.045363 blp_1= 1.687240 blp_2= 2.663534 blp_3= 1.824019
 n_activity=545008 dram_eff=0.3964 dram_eff_1=0.107 dram_eff_2=0.1225 dram_eff_3=0.167
bk0: 4982a 422803i bk1: 5004a 420370i bk2: 4978a 416211i bk3: 5018a 414641i bk4: 5016a 415804i bk5: 5002a 413817i bk6: 5122a 407072i bk7: 5114a 408188i bk8: 5078a 417390i bk9: 5088a 418719i bk10: 4968a 423110i bk11: 4944a 421073i bk12: 4990a 418152i bk13: 5024a 413246i bk14: 4908a 414231i bk15: 4852a 413434i 
bw_dist = 0.100	0.115	0.156	0.565	0.065
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.22594
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582597 n_nop=383114 n_act=26343 n_pre=26329 n_req=59641 n_req_1=14848 n_req_2=18539 n_req_3=26254 n_rd=80434 n_write=66377 bw_util=0.3732 bw_util_1=0.1019 bw_util_2=0.1148 bw_util_3=0.1564 blp=5.070415 blp_1= 1.724010 blp_2= 2.638681 blp_3= 1.822690
 n_activity=546444 dram_eff=0.3979 dram_eff_1=0.1087 dram_eff_2=0.1224 dram_eff_3=0.1668
bk0: 5016a 423185i bk1: 5068a 419913i bk2: 4997a 415667i bk3: 5040a 414133i bk4: 5004a 415366i bk5: 5030a 408401i bk6: 5126a 407918i bk7: 5144a 403354i bk8: 5092a 419624i bk9: 5122a 415952i bk10: 4962a 422283i bk11: 4954a 420938i bk12: 5024a 416659i bk13: 5070a 414040i bk14: 4912a 414788i bk15: 4873a 411518i 
bw_dist = 0.102	0.115	0.156	0.565	0.062
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.3653
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582597 n_nop=383644 n_act=26141 n_pre=26126 n_req=59285 n_req_1=14656 n_req_2=18501 n_req_3=26128 n_rd=80214 n_write=66472 bw_util=0.3715 bw_util_1=0.1006 bw_util_2=0.1147 bw_util_3=0.1562 blp=5.021388 blp_1= 1.707909 blp_2= 2.621467 blp_3= 1.836322
 n_activity=547043 dram_eff=0.3956 dram_eff_1=0.1072 dram_eff_2=0.1221 dram_eff_3=0.1663
bk0: 4966a 427803i bk1: 5026a 418100i bk2: 4980a 417612i bk3: 5028a 410663i bk4: 4982a 419041i bk5: 5044a 414231i bk6: 5144a 408224i bk7: 5140a 402433i bk8: 5086a 420754i bk9: 5090a 415120i bk10: 4952a 422635i bk11: 4924a 422386i bk12: 5038a 417906i bk13: 5022a 416049i bk14: 4902a 414971i bk15: 4890a 411952i 
bw_dist = 0.101	0.115	0.156	0.568	0.061
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.30334
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582597 n_nop=382830 n_act=26418 n_pre=26404 n_req=59735 n_req_1=14862 n_req_2=18595 n_req_3=26278 n_rd=80520 n_write=66425 bw_util=0.3737 bw_util_1=0.102 bw_util_2=0.1151 bw_util_3=0.1566 blp=5.096313 blp_1= 1.733603 blp_2= 2.675347 blp_3= 1.810312
 n_activity=546236 dram_eff=0.3986 dram_eff_1=0.1088 dram_eff_2=0.1228 dram_eff_3=0.167
bk0: 5024a 426430i bk1: 5010a 417969i bk2: 5034a 416425i bk3: 5034a 411352i bk4: 5048a 415305i bk5: 5070a 409597i bk6: 5140a 405542i bk7: 5170a 400225i bk8: 5100a 417536i bk9: 5100a 415122i bk10: 4940a 422237i bk11: 4922a 422401i bk12: 5074a 417151i bk13: 5040a 410919i bk14: 4912a 411527i bk15: 4902a 408662i 
bw_dist = 0.102	0.115	0.157	0.564	0.062
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.5029
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=582597 n_nop=383329 n_act=26290 n_pre=26276 n_req=59325 n_req_1=14570 n_req_2=18601 n_req_3=26154 n_rd=80194 n_write=66508 bw_util=0.3715 bw_util_1=0.1 bw_util_2=0.1151 bw_util_3=0.1564 blp=5.052790 blp_1= 1.696166 blp_2= 2.686800 blp_3= 1.820034
 n_activity=546542 dram_eff=0.396 dram_eff_1=0.1066 dram_eff_2=0.1227 dram_eff_3=0.1667
bk0: 5000a 425333i bk1: 4982a 421439i bk2: 5050a 416250i bk3: 5000a 412016i bk4: 5038a 414659i bk5: 5024a 414920i bk6: 5108a 409462i bk7: 5150a 404044i bk8: 5106a 417895i bk9: 5046a 416757i bk10: 4930a 421215i bk11: 4940a 418865i bk12: 5048a 415379i bk13: 5002a 415471i bk14: 4876a 412003i bk15: 4894a 410114i 
bw_dist = 0.100	0.115	0.156	0.567	0.062
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.1874

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53734, Miss = 20113, Miss_rate = 0.374, Pending_hits = 7601, Reservation_fails = 2413
L2_cache_bank[1]: Access = 55072, Miss = 20131, Miss_rate = 0.366, Pending_hits = 8173, Reservation_fails = 4632
L2_cache_bank[2]: Access = 56911, Miss = 20036, Miss_rate = 0.352, Pending_hits = 8159, Reservation_fails = 2825
L2_cache_bank[3]: Access = 54642, Miss = 20036, Miss_rate = 0.367, Pending_hits = 7919, Reservation_fails = 4182
L2_cache_bank[4]: Access = 57010, Miss = 20087, Miss_rate = 0.352, Pending_hits = 8081, Reservation_fails = 2945
L2_cache_bank[5]: Access = 52961, Miss = 20174, Miss_rate = 0.381, Pending_hits = 7754, Reservation_fails = 4825
L2_cache_bank[6]: Access = 56632, Miss = 20040, Miss_rate = 0.354, Pending_hits = 7856, Reservation_fails = 3554
L2_cache_bank[7]: Access = 56192, Miss = 20098, Miss_rate = 0.358, Pending_hits = 8356, Reservation_fails = 4731
L2_cache_bank[8]: Access = 54136, Miss = 20159, Miss_rate = 0.372, Pending_hits = 7795, Reservation_fails = 6880
L2_cache_bank[9]: Access = 56553, Miss = 20147, Miss_rate = 0.356, Pending_hits = 8151, Reservation_fails = 6536
L2_cache_bank[10]: Access = 57360, Miss = 20094, Miss_rate = 0.350, Pending_hits = 8322, Reservation_fails = 5885
L2_cache_bank[11]: Access = 56597, Miss = 20038, Miss_rate = 0.354, Pending_hits = 7951, Reservation_fails = 5264
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53734, Miss = 20113 (0.374), PendingHit = 7601 (0.141)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55072, Miss = 20131 (0.366), PendingHit = 8173 (0.148)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56911, Miss = 20036 (0.352), PendingHit = 8159 (0.143)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54642, Miss = 20036 (0.367), PendingHit = 7919 (0.145)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 57010, Miss = 20087 (0.352), PendingHit = 8081 (0.142)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52961, Miss = 20174 (0.381), PendingHit = 7754 (0.146)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56632, Miss = 20040 (0.354), PendingHit = 7856 (0.139)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56192, Miss = 20098 (0.358), PendingHit = 8356 (0.149)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54136, Miss = 20159 (0.372), PendingHit = 7795 (0.144)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56553, Miss = 20147 (0.356), PendingHit = 8151 (0.144)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 57360, Miss = 20094 (0.35), PendingHit = 8322 (0.145)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56597, Miss = 20038 (0.354), PendingHit = 7951 (0.14)
L2 Cache Total Miss Rate = 0.361
Stream 1: L2 Cache Miss Rate = 0.527
Stream 2: L2 Cache Miss Rate = 0.336
Stream 3: L2 Cache Miss Rate = 0.371
Stream 1: Accesses  = 218119
Stream 1: Misses  = 114945
Stream 2: Accesses  = 183399
Stream 2: Misses  = 61543
Stream 3: Accesses  = 484401
Stream 3: Misses  = 179610
Stream 1+2: Accesses  = 401518
Stream 1+2: Misses  = 176488
Stream 1+2+3: Accesses  = 885919
Stream 1+2+3: Misses  = 356098
Total Accesses  = 667800
MPKI-CORES
CORE_L2MPKI_0	1.127
CORE_L2MPKI_1	1.122
CORE_L2MPKI_2	1.128
CORE_L2MPKI_3	1.129
CORE_L2MPKI_4	1.126
CORE_L2MPKI_5	1.130
CORE_L2MPKI_6	1.131
CORE_L2MPKI_7	1.122
CORE_L2MPKI_8	1.118
CORE_L2MPKI_9	1.125
CORE_L2MPKI_10	0.200
CORE_L2MPKI_11	0.220
CORE_L2MPKI_12	0.222
CORE_L2MPKI_13	0.224
CORE_L2MPKI_14	0.219
CORE_L2MPKI_15	0.219
CORE_L2MPKI_16	0.214
CORE_L2MPKI_17	0.217
CORE_L2MPKI_18	0.212
CORE_L2MPKI_19	0.217
CORE_L2MPKI_20	0.218
CORE_L2MPKI_21	0.150
CORE_L2MPKI_22	0.222
CORE_L2MPKI_23	0.221
CORE_L2MPKI_24	0.215
CORE_L2MPKI_25	0.216
CORE_L2MPKI_26	0.212
CORE_L2MPKI_27	0.212
CORE_L2MPKI_28	0.101
CORE_L2MPKI_29	0.219
CORE_L2MPKI_30	0.258
CORE_L2MPKI_31	0.278
CORE_L2MPKI_32	0.263
CORE_L2MPKI_33	0.289
CORE_L2MPKI_34	0.274
CORE_L2MPKI_35	0.275
CORE_L2MPKI_36	0.296
CORE_L2MPKI_37	0.264
CORE_L2MPKI_38	0.262
CORE_L2MPKI_39	0.272
CORE_L2MPKI_40	0.249
CORE_L2MPKI_41	0.275
CORE_L2MPKI_42	0.257
CORE_L2MPKI_43	0.291
CORE_L2MPKI_44	0.270
CORE_L2MPKI_45	0.271
CORE_L2MPKI_46	0.265
CORE_L2MPKI_47	0.259
CORE_L2MPKI_48	0.267
CORE_L2MPKI_49	0.261
CORE_L2MPKI_50	0.273
CORE_L2MPKI_51	0.270
CORE_L2MPKI_52	0.254
CORE_L2MPKI_53	0.258
CORE_L2MPKI_54	0.255
CORE_L2MPKI_55	0.258
CORE_L2MPKI_56	0.254
CORE_L2MPKI_57	0.247
CORE_L2MPKI_58	0.293
CORE_L2MPKI_59	0.267
Avg_MPKI_Stream1= 0.671
Avg_MPKI_Stream2= 0.236
Avg_MPKI_Stream3= 0.265
MISSES-CORES
CORE_MISSES_0	8644
CORE_MISSES_1	8475
CORE_MISSES_2	8354
CORE_MISSES_3	8582
CORE_MISSES_4	8606
CORE_MISSES_5	8488
CORE_MISSES_6	8529
CORE_MISSES_7	8589
CORE_MISSES_8	8447
CORE_MISSES_9	8500
CORE_MISSES_10	2760
CORE_MISSES_11	3003
CORE_MISSES_12	3067
CORE_MISSES_13	3062
CORE_MISSES_14	2995
CORE_MISSES_15	2981
CORE_MISSES_16	2958
CORE_MISSES_17	3007
CORE_MISSES_18	2931
CORE_MISSES_19	2967
CORE_MISSES_20	3050
CORE_MISSES_21	2080
CORE_MISSES_22	3104
CORE_MISSES_23	3102
CORE_MISSES_24	3007
CORE_MISSES_25	3020
CORE_MISSES_26	2966
CORE_MISSES_27	2962
CORE_MISSES_28	1401
CORE_MISSES_29	3031
CORE_MISSES_30	3162
CORE_MISSES_31	3458
CORE_MISSES_32	3243
CORE_MISSES_33	3546
CORE_MISSES_34	3441
CORE_MISSES_35	3447
CORE_MISSES_36	3656
CORE_MISSES_37	3237
CORE_MISSES_38	3240
CORE_MISSES_39	3390
CORE_MISSES_40	3030
CORE_MISSES_41	3393
CORE_MISSES_42	3170
CORE_MISSES_43	3594
CORE_MISSES_44	3295
CORE_MISSES_45	3287
CORE_MISSES_46	3277
CORE_MISSES_47	3179
CORE_MISSES_48	3235
CORE_MISSES_49	3234
CORE_MISSES_50	3324
CORE_MISSES_51	3349
CORE_MISSES_52	3064
CORE_MISSES_53	3169
CORE_MISSES_54	3093
CORE_MISSES_55	3078
CORE_MISSES_56	3098
CORE_MISSES_57	2971
CORE_MISSES_58	3556
CORE_MISSES_59	3269
L2_MISSES = 241153
L2_total_cache_accesses = 667800
L2_total_cache_misses = 241153
L2_total_cache_miss_rate = 0.3611
L2_total_cache_pending_hits = 96118
L2_total_cache_reservation_fails = 54672
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 172409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 160790
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14025
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 305
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 36125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79714
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7071
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15844
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 752
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 342
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30067
L2_cache_data_port_util = 0.286
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2319644
icnt_total_pkts_simt_to_mem=1418941
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     163.5603
gpu_ipc_2 =     547.6976
gpu_ipc_3 =     804.9261
gpu_tot_sim_cycle_stream_1 = 509069
gpu_tot_sim_cycle_stream_2 = 509069
gpu_tot_sim_cycle_stream_3 = 509061
gpu_sim_insn_1 = 83263488
gpu_sim_insn_2 = 278815834
gpu_sim_insn_3 = 409756527
gpu_sim_cycle = 509070
gpu_sim_insn = 771835849
gpu_ipc =    1516.1683
gpu_tot_sim_cycle = 509070
gpu_tot_sim_insn = 771835849
gpu_tot_ipc =    1516.1683
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 843097
gpu_stall_icnt2sh    = 1268203
gpu_total_sim_rate=429992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14029429
	L1I_total_cache_misses = 78615
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 110331
L1D_cache:
	L1D_cache_core[0]: Access = 18144, Miss = 14476, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 64549
	L1D_cache_core[1]: Access = 17920, Miss = 14287, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 63921
	L1D_cache_core[2]: Access = 17728, Miss = 14075, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 71746
	L1D_cache_core[3]: Access = 18240, Miss = 14550, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 69204
	L1D_cache_core[4]: Access = 18240, Miss = 14685, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 66966
	L1D_cache_core[5]: Access = 17920, Miss = 14368, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 68946
	L1D_cache_core[6]: Access = 17952, Miss = 14270, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 65053
	L1D_cache_core[7]: Access = 18144, Miss = 14466, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 68493
	L1D_cache_core[8]: Access = 17888, Miss = 14255, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 64534
	L1D_cache_core[9]: Access = 18048, Miss = 14326, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 64424
	L1D_cache_core[10]: Access = 4610, Miss = 4093, Miss_rate = 0.888, Pending_hits = 40, Reservation_fails = 70162
	L1D_cache_core[11]: Access = 7736, Miss = 6817, Miss_rate = 0.881, Pending_hits = 23, Reservation_fails = 139751
	L1D_cache_core[12]: Access = 7907, Miss = 6836, Miss_rate = 0.865, Pending_hits = 41, Reservation_fails = 137703
	L1D_cache_core[13]: Access = 8067, Miss = 7010, Miss_rate = 0.869, Pending_hits = 35, Reservation_fails = 140533
	L1D_cache_core[14]: Access = 7895, Miss = 6920, Miss_rate = 0.877, Pending_hits = 36, Reservation_fails = 139332
	L1D_cache_core[15]: Access = 6968, Miss = 6049, Miss_rate = 0.868, Pending_hits = 40, Reservation_fails = 117168
	L1D_cache_core[16]: Access = 5898, Miss = 5184, Miss_rate = 0.879, Pending_hits = 40, Reservation_fails = 88671
	L1D_cache_core[17]: Access = 7849, Miss = 6903, Miss_rate = 0.879, Pending_hits = 37, Reservation_fails = 137400
	L1D_cache_core[18]: Access = 7872, Miss = 6882, Miss_rate = 0.874, Pending_hits = 37, Reservation_fails = 140025
	L1D_cache_core[19]: Access = 7822, Miss = 6818, Miss_rate = 0.872, Pending_hits = 43, Reservation_fails = 137623
	L1D_cache_core[20]: Access = 7916, Miss = 6917, Miss_rate = 0.874, Pending_hits = 51, Reservation_fails = 136228
	L1D_cache_core[21]: Access = 3503, Miss = 3192, Miss_rate = 0.911, Pending_hits = 42, Reservation_fails = 29490
	L1D_cache_core[22]: Access = 8251, Miss = 7165, Miss_rate = 0.868, Pending_hits = 42, Reservation_fails = 137353
	L1D_cache_core[23]: Access = 7981, Miss = 6994, Miss_rate = 0.876, Pending_hits = 31, Reservation_fails = 134001
	L1D_cache_core[24]: Access = 7038, Miss = 6093, Miss_rate = 0.866, Pending_hits = 34, Reservation_fails = 118518
	L1D_cache_core[25]: Access = 7794, Miss = 6725, Miss_rate = 0.863, Pending_hits = 40, Reservation_fails = 136394
	L1D_cache_core[26]: Access = 7895, Miss = 6910, Miss_rate = 0.875, Pending_hits = 28, Reservation_fails = 138275
	L1D_cache_core[27]: Access = 7708, Miss = 6641, Miss_rate = 0.862, Pending_hits = 39, Reservation_fails = 137882
	L1D_cache_core[28]: Access = 2328, Miss = 2271, Miss_rate = 0.976, Pending_hits = 33, Reservation_fails = 7872
	L1D_cache_core[29]: Access = 7885, Miss = 6823, Miss_rate = 0.865, Pending_hits = 61, Reservation_fails = 137670
	L1D_cache_core[30]: Access = 14744, Miss = 14682, Miss_rate = 0.996, Pending_hits = 23, Reservation_fails = 181978
	L1D_cache_core[31]: Access = 15074, Miss = 15057, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 172270
	L1D_cache_core[32]: Access = 15019, Miss = 14993, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 178829
	L1D_cache_core[33]: Access = 14721, Miss = 14704, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 181747
	L1D_cache_core[34]: Access = 14874, Miss = 14851, Miss_rate = 0.998, Pending_hits = 12, Reservation_fails = 169978
	L1D_cache_core[35]: Access = 14742, Miss = 14725, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 177867
	L1D_cache_core[36]: Access = 14636, Miss = 14615, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 175942
	L1D_cache_core[37]: Access = 15322, Miss = 15307, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 177330
	L1D_cache_core[38]: Access = 15245, Miss = 15227, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 176727
	L1D_cache_core[39]: Access = 15064, Miss = 15053, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 173583
	L1D_cache_core[40]: Access = 14747, Miss = 14731, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 174748
	L1D_cache_core[41]: Access = 14834, Miss = 14813, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 171880
	L1D_cache_core[42]: Access = 14592, Miss = 14569, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 176098
	L1D_cache_core[43]: Access = 14762, Miss = 14742, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 173361
	L1D_cache_core[44]: Access = 15087, Miss = 15072, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 174933
	L1D_cache_core[45]: Access = 14470, Miss = 14452, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 178346
	L1D_cache_core[46]: Access = 14559, Miss = 14549, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 175684
	L1D_cache_core[47]: Access = 14895, Miss = 14861, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 180977
	L1D_cache_core[48]: Access = 15177, Miss = 15148, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 180412
	L1D_cache_core[49]: Access = 14776, Miss = 14752, Miss_rate = 0.998, Pending_hits = 10, Reservation_fails = 168750
	L1D_cache_core[50]: Access = 14652, Miss = 14621, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 183578
	L1D_cache_core[51]: Access = 14399, Miss = 14376, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 172289
	L1D_cache_core[52]: Access = 15087, Miss = 15074, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 185360
	L1D_cache_core[53]: Access = 14343, Miss = 14321, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 175379
	L1D_cache_core[54]: Access = 14626, Miss = 14602, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 179767
	L1D_cache_core[55]: Access = 14740, Miss = 14726, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 186548
	L1D_cache_core[56]: Access = 14632, Miss = 14598, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 178884
	L1D_cache_core[57]: Access = 14941, Miss = 14927, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 181254
	L1D_cache_core[58]: Access = 14808, Miss = 14767, Miss_rate = 0.997, Pending_hits = 27, Reservation_fails = 182190
	L1D_cache_core[59]: Access = 14487, Miss = 14440, Miss_rate = 0.997, Pending_hits = 23, Reservation_fails = 174698
	L1D_total_cache_accesses = 765202
	L1D_total_cache_misses = 710356
	L1D_total_cache_miss_rate = 0.9283
	L1D_total_cache_pending_hits = 977
	L1D_total_cache_reservation_fails = 8351274
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1203475
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3977
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071380
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 446874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6154413
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1201803
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071380
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 263482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2196861
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13950814
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78615
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 110331
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
16863, 16863, 16863, 16863, 16632, 16632, 16632, 16632, 16632, 16632, 15708, 15708, 15939, 15939, 15708, 15708, 
gpgpu_n_tot_thrd_icount = 878445920
gpgpu_n_tot_w_icount = 27451435
gpgpu_n_stall_shd_mem = 12357867
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 446847
gpgpu_n_mem_write_global = 299837
gpgpu_n_mem_texture = 3977
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 7199640
gpgpu_n_store_insn = 5338038
gpgpu_n_shmem_insn = 49021307
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 2523136
gpgpu_n_param_mem_insn = 34762308
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8707499
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17047316	W0_Idle:3296291	W0_Scoreboard:13186314	W1:6156	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:25141	W10:0	W11:0	W12:0	W13:26066	W14:1043289	W15:0	W16:132128	W17:0	W18:91066	W19:0	W20:29341	W21:0	W22:0	W23:0	W24:2273916	W25:0	W26:79540	W27:0	W28:5689849	W29:2280960	W30:259165	W31:0	W32:15477400
Warp Occupancy Distribution:
Stall:4101010	W0_Idle:1744764	W0_Scoreboard:7259142	W1:3278	W2:4710	W3:14130	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41605	W17:0	W18:7065	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1059750	W29:1130400	W30:0	W31:0	W32:4968136
Warp Occupancy Distribution:
Stall:6166245	W0_Idle:1041577	W0_Scoreboard:3166373	W1:2878	W2:4794	W3:14382	W4:0	W5:0	W6:0	W7:0	W8:0	W9:9292	W10:0	W11:0	W12:0	W13:8208	W14:351558	W15:0	W16:59475	W17:0	W18:35207	W19:0	W20:10626	W21:0	W22:0	W23:0	W24:772596	W25:0	W26:25488	W27:0	W28:2278626	W29:1150560	W30:87799	W31:0	W32:5145260
warp_utilization0: 0.450167
warp_utilization1: 0.355517
warp_utilization2: 0.489734
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3574776 {8:446847,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30355944 {40:64268,72:66440,136:169129,}
traffic_breakdown_coretomem[INST_ACC_R] = 139264 {8:17408,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31816 {8:3977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60736648 {136:446593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2396248 {8:299531,}
traffic_breakdown_memtocore[INST_ACC_R] = 2367488 {136:17408,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 540872 {136:3977,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 3160 
averagemflatency = 406 
averagemflatency_1 = 453 
averagemflatency_2= 435 
averagemflatency_3 = 345 
averagemrqlatency_1 = 40 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2802 
max_icnt2sh_latency = 509069 
mrq_lat_table:192920 	10374 	14434 	26901 	63606 	86139 	89212 	60514 	16204 	1564 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	817 	1120 	704 	254721 	310865 	147974 	33656 	313 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	288233 	114642 	82221 	92047 	69957 	73282 	42640 	4889 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	118853 	304852 	26767 	168 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	77031 	157760 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	2 	218 	475 	317 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        72        66        49       110        54        66        89        73        94        99        87       103       103        57        75 
dram[1]:        70        72        64        55        50        50        88        81        66        62        86        89        88       109        97        49 
dram[2]:        67        65        58        62        53        69        60        74        77        87        95        92        95       101        56        79 
dram[3]:        46        79        51        54        45        74        64        73        84        74        93        84       102        82        45        77 
dram[4]:        66        45        41        48        57        60        85        74        73        92        98        88       101        97        55        74 
dram[5]:        81        45        59        54        52        46        93        65        86        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      7307      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7867      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      8183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      7034     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  2.592690  2.662618  2.607440  2.682675  2.698002  2.692272  2.728361  2.694230  2.624218  2.622988  2.712524  2.591340  2.735840  2.761130  2.662255  2.683509 
dram[1]:  2.597696  2.674111  2.626041  2.662320  2.740483  2.708819  2.712523  2.794256  2.558681  2.636527  2.697127  2.695082  2.738163  2.739648  2.716411  2.691170 
dram[2]:  2.615862  2.646927  2.610066  2.651766  2.639226  2.717842  2.717421  2.705722  2.637020  2.600266  2.710974  2.663435  2.685263  2.705689  2.653951  2.669868 
dram[3]:  2.649457  2.578878  2.607965  2.590377  2.640343  2.745557  2.693710  2.766137  2.643277  2.592511  2.750843  2.701787  2.685661  2.741828  2.659954  2.703378 
dram[4]:  2.681239  2.566943  2.634556  2.586356  2.697177  2.639535  2.749071  2.651007  2.608248  2.599203  2.701563  2.676292  2.700943  2.743856  2.733427  2.679340 
dram[5]:  2.639874  2.612730  2.615385  2.571739  2.667423  2.689450  2.817879  2.713228  2.610615  2.600895  2.682904  2.653598  2.770531  2.703529  2.657871  2.663163 
average row locality = 561880/210443 = 2.669987
average row locality_1 = 315181/143249 = 2.200232
average row locality_2 = 137338/43775 = 3.137362
average row locality_3 = 109361/23419 = 4.669755
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3035      3046      3046      3055      3052      3027      3049      3035      3047      3023      2943      2963      2987      2980      2971      2980 
dram[1]:      3025      3027      3042      3052      3034      3015      3032      3054      3007      3025      2955      2959      2970      2968      2977      2957 
dram[2]:      3028      3056      3042      3056      3015      3023      3050      3047      3005      3047      2951      2983      2972      2995      2978      2960 
dram[3]:      3017      3033      3022      3070      3025      3032      3052      3014      3012      3028      2946      2955      2980      2972      2951      2972 
dram[4]:      3042      3036      3054      3070      3049      3046      3036      3046      2997      3030      2943      2955      2983      2995      2986      2967 
dram[5]:      3023      3012      3064      3045      3031      3019      3036      3021      3009      2985      2960      2956      2960      2977      2964      2957 
total reads: 288881
bank skew: 3070/2943 = 1.04
chip skew: 48239/48019 = 1.00
number of total write accesses:
dram[0]:      2854      2873      2912      2925      2889      2828      2878      2895      2826      2842      2776      2782      2764      2788      2862      2863 
dram[1]:      2840      2840      2948      2869      2871      2793      2903      2881      2822      2836      2771      2795      2813      2788      2866      2865 
dram[2]:      2877      2846      2925      2876      2852      2874      2893      2912      2838      2829      2781      2788      2804      2760      2866      2879 
dram[3]:      2833      2852      2872      2906      2826      2842      2858      2900      2830      2862      2765      2790      2770      2816      2861      2870 
dram[4]:      2846      2851      2909      2921      2874      2862      2880      2879      2822      2845      2760      2791      2743      2811      2870      2882 
dram[5]:      2856      2817      2920      2870      2849      2848      2892      2845      2844      2828      2772      2797      2779      2768      2878      2870 
total reads: 273090
bank skew: 2948/2743 = 1.07
chip skew: 45600/45433 = 1.00
average mf latency per bank:
dram[0]:        549       565       526       556       539       556       515       557       529       567       540       564       523       562       534       559
dram[1]:        550       532       525       537       544       544       536       538       536       542       555       538       538       532       552       539
dram[2]:        559       535       550       520       568       540       560       519       554       533       563       537       555       525       561       529
dram[3]:        532       533       523       519       533       529       532       532       535       539       536       538       531       519       531       540
dram[4]:        556       573       540       553       554       565       528       574       551       575       555       566       542       562       562       564
dram[5]:        549       531       523       513       537       530       530       533       538       538       543       523       526       517       554       523
maximum mf latency per bank:
dram[0]:       2048      2337      2216      2153      2333      2342      2053      2330      2085      2830      1969      2621      2245      2558      2572      2052
dram[1]:       2039      2220      2195      2277      2006      2683      2246      2659      2019      2222      2731      2354      1893      2897      2264      2274
dram[2]:       2151      2327      2174      2381      2240      2417      2293      2233      2670      2029      2446      1983      3017      2652      2675      2252
dram[3]:       1972      1899      2081      2184      2143      2029      2343      2163      2294      2830      2127      2582      1862      1830      2670      2343
dram[4]:       2787      2098      2128      2499      2431      2270      2249      3014      2383      2467      2256      2585      2298      3160      2626      2720
dram[5]:       2156      2088      2181      2070      2072      2123      2249      2495      2140      1952      2134      2057      2196      2831      1999      1956
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671972 n_nop=426589 n_act=35112 n_pre=35097 n_req=71327 n_req_1=16946 n_req_2=25845 n_req_3=28536 n_rd=96464 n_write=78710 bw_util=0.3877 bw_util_1=0.1009 bw_util_2=0.1391 bw_util_3=0.1477 blp=5.603916 blp_1= 1.758640 blp_2= 3.117586 blp_3= 1.789687
 n_activity=635690 dram_eff=0.4098 dram_eff_1=0.1066 dram_eff_2=0.147 dram_eff_3=0.1561
bk0: 6070a 466846i bk1: 6092a 458320i bk2: 6092a 454341i bk3: 6106a 452686i bk4: 6104a 452870i bk5: 6050a 450431i bk6: 6098a 449845i bk7: 6070a 444053i bk8: 6094a 465062i bk9: 6046a 459922i bk10: 5884a 464407i bk11: 5926a 458206i bk12: 5972a 457904i bk13: 5960a 453859i bk14: 5942a 448956i bk15: 5958a 448870i 
bw_dist = 0.101	0.139	0.148	0.558	0.054
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.2289
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671972 n_nop=427386 n_act=34844 n_pre=34830 n_req=71013 n_req_1=16679 n_req_2=25910 n_req_3=28424 n_rd=96175 n_write=78737 bw_util=0.3862 bw_util_1=0.09928 bw_util_2=0.1394 bw_util_3=0.1475 blp=5.586350 blp_1= 1.712291 blp_2= 3.099222 blp_3= 1.801247
 n_activity=634187 dram_eff=0.4092 dram_eff_1=0.1052 dram_eff_2=0.1477 dram_eff_3=0.1563
bk0: 6048a 463918i bk1: 6054a 460026i bk2: 6084a 454927i bk3: 6104a 455074i bk4: 6064a 455909i bk5: 6024a 456491i bk6: 6064a 448858i bk7: 6108a 447938i bk8: 6008a 463771i bk9: 6050a 464427i bk10: 5908a 465982i bk11: 5918a 460019i bk12: 5940a 455384i bk13: 5936a 452599i bk14: 5954a 451294i bk15: 5911a 448112i 
bw_dist = 0.099	0.139	0.148	0.558	0.056
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0485
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671972 n_nop=426437 n_act=35208 n_pre=35193 n_req=71374 n_req_1=16936 n_req_2=25828 n_req_3=28610 n_rd=96384 n_write=78750 bw_util=0.3878 bw_util_1=0.1008 bw_util_2=0.1389 bw_util_3=0.148 blp=5.587818 blp_1= 1.736499 blp_2= 3.052425 blp_3= 1.804179
 n_activity=635808 dram_eff=0.4098 dram_eff_1=0.1065 dram_eff_2=0.1468 dram_eff_3=0.1564
bk0: 6054a 464938i bk1: 6108a 461686i bk2: 6078a 455778i bk3: 6112a 454952i bk4: 6030a 457166i bk5: 6044a 450811i bk6: 6100a 450573i bk7: 6094a 443340i bk8: 6006a 466983i bk9: 6088a 459688i bk10: 5900a 466065i bk11: 5962a 458434i bk12: 5944a 455929i bk13: 5990a 455938i bk14: 5954a 452090i bk15: 5920a 447033i 
bw_dist = 0.101	0.139	0.148	0.558	0.054
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.1187
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671972 n_nop=427067 n_act=35019 n_pre=35004 n_req=70888 n_req_1=16672 n_req_2=25810 n_req_3=28406 n_rd=96132 n_write=78750 bw_util=0.3857 bw_util_1=0.09924 bw_util_2=0.139 bw_util_3=0.1475 blp=5.544888 blp_1= 1.716067 blp_2= 3.052337 blp_3= 1.815645
 n_activity=636415 dram_eff=0.4073 dram_eff_1=0.1048 dram_eff_2=0.1468 dram_eff_3=0.1557
bk0: 6034a 467495i bk1: 6064a 457688i bk2: 6044a 459054i bk3: 6138a 447926i bk4: 6048a 457960i bk5: 6060a 457679i bk6: 6104a 451193i bk7: 6028a 447956i bk8: 6018a 468366i bk9: 6048a 459715i bk10: 5888a 466041i bk11: 5908a 460250i bk12: 5960a 458341i bk13: 5944a 455269i bk14: 5902a 454168i bk15: 5944a 447981i 
bw_dist = 0.099	0.139	0.147	0.561	0.053
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.008
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671972 n_nop=426509 n_act=35190 n_pre=35178 n_req=71407 n_req_1=16943 n_req_2=25846 n_req_3=28618 n_rd=96444 n_write=78651 bw_util=0.388 bw_util_1=0.1009 bw_util_2=0.1391 bw_util_3=0.148 blp=5.604398 blp_1= 1.747587 blp_2= 3.081352 blp_3= 1.788969
 n_activity=635448 dram_eff=0.4103 dram_eff_1=0.1067 dram_eff_2=0.1471 dram_eff_3=0.1566
bk0: 6084a 467563i bk1: 6070a 459399i bk2: 6106a 457204i bk3: 6138a 448546i bk4: 6098a 456125i bk5: 6084a 451097i bk6: 6072a 448717i bk7: 6092a 443363i bk8: 5994a 465730i bk9: 6052a 461176i bk10: 5886a 464400i bk11: 5910a 462825i bk12: 5964a 458921i bk13: 5990a 451210i bk14: 5970a 449225i bk15: 5934a 444713i 
bw_dist = 0.101	0.139	0.148	0.558	0.054
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.1698
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671972 n_nop=427220 n_act=35054 n_pre=35039 n_req=70845 n_req_1=16576 n_req_2=25840 n_req_3=28429 n_rd=96015 n_write=78644 bw_util=0.3853 bw_util_1=0.09867 bw_util_2=0.139 bw_util_3=0.1476 blp=5.555522 blp_1= 1.717378 blp_2= 3.097015 blp_3= 1.790819
 n_activity=635722 dram_eff=0.4073 dram_eff_1=0.1043 dram_eff_2=0.1469 dram_eff_3=0.1561
bk0: 6046a 465898i bk1: 6024a 463643i bk2: 6128a 457535i bk3: 6090a 450589i bk4: 6060a 456349i bk5: 6033a 456632i bk6: 6070a 452536i bk7: 6042a 450913i bk8: 6018a 467075i bk9: 5970a 461641i bk10: 5912a 464328i bk11: 5912a 458282i bk12: 5916a 458177i bk13: 5954a 453912i bk14: 5926a 449418i bk15: 5914a 447817i 
bw_dist = 0.099	0.139	0.148	0.561	0.054
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.88484

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62098, Miss = 24150, Miss_rate = 0.389, Pending_hits = 8222, Reservation_fails = 3163
L2_cache_bank[1]: Access = 63380, Miss = 24112, Miss_rate = 0.380, Pending_hits = 8789, Reservation_fails = 5171
L2_cache_bank[2]: Access = 65411, Miss = 24045, Miss_rate = 0.368, Pending_hits = 8804, Reservation_fails = 3499
L2_cache_bank[3]: Access = 62911, Miss = 24060, Miss_rate = 0.382, Pending_hits = 8614, Reservation_fails = 5927
L2_cache_bank[4]: Access = 65483, Miss = 24051, Miss_rate = 0.367, Pending_hits = 8718, Reservation_fails = 3733
L2_cache_bank[5]: Access = 61111, Miss = 24178, Miss_rate = 0.396, Pending_hits = 8381, Reservation_fails = 6520
L2_cache_bank[6]: Access = 65064, Miss = 24010, Miss_rate = 0.369, Pending_hits = 8483, Reservation_fails = 4380
L2_cache_bank[7]: Access = 64548, Miss = 24087, Miss_rate = 0.373, Pending_hits = 8958, Reservation_fails = 5140
L2_cache_bank[8]: Access = 62291, Miss = 24100, Miss_rate = 0.387, Pending_hits = 8408, Reservation_fails = 7785
L2_cache_bank[9]: Access = 64906, Miss = 24146, Miss_rate = 0.372, Pending_hits = 8744, Reservation_fails = 7369
L2_cache_bank[10]: Access = 65711, Miss = 24048, Miss_rate = 0.366, Pending_hits = 8904, Reservation_fails = 7765
L2_cache_bank[11]: Access = 64859, Miss = 23975, Miss_rate = 0.370, Pending_hits = 8599, Reservation_fails = 6511
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 62098, Miss = 24150 (0.389), PendingHit = 8222 (0.132)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 63380, Miss = 24112 (0.38), PendingHit = 8789 (0.139)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65411, Miss = 24045 (0.368), PendingHit = 8804 (0.135)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 62911, Miss = 24060 (0.382), PendingHit = 8614 (0.137)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65483, Miss = 24051 (0.367), PendingHit = 8718 (0.133)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 61111, Miss = 24178 (0.396), PendingHit = 8381 (0.137)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65064, Miss = 24010 (0.369), PendingHit = 8483 (0.13)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64548, Miss = 24087 (0.373), PendingHit = 8958 (0.139)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 62291, Miss = 24100 (0.387), PendingHit = 8408 (0.135)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64906, Miss = 24146 (0.372), PendingHit = 8744 (0.135)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65711, Miss = 24048 (0.366), PendingHit = 8904 (0.136)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64859, Miss = 23975 (0.37), PendingHit = 8599 (0.133)
L2 Cache Total Miss Rate = 0.376
Stream 1: L2 Cache Miss Rate = 0.547
Stream 2: L2 Cache Miss Rate = 0.362
Stream 3: L2 Cache Miss Rate = 0.382
Stream 1: Accesses  = 254978
Stream 1: Misses  = 139458
Stream 2: Accesses  = 217894
Stream 2: Misses  = 78950
Stream 3: Accesses  = 549879
Stream 3: Misses  = 210012
Stream 1+2: Accesses  = 472872
Stream 1+2: Misses  = 218408
Stream 1+2+3: Accesses  = 1022751
Stream 1+2+3: Misses  = 428420
Total Accesses  = 767773
MPKI-CORES
CORE_L2MPKI_0	1.148
CORE_L2MPKI_1	1.145
CORE_L2MPKI_2	1.147
CORE_L2MPKI_3	1.150
CORE_L2MPKI_4	1.146
CORE_L2MPKI_5	1.152
CORE_L2MPKI_6	1.152
CORE_L2MPKI_7	1.145
CORE_L2MPKI_8	1.140
CORE_L2MPKI_9	1.147
CORE_L2MPKI_10	0.201
CORE_L2MPKI_11	0.348
CORE_L2MPKI_12	0.337
CORE_L2MPKI_13	0.353
CORE_L2MPKI_14	0.349
CORE_L2MPKI_15	0.307
CORE_L2MPKI_16	0.251
CORE_L2MPKI_17	0.347
CORE_L2MPKI_18	0.343
CORE_L2MPKI_19	0.340
CORE_L2MPKI_20	0.347
CORE_L2MPKI_21	0.150
CORE_L2MPKI_22	0.353
CORE_L2MPKI_23	0.346
CORE_L2MPKI_24	0.300
CORE_L2MPKI_25	0.332
CORE_L2MPKI_26	0.337
CORE_L2MPKI_27	0.330
CORE_L2MPKI_28	0.101
CORE_L2MPKI_29	0.343
CORE_L2MPKI_30	0.260
CORE_L2MPKI_31	0.275
CORE_L2MPKI_32	0.266
CORE_L2MPKI_33	0.284
CORE_L2MPKI_34	0.274
CORE_L2MPKI_35	0.264
CORE_L2MPKI_36	0.292
CORE_L2MPKI_37	0.259
CORE_L2MPKI_38	0.259
CORE_L2MPKI_39	0.275
CORE_L2MPKI_40	0.249
CORE_L2MPKI_41	0.272
CORE_L2MPKI_42	0.250
CORE_L2MPKI_43	0.278
CORE_L2MPKI_44	0.271
CORE_L2MPKI_45	0.268
CORE_L2MPKI_46	0.263
CORE_L2MPKI_47	0.255
CORE_L2MPKI_48	0.260
CORE_L2MPKI_49	0.260
CORE_L2MPKI_50	0.269
CORE_L2MPKI_51	0.266
CORE_L2MPKI_52	0.252
CORE_L2MPKI_53	0.256
CORE_L2MPKI_54	0.249
CORE_L2MPKI_55	0.257
CORE_L2MPKI_56	0.252
CORE_L2MPKI_57	0.238
CORE_L2MPKI_58	0.280
CORE_L2MPKI_59	0.261
Avg_MPKI_Stream1= 0.732
Avg_MPKI_Stream2= 0.282
Avg_MPKI_Stream3= 0.260
MISSES-CORES
CORE_MISSES_0	9626
CORE_MISSES_1	9476
CORE_MISSES_2	9397
CORE_MISSES_3	9687
CORE_MISSES_4	9658
CORE_MISSES_5	9540
CORE_MISSES_6	9551
CORE_MISSES_7	9598
CORE_MISSES_8	9422
CORE_MISSES_9	9560
CORE_MISSES_10	2766
CORE_MISSES_11	4795
CORE_MISSES_12	4697
CORE_MISSES_13	4871
CORE_MISSES_14	4813
CORE_MISSES_15	4211
CORE_MISSES_16	3476
CORE_MISSES_17	4842
CORE_MISSES_18	4788
CORE_MISSES_19	4684
CORE_MISSES_20	4909
CORE_MISSES_21	2080
CORE_MISSES_22	4991
CORE_MISSES_23	4893
CORE_MISSES_24	4217
CORE_MISSES_25	4684
CORE_MISSES_26	4766
CORE_MISSES_27	4652
CORE_MISSES_28	1401
CORE_MISSES_29	4787
CORE_MISSES_30	3574
CORE_MISSES_31	3841
CORE_MISSES_32	3655
CORE_MISSES_33	3905
CORE_MISSES_34	3861
CORE_MISSES_35	3682
CORE_MISSES_36	4057
CORE_MISSES_37	3556
CORE_MISSES_38	3587
CORE_MISSES_39	3852
CORE_MISSES_40	3373
CORE_MISSES_41	3744
CORE_MISSES_42	3408
CORE_MISSES_43	3823
CORE_MISSES_44	3665
CORE_MISSES_45	3599
CORE_MISSES_46	3580
CORE_MISSES_47	3462
CORE_MISSES_48	3516
CORE_MISSES_49	3587
CORE_MISSES_50	3628
CORE_MISSES_51	3636
CORE_MISSES_52	3371
CORE_MISSES_53	3497
CORE_MISSES_54	3355
CORE_MISSES_55	3406
CORE_MISSES_56	3389
CORE_MISSES_57	3168
CORE_MISSES_58	3774
CORE_MISSES_59	3573
L2_MISSES = 288962
L2_total_cache_accesses = 767773
L2_total_cache_misses = 288962
L2_total_cache_miss_rate = 0.3764
L2_total_cache_pending_hits = 103624
L2_total_cache_reservation_fails = 66963
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65039
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 187735
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 305
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 161605
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 37476
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 100546
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9992
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16186
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 848
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 374
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36939
L2_cache_data_port_util = 0.280
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2639631
icnt_total_pkts_simt_to_mem=1641803
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     163.5603
gpu_ipc_2 =     547.6976
gpu_ipc_3 =     804.9261
gpu_tot_sim_cycle_stream_1 = 509069
gpu_tot_sim_cycle_stream_2 = 509069
gpu_tot_sim_cycle_stream_3 = 509061
gpu_sim_insn_1 = 83263488
gpu_sim_insn_2 = 278815834
gpu_sim_insn_3 = 409756527
gpu_sim_cycle = 509070
gpu_sim_insn = 771835849
gpu_ipc =    1516.1683
gpu_tot_sim_cycle = 509070
gpu_tot_sim_insn = 771835849
gpu_tot_ipc =    1516.1683
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 843097
gpu_stall_icnt2sh    = 1268203
gpu_total_sim_rate=429992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14029429
	L1I_total_cache_misses = 78615
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 110331
L1D_cache:
	L1D_cache_core[0]: Access = 18144, Miss = 14476, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 64549
	L1D_cache_core[1]: Access = 17920, Miss = 14287, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 63921
	L1D_cache_core[2]: Access = 17728, Miss = 14075, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 71746
	L1D_cache_core[3]: Access = 18240, Miss = 14550, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 69204
	L1D_cache_core[4]: Access = 18240, Miss = 14685, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 66966
	L1D_cache_core[5]: Access = 17920, Miss = 14368, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 68946
	L1D_cache_core[6]: Access = 17952, Miss = 14270, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 65053
	L1D_cache_core[7]: Access = 18144, Miss = 14466, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 68493
	L1D_cache_core[8]: Access = 17888, Miss = 14255, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 64534
	L1D_cache_core[9]: Access = 18048, Miss = 14326, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 64424
	L1D_cache_core[10]: Access = 4610, Miss = 4093, Miss_rate = 0.888, Pending_hits = 40, Reservation_fails = 70162
	L1D_cache_core[11]: Access = 7736, Miss = 6817, Miss_rate = 0.881, Pending_hits = 23, Reservation_fails = 139751
	L1D_cache_core[12]: Access = 7907, Miss = 6836, Miss_rate = 0.865, Pending_hits = 41, Reservation_fails = 137703
	L1D_cache_core[13]: Access = 8067, Miss = 7010, Miss_rate = 0.869, Pending_hits = 35, Reservation_fails = 140533
	L1D_cache_core[14]: Access = 7895, Miss = 6920, Miss_rate = 0.877, Pending_hits = 36, Reservation_fails = 139332
	L1D_cache_core[15]: Access = 6968, Miss = 6049, Miss_rate = 0.868, Pending_hits = 40, Reservation_fails = 117168
	L1D_cache_core[16]: Access = 5898, Miss = 5184, Miss_rate = 0.879, Pending_hits = 40, Reservation_fails = 88671
	L1D_cache_core[17]: Access = 7849, Miss = 6903, Miss_rate = 0.879, Pending_hits = 37, Reservation_fails = 137400
	L1D_cache_core[18]: Access = 7872, Miss = 6882, Miss_rate = 0.874, Pending_hits = 37, Reservation_fails = 140025
	L1D_cache_core[19]: Access = 7822, Miss = 6818, Miss_rate = 0.872, Pending_hits = 43, Reservation_fails = 137623
	L1D_cache_core[20]: Access = 7916, Miss = 6917, Miss_rate = 0.874, Pending_hits = 51, Reservation_fails = 136228
	L1D_cache_core[21]: Access = 3503, Miss = 3192, Miss_rate = 0.911, Pending_hits = 42, Reservation_fails = 29490
	L1D_cache_core[22]: Access = 8251, Miss = 7165, Miss_rate = 0.868, Pending_hits = 42, Reservation_fails = 137353
	L1D_cache_core[23]: Access = 7981, Miss = 6994, Miss_rate = 0.876, Pending_hits = 31, Reservation_fails = 134001
	L1D_cache_core[24]: Access = 7038, Miss = 6093, Miss_rate = 0.866, Pending_hits = 34, Reservation_fails = 118518
	L1D_cache_core[25]: Access = 7794, Miss = 6725, Miss_rate = 0.863, Pending_hits = 40, Reservation_fails = 136394
	L1D_cache_core[26]: Access = 7895, Miss = 6910, Miss_rate = 0.875, Pending_hits = 28, Reservation_fails = 138275
	L1D_cache_core[27]: Access = 7708, Miss = 6641, Miss_rate = 0.862, Pending_hits = 39, Reservation_fails = 137882
	L1D_cache_core[28]: Access = 2328, Miss = 2271, Miss_rate = 0.976, Pending_hits = 33, Reservation_fails = 7872
	L1D_cache_core[29]: Access = 7885, Miss = 6823, Miss_rate = 0.865, Pending_hits = 61, Reservation_fails = 137670
	L1D_cache_core[30]: Access = 14744, Miss = 14682, Miss_rate = 0.996, Pending_hits = 23, Reservation_fails = 181978
	L1D_cache_core[31]: Access = 15074, Miss = 15057, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 172270
	L1D_cache_core[32]: Access = 15019, Miss = 14993, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 178829
	L1D_cache_core[33]: Access = 14721, Miss = 14704, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 181747
	L1D_cache_core[34]: Access = 14874, Miss = 14851, Miss_rate = 0.998, Pending_hits = 12, Reservation_fails = 169978
	L1D_cache_core[35]: Access = 14742, Miss = 14725, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 177867
	L1D_cache_core[36]: Access = 14636, Miss = 14615, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 175942
	L1D_cache_core[37]: Access = 15322, Miss = 15307, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 177330
	L1D_cache_core[38]: Access = 15245, Miss = 15227, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 176727
	L1D_cache_core[39]: Access = 15064, Miss = 15053, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 173583
	L1D_cache_core[40]: Access = 14747, Miss = 14731, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 174748
	L1D_cache_core[41]: Access = 14834, Miss = 14813, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 171880
	L1D_cache_core[42]: Access = 14592, Miss = 14569, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 176098
	L1D_cache_core[43]: Access = 14762, Miss = 14742, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 173361
	L1D_cache_core[44]: Access = 15087, Miss = 15072, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 174933
	L1D_cache_core[45]: Access = 14470, Miss = 14452, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 178346
	L1D_cache_core[46]: Access = 14559, Miss = 14549, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 175684
	L1D_cache_core[47]: Access = 14895, Miss = 14861, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 180977
	L1D_cache_core[48]: Access = 15177, Miss = 15148, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 180412
	L1D_cache_core[49]: Access = 14776, Miss = 14752, Miss_rate = 0.998, Pending_hits = 10, Reservation_fails = 168750
	L1D_cache_core[50]: Access = 14652, Miss = 14621, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 183578
	L1D_cache_core[51]: Access = 14399, Miss = 14376, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 172289
	L1D_cache_core[52]: Access = 15087, Miss = 15074, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 185360
	L1D_cache_core[53]: Access = 14343, Miss = 14321, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 175379
	L1D_cache_core[54]: Access = 14626, Miss = 14602, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 179767
	L1D_cache_core[55]: Access = 14740, Miss = 14726, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 186548
	L1D_cache_core[56]: Access = 14632, Miss = 14598, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 178884
	L1D_cache_core[57]: Access = 14941, Miss = 14927, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 181254
	L1D_cache_core[58]: Access = 14808, Miss = 14767, Miss_rate = 0.997, Pending_hits = 27, Reservation_fails = 182190
	L1D_cache_core[59]: Access = 14487, Miss = 14440, Miss_rate = 0.997, Pending_hits = 23, Reservation_fails = 174698
	L1D_total_cache_accesses = 765202
	L1D_total_cache_misses = 710356
	L1D_total_cache_miss_rate = 0.9283
	L1D_total_cache_pending_hits = 977
	L1D_total_cache_reservation_fails = 8351274
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1203475
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3977
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071380
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 446874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6154413
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1201803
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071380
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 263482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2196861
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13950814
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78615
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 110331
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
16863, 16863, 16863, 16863, 16632, 16632, 16632, 16632, 16632, 16632, 15708, 15708, 15939, 15939, 15708, 15708, 
gpgpu_n_tot_thrd_icount = 878445920
gpgpu_n_tot_w_icount = 27451435
gpgpu_n_stall_shd_mem = 12357867
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 446847
gpgpu_n_mem_write_global = 299837
gpgpu_n_mem_texture = 3977
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 7199640
gpgpu_n_store_insn = 5338038
gpgpu_n_shmem_insn = 49021307
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 2523136
gpgpu_n_param_mem_insn = 34762308
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8707499
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17047316	W0_Idle:3296291	W0_Scoreboard:13186314	W1:6156	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:25141	W10:0	W11:0	W12:0	W13:26066	W14:1043289	W15:0	W16:132128	W17:0	W18:91066	W19:0	W20:29341	W21:0	W22:0	W23:0	W24:2273916	W25:0	W26:79540	W27:0	W28:5689849	W29:2280960	W30:259165	W31:0	W32:15477400
Warp Occupancy Distribution:
Stall:4101010	W0_Idle:1744764	W0_Scoreboard:7259142	W1:3278	W2:4710	W3:14130	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41605	W17:0	W18:7065	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1059750	W29:1130400	W30:0	W31:0	W32:4968136
Warp Occupancy Distribution:
Stall:6166245	W0_Idle:1041577	W0_Scoreboard:3166373	W1:2878	W2:4794	W3:14382	W4:0	W5:0	W6:0	W7:0	W8:0	W9:9292	W10:0	W11:0	W12:0	W13:8208	W14:351558	W15:0	W16:59475	W17:0	W18:35207	W19:0	W20:10626	W21:0	W22:0	W23:0	W24:772596	W25:0	W26:25488	W27:0	W28:2278626	W29:1150560	W30:87799	W31:0	W32:5145260
warp_utilization0: 0.450167
warp_utilization1: 0.355517
warp_utilization2: 0.489734
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3574776 {8:446847,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30355944 {40:64268,72:66440,136:169129,}
traffic_breakdown_coretomem[INST_ACC_R] = 139264 {8:17408,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31816 {8:3977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60736648 {136:446593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2396248 {8:299531,}
traffic_breakdown_memtocore[INST_ACC_R] = 2367488 {136:17408,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 540872 {136:3977,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 3160 
averagemflatency = 406 
averagemflatency_1 = 453 
averagemflatency_2= 435 
averagemflatency_3 = 345 
averagemrqlatency_1 = 40 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2802 
max_icnt2sh_latency = 509069 
mrq_lat_table:192920 	10374 	14434 	26901 	63606 	86139 	89212 	60514 	16204 	1564 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	817 	1120 	704 	254721 	310865 	147974 	33656 	313 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	288233 	114642 	82221 	92047 	69957 	73282 	42640 	4889 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	118853 	304852 	26767 	168 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	77031 	157760 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	2 	218 	475 	317 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        72        66        49       110        54        66        89        73        94        99        87       103       103        57        75 
dram[1]:        70        72        64        55        50        50        88        81        66        62        86        89        88       109        97        49 
dram[2]:        67        65        58        62        53        69        60        74        77        87        95        92        95       101        56        79 
dram[3]:        46        79        51        54        45        74        64        73        84        74        93        84       102        82        45        77 
dram[4]:        66        45        41        48        57        60        85        74        73        92        98        88       101        97        55        74 
dram[5]:        81        45        59        54        52        46        93        65        86        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      7307      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7867      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      8183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      7034     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  2.592690  2.662618  2.607440  2.682675  2.698002  2.692272  2.728361  2.694230  2.624218  2.622988  2.712524  2.591340  2.735840  2.761130  2.662255  2.683509 
dram[1]:  2.597696  2.674111  2.626041  2.662320  2.740483  2.708819  2.712523  2.794256  2.558681  2.636527  2.697127  2.695082  2.738163  2.739648  2.716411  2.691170 
dram[2]:  2.615862  2.646927  2.610066  2.651766  2.639226  2.717842  2.717421  2.705722  2.637020  2.600266  2.710974  2.663435  2.685263  2.705689  2.653951  2.669868 
dram[3]:  2.649457  2.578878  2.607965  2.590377  2.640343  2.745557  2.693710  2.766137  2.643277  2.592511  2.750843  2.701787  2.685661  2.741828  2.659954  2.703378 
dram[4]:  2.681239  2.566943  2.634556  2.586356  2.697177  2.639535  2.749071  2.651007  2.608248  2.599203  2.701563  2.676292  2.700943  2.743856  2.733427  2.679340 
dram[5]:  2.639874  2.612730  2.615385  2.571739  2.667423  2.689450  2.817879  2.713228  2.610615  2.600895  2.682904  2.653598  2.770531  2.703529  2.657871  2.663163 
average row locality = 561880/210443 = 2.669987
average row locality_1 = 315181/143249 = 2.200232
average row locality_2 = 137338/43775 = 3.137362
average row locality_3 = 109361/23419 = 4.669755
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3035      3046      3046      3055      3052      3027      3049      3035      3047      3023      2943      2963      2987      2980      2971      2980 
dram[1]:      3025      3027      3042      3052      3034      3015      3032      3054      3007      3025      2955      2959      2970      2968      2977      2957 
dram[2]:      3028      3056      3042      3056      3015      3023      3050      3047      3005      3047      2951      2983      2972      2995      2978      2960 
dram[3]:      3017      3033      3022      3070      3025      3032      3052      3014      3012      3028      2946      2955      2980      2972      2951      2972 
dram[4]:      3042      3036      3054      3070      3049      3046      3036      3046      2997      3030      2943      2955      2983      2995      2986      2967 
dram[5]:      3023      3012      3064      3045      3031      3019      3036      3021      3009      2985      2960      2956      2960      2977      2964      2957 
total reads: 288881
bank skew: 3070/2943 = 1.04
chip skew: 48239/48019 = 1.00
number of total write accesses:
dram[0]:      2854      2873      2912      2925      2889      2828      2878      2895      2826      2842      2776      2782      2764      2788      2862      2863 
dram[1]:      2840      2840      2948      2869      2871      2793      2903      2881      2822      2836      2771      2795      2813      2788      2866      2865 
dram[2]:      2877      2846      2925      2876      2852      2874      2893      2912      2838      2829      2781      2788      2804      2760      2866      2879 
dram[3]:      2833      2852      2872      2906      2826      2842      2858      2900      2830      2862      2765      2790      2770      2816      2861      2870 
dram[4]:      2846      2851      2909      2921      2874      2862      2880      2879      2822      2845      2760      2791      2743      2811      2870      2882 
dram[5]:      2856      2817      2920      2870      2849      2848      2892      2845      2844      2828      2772      2797      2779      2768      2878      2870 
total reads: 273090
bank skew: 2948/2743 = 1.07
chip skew: 45600/45433 = 1.00
average mf latency per bank:
dram[0]:        549       565       526       556       539       556       515       557       529       567       540       564       523       562       534       559
dram[1]:        550       532       525       537       544       544       536       538       536       542       555       538       538       532       552       539
dram[2]:        559       535       550       520       568       540       560       519       554       533       563       537       555       525       561       529
dram[3]:        532       533       523       519       533       529       532       532       535       539       536       538       531       519       531       540
dram[4]:        556       573       540       553       554       565       528       574       551       575       555       566       542       562       562       564
dram[5]:        549       531       523       513       537       530       530       533       538       538       543       523       526       517       554       523
maximum mf latency per bank:
dram[0]:       2048      2337      2216      2153      2333      2342      2053      2330      2085      2830      1969      2621      2245      2558      2572      2052
dram[1]:       2039      2220      2195      2277      2006      2683      2246      2659      2019      2222      2731      2354      1893      2897      2264      2274
dram[2]:       2151      2327      2174      2381      2240      2417      2293      2233      2670      2029      2446      1983      3017      2652      2675      2252
dram[3]:       1972      1899      2081      2184      2143      2029      2343      2163      2294      2830      2127      2582      1862      1830      2670      2343
dram[4]:       2787      2098      2128      2499      2431      2270      2249      3014      2383      2467      2256      2585      2298      3160      2626      2720
dram[5]:       2156      2088      2181      2070      2072      2123      2249      2495      2140      1952      2134      2057      2196      2831      1999      1956
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671972 n_nop=426589 n_act=35112 n_pre=35097 n_req=71327 n_req_1=16946 n_req_2=25845 n_req_3=28536 n_rd=96464 n_write=78710 bw_util=0.3877 bw_util_1=0.1009 bw_util_2=0.1391 bw_util_3=0.1477 blp=5.603916 blp_1= 1.758640 blp_2= 3.117586 blp_3= 1.789687
 n_activity=635690 dram_eff=0.4098 dram_eff_1=0.1066 dram_eff_2=0.147 dram_eff_3=0.1561
bk0: 6070a 466846i bk1: 6092a 458320i bk2: 6092a 454341i bk3: 6106a 452686i bk4: 6104a 452870i bk5: 6050a 450431i bk6: 6098a 449845i bk7: 6070a 444053i bk8: 6094a 465062i bk9: 6046a 459922i bk10: 5884a 464407i bk11: 5926a 458206i bk12: 5972a 457904i bk13: 5960a 453859i bk14: 5942a 448956i bk15: 5958a 448870i 
bw_dist = 0.101	0.139	0.148	0.558	0.054
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.2289
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671972 n_nop=427386 n_act=34844 n_pre=34830 n_req=71013 n_req_1=16679 n_req_2=25910 n_req_3=28424 n_rd=96175 n_write=78737 bw_util=0.3862 bw_util_1=0.09928 bw_util_2=0.1394 bw_util_3=0.1475 blp=5.586350 blp_1= 1.712291 blp_2= 3.099222 blp_3= 1.801247
 n_activity=634187 dram_eff=0.4092 dram_eff_1=0.1052 dram_eff_2=0.1477 dram_eff_3=0.1563
bk0: 6048a 463918i bk1: 6054a 460026i bk2: 6084a 454927i bk3: 6104a 455074i bk4: 6064a 455909i bk5: 6024a 456491i bk6: 6064a 448858i bk7: 6108a 447938i bk8: 6008a 463771i bk9: 6050a 464427i bk10: 5908a 465982i bk11: 5918a 460019i bk12: 5940a 455384i bk13: 5936a 452599i bk14: 5954a 451294i bk15: 5911a 448112i 
bw_dist = 0.099	0.139	0.148	0.558	0.056
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0485
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671972 n_nop=426437 n_act=35208 n_pre=35193 n_req=71374 n_req_1=16936 n_req_2=25828 n_req_3=28610 n_rd=96384 n_write=78750 bw_util=0.3878 bw_util_1=0.1008 bw_util_2=0.1389 bw_util_3=0.148 blp=5.587818 blp_1= 1.736499 blp_2= 3.052425 blp_3= 1.804179
 n_activity=635808 dram_eff=0.4098 dram_eff_1=0.1065 dram_eff_2=0.1468 dram_eff_3=0.1564
bk0: 6054a 464938i bk1: 6108a 461686i bk2: 6078a 455778i bk3: 6112a 454952i bk4: 6030a 457166i bk5: 6044a 450811i bk6: 6100a 450573i bk7: 6094a 443340i bk8: 6006a 466983i bk9: 6088a 459688i bk10: 5900a 466065i bk11: 5962a 458434i bk12: 5944a 455929i bk13: 5990a 455938i bk14: 5954a 452090i bk15: 5920a 447033i 
bw_dist = 0.101	0.139	0.148	0.558	0.054
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.1187
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671972 n_nop=427067 n_act=35019 n_pre=35004 n_req=70888 n_req_1=16672 n_req_2=25810 n_req_3=28406 n_rd=96132 n_write=78750 bw_util=0.3857 bw_util_1=0.09924 bw_util_2=0.139 bw_util_3=0.1475 blp=5.544888 blp_1= 1.716067 blp_2= 3.052337 blp_3= 1.815645
 n_activity=636415 dram_eff=0.4073 dram_eff_1=0.1048 dram_eff_2=0.1468 dram_eff_3=0.1557
bk0: 6034a 467495i bk1: 6064a 457688i bk2: 6044a 459054i bk3: 6138a 447926i bk4: 6048a 457960i bk5: 6060a 457679i bk6: 6104a 451193i bk7: 6028a 447956i bk8: 6018a 468366i bk9: 6048a 459715i bk10: 5888a 466041i bk11: 5908a 460250i bk12: 5960a 458341i bk13: 5944a 455269i bk14: 5902a 454168i bk15: 5944a 447981i 
bw_dist = 0.099	0.139	0.147	0.561	0.053
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.008
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671972 n_nop=426509 n_act=35190 n_pre=35178 n_req=71407 n_req_1=16943 n_req_2=25846 n_req_3=28618 n_rd=96444 n_write=78651 bw_util=0.388 bw_util_1=0.1009 bw_util_2=0.1391 bw_util_3=0.148 blp=5.604398 blp_1= 1.747587 blp_2= 3.081352 blp_3= 1.788969
 n_activity=635448 dram_eff=0.4103 dram_eff_1=0.1067 dram_eff_2=0.1471 dram_eff_3=0.1566
bk0: 6084a 467563i bk1: 6070a 459399i bk2: 6106a 457204i bk3: 6138a 448546i bk4: 6098a 456125i bk5: 6084a 451097i bk6: 6072a 448717i bk7: 6092a 443363i bk8: 5994a 465730i bk9: 6052a 461176i bk10: 5886a 464400i bk11: 5910a 462825i bk12: 5964a 458921i bk13: 5990a 451210i bk14: 5970a 449225i bk15: 5934a 444713i 
bw_dist = 0.101	0.139	0.148	0.558	0.054
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.1698
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671972 n_nop=427220 n_act=35054 n_pre=35039 n_req=70845 n_req_1=16576 n_req_2=25840 n_req_3=28429 n_rd=96015 n_write=78644 bw_util=0.3853 bw_util_1=0.09867 bw_util_2=0.139 bw_util_3=0.1476 blp=5.555522 blp_1= 1.717378 blp_2= 3.097015 blp_3= 1.790819
 n_activity=635722 dram_eff=0.4073 dram_eff_1=0.1043 dram_eff_2=0.1469 dram_eff_3=0.1561
bk0: 6046a 465898i bk1: 6024a 463643i bk2: 6128a 457535i bk3: 6090a 450589i bk4: 6060a 456349i bk5: 6033a 456632i bk6: 6070a 452536i bk7: 6042a 450913i bk8: 6018a 467075i bk9: 5970a 461641i bk10: 5912a 464328i bk11: 5912a 458282i bk12: 5916a 458177i bk13: 5954a 453912i bk14: 5926a 449418i bk15: 5914a 447817i 
bw_dist = 0.099	0.139	0.148	0.561	0.054
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.88484

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62098, Miss = 24150, Miss_rate = 0.389, Pending_hits = 8222, Reservation_fails = 3163
L2_cache_bank[1]: Access = 63380, Miss = 24112, Miss_rate = 0.380, Pending_hits = 8789, Reservation_fails = 5171
L2_cache_bank[2]: Access = 65411, Miss = 24045, Miss_rate = 0.368, Pending_hits = 8804, Reservation_fails = 3499
L2_cache_bank[3]: Access = 62911, Miss = 24060, Miss_rate = 0.382, Pending_hits = 8614, Reservation_fails = 5927
L2_cache_bank[4]: Access = 65483, Miss = 24051, Miss_rate = 0.367, Pending_hits = 8718, Reservation_fails = 3733
L2_cache_bank[5]: Access = 61111, Miss = 24178, Miss_rate = 0.396, Pending_hits = 8381, Reservation_fails = 6520
L2_cache_bank[6]: Access = 65064, Miss = 24010, Miss_rate = 0.369, Pending_hits = 8483, Reservation_fails = 4380
L2_cache_bank[7]: Access = 64548, Miss = 24087, Miss_rate = 0.373, Pending_hits = 8958, Reservation_fails = 5140
L2_cache_bank[8]: Access = 62291, Miss = 24100, Miss_rate = 0.387, Pending_hits = 8408, Reservation_fails = 7785
L2_cache_bank[9]: Access = 64906, Miss = 24146, Miss_rate = 0.372, Pending_hits = 8744, Reservation_fails = 7369
L2_cache_bank[10]: Access = 65711, Miss = 24048, Miss_rate = 0.366, Pending_hits = 8904, Reservation_fails = 7765
L2_cache_bank[11]: Access = 64859, Miss = 23975, Miss_rate = 0.370, Pending_hits = 8599, Reservation_fails = 6511
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 62098, Miss = 24150 (0.389), PendingHit = 8222 (0.132)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 63380, Miss = 24112 (0.38), PendingHit = 8789 (0.139)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65411, Miss = 24045 (0.368), PendingHit = 8804 (0.135)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 62911, Miss = 24060 (0.382), PendingHit = 8614 (0.137)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65483, Miss = 24051 (0.367), PendingHit = 8718 (0.133)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 61111, Miss = 24178 (0.396), PendingHit = 8381 (0.137)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65064, Miss = 24010 (0.369), PendingHit = 8483 (0.13)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64548, Miss = 24087 (0.373), PendingHit = 8958 (0.139)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 62291, Miss = 24100 (0.387), PendingHit = 8408 (0.135)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64906, Miss = 24146 (0.372), PendingHit = 8744 (0.135)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 65711, Miss = 24048 (0.366), PendingHit = 8904 (0.136)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 64859, Miss = 23975 (0.37), PendingHit = 8599 (0.133)
L2 Cache Total Miss Rate = 0.376
Stream 1: L2 Cache Miss Rate = 0.547
Stream 2: L2 Cache Miss Rate = 0.362
Stream 3: L2 Cache Miss Rate = 0.382
Stream 1: Accesses  = 254978
Stream 1: Misses  = 139458
Stream 2: Accesses  = 217894
Stream 2: Misses  = 78950
Stream 3: Accesses  = 549879
Stream 3: Misses  = 210012
Stream 1+2: Accesses  = 472872
Stream 1+2: Misses  = 218408
Stream 1+2+3: Accesses  = 1022751
Stream 1+2+3: Misses  = 428420
Total Accesses  = 767773
MPKI-CORES
CORE_L2MPKI_0	1.148
CORE_L2MPKI_1	1.145
CORE_L2MPKI_2	1.147
CORE_L2MPKI_3	1.150
CORE_L2MPKI_4	1.146
CORE_L2MPKI_5	1.152
CORE_L2MPKI_6	1.152
CORE_L2MPKI_7	1.145
CORE_L2MPKI_8	1.140
CORE_L2MPKI_9	1.147
CORE_L2MPKI_10	0.201
CORE_L2MPKI_11	0.348
CORE_L2MPKI_12	0.337
CORE_L2MPKI_13	0.353
CORE_L2MPKI_14	0.349
CORE_L2MPKI_15	0.307
CORE_L2MPKI_16	0.251
CORE_L2MPKI_17	0.347
CORE_L2MPKI_18	0.343
CORE_L2MPKI_19	0.340
CORE_L2MPKI_20	0.347
CORE_L2MPKI_21	0.150
CORE_L2MPKI_22	0.353
CORE_L2MPKI_23	0.346
CORE_L2MPKI_24	0.300
CORE_L2MPKI_25	0.332
CORE_L2MPKI_26	0.337
CORE_L2MPKI_27	0.330
CORE_L2MPKI_28	0.101
CORE_L2MPKI_29	0.343
CORE_L2MPKI_30	0.260
CORE_L2MPKI_31	0.275
CORE_L2MPKI_32	0.266
CORE_L2MPKI_33	0.284
CORE_L2MPKI_34	0.274
CORE_L2MPKI_35	0.264
CORE_L2MPKI_36	0.292
CORE_L2MPKI_37	0.259
CORE_L2MPKI_38	0.259
CORE_L2MPKI_39	0.275
CORE_L2MPKI_40	0.249
CORE_L2MPKI_41	0.272
CORE_L2MPKI_42	0.250
CORE_L2MPKI_43	0.278
CORE_L2MPKI_44	0.271
CORE_L2MPKI_45	0.268
CORE_L2MPKI_46	0.263
CORE_L2MPKI_47	0.255
CORE_L2MPKI_48	0.260
CORE_L2MPKI_49	0.260
CORE_L2MPKI_50	0.269
CORE_L2MPKI_51	0.266
CORE_L2MPKI_52	0.252
CORE_L2MPKI_53	0.256
CORE_L2MPKI_54	0.249
CORE_L2MPKI_55	0.257
CORE_L2MPKI_56	0.252
CORE_L2MPKI_57	0.238
CORE_L2MPKI_58	0.280
CORE_L2MPKI_59	0.261
Avg_MPKI_Stream1= 0.732
Avg_MPKI_Stream2= 0.282
Avg_MPKI_Stream3= 0.260
MISSES-CORES
CORE_MISSES_0	9626
CORE_MISSES_1	9476
CORE_MISSES_2	9397
CORE_MISSES_3	9687
CORE_MISSES_4	9658
CORE_MISSES_5	9540
CORE_MISSES_6	9551
CORE_MISSES_7	9598
CORE_MISSES_8	9422
CORE_MISSES_9	9560
CORE_MISSES_10	2766
CORE_MISSES_11	4795
CORE_MISSES_12	4697
CORE_MISSES_13	4871
CORE_MISSES_14	4813
CORE_MISSES_15	4211
CORE_MISSES_16	3476
CORE_MISSES_17	4842
CORE_MISSES_18	4788
CORE_MISSES_19	4684
CORE_MISSES_20	4909
CORE_MISSES_21	2080
CORE_MISSES_22	4991
CORE_MISSES_23	4893
CORE_MISSES_24	4217
CORE_MISSES_25	4684
CORE_MISSES_26	4766
CORE_MISSES_27	4652
CORE_MISSES_28	1401
CORE_MISSES_29	4787
CORE_MISSES_30	3574
CORE_MISSES_31	3841
CORE_MISSES_32	3655
CORE_MISSES_33	3905
CORE_MISSES_34	3861
CORE_MISSES_35	3682
CORE_MISSES_36	4057
CORE_MISSES_37	3556
CORE_MISSES_38	3587
CORE_MISSES_39	3852
CORE_MISSES_40	3373
CORE_MISSES_41	3744
CORE_MISSES_42	3408
CORE_MISSES_43	3823
CORE_MISSES_44	3665
CORE_MISSES_45	3599
CORE_MISSES_46	3580
CORE_MISSES_47	3462
CORE_MISSES_48	3516
CORE_MISSES_49	3587
CORE_MISSES_50	3628
CORE_MISSES_51	3636
CORE_MISSES_52	3371
CORE_MISSES_53	3497
CORE_MISSES_54	3355
CORE_MISSES_55	3406
CORE_MISSES_56	3389
CORE_MISSES_57	3168
CORE_MISSES_58	3774
CORE_MISSES_59	3573
L2_MISSES = 288962
L2_total_cache_accesses = 767773
L2_total_cache_misses = 288962
L2_total_cache_miss_rate = 0.3764
L2_total_cache_pending_hits = 103624
L2_total_cache_reservation_fails = 66963
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65039
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 187735
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 305
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 161605
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 37476
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 100546
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9992
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16186
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 848
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 374
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36939
L2_cache_data_port_util = 0.280
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2639631
icnt_total_pkts_simt_to_mem=1641803
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     161.4285
gpu_ipc_2 =     498.1281
gpu_ipc_3 =     800.8001
gpu_tot_sim_cycle_stream_1 = 562682
gpu_tot_sim_cycle_stream_2 = 562682
gpu_tot_sim_cycle_stream_3 = 562674
gpu_sim_insn_1 = 90832896
gpu_sim_insn_2 = 280287736
gpu_sim_insn_3 = 450589411
gpu_sim_cycle = 562683
gpu_sim_insn = 821710043
gpu_ipc =    1460.3427
gpu_tot_sim_cycle = 562683
gpu_tot_sim_insn = 821710043
gpu_tot_ipc =    1460.3427
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 994187
gpu_stall_icnt2sh    = 1377523
gpu_total_sim_rate=425536

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14980554
	L1I_total_cache_misses = 81177
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 110331
L1D_cache:
	L1D_cache_core[0]: Access = 19744, Miss = 15763, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 71539
	L1D_cache_core[1]: Access = 19488, Miss = 15512, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 71157
	L1D_cache_core[2]: Access = 19424, Miss = 15408, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 80872
	L1D_cache_core[3]: Access = 19840, Miss = 15837, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 79689
	L1D_cache_core[4]: Access = 19904, Miss = 16016, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 74221
	L1D_cache_core[5]: Access = 19680, Miss = 15732, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 76154
	L1D_cache_core[6]: Access = 19616, Miss = 15602, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 73687
	L1D_cache_core[7]: Access = 19808, Miss = 15799, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 80307
	L1D_cache_core[8]: Access = 19424, Miss = 15462, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 72535
	L1D_cache_core[9]: Access = 19680, Miss = 15641, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 73834
	L1D_cache_core[10]: Access = 5269, Miss = 4632, Miss_rate = 0.879, Pending_hits = 40, Reservation_fails = 82635
	L1D_cache_core[11]: Access = 11084, Miss = 9480, Miss_rate = 0.855, Pending_hits = 23, Reservation_fails = 178380
	L1D_cache_core[12]: Access = 8911, Miss = 7622, Miss_rate = 0.855, Pending_hits = 41, Reservation_fails = 148260
	L1D_cache_core[13]: Access = 9957, Miss = 8506, Miss_rate = 0.854, Pending_hits = 35, Reservation_fails = 170869
	L1D_cache_core[14]: Access = 11137, Miss = 9479, Miss_rate = 0.851, Pending_hits = 36, Reservation_fails = 173164
	L1D_cache_core[15]: Access = 7662, Miss = 6620, Miss_rate = 0.864, Pending_hits = 40, Reservation_fails = 128007
	L1D_cache_core[16]: Access = 6554, Miss = 5731, Miss_rate = 0.874, Pending_hits = 40, Reservation_fails = 100959
	L1D_cache_core[17]: Access = 11225, Miss = 9591, Miss_rate = 0.854, Pending_hits = 37, Reservation_fails = 175341
	L1D_cache_core[18]: Access = 9657, Miss = 8289, Miss_rate = 0.858, Pending_hits = 37, Reservation_fails = 159202
	L1D_cache_core[19]: Access = 8781, Miss = 7594, Miss_rate = 0.865, Pending_hits = 43, Reservation_fails = 151062
	L1D_cache_core[20]: Access = 11149, Miss = 9464, Miss_rate = 0.849, Pending_hits = 51, Reservation_fails = 175922
	L1D_cache_core[21]: Access = 4089, Miss = 3662, Miss_rate = 0.896, Pending_hits = 42, Reservation_fails = 38487
	L1D_cache_core[22]: Access = 10001, Miss = 8553, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 165480
	L1D_cache_core[23]: Access = 11197, Miss = 9521, Miss_rate = 0.850, Pending_hits = 31, Reservation_fails = 172791
	L1D_cache_core[24]: Access = 7590, Miss = 6539, Miss_rate = 0.862, Pending_hits = 34, Reservation_fails = 127375
	L1D_cache_core[25]: Access = 8802, Miss = 7521, Miss_rate = 0.854, Pending_hits = 40, Reservation_fails = 150874
	L1D_cache_core[26]: Access = 9462, Miss = 8104, Miss_rate = 0.856, Pending_hits = 28, Reservation_fails = 157456
	L1D_cache_core[27]: Access = 8563, Miss = 7317, Miss_rate = 0.854, Pending_hits = 39, Reservation_fails = 143025
	L1D_cache_core[28]: Access = 2855, Miss = 2695, Miss_rate = 0.944, Pending_hits = 33, Reservation_fails = 19779
	L1D_cache_core[29]: Access = 9943, Miss = 8435, Miss_rate = 0.848, Pending_hits = 61, Reservation_fails = 164677
	L1D_cache_core[30]: Access = 16110, Miss = 16048, Miss_rate = 0.996, Pending_hits = 23, Reservation_fails = 203865
	L1D_cache_core[31]: Access = 16662, Miss = 16645, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 193764
	L1D_cache_core[32]: Access = 16367, Miss = 16337, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 200178
	L1D_cache_core[33]: Access = 16213, Miss = 16196, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 204878
	L1D_cache_core[34]: Access = 16277, Miss = 16254, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 191540
	L1D_cache_core[35]: Access = 16222, Miss = 16201, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 199664
	L1D_cache_core[36]: Access = 15997, Miss = 15974, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 197168
	L1D_cache_core[37]: Access = 16720, Miss = 16703, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 198070
	L1D_cache_core[38]: Access = 16630, Miss = 16612, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 198984
	L1D_cache_core[39]: Access = 16492, Miss = 16481, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 195425
	L1D_cache_core[40]: Access = 16039, Miss = 16023, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 195659
	L1D_cache_core[41]: Access = 16208, Miss = 16183, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 193116
	L1D_cache_core[42]: Access = 15853, Miss = 15830, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 198068
	L1D_cache_core[43]: Access = 16262, Miss = 16242, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 193843
	L1D_cache_core[44]: Access = 16409, Miss = 16394, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 195131
	L1D_cache_core[45]: Access = 15788, Miss = 15768, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 198547
	L1D_cache_core[46]: Access = 15883, Miss = 15869, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 195515
	L1D_cache_core[47]: Access = 16327, Miss = 16293, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 202017
	L1D_cache_core[48]: Access = 16720, Miss = 16689, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 202532
	L1D_cache_core[49]: Access = 16216, Miss = 16192, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 191418
	L1D_cache_core[50]: Access = 16020, Miss = 15989, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 202714
	L1D_cache_core[51]: Access = 15993, Miss = 15968, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 192112
	L1D_cache_core[52]: Access = 16430, Miss = 16415, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 204152
	L1D_cache_core[53]: Access = 15724, Miss = 15702, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 199519
	L1D_cache_core[54]: Access = 16075, Miss = 16051, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 202902
	L1D_cache_core[55]: Access = 16178, Miss = 16164, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 208150
	L1D_cache_core[56]: Access = 16056, Miss = 16022, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 199150
	L1D_cache_core[57]: Access = 16374, Miss = 16357, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 202216
	L1D_cache_core[58]: Access = 16212, Miss = 16171, Miss_rate = 0.997, Pending_hits = 27, Reservation_fails = 203743
	L1D_cache_core[59]: Access = 15977, Miss = 15930, Miss_rate = 0.997, Pending_hits = 23, Reservation_fails = 197937
	L1D_total_cache_accesses = 856930
	L1D_total_cache_misses = 791830
	L1D_total_cache_miss_rate = 0.9240
	L1D_total_cache_pending_hits = 977
	L1D_total_cache_reservation_fails = 9499717
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1307503
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0013
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3977
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071380
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 495540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6972767
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1305831
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071380
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 296290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2526950
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14899377
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 81177
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 110331
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
18480, 18480, 18480, 18480, 18018, 18018, 18018, 18018, 18018, 18018, 17094, 17094, 17325, 17325, 17094, 17094, 
gpgpu_n_tot_thrd_icount = 938024800
gpgpu_n_tot_w_icount = 29313275
gpgpu_n_stall_shd_mem = 13548682
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 495501
gpgpu_n_mem_write_global = 336029
gpgpu_n_mem_texture = 3977
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 8050268
gpgpu_n_store_insn = 5996860
gpgpu_n_shmem_insn = 52920490
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 2752512
gpgpu_n_param_mem_insn = 37756936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9898314
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18790320	W0_Idle:4727444	W0_Scoreboard:14583670	W1:8712	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:27316	W10:0	W11:0	W12:0	W13:28273	W14:1138952	W15:0	W16:139803	W17:0	W18:97584	W19:0	W20:32025	W21:0	W22:0	W23:0	W24:2631366	W25:0	W26:86206	W27:0	W28:6018210	W29:2280960	W30:280977	W31:0	W32:16505680
Warp Occupancy Distribution:
Stall:4483529	W0_Idle:2496669	W0_Scoreboard:8006679	W1:4576	W2:4710	W3:14130	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41605	W17:0	W18:7065	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1059750	W29:1130400	W30:0	W31:0	W32:5229397
Warp Occupancy Distribution:
Stall:6764987	W0_Idle:1714623	W0_Scoreboard:3493100	W1:4136	W2:4794	W3:14382	W4:0	W5:0	W6:0	W7:0	W8:0	W9:10108	W10:0	W11:0	W12:0	W13:8768	W14:383256	W15:0	W16:62350	W17:0	W18:37655	W19:0	W20:11634	W21:0	W22:0	W23:0	W24:891520	W25:0	W26:27168	W27:0	W28:2387426	W29:1150560	W30:95010	W31:0	W32:5413987
warp_utilization0: 0.434827
warp_utilization1: 0.333280
warp_utilization2: 0.467299
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3964008 {8:495501,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 33819112 {40:74212,72:74320,136:187497,}
traffic_breakdown_coretomem[INST_ACC_R] = 141336 {8:17667,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31816 {8:3977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67337136 {136:495126,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2685200 {8:335650,}
traffic_breakdown_memtocore[INST_ACC_R] = 2402712 {136:17667,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 540872 {136:3977,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 3160 
averagemflatency = 414 
averagemflatency_1 = 462 
averagemflatency_2= 445 
averagemflatency_3 = 350 
averagemrqlatency_1 = 41 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 2802 
max_icnt2sh_latency = 562682 
mrq_lat_table:214656 	11277 	15921 	29845 	71385 	97458 	101476 	69159 	18922 	1846 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	817 	1120 	704 	273432 	343654 	177194 	37572 	329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	307037 	123282 	89792 	105779 	85407 	88814 	47743 	5164 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	133937 	336450 	28615 	170 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	77031 	167568 	26312 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	2 	221 	529 	367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        72        66        49       110        54        66        89        73        94        99        87       103       103        57        75 
dram[1]:        70        72        64        55        50        50        88        81        66        62        86        89        88       109        97        49 
dram[2]:        67        65        58        62        53        69        60        74        77        87        95        92        95       101        56        79 
dram[3]:        46        79        51        54        45        74        64        73        84        74        93        84       102        82        45        77 
dram[4]:        66        45        41        48        61        60        85        74        73        92        98        88       101        97        55        74 
dram[5]:        81        45        59        54        52        46        93        65        86        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      7307      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7867      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      8183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      7034     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  2.486842  2.535918  2.517477  2.558541  2.595545  2.570031  2.606467  2.583366  2.527586  2.506484  2.564032  2.467346  2.617184  2.607228  2.554306  2.546893 
dram[1]:  2.491301  2.545175  2.529882  2.553036  2.620374  2.564808  2.572095  2.682649  2.471230  2.523480  2.563508  2.559402  2.625651  2.588188  2.585977  2.559533 
dram[2]:  2.528452  2.516875  2.503967  2.531095  2.517980  2.603387  2.602831  2.608438  2.503814  2.507230  2.551036  2.536907  2.544319  2.576741  2.524390  2.544929 
dram[3]:  2.521822  2.481164  2.488416  2.493448  2.540698  2.612584  2.593713  2.627396  2.535054  2.480181  2.585482  2.579428  2.555380  2.607242  2.559315  2.570148 
dram[4]:  2.558336  2.449446  2.522960  2.469017  2.593101  2.541762  2.623263  2.548809  2.500765  2.488847  2.549020  2.548438  2.568945  2.598971  2.596863  2.530855 
dram[5]:  2.516325  2.491301  2.499813  2.468411  2.560435  2.561644  2.664389  2.575865  2.505914  2.489749  2.547089  2.528025  2.617055  2.570920  2.549574  2.541154 
average row locality = 631957/247920 = 2.549036
average row locality_1 = 358109/168666 = 2.123184
average row locality_2 = 154913/52868 = 2.930185
average row locality_3 = 118935/26386 = 4.507504
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3411      3435      3413      3412      3406      3375      3388      3374      3415      3393      3352      3380      3381      3405      3373      3374 
dram[1]:      3399      3419      3400      3431      3378      3365      3370      3384      3384      3381      3375      3360      3377      3357      3376      3364 
dram[2]:      3417      3435      3404      3426      3362      3373      3374      3381      3378      3417      3363      3394      3367      3397      3392      3364 
dram[3]:      3403      3425      3383      3432      3384      3393      3389      3344      3396      3381      3367      3350      3366      3383      3353      3374 
dram[4]:      3433      3417      3421      3428      3387      3407      3372      3392      3371      3397      3365      3355      3396      3393      3393      3366 
dram[5]:      3409      3399      3437      3412      3378      3363      3380      3356      3383      3370      3372      3371      3370      3379      3359      3376 
total reads: 325181
bank skew: 3437/3344 = 1.03
chip skew: 54293/54114 = 1.00
number of total write accesses:
dram[0]:      3204      3237      3213      3253      3236      3197      3222      3242      3182      3180      3136      3156      3109      3161      3218      3227 
dram[1]:      3188      3201      3248      3212      3212      3165      3248      3218      3188      3175      3144      3146      3174      3130      3232      3215 
dram[2]:      3248      3202      3225      3208      3220      3237      3248      3236      3193      3172      3160      3136      3150      3117      3234      3236 
dram[3]:      3184      3227      3169      3228      3174      3209      3212      3235      3186      3192      3151      3146      3118      3170      3231      3223 
dram[4]:      3211      3222      3227      3226      3228      3227      3236      3241      3166      3186      3135      3169      3106      3179      3234      3239 
dram[5]:      3219      3188      3235      3191      3210      3182      3250      3197      3188      3189      3146      3170      3138      3128      3229      3234 
total reads: 306872
bank skew: 3253/3106 = 1.05
chip skew: 51232/51055 = 1.00
average mf latency per bank:
dram[0]:        549       568       533       560       539       558       516       560       529       566       537       564       531       568       535       563
dram[1]:        554       539       532       540       543       545       535       541       538       544       550       540       547       542       553       546
dram[2]:        564       540       555       528       572       544       561       524       556       536       561       538       559       533       567       535
dram[3]:        538       539       529       524       536       532       534       535       534       537       536       540       539       532       538       541
dram[4]:        560       576       545       562       557       572       532       576       552       580       556       568       551       569       563       567
dram[5]:        560       542       533       532       551       541       539       543       544       549       552       538       544       535       562       536
maximum mf latency per bank:
dram[0]:       2048      2337      2216      2153      2333      2342      2053      2330      2085      2830      1969      2621      2245      2558      2572      2052
dram[1]:       2039      2220      2195      2277      2006      2683      2246      2659      2019      2222      2731      2354      1893      2897      2264      2274
dram[2]:       2151      2327      2174      2381      2240      2417      2293      2233      2670      2029      2446      1983      3017      2652      2675      2252
dram[3]:       1972      1899      2081      2184      2143      2029      2343      2163      2294      2830      2127      2582      1862      1830      2670      2343
dram[4]:       2787      2098      2128      2499      2431      2270      2249      3014      2383      2467      2256      2585      2298      3160      2626      2720
dram[5]:       2156      2088      2181      2070      2304      2123      2249      2495      2392      1952      2134      2057      2196      2831      1999      1956
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742741 n_nop=463163 n_act=41314 n_pre=41302 n_req=80129 n_req_1=18690 n_req_2=30506 n_req_3=30933 n_rd=108554 n_write=88408 bw_util=0.394 bw_util_1=0.1007 bw_util_2=0.1485 bw_util_3=0.1448 blp=5.824756 blp_1= 1.761139 blp_2= 3.241951 blp_3= 1.782321
 n_activity=706309 dram_eff=0.4143 dram_eff_1=0.1058 dram_eff_2=0.1562 dram_eff_3=0.1523
bk0: 6822a 506632i bk1: 6870a 495144i bk2: 6826a 494856i bk3: 6824a 490156i bk4: 6812a 490905i bk5: 6746a 486885i bk6: 6776a 486597i bk7: 6748a 480994i bk8: 6830a 505213i bk9: 6784a 498176i bk10: 6702a 500098i bk11: 6760a 493063i bk12: 6760a 492424i bk13: 6808a 485503i bk14: 6740a 482993i bk15: 6746a 482655i 
bw_dist = 0.101	0.148	0.145	0.557	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5617
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742741 n_nop=464062 n_act=41031 n_pre=41016 n_req=79763 n_req_1=18435 n_req_2=30522 n_req_3=30806 n_rd=108218 n_write=88414 bw_util=0.3925 bw_util_1=0.09928 bw_util_2=0.1485 bw_util_3=0.1447 blp=5.803250 blp_1= 1.714936 blp_2= 3.207879 blp_3= 1.793334
 n_activity=704819 dram_eff=0.4136 dram_eff_1=0.1046 dram_eff_2=0.1565 dram_eff_3=0.1524
bk0: 6798a 503739i bk1: 6838a 497242i bk2: 6796a 496014i bk3: 6860a 492154i bk4: 6750a 496112i bk5: 6728a 492463i bk6: 6740a 485078i bk7: 6768a 486075i bk8: 6766a 501428i bk9: 6760a 504479i bk10: 6750a 501454i bk11: 6720a 495045i bk12: 6754a 490480i bk13: 6714a 487699i bk14: 6750a 485546i bk15: 6726a 479920i 
bw_dist = 0.099	0.149	0.145	0.556	0.051
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3944
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742741 n_nop=462931 n_act=41457 n_pre=41444 n_req=80157 n_req_1=18638 n_req_2=30492 n_req_3=31027 n_rd=108466 n_write=88443 bw_util=0.394 bw_util_1=0.1004 bw_util_2=0.1484 bw_util_3=0.1452 blp=5.812826 blp_1= 1.737752 blp_2= 3.188464 blp_3= 1.795875
 n_activity=706317 dram_eff=0.4143 dram_eff_1=0.1056 dram_eff_2=0.1561 dram_eff_3=0.1527
bk0: 6832a 503454i bk1: 6870a 499195i bk2: 6806a 496605i bk3: 6852a 493362i bk4: 6724a 494644i bk5: 6746a 486842i bk6: 6744a 488417i bk7: 6760a 481384i bk8: 6750a 505204i bk9: 6834a 497279i bk10: 6726a 501293i bk11: 6788a 493492i bk12: 6734a 491525i bk13: 6794a 489905i bk14: 6780a 483812i bk15: 6726a 479864i 
bw_dist = 0.100	0.148	0.145	0.557	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.4257
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742741 n_nop=463686 n_act=41220 n_pre=41207 n_req=79659 n_req_1=18378 n_req_2=30499 n_req_3=30782 n_rd=108212 n_write=88416 bw_util=0.3921 bw_util_1=0.09897 bw_util_2=0.1485 bw_util_3=0.1446 blp=5.780466 blp_1= 1.714242 blp_2= 3.200315 blp_3= 1.811057
 n_activity=706961 dram_eff=0.4119 dram_eff_1=0.104 dram_eff_2=0.156 dram_eff_3=0.1519
bk0: 6804a 504972i bk1: 6850a 493794i bk2: 6764a 500625i bk3: 6864a 487572i bk4: 6762a 494872i bk5: 6786a 493890i bk6: 6778a 488055i bk7: 6688a 483949i bk8: 6790a 506653i bk9: 6756a 498035i bk10: 6734a 499874i bk11: 6698a 495623i bk12: 6728a 494029i bk13: 6764a 486990i bk14: 6700a 488665i bk15: 6746a 480280i 
bw_dist = 0.099	0.149	0.145	0.560	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3586
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742741 n_nop=462726 n_act=41503 n_pre=41487 n_req=80246 n_req_1=18664 n_req_2=30559 n_req_3=31023 n_rd=108560 n_write=88465 bw_util=0.3944 bw_util_1=0.1005 bw_util_2=0.1487 bw_util_3=0.1452 blp=5.837981 blp_1= 1.751510 blp_2= 3.212515 blp_3= 1.780971
 n_activity=706045 dram_eff=0.4149 dram_eff_1=0.1057 dram_eff_2=0.1565 dram_eff_3=0.1527
bk0: 6866a 505252i bk1: 6830a 495458i bk2: 6842a 497392i bk3: 6856a 487617i bk4: 6774a 494992i bk5: 6814a 487126i bk6: 6744a 484703i bk7: 6782a 478643i bk8: 6742a 505439i bk9: 6792a 498979i bk10: 6728a 498617i bk11: 6710a 498255i bk12: 6792a 491883i bk13: 6778a 483174i bk14: 6780a 482227i bk15: 6730a 477247i 
bw_dist = 0.101	0.149	0.145	0.556	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5353
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742741 n_nop=463376 n_act=41381 n_pre=41366 n_req=79726 n_req_1=18336 n_req_2=30557 n_req_3=30833 n_rd=108200 n_write=88418 bw_util=0.3922 bw_util_1=0.09875 bw_util_2=0.1487 bw_util_3=0.1448 blp=5.802259 blp_1= 1.721907 blp_2= 3.232530 blp_3= 1.785803
 n_activity=706315 dram_eff=0.4125 dram_eff_1=0.1038 dram_eff_2=0.1564 dram_eff_3=0.1522
bk0: 6818a 503404i bk1: 6798a 499047i bk2: 6874a 496532i bk3: 6824a 489838i bk4: 6756a 492489i bk5: 6724a 491926i bk6: 6758a 487407i bk7: 6710a 485366i bk8: 6762a 506783i bk9: 6738a 497983i bk10: 6744a 500287i bk11: 6740a 492028i bk12: 6738a 491871i bk13: 6758a 486669i bk14: 6712a 484218i bk15: 6746a 479990i 
bw_dist = 0.099	0.149	0.145	0.559	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3179

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69053, Miss = 27158, Miss_rate = 0.393, Pending_hits = 9021, Reservation_fails = 3255
L2_cache_bank[1]: Access = 70563, Miss = 27166, Miss_rate = 0.385, Pending_hits = 9579, Reservation_fails = 5383
L2_cache_bank[2]: Access = 72558, Miss = 27067, Miss_rate = 0.373, Pending_hits = 9543, Reservation_fails = 3551
L2_cache_bank[3]: Access = 69930, Miss = 27071, Miss_rate = 0.387, Pending_hits = 9420, Reservation_fails = 6475
L2_cache_bank[4]: Access = 72710, Miss = 27065, Miss_rate = 0.372, Pending_hits = 9543, Reservation_fails = 4199
L2_cache_bank[5]: Access = 68003, Miss = 27204, Miss_rate = 0.400, Pending_hits = 9199, Reservation_fails = 7310
L2_cache_bank[6]: Access = 72262, Miss = 27047, Miss_rate = 0.374, Pending_hits = 9248, Reservation_fails = 4566
L2_cache_bank[7]: Access = 71583, Miss = 27091, Miss_rate = 0.378, Pending_hits = 9720, Reservation_fails = 5695
L2_cache_bank[8]: Access = 69249, Miss = 27148, Miss_rate = 0.392, Pending_hits = 9195, Reservation_fails = 8712
L2_cache_bank[9]: Access = 72054, Miss = 27168, Miss_rate = 0.377, Pending_hits = 9577, Reservation_fails = 7890
L2_cache_bank[10]: Access = 72832, Miss = 27099, Miss_rate = 0.372, Pending_hits = 9687, Reservation_fails = 8503
L2_cache_bank[11]: Access = 71956, Miss = 27041, Miss_rate = 0.376, Pending_hits = 9419, Reservation_fails = 6914
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69053, Miss = 27158 (0.393), PendingHit = 9021 (0.131)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 70563, Miss = 27166 (0.385), PendingHit = 9579 (0.136)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72558, Miss = 27067 (0.373), PendingHit = 9543 (0.132)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69930, Miss = 27071 (0.387), PendingHit = 9420 (0.135)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72710, Miss = 27065 (0.372), PendingHit = 9543 (0.131)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68003, Miss = 27204 (0.4), PendingHit = 9199 (0.135)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72262, Miss = 27047 (0.374), PendingHit = 9248 (0.128)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71583, Miss = 27091 (0.378), PendingHit = 9720 (0.136)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69249, Miss = 27148 (0.392), PendingHit = 9195 (0.133)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72054, Miss = 27168 (0.377), PendingHit = 9577 (0.133)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72832, Miss = 27099 (0.372), PendingHit = 9687 (0.133)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71956, Miss = 27041 (0.376), PendingHit = 9419 (0.131)
L2 Cache Total Miss Rate = 0.381
Stream 1: L2 Cache Miss Rate = 0.555
Stream 2: L2 Cache Miss Rate = 0.370
Stream 3: L2 Cache Miss Rate = 0.386
Stream 1: Accesses  = 285509
Stream 1: Misses  = 158333
Stream 2: Accesses  = 244206
Stream 2: Misses  = 90331
Stream 3: Accesses  = 608547
Stream 3: Misses  = 234994
Stream 1+2: Accesses  = 529715
Stream 1+2: Misses  = 248664
Stream 1+2+3: Accesses  = 1138262
Stream 1+2+3: Misses  = 483658
Total Accesses  = 852753
MPKI-CORES
CORE_L2MPKI_0	1.154
CORE_L2MPKI_1	1.149
CORE_L2MPKI_2	1.154
CORE_L2MPKI_3	1.158
CORE_L2MPKI_4	1.153
CORE_L2MPKI_5	1.159
CORE_L2MPKI_6	1.159
CORE_L2MPKI_7	1.151
CORE_L2MPKI_8	1.147
CORE_L2MPKI_9	1.154
CORE_L2MPKI_10	0.228
CORE_L2MPKI_11	0.477
CORE_L2MPKI_12	0.374
CORE_L2MPKI_13	0.425
CORE_L2MPKI_14	0.468
CORE_L2MPKI_15	0.336
CORE_L2MPKI_16	0.279
CORE_L2MPKI_17	0.473
CORE_L2MPKI_18	0.406
CORE_L2MPKI_19	0.378
CORE_L2MPKI_20	0.465
CORE_L2MPKI_21	0.173
CORE_L2MPKI_22	0.418
CORE_L2MPKI_23	0.464
CORE_L2MPKI_24	0.322
CORE_L2MPKI_25	0.371
CORE_L2MPKI_26	0.392
CORE_L2MPKI_27	0.361
CORE_L2MPKI_28	0.124
CORE_L2MPKI_29	0.419
CORE_L2MPKI_30	0.260
CORE_L2MPKI_31	0.270
CORE_L2MPKI_32	0.260
CORE_L2MPKI_33	0.276
CORE_L2MPKI_34	0.272
CORE_L2MPKI_35	0.254
CORE_L2MPKI_36	0.290
CORE_L2MPKI_37	0.254
CORE_L2MPKI_38	0.259
CORE_L2MPKI_39	0.275
CORE_L2MPKI_40	0.251
CORE_L2MPKI_41	0.265
CORE_L2MPKI_42	0.253
CORE_L2MPKI_43	0.272
CORE_L2MPKI_44	0.266
CORE_L2MPKI_45	0.265
CORE_L2MPKI_46	0.257
CORE_L2MPKI_47	0.260
CORE_L2MPKI_48	0.252
CORE_L2MPKI_49	0.259
CORE_L2MPKI_50	0.270
CORE_L2MPKI_51	0.263
CORE_L2MPKI_52	0.247
CORE_L2MPKI_53	0.248
CORE_L2MPKI_54	0.245
CORE_L2MPKI_55	0.253
CORE_L2MPKI_56	0.249
CORE_L2MPKI_57	0.242
CORE_L2MPKI_58	0.266
CORE_L2MPKI_59	0.254
Avg_MPKI_Stream1= 0.769
Avg_MPKI_Stream2= 0.309
Avg_MPKI_Stream3= 0.257
MISSES-CORES
CORE_MISSES_0	10531
CORE_MISSES_1	10349
CORE_MISSES_2	10355
CORE_MISSES_3	10616
CORE_MISSES_4	10599
CORE_MISSES_5	10541
CORE_MISSES_6	10505
CORE_MISSES_7	10537
CORE_MISSES_8	10291
CORE_MISSES_9	10489
CORE_MISSES_10	3152
CORE_MISSES_11	6641
CORE_MISSES_12	5225
CORE_MISSES_13	5902
CORE_MISSES_14	6516
CORE_MISSES_15	4623
CORE_MISSES_16	3866
CORE_MISSES_17	6674
CORE_MISSES_18	5700
CORE_MISSES_19	5221
CORE_MISSES_20	6645
CORE_MISSES_21	2406
CORE_MISSES_22	5938
CORE_MISSES_23	6622
CORE_MISSES_24	4539
CORE_MISSES_25	5248
CORE_MISSES_26	5568
CORE_MISSES_27	5113
CORE_MISSES_28	1715
CORE_MISSES_29	5884
CORE_MISSES_30	3935
CORE_MISSES_31	4140
CORE_MISSES_32	3930
CORE_MISSES_33	4148
CORE_MISSES_34	4202
CORE_MISSES_35	3875
CORE_MISSES_36	4415
CORE_MISSES_37	3840
CORE_MISSES_38	3943
CORE_MISSES_39	4225
CORE_MISSES_40	3746
CORE_MISSES_41	4020
CORE_MISSES_42	3792
CORE_MISSES_43	4110
CORE_MISSES_44	3975
CORE_MISSES_45	3929
CORE_MISSES_46	3862
CORE_MISSES_47	3897
CORE_MISSES_48	3743
CORE_MISSES_49	3921
CORE_MISSES_50	4012
CORE_MISSES_51	3973
CORE_MISSES_52	3656
CORE_MISSES_53	3711
CORE_MISSES_54	3619
CORE_MISSES_55	3691
CORE_MISSES_56	3682
CORE_MISSES_57	3564
CORE_MISSES_58	3942
CORE_MISSES_59	3816
L2_MISSES = 325325
L2_total_cache_accesses = 852753
L2_total_cache_misses = 325325
L2_total_cache_miss_rate = 0.3815
L2_total_cache_pending_hits = 113151
L2_total_cache_reservation_fails = 72453
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 213240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 209936
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18216
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 305
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 181198
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 39895
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10987
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16360
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 911
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 396
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 39741
L2_cache_data_port_util = 0.280
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2919710
icnt_total_pkts_simt_to_mem=1826084
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     161.4285
gpu_ipc_2 =     498.1281
gpu_ipc_3 =     800.8001
gpu_tot_sim_cycle_stream_1 = 562682
gpu_tot_sim_cycle_stream_2 = 562682
gpu_tot_sim_cycle_stream_3 = 562674
gpu_sim_insn_1 = 90832896
gpu_sim_insn_2 = 280287736
gpu_sim_insn_3 = 450589411
gpu_sim_cycle = 562683
gpu_sim_insn = 821710043
gpu_ipc =    1460.3427
gpu_tot_sim_cycle = 562683
gpu_tot_sim_insn = 821710043
gpu_tot_ipc =    1460.3427
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 994187
gpu_stall_icnt2sh    = 1377523
gpu_total_sim_rate=425536

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14980554
	L1I_total_cache_misses = 81177
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 110331
L1D_cache:
	L1D_cache_core[0]: Access = 19744, Miss = 15763, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 71539
	L1D_cache_core[1]: Access = 19488, Miss = 15512, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 71157
	L1D_cache_core[2]: Access = 19424, Miss = 15408, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 80872
	L1D_cache_core[3]: Access = 19840, Miss = 15837, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 79689
	L1D_cache_core[4]: Access = 19904, Miss = 16016, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 74221
	L1D_cache_core[5]: Access = 19680, Miss = 15732, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 76154
	L1D_cache_core[6]: Access = 19616, Miss = 15602, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 73687
	L1D_cache_core[7]: Access = 19808, Miss = 15799, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 80307
	L1D_cache_core[8]: Access = 19424, Miss = 15462, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 72535
	L1D_cache_core[9]: Access = 19680, Miss = 15641, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 73834
	L1D_cache_core[10]: Access = 5269, Miss = 4632, Miss_rate = 0.879, Pending_hits = 40, Reservation_fails = 82635
	L1D_cache_core[11]: Access = 11084, Miss = 9480, Miss_rate = 0.855, Pending_hits = 23, Reservation_fails = 178380
	L1D_cache_core[12]: Access = 8911, Miss = 7622, Miss_rate = 0.855, Pending_hits = 41, Reservation_fails = 148260
	L1D_cache_core[13]: Access = 9957, Miss = 8506, Miss_rate = 0.854, Pending_hits = 35, Reservation_fails = 170869
	L1D_cache_core[14]: Access = 11137, Miss = 9479, Miss_rate = 0.851, Pending_hits = 36, Reservation_fails = 173164
	L1D_cache_core[15]: Access = 7662, Miss = 6620, Miss_rate = 0.864, Pending_hits = 40, Reservation_fails = 128007
	L1D_cache_core[16]: Access = 6554, Miss = 5731, Miss_rate = 0.874, Pending_hits = 40, Reservation_fails = 100959
	L1D_cache_core[17]: Access = 11225, Miss = 9591, Miss_rate = 0.854, Pending_hits = 37, Reservation_fails = 175341
	L1D_cache_core[18]: Access = 9657, Miss = 8289, Miss_rate = 0.858, Pending_hits = 37, Reservation_fails = 159202
	L1D_cache_core[19]: Access = 8781, Miss = 7594, Miss_rate = 0.865, Pending_hits = 43, Reservation_fails = 151062
	L1D_cache_core[20]: Access = 11149, Miss = 9464, Miss_rate = 0.849, Pending_hits = 51, Reservation_fails = 175922
	L1D_cache_core[21]: Access = 4089, Miss = 3662, Miss_rate = 0.896, Pending_hits = 42, Reservation_fails = 38487
	L1D_cache_core[22]: Access = 10001, Miss = 8553, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 165480
	L1D_cache_core[23]: Access = 11197, Miss = 9521, Miss_rate = 0.850, Pending_hits = 31, Reservation_fails = 172791
	L1D_cache_core[24]: Access = 7590, Miss = 6539, Miss_rate = 0.862, Pending_hits = 34, Reservation_fails = 127375
	L1D_cache_core[25]: Access = 8802, Miss = 7521, Miss_rate = 0.854, Pending_hits = 40, Reservation_fails = 150874
	L1D_cache_core[26]: Access = 9462, Miss = 8104, Miss_rate = 0.856, Pending_hits = 28, Reservation_fails = 157456
	L1D_cache_core[27]: Access = 8563, Miss = 7317, Miss_rate = 0.854, Pending_hits = 39, Reservation_fails = 143025
	L1D_cache_core[28]: Access = 2855, Miss = 2695, Miss_rate = 0.944, Pending_hits = 33, Reservation_fails = 19779
	L1D_cache_core[29]: Access = 9943, Miss = 8435, Miss_rate = 0.848, Pending_hits = 61, Reservation_fails = 164677
	L1D_cache_core[30]: Access = 16110, Miss = 16048, Miss_rate = 0.996, Pending_hits = 23, Reservation_fails = 203865
	L1D_cache_core[31]: Access = 16662, Miss = 16645, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 193764
	L1D_cache_core[32]: Access = 16367, Miss = 16337, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 200178
	L1D_cache_core[33]: Access = 16213, Miss = 16196, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 204878
	L1D_cache_core[34]: Access = 16277, Miss = 16254, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 191540
	L1D_cache_core[35]: Access = 16222, Miss = 16201, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 199664
	L1D_cache_core[36]: Access = 15997, Miss = 15974, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 197168
	L1D_cache_core[37]: Access = 16720, Miss = 16703, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 198070
	L1D_cache_core[38]: Access = 16630, Miss = 16612, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 198984
	L1D_cache_core[39]: Access = 16492, Miss = 16481, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 195425
	L1D_cache_core[40]: Access = 16039, Miss = 16023, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 195659
	L1D_cache_core[41]: Access = 16208, Miss = 16183, Miss_rate = 0.998, Pending_hits = 5, Reservation_fails = 193116
	L1D_cache_core[42]: Access = 15853, Miss = 15830, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 198068
	L1D_cache_core[43]: Access = 16262, Miss = 16242, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 193843
	L1D_cache_core[44]: Access = 16409, Miss = 16394, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 195131
	L1D_cache_core[45]: Access = 15788, Miss = 15768, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 198547
	L1D_cache_core[46]: Access = 15883, Miss = 15869, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 195515
	L1D_cache_core[47]: Access = 16327, Miss = 16293, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 202017
	L1D_cache_core[48]: Access = 16720, Miss = 16689, Miss_rate = 0.998, Pending_hits = 15, Reservation_fails = 202532
	L1D_cache_core[49]: Access = 16216, Miss = 16192, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 191418
	L1D_cache_core[50]: Access = 16020, Miss = 15989, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 202714
	L1D_cache_core[51]: Access = 15993, Miss = 15968, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 192112
	L1D_cache_core[52]: Access = 16430, Miss = 16415, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 204152
	L1D_cache_core[53]: Access = 15724, Miss = 15702, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 199519
	L1D_cache_core[54]: Access = 16075, Miss = 16051, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 202902
	L1D_cache_core[55]: Access = 16178, Miss = 16164, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 208150
	L1D_cache_core[56]: Access = 16056, Miss = 16022, Miss_rate = 0.998, Pending_hits = 4, Reservation_fails = 199150
	L1D_cache_core[57]: Access = 16374, Miss = 16357, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 202216
	L1D_cache_core[58]: Access = 16212, Miss = 16171, Miss_rate = 0.997, Pending_hits = 27, Reservation_fails = 203743
	L1D_cache_core[59]: Access = 15977, Miss = 15930, Miss_rate = 0.997, Pending_hits = 23, Reservation_fails = 197937
	L1D_total_cache_accesses = 856930
	L1D_total_cache_misses = 791830
	L1D_total_cache_miss_rate = 0.9240
	L1D_total_cache_pending_hits = 977
	L1D_total_cache_reservation_fails = 9499717
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1307503
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0013
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3977
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071380
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 495540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6972767
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1305831
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071380
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 296290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2526950
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14899377
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 81177
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 110331
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
18480, 18480, 18480, 18480, 18018, 18018, 18018, 18018, 18018, 18018, 17094, 17094, 17325, 17325, 17094, 17094, 
gpgpu_n_tot_thrd_icount = 938024800
gpgpu_n_tot_w_icount = 29313275
gpgpu_n_stall_shd_mem = 13548682
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 495501
gpgpu_n_mem_write_global = 336029
gpgpu_n_mem_texture = 3977
gpgpu_n_mem_const = 70
gpgpu_n_load_insn  = 8050268
gpgpu_n_store_insn = 5996860
gpgpu_n_shmem_insn = 52920490
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 2752512
gpgpu_n_param_mem_insn = 37756936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9898314
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18790320	W0_Idle:4727444	W0_Scoreboard:14583670	W1:8712	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:27316	W10:0	W11:0	W12:0	W13:28273	W14:1138952	W15:0	W16:139803	W17:0	W18:97584	W19:0	W20:32025	W21:0	W22:0	W23:0	W24:2631366	W25:0	W26:86206	W27:0	W28:6018210	W29:2280960	W30:280977	W31:0	W32:16505680
Warp Occupancy Distribution:
Stall:4483529	W0_Idle:2496669	W0_Scoreboard:8006679	W1:4576	W2:4710	W3:14130	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41605	W17:0	W18:7065	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1059750	W29:1130400	W30:0	W31:0	W32:5229397
Warp Occupancy Distribution:
Stall:6764987	W0_Idle:1714623	W0_Scoreboard:3493100	W1:4136	W2:4794	W3:14382	W4:0	W5:0	W6:0	W7:0	W8:0	W9:10108	W10:0	W11:0	W12:0	W13:8768	W14:383256	W15:0	W16:62350	W17:0	W18:37655	W19:0	W20:11634	W21:0	W22:0	W23:0	W24:891520	W25:0	W26:27168	W27:0	W28:2387426	W29:1150560	W30:95010	W31:0	W32:5413987
warp_utilization0: 0.434827
warp_utilization1: 0.333280
warp_utilization2: 0.467299
traffic_breakdown_coretomem[CONST_ACC_R] = 560 {8:70,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3964008 {8:495501,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 33819112 {40:74212,72:74320,136:187497,}
traffic_breakdown_coretomem[INST_ACC_R] = 141336 {8:17667,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31816 {8:3977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5040 {72:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67337136 {136:495126,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2685200 {8:335650,}
traffic_breakdown_memtocore[INST_ACC_R] = 2402712 {136:17667,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 540872 {136:3977,}
maxmrqlatency = 1141 
maxdqlatency = 0 
maxmflatency = 3160 
averagemflatency = 414 
averagemflatency_1 = 462 
averagemflatency_2= 445 
averagemflatency_3 = 350 
averagemrqlatency_1 = 41 
averagemrqlatency_2 = 62 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 2802 
max_icnt2sh_latency = 562682 
mrq_lat_table:214656 	11277 	15921 	29845 	71385 	97458 	101476 	69159 	18922 	1846 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	817 	1120 	704 	273432 	343654 	177194 	37572 	329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	307037 	123282 	89792 	105779 	85407 	88814 	47743 	5164 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	133937 	336450 	28615 	170 	0 	0 	0 	0 	0 	0 	3900 	8420 	17420 	34999 	77031 	167568 	26312 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	0 	2 	221 	529 	367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        72        66        49       110        54        66        89        73        94        99        87       103       103        57        75 
dram[1]:        70        72        64        55        50        50        88        81        66        62        86        89        88       109        97        49 
dram[2]:        67        65        58        62        53        69        60        74        77        87        95        92        95       101        56        79 
dram[3]:        46        79        51        54        45        74        64        73        84        74        93        84       102        82        45        77 
dram[4]:        66        45        41        48        61        60        85        74        73        92        98        88       101        97        55        74 
dram[5]:        81        45        59        54        52        46        93        65        86        62        89        88        89        98        73        65 
maximum service time to same row:
dram[0]:     13153     13432      7352      7818     11031      8991     10874      9637      7927      8710     10860     10999     11678     11809     10272     10341 
dram[1]:     13338     12744      7173      7031      7798     11505      9555      9796      8251      8777     10734     11413     11799     11804     10068     10223 
dram[2]:     13249     13348      7307      7669      9664     11309      9612     11072      7987      8251     11080     10981     11857     11821     10352     10399 
dram[3]:     13051     13401      7867      7432      9162     10345      9497      9507      7923      8016     11167     10942     11825     11816      9942     10303 
dram[4]:     13247     13614      8183      7099     11220      8545     11031      9657      8651      7953     10691     10443     11697     11907     10327     10562 
dram[5]:     13239     12903      8790      7034     10570     11066      9716      9506      8856      7893     10740     11300     11875     11832     10203     10370 
average row accesses per activate:
dram[0]:  2.486842  2.535918  2.517477  2.558541  2.595545  2.570031  2.606467  2.583366  2.527586  2.506484  2.564032  2.467346  2.617184  2.607228  2.554306  2.546893 
dram[1]:  2.491301  2.545175  2.529882  2.553036  2.620374  2.564808  2.572095  2.682649  2.471230  2.523480  2.563508  2.559402  2.625651  2.588188  2.585977  2.559533 
dram[2]:  2.528452  2.516875  2.503967  2.531095  2.517980  2.603387  2.602831  2.608438  2.503814  2.507230  2.551036  2.536907  2.544319  2.576741  2.524390  2.544929 
dram[3]:  2.521822  2.481164  2.488416  2.493448  2.540698  2.612584  2.593713  2.627396  2.535054  2.480181  2.585482  2.579428  2.555380  2.607242  2.559315  2.570148 
dram[4]:  2.558336  2.449446  2.522960  2.469017  2.593101  2.541762  2.623263  2.548809  2.500765  2.488847  2.549020  2.548438  2.568945  2.598971  2.596863  2.530855 
dram[5]:  2.516325  2.491301  2.499813  2.468411  2.560435  2.561644  2.664389  2.575865  2.505914  2.489749  2.547089  2.528025  2.617055  2.570920  2.549574  2.541154 
average row locality = 631957/247920 = 2.549036
average row locality_1 = 358109/168666 = 2.123184
average row locality_2 = 154913/52868 = 2.930185
average row locality_3 = 118935/26386 = 4.507504
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3411      3435      3413      3412      3406      3375      3388      3374      3415      3393      3352      3380      3381      3405      3373      3374 
dram[1]:      3399      3419      3400      3431      3378      3365      3370      3384      3384      3381      3375      3360      3377      3357      3376      3364 
dram[2]:      3417      3435      3404      3426      3362      3373      3374      3381      3378      3417      3363      3394      3367      3397      3392      3364 
dram[3]:      3403      3425      3383      3432      3384      3393      3389      3344      3396      3381      3367      3350      3366      3383      3353      3374 
dram[4]:      3433      3417      3421      3428      3387      3407      3372      3392      3371      3397      3365      3355      3396      3393      3393      3366 
dram[5]:      3409      3399      3437      3412      3378      3363      3380      3356      3383      3370      3372      3371      3370      3379      3359      3376 
total reads: 325181
bank skew: 3437/3344 = 1.03
chip skew: 54293/54114 = 1.00
number of total write accesses:
dram[0]:      3204      3237      3213      3253      3236      3197      3222      3242      3182      3180      3136      3156      3109      3161      3218      3227 
dram[1]:      3188      3201      3248      3212      3212      3165      3248      3218      3188      3175      3144      3146      3174      3130      3232      3215 
dram[2]:      3248      3202      3225      3208      3220      3237      3248      3236      3193      3172      3160      3136      3150      3117      3234      3236 
dram[3]:      3184      3227      3169      3228      3174      3209      3212      3235      3186      3192      3151      3146      3118      3170      3231      3223 
dram[4]:      3211      3222      3227      3226      3228      3227      3236      3241      3166      3186      3135      3169      3106      3179      3234      3239 
dram[5]:      3219      3188      3235      3191      3210      3182      3250      3197      3188      3189      3146      3170      3138      3128      3229      3234 
total reads: 306872
bank skew: 3253/3106 = 1.05
chip skew: 51232/51055 = 1.00
average mf latency per bank:
dram[0]:        549       568       533       560       539       558       516       560       529       566       537       564       531       568       535       563
dram[1]:        554       539       532       540       543       545       535       541       538       544       550       540       547       542       553       546
dram[2]:        564       540       555       528       572       544       561       524       556       536       561       538       559       533       567       535
dram[3]:        538       539       529       524       536       532       534       535       534       537       536       540       539       532       538       541
dram[4]:        560       576       545       562       557       572       532       576       552       580       556       568       551       569       563       567
dram[5]:        560       542       533       532       551       541       539       543       544       549       552       538       544       535       562       536
maximum mf latency per bank:
dram[0]:       2048      2337      2216      2153      2333      2342      2053      2330      2085      2830      1969      2621      2245      2558      2572      2052
dram[1]:       2039      2220      2195      2277      2006      2683      2246      2659      2019      2222      2731      2354      1893      2897      2264      2274
dram[2]:       2151      2327      2174      2381      2240      2417      2293      2233      2670      2029      2446      1983      3017      2652      2675      2252
dram[3]:       1972      1899      2081      2184      2143      2029      2343      2163      2294      2830      2127      2582      1862      1830      2670      2343
dram[4]:       2787      2098      2128      2499      2431      2270      2249      3014      2383      2467      2256      2585      2298      3160      2626      2720
dram[5]:       2156      2088      2181      2070      2304      2123      2249      2495      2392      1952      2134      2057      2196      2831      1999      1956
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742741 n_nop=463163 n_act=41314 n_pre=41302 n_req=80129 n_req_1=18690 n_req_2=30506 n_req_3=30933 n_rd=108554 n_write=88408 bw_util=0.394 bw_util_1=0.1007 bw_util_2=0.1485 bw_util_3=0.1448 blp=5.824756 blp_1= 1.761139 blp_2= 3.241951 blp_3= 1.782321
 n_activity=706309 dram_eff=0.4143 dram_eff_1=0.1058 dram_eff_2=0.1562 dram_eff_3=0.1523
bk0: 6822a 506632i bk1: 6870a 495144i bk2: 6826a 494856i bk3: 6824a 490156i bk4: 6812a 490905i bk5: 6746a 486885i bk6: 6776a 486597i bk7: 6748a 480994i bk8: 6830a 505213i bk9: 6784a 498176i bk10: 6702a 500098i bk11: 6760a 493063i bk12: 6760a 492424i bk13: 6808a 485503i bk14: 6740a 482993i bk15: 6746a 482655i 
bw_dist = 0.101	0.148	0.145	0.557	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5617
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742741 n_nop=464062 n_act=41031 n_pre=41016 n_req=79763 n_req_1=18435 n_req_2=30522 n_req_3=30806 n_rd=108218 n_write=88414 bw_util=0.3925 bw_util_1=0.09928 bw_util_2=0.1485 bw_util_3=0.1447 blp=5.803250 blp_1= 1.714936 blp_2= 3.207879 blp_3= 1.793334
 n_activity=704819 dram_eff=0.4136 dram_eff_1=0.1046 dram_eff_2=0.1565 dram_eff_3=0.1524
bk0: 6798a 503739i bk1: 6838a 497242i bk2: 6796a 496014i bk3: 6860a 492154i bk4: 6750a 496112i bk5: 6728a 492463i bk6: 6740a 485078i bk7: 6768a 486075i bk8: 6766a 501428i bk9: 6760a 504479i bk10: 6750a 501454i bk11: 6720a 495045i bk12: 6754a 490480i bk13: 6714a 487699i bk14: 6750a 485546i bk15: 6726a 479920i 
bw_dist = 0.099	0.149	0.145	0.556	0.051
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3944
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742741 n_nop=462931 n_act=41457 n_pre=41444 n_req=80157 n_req_1=18638 n_req_2=30492 n_req_3=31027 n_rd=108466 n_write=88443 bw_util=0.394 bw_util_1=0.1004 bw_util_2=0.1484 bw_util_3=0.1452 blp=5.812826 blp_1= 1.737752 blp_2= 3.188464 blp_3= 1.795875
 n_activity=706317 dram_eff=0.4143 dram_eff_1=0.1056 dram_eff_2=0.1561 dram_eff_3=0.1527
bk0: 6832a 503454i bk1: 6870a 499195i bk2: 6806a 496605i bk3: 6852a 493362i bk4: 6724a 494644i bk5: 6746a 486842i bk6: 6744a 488417i bk7: 6760a 481384i bk8: 6750a 505204i bk9: 6834a 497279i bk10: 6726a 501293i bk11: 6788a 493492i bk12: 6734a 491525i bk13: 6794a 489905i bk14: 6780a 483812i bk15: 6726a 479864i 
bw_dist = 0.100	0.148	0.145	0.557	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.4257
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742741 n_nop=463686 n_act=41220 n_pre=41207 n_req=79659 n_req_1=18378 n_req_2=30499 n_req_3=30782 n_rd=108212 n_write=88416 bw_util=0.3921 bw_util_1=0.09897 bw_util_2=0.1485 bw_util_3=0.1446 blp=5.780466 blp_1= 1.714242 blp_2= 3.200315 blp_3= 1.811057
 n_activity=706961 dram_eff=0.4119 dram_eff_1=0.104 dram_eff_2=0.156 dram_eff_3=0.1519
bk0: 6804a 504972i bk1: 6850a 493794i bk2: 6764a 500625i bk3: 6864a 487572i bk4: 6762a 494872i bk5: 6786a 493890i bk6: 6778a 488055i bk7: 6688a 483949i bk8: 6790a 506653i bk9: 6756a 498035i bk10: 6734a 499874i bk11: 6698a 495623i bk12: 6728a 494029i bk13: 6764a 486990i bk14: 6700a 488665i bk15: 6746a 480280i 
bw_dist = 0.099	0.149	0.145	0.560	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3586
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742741 n_nop=462726 n_act=41503 n_pre=41487 n_req=80246 n_req_1=18664 n_req_2=30559 n_req_3=31023 n_rd=108560 n_write=88465 bw_util=0.3944 bw_util_1=0.1005 bw_util_2=0.1487 bw_util_3=0.1452 blp=5.837981 blp_1= 1.751510 blp_2= 3.212515 blp_3= 1.780971
 n_activity=706045 dram_eff=0.4149 dram_eff_1=0.1057 dram_eff_2=0.1565 dram_eff_3=0.1527
bk0: 6866a 505252i bk1: 6830a 495458i bk2: 6842a 497392i bk3: 6856a 487617i bk4: 6774a 494992i bk5: 6814a 487126i bk6: 6744a 484703i bk7: 6782a 478643i bk8: 6742a 505439i bk9: 6792a 498979i bk10: 6728a 498617i bk11: 6710a 498255i bk12: 6792a 491883i bk13: 6778a 483174i bk14: 6780a 482227i bk15: 6730a 477247i 
bw_dist = 0.101	0.149	0.145	0.556	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5353
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=742741 n_nop=463376 n_act=41381 n_pre=41366 n_req=79726 n_req_1=18336 n_req_2=30557 n_req_3=30833 n_rd=108200 n_write=88418 bw_util=0.3922 bw_util_1=0.09875 bw_util_2=0.1487 bw_util_3=0.1448 blp=5.802259 blp_1= 1.721907 blp_2= 3.232530 blp_3= 1.785803
 n_activity=706315 dram_eff=0.4125 dram_eff_1=0.1038 dram_eff_2=0.1564 dram_eff_3=0.1522
bk0: 6818a 503404i bk1: 6798a 499047i bk2: 6874a 496532i bk3: 6824a 489838i bk4: 6756a 492489i bk5: 6724a 491926i bk6: 6758a 487407i bk7: 6710a 485366i bk8: 6762a 506783i bk9: 6738a 497983i bk10: 6744a 500287i bk11: 6740a 492028i bk12: 6738a 491871i bk13: 6758a 486669i bk14: 6712a 484218i bk15: 6746a 479990i 
bw_dist = 0.099	0.149	0.145	0.559	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3179

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69053, Miss = 27158, Miss_rate = 0.393, Pending_hits = 9021, Reservation_fails = 3255
L2_cache_bank[1]: Access = 70563, Miss = 27166, Miss_rate = 0.385, Pending_hits = 9579, Reservation_fails = 5383
L2_cache_bank[2]: Access = 72558, Miss = 27067, Miss_rate = 0.373, Pending_hits = 9543, Reservation_fails = 3551
L2_cache_bank[3]: Access = 69930, Miss = 27071, Miss_rate = 0.387, Pending_hits = 9420, Reservation_fails = 6475
L2_cache_bank[4]: Access = 72710, Miss = 27065, Miss_rate = 0.372, Pending_hits = 9543, Reservation_fails = 4199
L2_cache_bank[5]: Access = 68003, Miss = 27204, Miss_rate = 0.400, Pending_hits = 9199, Reservation_fails = 7310
L2_cache_bank[6]: Access = 72262, Miss = 27047, Miss_rate = 0.374, Pending_hits = 9248, Reservation_fails = 4566
L2_cache_bank[7]: Access = 71583, Miss = 27091, Miss_rate = 0.378, Pending_hits = 9720, Reservation_fails = 5695
L2_cache_bank[8]: Access = 69249, Miss = 27148, Miss_rate = 0.392, Pending_hits = 9195, Reservation_fails = 8712
L2_cache_bank[9]: Access = 72054, Miss = 27168, Miss_rate = 0.377, Pending_hits = 9577, Reservation_fails = 7890
L2_cache_bank[10]: Access = 72832, Miss = 27099, Miss_rate = 0.372, Pending_hits = 9687, Reservation_fails = 8503
L2_cache_bank[11]: Access = 71956, Miss = 27041, Miss_rate = 0.376, Pending_hits = 9419, Reservation_fails = 6914
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69053, Miss = 27158 (0.393), PendingHit = 9021 (0.131)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 70563, Miss = 27166 (0.385), PendingHit = 9579 (0.136)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72558, Miss = 27067 (0.373), PendingHit = 9543 (0.132)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69930, Miss = 27071 (0.387), PendingHit = 9420 (0.135)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72710, Miss = 27065 (0.372), PendingHit = 9543 (0.131)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68003, Miss = 27204 (0.4), PendingHit = 9199 (0.135)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72262, Miss = 27047 (0.374), PendingHit = 9248 (0.128)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71583, Miss = 27091 (0.378), PendingHit = 9720 (0.136)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69249, Miss = 27148 (0.392), PendingHit = 9195 (0.133)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72054, Miss = 27168 (0.377), PendingHit = 9577 (0.133)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72832, Miss = 27099 (0.372), PendingHit = 9687 (0.133)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71956, Miss = 27041 (0.376), PendingHit = 9419 (0.131)
L2 Cache Total Miss Rate = 0.381
Stream 1: L2 Cache Miss Rate = 0.555
Stream 2: L2 Cache Miss Rate = 0.370
Stream 3: L2 Cache Miss Rate = 0.386
Stream 1: Accesses  = 285509
Stream 1: Misses  = 158333
Stream 2: Accesses  = 244206
Stream 2: Misses  = 90331
Stream 3: Accesses  = 608547
Stream 3: Misses  = 234994
Stream 1+2: Accesses  = 529715
Stream 1+2: Misses  = 248664
Stream 1+2+3: Accesses  = 1138262
Stream 1+2+3: Misses  = 483658
Total Accesses  = 852753
MPKI-CORES
CORE_L2MPKI_0	1.154
CORE_L2MPKI_1	1.149
CORE_L2MPKI_2	1.154
CORE_L2MPKI_3	1.158
CORE_L2MPKI_4	1.153
CORE_L2MPKI_5	1.159
CORE_L2MPKI_6	1.159
CORE_L2MPKI_7	1.151
CORE_L2MPKI_8	1.147
CORE_L2MPKI_9	1.154
CORE_L2MPKI_10	0.228
CORE_L2MPKI_11	0.477
CORE_L2MPKI_12	0.374
CORE_L2MPKI_13	0.425
CORE_L2MPKI_14	0.468
CORE_L2MPKI_15	0.336
CORE_L2MPKI_16	0.279
CORE_L2MPKI_17	0.473
CORE_L2MPKI_18	0.406
CORE_L2MPKI_19	0.378
CORE_L2MPKI_20	0.465
CORE_L2MPKI_21	0.173
CORE_L2MPKI_22	0.418
CORE_L2MPKI_23	0.464
CORE_L2MPKI_24	0.322
CORE_L2MPKI_25	0.371
CORE_L2MPKI_26	0.392
CORE_L2MPKI_27	0.361
CORE_L2MPKI_28	0.124
CORE_L2MPKI_29	0.419
CORE_L2MPKI_30	0.260
CORE_L2MPKI_31	0.270
CORE_L2MPKI_32	0.260
CORE_L2MPKI_33	0.276
CORE_L2MPKI_34	0.272
CORE_L2MPKI_35	0.254
CORE_L2MPKI_36	0.290
CORE_L2MPKI_37	0.254
CORE_L2MPKI_38	0.259
CORE_L2MPKI_39	0.275
CORE_L2MPKI_40	0.251
CORE_L2MPKI_41	0.265
CORE_L2MPKI_42	0.253
CORE_L2MPKI_43	0.272
CORE_L2MPKI_44	0.266
CORE_L2MPKI_45	0.265
CORE_L2MPKI_46	0.257
CORE_L2MPKI_47	0.260
CORE_L2MPKI_48	0.252
CORE_L2MPKI_49	0.259
CORE_L2MPKI_50	0.270
CORE_L2MPKI_51	0.263
CORE_L2MPKI_52	0.247
CORE_L2MPKI_53	0.248
CORE_L2MPKI_54	0.245
CORE_L2MPKI_55	0.253
CORE_L2MPKI_56	0.249
CORE_L2MPKI_57	0.242
CORE_L2MPKI_58	0.266
CORE_L2MPKI_59	0.254
Avg_MPKI_Stream1= 0.769
Avg_MPKI_Stream2= 0.309
Avg_MPKI_Stream3= 0.257
MISSES-CORES
CORE_MISSES_0	10531
CORE_MISSES_1	10349
CORE_MISSES_2	10355
CORE_MISSES_3	10616
CORE_MISSES_4	10599
CORE_MISSES_5	10541
CORE_MISSES_6	10505
CORE_MISSES_7	10537
CORE_MISSES_8	10291
CORE_MISSES_9	10489
CORE_MISSES_10	3152
CORE_MISSES_11	6641
CORE_MISSES_12	5225
CORE_MISSES_13	5902
CORE_MISSES_14	6516
CORE_MISSES_15	4623
CORE_MISSES_16	3866
CORE_MISSES_17	6674
CORE_MISSES_18	5700
CORE_MISSES_19	5221
CORE_MISSES_20	6645
CORE_MISSES_21	2406
CORE_MISSES_22	5938
CORE_MISSES_23	6622
CORE_MISSES_24	4539
CORE_MISSES_25	5248
CORE_MISSES_26	5568
CORE_MISSES_27	5113
CORE_MISSES_28	1715
CORE_MISSES_29	5884
CORE_MISSES_30	3935
CORE_MISSES_31	4140
CORE_MISSES_32	3930
CORE_MISSES_33	4148
CORE_MISSES_34	4202
CORE_MISSES_35	3875
CORE_MISSES_36	4415
CORE_MISSES_37	3840
CORE_MISSES_38	3943
CORE_MISSES_39	4225
CORE_MISSES_40	3746
CORE_MISSES_41	4020
CORE_MISSES_42	3792
CORE_MISSES_43	4110
CORE_MISSES_44	3975
CORE_MISSES_45	3929
CORE_MISSES_46	3862
CORE_MISSES_47	3897
CORE_MISSES_48	3743
CORE_MISSES_49	3921
CORE_MISSES_50	4012
CORE_MISSES_51	3973
CORE_MISSES_52	3656
CORE_MISSES_53	3711
CORE_MISSES_54	3619
CORE_MISSES_55	3691
CORE_MISSES_56	3682
CORE_MISSES_57	3564
CORE_MISSES_58	3942
CORE_MISSES_59	3816
L2_MISSES = 325325
L2_total_cache_accesses = 852753
L2_total_cache_misses = 325325
L2_total_cache_miss_rate = 0.3815
L2_total_cache_pending_hits = 113151
L2_total_cache_reservation_fails = 72453
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 213240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 209936
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18216
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3417
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 305
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 181198
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 39895
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10987
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16360
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 911
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 396
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 39741
L2_cache_data_port_util = 0.280
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2919710
icnt_total_pkts_simt_to_mem=1826084
