<stg><name>sha256_transform</name>


<trans_list>

<trans id="3825" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3826" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3827" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3828" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3829" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3830" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3831" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3832" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3833" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3834" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3835" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3836" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3837" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3838" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3839" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3840" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3841" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3842" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3843" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3844" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3845" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3846" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3847" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3848" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3849" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3850" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3851" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3852" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3853" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3854" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3855" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3856" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3857" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3858" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3859" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3860" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3861" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3862" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3863" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3864" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3865" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3866" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3867" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3868" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3869" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3870" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3871" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3872" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3873" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3874" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %data_addr = getelementptr i8 %data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="6">
<![CDATA[
entry:9 %data_load = load i6 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %data_addr_1 = getelementptr i8 %data, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="6">
<![CDATA[
entry:11 %data_load_1 = load i6 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="6">
<![CDATA[
entry:9 %data_load = load i6 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="6">
<![CDATA[
entry:11 %data_load_1 = load i6 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %data_addr_2 = getelementptr i8 %data, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_addr_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="6">
<![CDATA[
entry:13 %data_load_2 = load i6 %data_addr_2

]]></Node>
<StgValue><ssdm name="data_load_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %data_addr_3 = getelementptr i8 %data, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_addr_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="6">
<![CDATA[
entry:15 %data_load_3 = load i6 %data_addr_3

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="6">
<![CDATA[
entry:13 %data_load_2 = load i6 %data_addr_2

]]></Node>
<StgValue><ssdm name="data_load_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="6">
<![CDATA[
entry:15 %data_load_3 = load i6 %data_addr_3

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %data_addr_4 = getelementptr i8 %data, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="data_addr_4"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="6">
<![CDATA[
entry:18 %data_load_16 = load i6 %data_addr_4

]]></Node>
<StgValue><ssdm name="data_load_16"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %data_addr_5 = getelementptr i8 %data, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="data_addr_5"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="6">
<![CDATA[
entry:20 %data_load_17 = load i6 %data_addr_5

]]></Node>
<StgValue><ssdm name="data_load_17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="6">
<![CDATA[
entry:18 %data_load_16 = load i6 %data_addr_4

]]></Node>
<StgValue><ssdm name="data_load_16"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="6">
<![CDATA[
entry:20 %data_load_17 = load i6 %data_addr_5

]]></Node>
<StgValue><ssdm name="data_load_17"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %data_addr_6 = getelementptr i8 %data, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="data_addr_6"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="6">
<![CDATA[
entry:22 %data_load_18 = load i6 %data_addr_6

]]></Node>
<StgValue><ssdm name="data_load_18"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %data_addr_7 = getelementptr i8 %data, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="data_addr_7"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="6">
<![CDATA[
entry:24 %data_load_19 = load i6 %data_addr_7

]]></Node>
<StgValue><ssdm name="data_load_19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="6">
<![CDATA[
entry:22 %data_load_18 = load i6 %data_addr_6

]]></Node>
<StgValue><ssdm name="data_load_18"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="6">
<![CDATA[
entry:24 %data_load_19 = load i6 %data_addr_7

]]></Node>
<StgValue><ssdm name="data_load_19"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %data_addr_8 = getelementptr i8 %data, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="data_addr_8"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="6">
<![CDATA[
entry:27 %data_load_20 = load i6 %data_addr_8

]]></Node>
<StgValue><ssdm name="data_load_20"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %data_addr_9 = getelementptr i8 %data, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="data_addr_9"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="6">
<![CDATA[
entry:29 %data_load_21 = load i6 %data_addr_9

]]></Node>
<StgValue><ssdm name="data_load_21"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="6">
<![CDATA[
entry:27 %data_load_20 = load i6 %data_addr_8

]]></Node>
<StgValue><ssdm name="data_load_20"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="6">
<![CDATA[
entry:29 %data_load_21 = load i6 %data_addr_9

]]></Node>
<StgValue><ssdm name="data_load_21"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %data_addr_10 = getelementptr i8 %data, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="data_addr_10"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="6">
<![CDATA[
entry:31 %data_load_22 = load i6 %data_addr_10

]]></Node>
<StgValue><ssdm name="data_load_22"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %data_addr_11 = getelementptr i8 %data, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="data_addr_11"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="6">
<![CDATA[
entry:33 %data_load_23 = load i6 %data_addr_11

]]></Node>
<StgValue><ssdm name="data_load_23"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="6">
<![CDATA[
entry:31 %data_load_22 = load i6 %data_addr_10

]]></Node>
<StgValue><ssdm name="data_load_22"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="6">
<![CDATA[
entry:33 %data_load_23 = load i6 %data_addr_11

]]></Node>
<StgValue><ssdm name="data_load_23"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %data_addr_12 = getelementptr i8 %data, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="data_addr_12"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="6">
<![CDATA[
entry:36 %data_load_24 = load i6 %data_addr_12

]]></Node>
<StgValue><ssdm name="data_load_24"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %data_addr_13 = getelementptr i8 %data, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="data_addr_13"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="6">
<![CDATA[
entry:38 %data_load_25 = load i6 %data_addr_13

]]></Node>
<StgValue><ssdm name="data_load_25"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="92" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="6">
<![CDATA[
entry:36 %data_load_24 = load i6 %data_addr_12

]]></Node>
<StgValue><ssdm name="data_load_24"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="6">
<![CDATA[
entry:38 %data_load_25 = load i6 %data_addr_13

]]></Node>
<StgValue><ssdm name="data_load_25"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %data_addr_14 = getelementptr i8 %data, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="data_addr_14"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="6">
<![CDATA[
entry:40 %data_load_26 = load i6 %data_addr_14

]]></Node>
<StgValue><ssdm name="data_load_26"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %data_addr_15 = getelementptr i8 %data, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="data_addr_15"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="6">
<![CDATA[
entry:42 %data_load_27 = load i6 %data_addr_15

]]></Node>
<StgValue><ssdm name="data_load_27"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="98" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="6">
<![CDATA[
entry:40 %data_load_26 = load i6 %data_addr_14

]]></Node>
<StgValue><ssdm name="data_load_26"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="6">
<![CDATA[
entry:42 %data_load_27 = load i6 %data_addr_15

]]></Node>
<StgValue><ssdm name="data_load_27"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %data_addr_16 = getelementptr i8 %data, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="data_addr_16"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="6">
<![CDATA[
entry:45 %data_load_4 = load i6 %data_addr_16

]]></Node>
<StgValue><ssdm name="data_load_4"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %data_addr_17 = getelementptr i8 %data, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="data_addr_17"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="6">
<![CDATA[
entry:47 %data_load_28 = load i6 %data_addr_17

]]></Node>
<StgValue><ssdm name="data_load_28"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="6">
<![CDATA[
entry:45 %data_load_4 = load i6 %data_addr_16

]]></Node>
<StgValue><ssdm name="data_load_4"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="6">
<![CDATA[
entry:47 %data_load_28 = load i6 %data_addr_17

]]></Node>
<StgValue><ssdm name="data_load_28"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %data_addr_18 = getelementptr i8 %data, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="data_addr_18"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="6">
<![CDATA[
entry:49 %data_load_29 = load i6 %data_addr_18

]]></Node>
<StgValue><ssdm name="data_load_29"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %data_addr_19 = getelementptr i8 %data, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="data_addr_19"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="6">
<![CDATA[
entry:51 %data_load_30 = load i6 %data_addr_19

]]></Node>
<StgValue><ssdm name="data_load_30"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="110" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="6">
<![CDATA[
entry:49 %data_load_29 = load i6 %data_addr_18

]]></Node>
<StgValue><ssdm name="data_load_29"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="6">
<![CDATA[
entry:51 %data_load_30 = load i6 %data_addr_19

]]></Node>
<StgValue><ssdm name="data_load_30"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %data_addr_20 = getelementptr i8 %data, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="data_addr_20"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="6">
<![CDATA[
entry:54 %data_load_5 = load i6 %data_addr_20

]]></Node>
<StgValue><ssdm name="data_load_5"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %data_addr_21 = getelementptr i8 %data, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="data_addr_21"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="6">
<![CDATA[
entry:56 %data_load_31 = load i6 %data_addr_21

]]></Node>
<StgValue><ssdm name="data_load_31"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="116" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="6">
<![CDATA[
entry:54 %data_load_5 = load i6 %data_addr_20

]]></Node>
<StgValue><ssdm name="data_load_5"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="6">
<![CDATA[
entry:56 %data_load_31 = load i6 %data_addr_21

]]></Node>
<StgValue><ssdm name="data_load_31"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57 %data_addr_22 = getelementptr i8 %data, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="data_addr_22"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="6">
<![CDATA[
entry:58 %data_load_32 = load i6 %data_addr_22

]]></Node>
<StgValue><ssdm name="data_load_32"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %data_addr_23 = getelementptr i8 %data, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="data_addr_23"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="6">
<![CDATA[
entry:60 %data_load_33 = load i6 %data_addr_23

]]></Node>
<StgValue><ssdm name="data_load_33"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="122" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="6">
<![CDATA[
entry:58 %data_load_32 = load i6 %data_addr_22

]]></Node>
<StgValue><ssdm name="data_load_32"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="6">
<![CDATA[
entry:60 %data_load_33 = load i6 %data_addr_23

]]></Node>
<StgValue><ssdm name="data_load_33"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %data_addr_24 = getelementptr i8 %data, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="data_addr_24"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="6">
<![CDATA[
entry:63 %data_load_6 = load i6 %data_addr_24

]]></Node>
<StgValue><ssdm name="data_load_6"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %data_addr_25 = getelementptr i8 %data, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="data_addr_25"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="6">
<![CDATA[
entry:65 %data_load_34 = load i6 %data_addr_25

]]></Node>
<StgValue><ssdm name="data_load_34"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="128" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="6">
<![CDATA[
entry:63 %data_load_6 = load i6 %data_addr_24

]]></Node>
<StgValue><ssdm name="data_load_6"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="6">
<![CDATA[
entry:65 %data_load_34 = load i6 %data_addr_25

]]></Node>
<StgValue><ssdm name="data_load_34"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %data_addr_26 = getelementptr i8 %data, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="data_addr_26"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="6">
<![CDATA[
entry:67 %data_load_35 = load i6 %data_addr_26

]]></Node>
<StgValue><ssdm name="data_load_35"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %data_addr_27 = getelementptr i8 %data, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="data_addr_27"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="6">
<![CDATA[
entry:69 %data_load_36 = load i6 %data_addr_27

]]></Node>
<StgValue><ssdm name="data_load_36"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="134" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="6">
<![CDATA[
entry:67 %data_load_35 = load i6 %data_addr_26

]]></Node>
<StgValue><ssdm name="data_load_35"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="6">
<![CDATA[
entry:69 %data_load_36 = load i6 %data_addr_27

]]></Node>
<StgValue><ssdm name="data_load_36"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %data_addr_28 = getelementptr i8 %data, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="data_addr_28"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="6">
<![CDATA[
entry:72 %data_load_7 = load i6 %data_addr_28

]]></Node>
<StgValue><ssdm name="data_load_7"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:73 %data_addr_29 = getelementptr i8 %data, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="data_addr_29"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="6">
<![CDATA[
entry:74 %data_load_37 = load i6 %data_addr_29

]]></Node>
<StgValue><ssdm name="data_load_37"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="140" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="6">
<![CDATA[
entry:72 %data_load_7 = load i6 %data_addr_28

]]></Node>
<StgValue><ssdm name="data_load_7"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="6">
<![CDATA[
entry:74 %data_load_37 = load i6 %data_addr_29

]]></Node>
<StgValue><ssdm name="data_load_37"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75 %data_addr_30 = getelementptr i8 %data, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="data_addr_30"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="6">
<![CDATA[
entry:76 %data_load_38 = load i6 %data_addr_30

]]></Node>
<StgValue><ssdm name="data_load_38"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77 %data_addr_31 = getelementptr i8 %data, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="data_addr_31"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="6">
<![CDATA[
entry:78 %data_load_39 = load i6 %data_addr_31

]]></Node>
<StgValue><ssdm name="data_load_39"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="146" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="6">
<![CDATA[
entry:76 %data_load_38 = load i6 %data_addr_30

]]></Node>
<StgValue><ssdm name="data_load_38"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="6">
<![CDATA[
entry:78 %data_load_39 = load i6 %data_addr_31

]]></Node>
<StgValue><ssdm name="data_load_39"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80 %data_addr_32 = getelementptr i8 %data, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="data_addr_32"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="6">
<![CDATA[
entry:81 %data_load_8 = load i6 %data_addr_32

]]></Node>
<StgValue><ssdm name="data_load_8"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:82 %data_addr_33 = getelementptr i8 %data, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="data_addr_33"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="6">
<![CDATA[
entry:83 %data_load_40 = load i6 %data_addr_33

]]></Node>
<StgValue><ssdm name="data_load_40"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="152" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="6">
<![CDATA[
entry:81 %data_load_8 = load i6 %data_addr_32

]]></Node>
<StgValue><ssdm name="data_load_8"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="6">
<![CDATA[
entry:83 %data_load_40 = load i6 %data_addr_33

]]></Node>
<StgValue><ssdm name="data_load_40"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:84 %data_addr_34 = getelementptr i8 %data, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="data_addr_34"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="6">
<![CDATA[
entry:85 %data_load_41 = load i6 %data_addr_34

]]></Node>
<StgValue><ssdm name="data_load_41"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %data_addr_35 = getelementptr i8 %data, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="data_addr_35"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="6">
<![CDATA[
entry:87 %data_load_42 = load i6 %data_addr_35

]]></Node>
<StgValue><ssdm name="data_load_42"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="158" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="6">
<![CDATA[
entry:85 %data_load_41 = load i6 %data_addr_34

]]></Node>
<StgValue><ssdm name="data_load_41"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="6">
<![CDATA[
entry:87 %data_load_42 = load i6 %data_addr_35

]]></Node>
<StgValue><ssdm name="data_load_42"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:89 %data_addr_36 = getelementptr i8 %data, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="data_addr_36"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="6">
<![CDATA[
entry:90 %data_load_9 = load i6 %data_addr_36

]]></Node>
<StgValue><ssdm name="data_load_9"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:91 %data_addr_37 = getelementptr i8 %data, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="data_addr_37"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="6">
<![CDATA[
entry:92 %data_load_43 = load i6 %data_addr_37

]]></Node>
<StgValue><ssdm name="data_load_43"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="164" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="6">
<![CDATA[
entry:90 %data_load_9 = load i6 %data_addr_36

]]></Node>
<StgValue><ssdm name="data_load_9"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="6">
<![CDATA[
entry:92 %data_load_43 = load i6 %data_addr_37

]]></Node>
<StgValue><ssdm name="data_load_43"/></StgValue>
</operation>

<operation id="166" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:93 %data_addr_38 = getelementptr i8 %data, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="data_addr_38"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="6">
<![CDATA[
entry:94 %data_load_44 = load i6 %data_addr_38

]]></Node>
<StgValue><ssdm name="data_load_44"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:95 %data_addr_39 = getelementptr i8 %data, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="data_addr_39"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="6">
<![CDATA[
entry:96 %data_load_45 = load i6 %data_addr_39

]]></Node>
<StgValue><ssdm name="data_load_45"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="170" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="6">
<![CDATA[
entry:94 %data_load_44 = load i6 %data_addr_38

]]></Node>
<StgValue><ssdm name="data_load_44"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="6">
<![CDATA[
entry:96 %data_load_45 = load i6 %data_addr_39

]]></Node>
<StgValue><ssdm name="data_load_45"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:98 %data_addr_40 = getelementptr i8 %data, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="data_addr_40"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="6">
<![CDATA[
entry:99 %data_load_10 = load i6 %data_addr_40

]]></Node>
<StgValue><ssdm name="data_load_10"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:100 %data_addr_41 = getelementptr i8 %data, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="data_addr_41"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="6">
<![CDATA[
entry:101 %data_load_46 = load i6 %data_addr_41

]]></Node>
<StgValue><ssdm name="data_load_46"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="176" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="6">
<![CDATA[
entry:99 %data_load_10 = load i6 %data_addr_40

]]></Node>
<StgValue><ssdm name="data_load_10"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="6">
<![CDATA[
entry:101 %data_load_46 = load i6 %data_addr_41

]]></Node>
<StgValue><ssdm name="data_load_46"/></StgValue>
</operation>

<operation id="178" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:102 %data_addr_42 = getelementptr i8 %data, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="data_addr_42"/></StgValue>
</operation>

<operation id="179" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="6">
<![CDATA[
entry:103 %data_load_47 = load i6 %data_addr_42

]]></Node>
<StgValue><ssdm name="data_load_47"/></StgValue>
</operation>

<operation id="180" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:104 %data_addr_43 = getelementptr i8 %data, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="data_addr_43"/></StgValue>
</operation>

<operation id="181" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="6">
<![CDATA[
entry:105 %data_load_48 = load i6 %data_addr_43

]]></Node>
<StgValue><ssdm name="data_load_48"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="182" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="6">
<![CDATA[
entry:103 %data_load_47 = load i6 %data_addr_42

]]></Node>
<StgValue><ssdm name="data_load_47"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="6">
<![CDATA[
entry:105 %data_load_48 = load i6 %data_addr_43

]]></Node>
<StgValue><ssdm name="data_load_48"/></StgValue>
</operation>

<operation id="184" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:107 %data_addr_44 = getelementptr i8 %data, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="data_addr_44"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="6">
<![CDATA[
entry:108 %data_load_11 = load i6 %data_addr_44

]]></Node>
<StgValue><ssdm name="data_load_11"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:109 %data_addr_45 = getelementptr i8 %data, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="data_addr_45"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="6">
<![CDATA[
entry:110 %data_load_49 = load i6 %data_addr_45

]]></Node>
<StgValue><ssdm name="data_load_49"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="188" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="6">
<![CDATA[
entry:108 %data_load_11 = load i6 %data_addr_44

]]></Node>
<StgValue><ssdm name="data_load_11"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="6">
<![CDATA[
entry:110 %data_load_49 = load i6 %data_addr_45

]]></Node>
<StgValue><ssdm name="data_load_49"/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:111 %data_addr_46 = getelementptr i8 %data, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="data_addr_46"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="6">
<![CDATA[
entry:112 %data_load_50 = load i6 %data_addr_46

]]></Node>
<StgValue><ssdm name="data_load_50"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:113 %data_addr_47 = getelementptr i8 %data, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="data_addr_47"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="6">
<![CDATA[
entry:114 %data_load_51 = load i6 %data_addr_47

]]></Node>
<StgValue><ssdm name="data_load_51"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="194" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="6">
<![CDATA[
entry:112 %data_load_50 = load i6 %data_addr_46

]]></Node>
<StgValue><ssdm name="data_load_50"/></StgValue>
</operation>

<operation id="195" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="6">
<![CDATA[
entry:114 %data_load_51 = load i6 %data_addr_47

]]></Node>
<StgValue><ssdm name="data_load_51"/></StgValue>
</operation>

<operation id="196" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:116 %data_addr_48 = getelementptr i8 %data, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="data_addr_48"/></StgValue>
</operation>

<operation id="197" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="6">
<![CDATA[
entry:117 %data_load_12 = load i6 %data_addr_48

]]></Node>
<StgValue><ssdm name="data_load_12"/></StgValue>
</operation>

<operation id="198" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:118 %data_addr_49 = getelementptr i8 %data, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="data_addr_49"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="6">
<![CDATA[
entry:119 %data_load_52 = load i6 %data_addr_49

]]></Node>
<StgValue><ssdm name="data_load_52"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="200" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="6">
<![CDATA[
entry:117 %data_load_12 = load i6 %data_addr_48

]]></Node>
<StgValue><ssdm name="data_load_12"/></StgValue>
</operation>

<operation id="201" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="6">
<![CDATA[
entry:119 %data_load_52 = load i6 %data_addr_49

]]></Node>
<StgValue><ssdm name="data_load_52"/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:120 %data_addr_50 = getelementptr i8 %data, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="data_addr_50"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="6">
<![CDATA[
entry:121 %data_load_53 = load i6 %data_addr_50

]]></Node>
<StgValue><ssdm name="data_load_53"/></StgValue>
</operation>

<operation id="204" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:122 %data_addr_51 = getelementptr i8 %data, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="data_addr_51"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="6">
<![CDATA[
entry:123 %data_load_54 = load i6 %data_addr_51

]]></Node>
<StgValue><ssdm name="data_load_54"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="206" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %ctx_state_4_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_4_read

]]></Node>
<StgValue><ssdm name="ctx_state_4_read_1"/></StgValue>
</operation>

<operation id="207" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:16 %m_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load, i8 %data_load_1, i8 %data_load_2, i8 %data_load_3

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="208" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="6">
<![CDATA[
entry:121 %data_load_53 = load i6 %data_addr_50

]]></Node>
<StgValue><ssdm name="data_load_53"/></StgValue>
</operation>

<operation id="209" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="6">
<![CDATA[
entry:123 %data_load_54 = load i6 %data_addr_51

]]></Node>
<StgValue><ssdm name="data_load_54"/></StgValue>
</operation>

<operation id="210" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:125 %data_addr_52 = getelementptr i8 %data, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="data_addr_52"/></StgValue>
</operation>

<operation id="211" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="6">
<![CDATA[
entry:126 %data_load_13 = load i6 %data_addr_52

]]></Node>
<StgValue><ssdm name="data_load_13"/></StgValue>
</operation>

<operation id="212" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:127 %data_addr_53 = getelementptr i8 %data, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="data_addr_53"/></StgValue>
</operation>

<operation id="213" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="6">
<![CDATA[
entry:128 %data_load_55 = load i6 %data_addr_53

]]></Node>
<StgValue><ssdm name="data_load_55"/></StgValue>
</operation>

<operation id="214" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1267 %lshr_ln = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %ctx_state_4_read_1, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="215" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="6" op_0_bw="32">
<![CDATA[
entry:1268 %trunc_ln49 = trunc i32 %ctx_state_4_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1269 %or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49, i26 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1270 %lshr_ln49_1 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %ctx_state_4_read_1, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_1"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="11" op_0_bw="32">
<![CDATA[
entry:1271 %trunc_ln49_1 = trunc i32 %ctx_state_4_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln49_1"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1272 %or_ln49_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_1, i21 %lshr_ln49_1

]]></Node>
<StgValue><ssdm name="or_ln49_1"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1273 %lshr_ln49_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %ctx_state_4_read_1, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_2"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="25" op_0_bw="32">
<![CDATA[
entry:1274 %trunc_ln49_2 = trunc i32 %ctx_state_4_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln49_2"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1275 %or_ln49_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_2, i7 %lshr_ln49_2

]]></Node>
<StgValue><ssdm name="or_ln49_2"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1276 %xor_ln49 = xor i32 %or_ln1, i32 %or_ln49_1

]]></Node>
<StgValue><ssdm name="xor_ln49"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1277 %xor_ln49_1 = xor i32 %xor_ln49, i32 %or_ln49_2

]]></Node>
<StgValue><ssdm name="xor_ln49_1"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1283 %add_ln49_1 = add i32 %m_0, i32 1116352408

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="226" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1284 %add_ln49_2 = add i32 %add_ln49_1, i32 %xor_ln49_1

]]></Node>
<StgValue><ssdm name="add_ln49_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %ctx_state_7_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_7_read

]]></Node>
<StgValue><ssdm name="ctx_state_7_read_1"/></StgValue>
</operation>

<operation id="228" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %ctx_state_6_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_6_read

]]></Node>
<StgValue><ssdm name="ctx_state_6_read_1"/></StgValue>
</operation>

<operation id="229" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %ctx_state_5_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_5_read

]]></Node>
<StgValue><ssdm name="ctx_state_5_read_1"/></StgValue>
</operation>

<operation id="230" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %ctx_state_3_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_3_read

]]></Node>
<StgValue><ssdm name="ctx_state_3_read_1"/></StgValue>
</operation>

<operation id="231" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %ctx_state_2_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_2_read

]]></Node>
<StgValue><ssdm name="ctx_state_2_read_1"/></StgValue>
</operation>

<operation id="232" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %ctx_state_1_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_1_read

]]></Node>
<StgValue><ssdm name="ctx_state_1_read_1"/></StgValue>
</operation>

<operation id="233" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %m_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_16, i8 %data_load_17, i8 %data_load_18, i8 %data_load_19

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="234" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:34 %m_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_20, i8 %data_load_21, i8 %data_load_22, i8 %data_load_23

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="235" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="6">
<![CDATA[
entry:126 %data_load_13 = load i6 %data_addr_52

]]></Node>
<StgValue><ssdm name="data_load_13"/></StgValue>
</operation>

<operation id="236" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="6">
<![CDATA[
entry:128 %data_load_55 = load i6 %data_addr_53

]]></Node>
<StgValue><ssdm name="data_load_55"/></StgValue>
</operation>

<operation id="237" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:129 %data_addr_54 = getelementptr i8 %data, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="data_addr_54"/></StgValue>
</operation>

<operation id="238" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="6">
<![CDATA[
entry:130 %data_load_56 = load i6 %data_addr_54

]]></Node>
<StgValue><ssdm name="data_load_56"/></StgValue>
</operation>

<operation id="239" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:131 %data_addr_55 = getelementptr i8 %data, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="data_addr_55"/></StgValue>
</operation>

<operation id="240" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="6">
<![CDATA[
entry:132 %data_load_57 = load i6 %data_addr_55

]]></Node>
<StgValue><ssdm name="data_load_57"/></StgValue>
</operation>

<operation id="241" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1278 %and_ln49 = and i32 %ctx_state_5_read_1, i32 %ctx_state_4_read_1

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>

<operation id="242" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1279 %xor_ln49_2 = xor i32 %ctx_state_4_read_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_2"/></StgValue>
</operation>

<operation id="243" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1280 %and_ln49_1 = and i32 %ctx_state_6_read_1, i32 %xor_ln49_2

]]></Node>
<StgValue><ssdm name="and_ln49_1"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1281 %xor_ln49_3 = xor i32 %and_ln49_1, i32 %and_ln49

]]></Node>
<StgValue><ssdm name="xor_ln49_3"/></StgValue>
</operation>

<operation id="245" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1282 %add_ln49 = add i32 %xor_ln49_3, i32 %ctx_state_7_read_1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="246" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1285 %add_ln49_3 = add i32 %add_ln49_2, i32 %add_ln49

]]></Node>
<StgValue><ssdm name="add_ln49_3"/></StgValue>
</operation>

<operation id="247" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1301 %add_ln54 = add i32 %add_ln49_3, i32 %ctx_state_3_read_1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="248" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1304 %lshr_ln49_s = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_s"/></StgValue>
</operation>

<operation id="249" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="6" op_0_bw="32">
<![CDATA[
entry:1305 %trunc_ln49_3 = trunc i32 %add_ln54

]]></Node>
<StgValue><ssdm name="trunc_ln49_3"/></StgValue>
</operation>

<operation id="250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1306 %or_ln49_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_3, i26 %lshr_ln49_s

]]></Node>
<StgValue><ssdm name="or_ln49_s"/></StgValue>
</operation>

<operation id="251" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1307 %lshr_ln49_64 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_64"/></StgValue>
</operation>

<operation id="252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="11" op_0_bw="32">
<![CDATA[
entry:1308 %trunc_ln49_4 = trunc i32 %add_ln54

]]></Node>
<StgValue><ssdm name="trunc_ln49_4"/></StgValue>
</operation>

<operation id="253" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1309 %or_ln49_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_4, i21 %lshr_ln49_64

]]></Node>
<StgValue><ssdm name="or_ln49_64"/></StgValue>
</operation>

<operation id="254" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1310 %lshr_ln49_65 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_65"/></StgValue>
</operation>

<operation id="255" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="25" op_0_bw="32">
<![CDATA[
entry:1311 %trunc_ln49_5 = trunc i32 %add_ln54

]]></Node>
<StgValue><ssdm name="trunc_ln49_5"/></StgValue>
</operation>

<operation id="256" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1312 %or_ln49_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_5, i7 %lshr_ln49_65

]]></Node>
<StgValue><ssdm name="or_ln49_65"/></StgValue>
</operation>

<operation id="257" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1313 %xor_ln49_4 = xor i32 %or_ln49_s, i32 %or_ln49_64

]]></Node>
<StgValue><ssdm name="xor_ln49_4"/></StgValue>
</operation>

<operation id="258" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1314 %xor_ln49_5 = xor i32 %xor_ln49_4, i32 %or_ln49_65

]]></Node>
<StgValue><ssdm name="xor_ln49_5"/></StgValue>
</operation>

<operation id="259" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1315 %and_ln49_64 = and i32 %add_ln54, i32 %ctx_state_4_read_1

]]></Node>
<StgValue><ssdm name="and_ln49_64"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1316 %xor_ln49_6 = xor i32 %add_ln54, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_6"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1317 %and_ln49_65 = and i32 %ctx_state_5_read_1, i32 %xor_ln49_6

]]></Node>
<StgValue><ssdm name="and_ln49_65"/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1318 %xor_ln49_7 = xor i32 %and_ln49_65, i32 %and_ln49_64

]]></Node>
<StgValue><ssdm name="xor_ln49_7"/></StgValue>
</operation>

<operation id="263" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1319 %add_ln49_4 = add i32 %xor_ln49_7, i32 %ctx_state_6_read_1

]]></Node>
<StgValue><ssdm name="add_ln49_4"/></StgValue>
</operation>

<operation id="264" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1320 %add_ln49_5 = add i32 %m_1, i32 1899447441

]]></Node>
<StgValue><ssdm name="add_ln49_5"/></StgValue>
</operation>

<operation id="265" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1321 %add_ln49_6 = add i32 %add_ln49_5, i32 %xor_ln49_5

]]></Node>
<StgValue><ssdm name="add_ln49_6"/></StgValue>
</operation>

<operation id="266" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1322 %add_ln49_7 = add i32 %add_ln49_6, i32 %add_ln49_4

]]></Node>
<StgValue><ssdm name="add_ln49_7"/></StgValue>
</operation>

<operation id="267" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1338 %add_ln54_1 = add i32 %add_ln49_7, i32 %ctx_state_2_read_1

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="268" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1341 %lshr_ln49_66 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_1, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_66"/></StgValue>
</operation>

<operation id="269" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="6" op_0_bw="32">
<![CDATA[
entry:1342 %trunc_ln49_6 = trunc i32 %add_ln54_1

]]></Node>
<StgValue><ssdm name="trunc_ln49_6"/></StgValue>
</operation>

<operation id="270" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1343 %or_ln49_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_6, i26 %lshr_ln49_66

]]></Node>
<StgValue><ssdm name="or_ln49_66"/></StgValue>
</operation>

<operation id="271" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1344 %lshr_ln49_67 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_1, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_67"/></StgValue>
</operation>

<operation id="272" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="11" op_0_bw="32">
<![CDATA[
entry:1345 %trunc_ln49_7 = trunc i32 %add_ln54_1

]]></Node>
<StgValue><ssdm name="trunc_ln49_7"/></StgValue>
</operation>

<operation id="273" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1346 %or_ln49_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_7, i21 %lshr_ln49_67

]]></Node>
<StgValue><ssdm name="or_ln49_67"/></StgValue>
</operation>

<operation id="274" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1347 %lshr_ln49_68 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_1, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_68"/></StgValue>
</operation>

<operation id="275" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="25" op_0_bw="32">
<![CDATA[
entry:1348 %trunc_ln49_8 = trunc i32 %add_ln54_1

]]></Node>
<StgValue><ssdm name="trunc_ln49_8"/></StgValue>
</operation>

<operation id="276" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1349 %or_ln49_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_8, i7 %lshr_ln49_68

]]></Node>
<StgValue><ssdm name="or_ln49_68"/></StgValue>
</operation>

<operation id="277" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1350 %xor_ln49_8 = xor i32 %or_ln49_66, i32 %or_ln49_67

]]></Node>
<StgValue><ssdm name="xor_ln49_8"/></StgValue>
</operation>

<operation id="278" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1351 %xor_ln49_9 = xor i32 %xor_ln49_8, i32 %or_ln49_68

]]></Node>
<StgValue><ssdm name="xor_ln49_9"/></StgValue>
</operation>

<operation id="279" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1352 %and_ln49_2 = and i32 %add_ln54, i32 %add_ln54_1

]]></Node>
<StgValue><ssdm name="and_ln49_2"/></StgValue>
</operation>

<operation id="280" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1353 %xor_ln49_10 = xor i32 %add_ln54_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_10"/></StgValue>
</operation>

<operation id="281" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1354 %and_ln49_66 = and i32 %ctx_state_4_read_1, i32 %xor_ln49_10

]]></Node>
<StgValue><ssdm name="and_ln49_66"/></StgValue>
</operation>

<operation id="282" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1355 %xor_ln49_11 = xor i32 %and_ln49_66, i32 %and_ln49_2

]]></Node>
<StgValue><ssdm name="xor_ln49_11"/></StgValue>
</operation>

<operation id="283" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1356 %add_ln49_8 = add i32 %xor_ln49_11, i32 3049323471

]]></Node>
<StgValue><ssdm name="add_ln49_8"/></StgValue>
</operation>

<operation id="284" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1357 %add_ln49_9 = add i32 %xor_ln49_9, i32 %m_2

]]></Node>
<StgValue><ssdm name="add_ln49_9"/></StgValue>
</operation>

<operation id="285" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1358 %add_ln49_10 = add i32 %add_ln49_9, i32 %ctx_state_5_read_1

]]></Node>
<StgValue><ssdm name="add_ln49_10"/></StgValue>
</operation>

<operation id="286" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1359 %add_ln49_11 = add i32 %add_ln49_10, i32 %add_ln49_8

]]></Node>
<StgValue><ssdm name="add_ln49_11"/></StgValue>
</operation>

<operation id="287" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1375 %add_ln54_2 = add i32 %add_ln49_11, i32 %ctx_state_1_read_1

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1378 %lshr_ln49_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_2, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_3"/></StgValue>
</operation>

<operation id="289" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="6" op_0_bw="32">
<![CDATA[
entry:1379 %trunc_ln49_9 = trunc i32 %add_ln54_2

]]></Node>
<StgValue><ssdm name="trunc_ln49_9"/></StgValue>
</operation>

<operation id="290" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1380 %or_ln49_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_9, i26 %lshr_ln49_3

]]></Node>
<StgValue><ssdm name="or_ln49_3"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1381 %lshr_ln49_69 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_2, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_69"/></StgValue>
</operation>

<operation id="292" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="11" op_0_bw="32">
<![CDATA[
entry:1382 %trunc_ln49_10 = trunc i32 %add_ln54_2

]]></Node>
<StgValue><ssdm name="trunc_ln49_10"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1383 %or_ln49_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_10, i21 %lshr_ln49_69

]]></Node>
<StgValue><ssdm name="or_ln49_69"/></StgValue>
</operation>

<operation id="294" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1384 %lshr_ln49_70 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_2, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_70"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="25" op_0_bw="32">
<![CDATA[
entry:1385 %trunc_ln49_11 = trunc i32 %add_ln54_2

]]></Node>
<StgValue><ssdm name="trunc_ln49_11"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1386 %or_ln49_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_11, i7 %lshr_ln49_70

]]></Node>
<StgValue><ssdm name="or_ln49_70"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1387 %xor_ln49_12 = xor i32 %or_ln49_3, i32 %or_ln49_69

]]></Node>
<StgValue><ssdm name="xor_ln49_12"/></StgValue>
</operation>

<operation id="298" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1388 %xor_ln49_13 = xor i32 %xor_ln49_12, i32 %or_ln49_70

]]></Node>
<StgValue><ssdm name="xor_ln49_13"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="299" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %ctx_state_0_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_0_read

]]></Node>
<StgValue><ssdm name="ctx_state_0_read_1"/></StgValue>
</operation>

<operation id="300" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:43 %m_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_24, i8 %data_load_25, i8 %data_load_26, i8 %data_load_27

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="301" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:52 %m_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_4, i8 %data_load_28, i8 %data_load_29, i8 %data_load_30

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="302" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:61 %m_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_5, i8 %data_load_31, i8 %data_load_32, i8 %data_load_33

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="303" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="6">
<![CDATA[
entry:130 %data_load_56 = load i6 %data_addr_54

]]></Node>
<StgValue><ssdm name="data_load_56"/></StgValue>
</operation>

<operation id="304" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="6">
<![CDATA[
entry:132 %data_load_57 = load i6 %data_addr_55

]]></Node>
<StgValue><ssdm name="data_load_57"/></StgValue>
</operation>

<operation id="305" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:134 %data_addr_56 = getelementptr i8 %data, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="data_addr_56"/></StgValue>
</operation>

<operation id="306" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="6">
<![CDATA[
entry:135 %data_load_14 = load i6 %data_addr_56

]]></Node>
<StgValue><ssdm name="data_load_14"/></StgValue>
</operation>

<operation id="307" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:136 %data_addr_57 = getelementptr i8 %data, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="data_addr_57"/></StgValue>
</operation>

<operation id="308" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="6">
<![CDATA[
entry:137 %data_load_58 = load i6 %data_addr_57

]]></Node>
<StgValue><ssdm name="data_load_58"/></StgValue>
</operation>

<operation id="309" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1286 %lshr_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %ctx_state_0_read_1, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="310" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="2" op_0_bw="32">
<![CDATA[
entry:1287 %trunc_ln50 = trunc i32 %ctx_state_0_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1288 %or_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50, i30 %lshr_ln1

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="312" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1289 %lshr_ln50_1 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %ctx_state_0_read_1, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_1"/></StgValue>
</operation>

<operation id="313" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="13" op_0_bw="32">
<![CDATA[
entry:1290 %trunc_ln50_1 = trunc i32 %ctx_state_0_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln50_1"/></StgValue>
</operation>

<operation id="314" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1291 %or_ln50_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_1, i19 %lshr_ln50_1

]]></Node>
<StgValue><ssdm name="or_ln50_1"/></StgValue>
</operation>

<operation id="315" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1292 %lshr_ln50_2 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %ctx_state_0_read_1, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_2"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="22" op_0_bw="32">
<![CDATA[
entry:1293 %trunc_ln50_2 = trunc i32 %ctx_state_0_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln50_2"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1294 %or_ln50_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_2, i10 %lshr_ln50_2

]]></Node>
<StgValue><ssdm name="or_ln50_2"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1295 %xor_ln50 = xor i32 %or_ln2, i32 %or_ln50_1

]]></Node>
<StgValue><ssdm name="xor_ln50"/></StgValue>
</operation>

<operation id="319" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1296 %xor_ln50_1 = xor i32 %xor_ln50, i32 %or_ln50_2

]]></Node>
<StgValue><ssdm name="xor_ln50_1"/></StgValue>
</operation>

<operation id="320" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1297 %xor_ln50_2 = xor i32 %ctx_state_2_read_1, i32 %ctx_state_1_read_1

]]></Node>
<StgValue><ssdm name="xor_ln50_2"/></StgValue>
</operation>

<operation id="321" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1298 %and_ln50 = and i32 %xor_ln50_2, i32 %ctx_state_0_read_1

]]></Node>
<StgValue><ssdm name="and_ln50"/></StgValue>
</operation>

<operation id="322" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1299 %and_ln50_1 = and i32 %ctx_state_2_read_1, i32 %ctx_state_1_read_1

]]></Node>
<StgValue><ssdm name="and_ln50_1"/></StgValue>
</operation>

<operation id="323" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1300 %xor_ln50_3 = xor i32 %and_ln50, i32 %and_ln50_1

]]></Node>
<StgValue><ssdm name="xor_ln50_3"/></StgValue>
</operation>

<operation id="324" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1302 %add_ln58_63 = add i32 %xor_ln50_1, i32 %add_ln49_3

]]></Node>
<StgValue><ssdm name="add_ln58_63"/></StgValue>
</operation>

<operation id="325" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1303 %add_ln58 = add i32 %add_ln58_63, i32 %xor_ln50_3

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="326" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1323 %lshr_ln50_s = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_s"/></StgValue>
</operation>

<operation id="327" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="2" op_0_bw="32">
<![CDATA[
entry:1324 %trunc_ln50_3 = trunc i32 %add_ln58

]]></Node>
<StgValue><ssdm name="trunc_ln50_3"/></StgValue>
</operation>

<operation id="328" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1325 %or_ln50_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_3, i30 %lshr_ln50_s

]]></Node>
<StgValue><ssdm name="or_ln50_s"/></StgValue>
</operation>

<operation id="329" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1326 %lshr_ln50_64 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_64"/></StgValue>
</operation>

<operation id="330" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="13" op_0_bw="32">
<![CDATA[
entry:1327 %trunc_ln50_4 = trunc i32 %add_ln58

]]></Node>
<StgValue><ssdm name="trunc_ln50_4"/></StgValue>
</operation>

<operation id="331" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1328 %or_ln50_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_4, i19 %lshr_ln50_64

]]></Node>
<StgValue><ssdm name="or_ln50_64"/></StgValue>
</operation>

<operation id="332" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1329 %lshr_ln50_65 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_65"/></StgValue>
</operation>

<operation id="333" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="22" op_0_bw="32">
<![CDATA[
entry:1330 %trunc_ln50_5 = trunc i32 %add_ln58

]]></Node>
<StgValue><ssdm name="trunc_ln50_5"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1331 %or_ln50_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_5, i10 %lshr_ln50_65

]]></Node>
<StgValue><ssdm name="or_ln50_65"/></StgValue>
</operation>

<operation id="335" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1332 %xor_ln50_4 = xor i32 %or_ln50_s, i32 %or_ln50_64

]]></Node>
<StgValue><ssdm name="xor_ln50_4"/></StgValue>
</operation>

<operation id="336" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1333 %xor_ln50_5 = xor i32 %xor_ln50_4, i32 %or_ln50_65

]]></Node>
<StgValue><ssdm name="xor_ln50_5"/></StgValue>
</operation>

<operation id="337" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1334 %xor_ln50_6 = xor i32 %ctx_state_1_read_1, i32 %ctx_state_0_read_1

]]></Node>
<StgValue><ssdm name="xor_ln50_6"/></StgValue>
</operation>

<operation id="338" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1335 %and_ln50_64 = and i32 %xor_ln50_6, i32 %add_ln58

]]></Node>
<StgValue><ssdm name="and_ln50_64"/></StgValue>
</operation>

<operation id="339" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1336 %and_ln50_65 = and i32 %ctx_state_1_read_1, i32 %ctx_state_0_read_1

]]></Node>
<StgValue><ssdm name="and_ln50_65"/></StgValue>
</operation>

<operation id="340" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1337 %xor_ln50_7 = xor i32 %and_ln50_64, i32 %and_ln50_65

]]></Node>
<StgValue><ssdm name="xor_ln50_7"/></StgValue>
</operation>

<operation id="341" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1339 %add_ln58_64 = add i32 %xor_ln50_5, i32 %add_ln49_7

]]></Node>
<StgValue><ssdm name="add_ln58_64"/></StgValue>
</operation>

<operation id="342" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1340 %add_ln58_1 = add i32 %add_ln58_64, i32 %xor_ln50_7

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="343" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1360 %lshr_ln50_66 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_1, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_66"/></StgValue>
</operation>

<operation id="344" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="2" op_0_bw="32">
<![CDATA[
entry:1361 %trunc_ln50_6 = trunc i32 %add_ln58_1

]]></Node>
<StgValue><ssdm name="trunc_ln50_6"/></StgValue>
</operation>

<operation id="345" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1362 %or_ln50_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_6, i30 %lshr_ln50_66

]]></Node>
<StgValue><ssdm name="or_ln50_66"/></StgValue>
</operation>

<operation id="346" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1363 %lshr_ln50_67 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_1, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_67"/></StgValue>
</operation>

<operation id="347" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="13" op_0_bw="32">
<![CDATA[
entry:1364 %trunc_ln50_7 = trunc i32 %add_ln58_1

]]></Node>
<StgValue><ssdm name="trunc_ln50_7"/></StgValue>
</operation>

<operation id="348" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1365 %or_ln50_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_7, i19 %lshr_ln50_67

]]></Node>
<StgValue><ssdm name="or_ln50_67"/></StgValue>
</operation>

<operation id="349" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1366 %lshr_ln50_68 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_1, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_68"/></StgValue>
</operation>

<operation id="350" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="22" op_0_bw="32">
<![CDATA[
entry:1367 %trunc_ln50_8 = trunc i32 %add_ln58_1

]]></Node>
<StgValue><ssdm name="trunc_ln50_8"/></StgValue>
</operation>

<operation id="351" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1368 %or_ln50_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_8, i10 %lshr_ln50_68

]]></Node>
<StgValue><ssdm name="or_ln50_68"/></StgValue>
</operation>

<operation id="352" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1369 %xor_ln50_8 = xor i32 %or_ln50_66, i32 %or_ln50_67

]]></Node>
<StgValue><ssdm name="xor_ln50_8"/></StgValue>
</operation>

<operation id="353" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1370 %xor_ln50_9 = xor i32 %xor_ln50_8, i32 %or_ln50_68

]]></Node>
<StgValue><ssdm name="xor_ln50_9"/></StgValue>
</operation>

<operation id="354" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1371 %xor_ln50_10 = xor i32 %add_ln58, i32 %ctx_state_0_read_1

]]></Node>
<StgValue><ssdm name="xor_ln50_10"/></StgValue>
</operation>

<operation id="355" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1372 %and_ln50_2 = and i32 %xor_ln50_10, i32 %add_ln58_1

]]></Node>
<StgValue><ssdm name="and_ln50_2"/></StgValue>
</operation>

<operation id="356" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1373 %and_ln50_66 = and i32 %add_ln58, i32 %ctx_state_0_read_1

]]></Node>
<StgValue><ssdm name="and_ln50_66"/></StgValue>
</operation>

<operation id="357" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1374 %xor_ln50_11 = xor i32 %and_ln50_2, i32 %and_ln50_66

]]></Node>
<StgValue><ssdm name="xor_ln50_11"/></StgValue>
</operation>

<operation id="358" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1376 %add_ln58_65 = add i32 %xor_ln50_9, i32 %add_ln49_11

]]></Node>
<StgValue><ssdm name="add_ln58_65"/></StgValue>
</operation>

<operation id="359" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1377 %add_ln58_2 = add i32 %add_ln58_65, i32 %xor_ln50_11

]]></Node>
<StgValue><ssdm name="add_ln58_2"/></StgValue>
</operation>

<operation id="360" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1389 %and_ln49_3 = and i32 %add_ln54_1, i32 %add_ln54_2

]]></Node>
<StgValue><ssdm name="and_ln49_3"/></StgValue>
</operation>

<operation id="361" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1390 %xor_ln49_14 = xor i32 %add_ln54_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_14"/></StgValue>
</operation>

<operation id="362" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1391 %and_ln49_67 = and i32 %add_ln54, i32 %xor_ln49_14

]]></Node>
<StgValue><ssdm name="and_ln49_67"/></StgValue>
</operation>

<operation id="363" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1392 %xor_ln49_15 = xor i32 %and_ln49_67, i32 %and_ln49_3

]]></Node>
<StgValue><ssdm name="xor_ln49_15"/></StgValue>
</operation>

<operation id="364" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1393 %add_ln49_12 = add i32 %xor_ln49_15, i32 %ctx_state_4_read_1

]]></Node>
<StgValue><ssdm name="add_ln49_12"/></StgValue>
</operation>

<operation id="365" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1394 %add_ln49_13 = add i32 %m_3, i32 3921009573

]]></Node>
<StgValue><ssdm name="add_ln49_13"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1395 %add_ln49_14 = add i32 %add_ln49_13, i32 %xor_ln49_13

]]></Node>
<StgValue><ssdm name="add_ln49_14"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1396 %add_ln49_15 = add i32 %add_ln49_14, i32 %add_ln49_12

]]></Node>
<StgValue><ssdm name="add_ln49_15"/></StgValue>
</operation>

<operation id="368" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1397 %lshr_ln50_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_2, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_3"/></StgValue>
</operation>

<operation id="369" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="2" op_0_bw="32">
<![CDATA[
entry:1398 %trunc_ln50_9 = trunc i32 %add_ln58_2

]]></Node>
<StgValue><ssdm name="trunc_ln50_9"/></StgValue>
</operation>

<operation id="370" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1399 %or_ln50_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_9, i30 %lshr_ln50_3

]]></Node>
<StgValue><ssdm name="or_ln50_3"/></StgValue>
</operation>

<operation id="371" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1400 %lshr_ln50_69 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_2, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_69"/></StgValue>
</operation>

<operation id="372" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="13" op_0_bw="32">
<![CDATA[
entry:1401 %trunc_ln50_10 = trunc i32 %add_ln58_2

]]></Node>
<StgValue><ssdm name="trunc_ln50_10"/></StgValue>
</operation>

<operation id="373" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1402 %or_ln50_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_10, i19 %lshr_ln50_69

]]></Node>
<StgValue><ssdm name="or_ln50_69"/></StgValue>
</operation>

<operation id="374" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1403 %lshr_ln50_70 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_2, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_70"/></StgValue>
</operation>

<operation id="375" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="22" op_0_bw="32">
<![CDATA[
entry:1404 %trunc_ln50_11 = trunc i32 %add_ln58_2

]]></Node>
<StgValue><ssdm name="trunc_ln50_11"/></StgValue>
</operation>

<operation id="376" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1405 %or_ln50_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_11, i10 %lshr_ln50_70

]]></Node>
<StgValue><ssdm name="or_ln50_70"/></StgValue>
</operation>

<operation id="377" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1406 %xor_ln50_12 = xor i32 %or_ln50_3, i32 %or_ln50_69

]]></Node>
<StgValue><ssdm name="xor_ln50_12"/></StgValue>
</operation>

<operation id="378" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1407 %xor_ln50_13 = xor i32 %xor_ln50_12, i32 %or_ln50_70

]]></Node>
<StgValue><ssdm name="xor_ln50_13"/></StgValue>
</operation>

<operation id="379" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1408 %xor_ln50_14 = xor i32 %add_ln58, i32 %add_ln58_1

]]></Node>
<StgValue><ssdm name="xor_ln50_14"/></StgValue>
</operation>

<operation id="380" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1409 %and_ln50_3 = and i32 %xor_ln50_14, i32 %add_ln58_2

]]></Node>
<StgValue><ssdm name="and_ln50_3"/></StgValue>
</operation>

<operation id="381" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1410 %and_ln50_67 = and i32 %add_ln58, i32 %add_ln58_1

]]></Node>
<StgValue><ssdm name="and_ln50_67"/></StgValue>
</operation>

<operation id="382" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1411 %xor_ln50_15 = xor i32 %and_ln50_3, i32 %and_ln50_67

]]></Node>
<StgValue><ssdm name="xor_ln50_15"/></StgValue>
</operation>

<operation id="383" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1412 %add_ln54_3 = add i32 %add_ln49_15, i32 %ctx_state_0_read_1

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="384" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1413 %add_ln58_66 = add i32 %xor_ln50_13, i32 %add_ln49_15

]]></Node>
<StgValue><ssdm name="add_ln58_66"/></StgValue>
</operation>

<operation id="385" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1414 %add_ln58_3 = add i32 %add_ln58_66, i32 %xor_ln50_15

]]></Node>
<StgValue><ssdm name="add_ln58_3"/></StgValue>
</operation>

<operation id="386" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1415 %lshr_ln49_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_3, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_4"/></StgValue>
</operation>

<operation id="387" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="6" op_0_bw="32">
<![CDATA[
entry:1416 %trunc_ln49_12 = trunc i32 %add_ln54_3

]]></Node>
<StgValue><ssdm name="trunc_ln49_12"/></StgValue>
</operation>

<operation id="388" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1417 %or_ln49_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_12, i26 %lshr_ln49_4

]]></Node>
<StgValue><ssdm name="or_ln49_4"/></StgValue>
</operation>

<operation id="389" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1418 %lshr_ln49_71 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_3, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_71"/></StgValue>
</operation>

<operation id="390" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="11" op_0_bw="32">
<![CDATA[
entry:1419 %trunc_ln49_13 = trunc i32 %add_ln54_3

]]></Node>
<StgValue><ssdm name="trunc_ln49_13"/></StgValue>
</operation>

<operation id="391" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1420 %or_ln49_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_13, i21 %lshr_ln49_71

]]></Node>
<StgValue><ssdm name="or_ln49_71"/></StgValue>
</operation>

<operation id="392" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1421 %lshr_ln49_72 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_3, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_72"/></StgValue>
</operation>

<operation id="393" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="25" op_0_bw="32">
<![CDATA[
entry:1422 %trunc_ln49_14 = trunc i32 %add_ln54_3

]]></Node>
<StgValue><ssdm name="trunc_ln49_14"/></StgValue>
</operation>

<operation id="394" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1423 %or_ln49_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_14, i7 %lshr_ln49_72

]]></Node>
<StgValue><ssdm name="or_ln49_72"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1424 %xor_ln49_16 = xor i32 %or_ln49_4, i32 %or_ln49_71

]]></Node>
<StgValue><ssdm name="xor_ln49_16"/></StgValue>
</operation>

<operation id="396" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1425 %xor_ln49_17 = xor i32 %xor_ln49_16, i32 %or_ln49_72

]]></Node>
<StgValue><ssdm name="xor_ln49_17"/></StgValue>
</operation>

<operation id="397" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1426 %and_ln49_4 = and i32 %add_ln54_2, i32 %add_ln54_3

]]></Node>
<StgValue><ssdm name="and_ln49_4"/></StgValue>
</operation>

<operation id="398" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1427 %xor_ln49_18 = xor i32 %add_ln54_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_18"/></StgValue>
</operation>

<operation id="399" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1428 %and_ln49_68 = and i32 %add_ln54_1, i32 %xor_ln49_18

]]></Node>
<StgValue><ssdm name="and_ln49_68"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1429 %xor_ln49_19 = xor i32 %and_ln49_68, i32 %and_ln49_4

]]></Node>
<StgValue><ssdm name="xor_ln49_19"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1430 %add_ln49_16 = add i32 %xor_ln49_19, i32 %add_ln54

]]></Node>
<StgValue><ssdm name="add_ln49_16"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1431 %add_ln49_17 = add i32 %m_4, i32 961987163

]]></Node>
<StgValue><ssdm name="add_ln49_17"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1432 %add_ln49_18 = add i32 %add_ln49_17, i32 %xor_ln49_17

]]></Node>
<StgValue><ssdm name="add_ln49_18"/></StgValue>
</operation>

<operation id="404" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1433 %add_ln49_19 = add i32 %add_ln49_18, i32 %add_ln49_16

]]></Node>
<StgValue><ssdm name="add_ln49_19"/></StgValue>
</operation>

<operation id="405" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1434 %lshr_ln50_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_3, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_4"/></StgValue>
</operation>

<operation id="406" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="2" op_0_bw="32">
<![CDATA[
entry:1435 %trunc_ln50_12 = trunc i32 %add_ln58_3

]]></Node>
<StgValue><ssdm name="trunc_ln50_12"/></StgValue>
</operation>

<operation id="407" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1436 %or_ln50_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_12, i30 %lshr_ln50_4

]]></Node>
<StgValue><ssdm name="or_ln50_4"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1437 %lshr_ln50_71 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_3, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_71"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="13" op_0_bw="32">
<![CDATA[
entry:1438 %trunc_ln50_13 = trunc i32 %add_ln58_3

]]></Node>
<StgValue><ssdm name="trunc_ln50_13"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1439 %or_ln50_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_13, i19 %lshr_ln50_71

]]></Node>
<StgValue><ssdm name="or_ln50_71"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1440 %lshr_ln50_72 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_3, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_72"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="22" op_0_bw="32">
<![CDATA[
entry:1441 %trunc_ln50_14 = trunc i32 %add_ln58_3

]]></Node>
<StgValue><ssdm name="trunc_ln50_14"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1442 %or_ln50_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_14, i10 %lshr_ln50_72

]]></Node>
<StgValue><ssdm name="or_ln50_72"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1443 %xor_ln50_16 = xor i32 %or_ln50_4, i32 %or_ln50_71

]]></Node>
<StgValue><ssdm name="xor_ln50_16"/></StgValue>
</operation>

<operation id="415" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1444 %xor_ln50_17 = xor i32 %xor_ln50_16, i32 %or_ln50_72

]]></Node>
<StgValue><ssdm name="xor_ln50_17"/></StgValue>
</operation>

<operation id="416" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1445 %xor_ln50_18 = xor i32 %add_ln58_1, i32 %add_ln58_2

]]></Node>
<StgValue><ssdm name="xor_ln50_18"/></StgValue>
</operation>

<operation id="417" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1446 %and_ln50_4 = and i32 %xor_ln50_18, i32 %add_ln58_3

]]></Node>
<StgValue><ssdm name="and_ln50_4"/></StgValue>
</operation>

<operation id="418" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1447 %and_ln50_68 = and i32 %add_ln58_1, i32 %add_ln58_2

]]></Node>
<StgValue><ssdm name="and_ln50_68"/></StgValue>
</operation>

<operation id="419" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1448 %xor_ln50_19 = xor i32 %and_ln50_4, i32 %and_ln50_68

]]></Node>
<StgValue><ssdm name="xor_ln50_19"/></StgValue>
</operation>

<operation id="420" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1449 %add_ln54_4 = add i32 %add_ln49_19, i32 %add_ln58

]]></Node>
<StgValue><ssdm name="add_ln54_4"/></StgValue>
</operation>

<operation id="421" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1450 %add_ln58_67 = add i32 %xor_ln50_17, i32 %add_ln49_19

]]></Node>
<StgValue><ssdm name="add_ln58_67"/></StgValue>
</operation>

<operation id="422" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1451 %add_ln58_4 = add i32 %add_ln58_67, i32 %xor_ln50_19

]]></Node>
<StgValue><ssdm name="add_ln58_4"/></StgValue>
</operation>

<operation id="423" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1452 %lshr_ln49_5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_4, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_5"/></StgValue>
</operation>

<operation id="424" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="6" op_0_bw="32">
<![CDATA[
entry:1453 %trunc_ln49_15 = trunc i32 %add_ln54_4

]]></Node>
<StgValue><ssdm name="trunc_ln49_15"/></StgValue>
</operation>

<operation id="425" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1454 %or_ln49_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_15, i26 %lshr_ln49_5

]]></Node>
<StgValue><ssdm name="or_ln49_5"/></StgValue>
</operation>

<operation id="426" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1455 %lshr_ln49_73 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_4, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_73"/></StgValue>
</operation>

<operation id="427" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="11" op_0_bw="32">
<![CDATA[
entry:1456 %trunc_ln49_16 = trunc i32 %add_ln54_4

]]></Node>
<StgValue><ssdm name="trunc_ln49_16"/></StgValue>
</operation>

<operation id="428" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1457 %or_ln49_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_16, i21 %lshr_ln49_73

]]></Node>
<StgValue><ssdm name="or_ln49_73"/></StgValue>
</operation>

<operation id="429" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1458 %lshr_ln49_74 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_4, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_74"/></StgValue>
</operation>

<operation id="430" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="25" op_0_bw="32">
<![CDATA[
entry:1459 %trunc_ln49_17 = trunc i32 %add_ln54_4

]]></Node>
<StgValue><ssdm name="trunc_ln49_17"/></StgValue>
</operation>

<operation id="431" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1460 %or_ln49_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_17, i7 %lshr_ln49_74

]]></Node>
<StgValue><ssdm name="or_ln49_74"/></StgValue>
</operation>

<operation id="432" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1461 %xor_ln49_20 = xor i32 %or_ln49_5, i32 %or_ln49_73

]]></Node>
<StgValue><ssdm name="xor_ln49_20"/></StgValue>
</operation>

<operation id="433" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1462 %xor_ln49_21 = xor i32 %xor_ln49_20, i32 %or_ln49_74

]]></Node>
<StgValue><ssdm name="xor_ln49_21"/></StgValue>
</operation>

<operation id="434" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1463 %and_ln49_5 = and i32 %add_ln54_3, i32 %add_ln54_4

]]></Node>
<StgValue><ssdm name="and_ln49_5"/></StgValue>
</operation>

<operation id="435" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1464 %xor_ln49_22 = xor i32 %add_ln54_4, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_22"/></StgValue>
</operation>

<operation id="436" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1465 %and_ln49_69 = and i32 %add_ln54_2, i32 %xor_ln49_22

]]></Node>
<StgValue><ssdm name="and_ln49_69"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1466 %xor_ln49_23 = xor i32 %and_ln49_69, i32 %and_ln49_5

]]></Node>
<StgValue><ssdm name="xor_ln49_23"/></StgValue>
</operation>

<operation id="438" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1467 %add_ln49_20 = add i32 %xor_ln49_23, i32 %add_ln54_1

]]></Node>
<StgValue><ssdm name="add_ln49_20"/></StgValue>
</operation>

<operation id="439" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1468 %add_ln49_21 = add i32 %m_5, i32 1508970993

]]></Node>
<StgValue><ssdm name="add_ln49_21"/></StgValue>
</operation>

<operation id="440" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1469 %add_ln49_22 = add i32 %add_ln49_21, i32 %xor_ln49_21

]]></Node>
<StgValue><ssdm name="add_ln49_22"/></StgValue>
</operation>

<operation id="441" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1470 %add_ln49_23 = add i32 %add_ln49_22, i32 %add_ln49_20

]]></Node>
<StgValue><ssdm name="add_ln49_23"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1471 %lshr_ln50_5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_4, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_5"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="2" op_0_bw="32">
<![CDATA[
entry:1472 %trunc_ln50_15 = trunc i32 %add_ln58_4

]]></Node>
<StgValue><ssdm name="trunc_ln50_15"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1473 %or_ln50_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_15, i30 %lshr_ln50_5

]]></Node>
<StgValue><ssdm name="or_ln50_5"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1474 %lshr_ln50_73 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_4, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_73"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="13" op_0_bw="32">
<![CDATA[
entry:1475 %trunc_ln50_16 = trunc i32 %add_ln58_4

]]></Node>
<StgValue><ssdm name="trunc_ln50_16"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1476 %or_ln50_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_16, i19 %lshr_ln50_73

]]></Node>
<StgValue><ssdm name="or_ln50_73"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1477 %lshr_ln50_74 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_4, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_74"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="22" op_0_bw="32">
<![CDATA[
entry:1478 %trunc_ln50_17 = trunc i32 %add_ln58_4

]]></Node>
<StgValue><ssdm name="trunc_ln50_17"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1479 %or_ln50_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_17, i10 %lshr_ln50_74

]]></Node>
<StgValue><ssdm name="or_ln50_74"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1480 %xor_ln50_20 = xor i32 %or_ln50_5, i32 %or_ln50_73

]]></Node>
<StgValue><ssdm name="xor_ln50_20"/></StgValue>
</operation>

<operation id="452" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1481 %xor_ln50_21 = xor i32 %xor_ln50_20, i32 %or_ln50_74

]]></Node>
<StgValue><ssdm name="xor_ln50_21"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="453" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:70 %m_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_6, i8 %data_load_34, i8 %data_load_35, i8 %data_load_36

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:79 %m_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_7, i8 %data_load_37, i8 %data_load_38, i8 %data_load_39

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="455" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:88 %m_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_8, i8 %data_load_40, i8 %data_load_41, i8 %data_load_42

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="456" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="6">
<![CDATA[
entry:135 %data_load_14 = load i6 %data_addr_56

]]></Node>
<StgValue><ssdm name="data_load_14"/></StgValue>
</operation>

<operation id="457" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="6">
<![CDATA[
entry:137 %data_load_58 = load i6 %data_addr_57

]]></Node>
<StgValue><ssdm name="data_load_58"/></StgValue>
</operation>

<operation id="458" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:138 %data_addr_58 = getelementptr i8 %data, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="data_addr_58"/></StgValue>
</operation>

<operation id="459" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
entry:139 %data_load_59 = load i6 %data_addr_58

]]></Node>
<StgValue><ssdm name="data_load_59"/></StgValue>
</operation>

<operation id="460" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:140 %data_addr_59 = getelementptr i8 %data, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="data_addr_59"/></StgValue>
</operation>

<operation id="461" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="6">
<![CDATA[
entry:141 %data_load_60 = load i6 %data_addr_59

]]></Node>
<StgValue><ssdm name="data_load_60"/></StgValue>
</operation>

<operation id="462" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1482 %xor_ln50_22 = xor i32 %add_ln58_2, i32 %add_ln58_3

]]></Node>
<StgValue><ssdm name="xor_ln50_22"/></StgValue>
</operation>

<operation id="463" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1483 %and_ln50_5 = and i32 %xor_ln50_22, i32 %add_ln58_4

]]></Node>
<StgValue><ssdm name="and_ln50_5"/></StgValue>
</operation>

<operation id="464" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1484 %and_ln50_69 = and i32 %add_ln58_2, i32 %add_ln58_3

]]></Node>
<StgValue><ssdm name="and_ln50_69"/></StgValue>
</operation>

<operation id="465" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1485 %xor_ln50_23 = xor i32 %and_ln50_5, i32 %and_ln50_69

]]></Node>
<StgValue><ssdm name="xor_ln50_23"/></StgValue>
</operation>

<operation id="466" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1486 %add_ln54_5 = add i32 %add_ln49_23, i32 %add_ln58_1

]]></Node>
<StgValue><ssdm name="add_ln54_5"/></StgValue>
</operation>

<operation id="467" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1487 %add_ln58_68 = add i32 %xor_ln50_21, i32 %add_ln49_23

]]></Node>
<StgValue><ssdm name="add_ln58_68"/></StgValue>
</operation>

<operation id="468" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1488 %add_ln58_5 = add i32 %add_ln58_68, i32 %xor_ln50_23

]]></Node>
<StgValue><ssdm name="add_ln58_5"/></StgValue>
</operation>

<operation id="469" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1489 %lshr_ln49_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_5, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_6"/></StgValue>
</operation>

<operation id="470" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="6" op_0_bw="32">
<![CDATA[
entry:1490 %trunc_ln49_18 = trunc i32 %add_ln54_5

]]></Node>
<StgValue><ssdm name="trunc_ln49_18"/></StgValue>
</operation>

<operation id="471" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1491 %or_ln49_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_18, i26 %lshr_ln49_6

]]></Node>
<StgValue><ssdm name="or_ln49_6"/></StgValue>
</operation>

<operation id="472" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1492 %lshr_ln49_75 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_5, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_75"/></StgValue>
</operation>

<operation id="473" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="11" op_0_bw="32">
<![CDATA[
entry:1493 %trunc_ln49_19 = trunc i32 %add_ln54_5

]]></Node>
<StgValue><ssdm name="trunc_ln49_19"/></StgValue>
</operation>

<operation id="474" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1494 %or_ln49_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_19, i21 %lshr_ln49_75

]]></Node>
<StgValue><ssdm name="or_ln49_75"/></StgValue>
</operation>

<operation id="475" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1495 %lshr_ln49_76 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_5, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_76"/></StgValue>
</operation>

<operation id="476" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="25" op_0_bw="32">
<![CDATA[
entry:1496 %trunc_ln49_20 = trunc i32 %add_ln54_5

]]></Node>
<StgValue><ssdm name="trunc_ln49_20"/></StgValue>
</operation>

<operation id="477" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1497 %or_ln49_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_20, i7 %lshr_ln49_76

]]></Node>
<StgValue><ssdm name="or_ln49_76"/></StgValue>
</operation>

<operation id="478" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1498 %xor_ln49_24 = xor i32 %or_ln49_6, i32 %or_ln49_75

]]></Node>
<StgValue><ssdm name="xor_ln49_24"/></StgValue>
</operation>

<operation id="479" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1499 %xor_ln49_25 = xor i32 %xor_ln49_24, i32 %or_ln49_76

]]></Node>
<StgValue><ssdm name="xor_ln49_25"/></StgValue>
</operation>

<operation id="480" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1500 %and_ln49_6 = and i32 %add_ln54_4, i32 %add_ln54_5

]]></Node>
<StgValue><ssdm name="and_ln49_6"/></StgValue>
</operation>

<operation id="481" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1501 %xor_ln49_26 = xor i32 %add_ln54_5, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_26"/></StgValue>
</operation>

<operation id="482" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1502 %and_ln49_70 = and i32 %add_ln54_3, i32 %xor_ln49_26

]]></Node>
<StgValue><ssdm name="and_ln49_70"/></StgValue>
</operation>

<operation id="483" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1503 %xor_ln49_27 = xor i32 %and_ln49_70, i32 %and_ln49_6

]]></Node>
<StgValue><ssdm name="xor_ln49_27"/></StgValue>
</operation>

<operation id="484" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1504 %add_ln49_24 = add i32 %xor_ln49_27, i32 2453635748

]]></Node>
<StgValue><ssdm name="add_ln49_24"/></StgValue>
</operation>

<operation id="485" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1505 %add_ln49_25 = add i32 %xor_ln49_25, i32 %m_6

]]></Node>
<StgValue><ssdm name="add_ln49_25"/></StgValue>
</operation>

<operation id="486" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1506 %add_ln49_26 = add i32 %add_ln49_25, i32 %add_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln49_26"/></StgValue>
</operation>

<operation id="487" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1507 %add_ln49_27 = add i32 %add_ln49_26, i32 %add_ln49_24

]]></Node>
<StgValue><ssdm name="add_ln49_27"/></StgValue>
</operation>

<operation id="488" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1508 %lshr_ln50_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_5, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_6"/></StgValue>
</operation>

<operation id="489" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="2" op_0_bw="32">
<![CDATA[
entry:1509 %trunc_ln50_18 = trunc i32 %add_ln58_5

]]></Node>
<StgValue><ssdm name="trunc_ln50_18"/></StgValue>
</operation>

<operation id="490" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1510 %or_ln50_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_18, i30 %lshr_ln50_6

]]></Node>
<StgValue><ssdm name="or_ln50_6"/></StgValue>
</operation>

<operation id="491" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1511 %lshr_ln50_75 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_5, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_75"/></StgValue>
</operation>

<operation id="492" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="13" op_0_bw="32">
<![CDATA[
entry:1512 %trunc_ln50_19 = trunc i32 %add_ln58_5

]]></Node>
<StgValue><ssdm name="trunc_ln50_19"/></StgValue>
</operation>

<operation id="493" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1513 %or_ln50_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_19, i19 %lshr_ln50_75

]]></Node>
<StgValue><ssdm name="or_ln50_75"/></StgValue>
</operation>

<operation id="494" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1514 %lshr_ln50_76 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_5, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_76"/></StgValue>
</operation>

<operation id="495" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="22" op_0_bw="32">
<![CDATA[
entry:1515 %trunc_ln50_20 = trunc i32 %add_ln58_5

]]></Node>
<StgValue><ssdm name="trunc_ln50_20"/></StgValue>
</operation>

<operation id="496" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1516 %or_ln50_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_20, i10 %lshr_ln50_76

]]></Node>
<StgValue><ssdm name="or_ln50_76"/></StgValue>
</operation>

<operation id="497" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1517 %xor_ln50_24 = xor i32 %or_ln50_6, i32 %or_ln50_75

]]></Node>
<StgValue><ssdm name="xor_ln50_24"/></StgValue>
</operation>

<operation id="498" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1518 %xor_ln50_25 = xor i32 %xor_ln50_24, i32 %or_ln50_76

]]></Node>
<StgValue><ssdm name="xor_ln50_25"/></StgValue>
</operation>

<operation id="499" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1519 %xor_ln50_26 = xor i32 %add_ln58_3, i32 %add_ln58_4

]]></Node>
<StgValue><ssdm name="xor_ln50_26"/></StgValue>
</operation>

<operation id="500" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1520 %and_ln50_6 = and i32 %xor_ln50_26, i32 %add_ln58_5

]]></Node>
<StgValue><ssdm name="and_ln50_6"/></StgValue>
</operation>

<operation id="501" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1521 %and_ln50_70 = and i32 %add_ln58_3, i32 %add_ln58_4

]]></Node>
<StgValue><ssdm name="and_ln50_70"/></StgValue>
</operation>

<operation id="502" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1522 %xor_ln50_27 = xor i32 %and_ln50_6, i32 %and_ln50_70

]]></Node>
<StgValue><ssdm name="xor_ln50_27"/></StgValue>
</operation>

<operation id="503" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1523 %add_ln54_6 = add i32 %add_ln49_27, i32 %add_ln58_2

]]></Node>
<StgValue><ssdm name="add_ln54_6"/></StgValue>
</operation>

<operation id="504" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1524 %add_ln58_69 = add i32 %xor_ln50_25, i32 %add_ln49_27

]]></Node>
<StgValue><ssdm name="add_ln58_69"/></StgValue>
</operation>

<operation id="505" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1525 %add_ln58_6 = add i32 %add_ln58_69, i32 %xor_ln50_27

]]></Node>
<StgValue><ssdm name="add_ln58_6"/></StgValue>
</operation>

<operation id="506" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1526 %lshr_ln49_7 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_6, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_7"/></StgValue>
</operation>

<operation id="507" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="6" op_0_bw="32">
<![CDATA[
entry:1527 %trunc_ln49_21 = trunc i32 %add_ln54_6

]]></Node>
<StgValue><ssdm name="trunc_ln49_21"/></StgValue>
</operation>

<operation id="508" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1528 %or_ln49_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_21, i26 %lshr_ln49_7

]]></Node>
<StgValue><ssdm name="or_ln49_7"/></StgValue>
</operation>

<operation id="509" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1529 %lshr_ln49_77 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_6, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_77"/></StgValue>
</operation>

<operation id="510" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="11" op_0_bw="32">
<![CDATA[
entry:1530 %trunc_ln49_22 = trunc i32 %add_ln54_6

]]></Node>
<StgValue><ssdm name="trunc_ln49_22"/></StgValue>
</operation>

<operation id="511" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1531 %or_ln49_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_22, i21 %lshr_ln49_77

]]></Node>
<StgValue><ssdm name="or_ln49_77"/></StgValue>
</operation>

<operation id="512" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1532 %lshr_ln49_78 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_6, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_78"/></StgValue>
</operation>

<operation id="513" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="25" op_0_bw="32">
<![CDATA[
entry:1533 %trunc_ln49_23 = trunc i32 %add_ln54_6

]]></Node>
<StgValue><ssdm name="trunc_ln49_23"/></StgValue>
</operation>

<operation id="514" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1534 %or_ln49_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_23, i7 %lshr_ln49_78

]]></Node>
<StgValue><ssdm name="or_ln49_78"/></StgValue>
</operation>

<operation id="515" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1535 %xor_ln49_28 = xor i32 %or_ln49_7, i32 %or_ln49_77

]]></Node>
<StgValue><ssdm name="xor_ln49_28"/></StgValue>
</operation>

<operation id="516" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1536 %xor_ln49_29 = xor i32 %xor_ln49_28, i32 %or_ln49_78

]]></Node>
<StgValue><ssdm name="xor_ln49_29"/></StgValue>
</operation>

<operation id="517" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1537 %and_ln49_7 = and i32 %add_ln54_5, i32 %add_ln54_6

]]></Node>
<StgValue><ssdm name="and_ln49_7"/></StgValue>
</operation>

<operation id="518" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1538 %xor_ln49_30 = xor i32 %add_ln54_6, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_30"/></StgValue>
</operation>

<operation id="519" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1539 %and_ln49_71 = and i32 %add_ln54_4, i32 %xor_ln49_30

]]></Node>
<StgValue><ssdm name="and_ln49_71"/></StgValue>
</operation>

<operation id="520" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1540 %xor_ln49_31 = xor i32 %and_ln49_71, i32 %and_ln49_7

]]></Node>
<StgValue><ssdm name="xor_ln49_31"/></StgValue>
</operation>

<operation id="521" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1541 %add_ln49_28 = add i32 %xor_ln49_31, i32 2870763221

]]></Node>
<StgValue><ssdm name="add_ln49_28"/></StgValue>
</operation>

<operation id="522" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1542 %add_ln49_29 = add i32 %xor_ln49_29, i32 %m_7

]]></Node>
<StgValue><ssdm name="add_ln49_29"/></StgValue>
</operation>

<operation id="523" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1543 %add_ln49_30 = add i32 %add_ln49_29, i32 %add_ln54_3

]]></Node>
<StgValue><ssdm name="add_ln49_30"/></StgValue>
</operation>

<operation id="524" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1544 %add_ln49_31 = add i32 %add_ln49_30, i32 %add_ln49_28

]]></Node>
<StgValue><ssdm name="add_ln49_31"/></StgValue>
</operation>

<operation id="525" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1545 %lshr_ln50_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_6, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_7"/></StgValue>
</operation>

<operation id="526" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="2" op_0_bw="32">
<![CDATA[
entry:1546 %trunc_ln50_21 = trunc i32 %add_ln58_6

]]></Node>
<StgValue><ssdm name="trunc_ln50_21"/></StgValue>
</operation>

<operation id="527" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1547 %or_ln50_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_21, i30 %lshr_ln50_7

]]></Node>
<StgValue><ssdm name="or_ln50_7"/></StgValue>
</operation>

<operation id="528" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1548 %lshr_ln50_77 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_6, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_77"/></StgValue>
</operation>

<operation id="529" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="13" op_0_bw="32">
<![CDATA[
entry:1549 %trunc_ln50_22 = trunc i32 %add_ln58_6

]]></Node>
<StgValue><ssdm name="trunc_ln50_22"/></StgValue>
</operation>

<operation id="530" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1550 %or_ln50_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_22, i19 %lshr_ln50_77

]]></Node>
<StgValue><ssdm name="or_ln50_77"/></StgValue>
</operation>

<operation id="531" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1551 %lshr_ln50_78 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_6, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_78"/></StgValue>
</operation>

<operation id="532" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="22" op_0_bw="32">
<![CDATA[
entry:1552 %trunc_ln50_23 = trunc i32 %add_ln58_6

]]></Node>
<StgValue><ssdm name="trunc_ln50_23"/></StgValue>
</operation>

<operation id="533" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1553 %or_ln50_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_23, i10 %lshr_ln50_78

]]></Node>
<StgValue><ssdm name="or_ln50_78"/></StgValue>
</operation>

<operation id="534" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1554 %xor_ln50_28 = xor i32 %or_ln50_7, i32 %or_ln50_77

]]></Node>
<StgValue><ssdm name="xor_ln50_28"/></StgValue>
</operation>

<operation id="535" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1555 %xor_ln50_29 = xor i32 %xor_ln50_28, i32 %or_ln50_78

]]></Node>
<StgValue><ssdm name="xor_ln50_29"/></StgValue>
</operation>

<operation id="536" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1560 %add_ln54_7 = add i32 %add_ln49_31, i32 %add_ln58_3

]]></Node>
<StgValue><ssdm name="add_ln54_7"/></StgValue>
</operation>

<operation id="537" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1563 %lshr_ln49_8 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_7, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_8"/></StgValue>
</operation>

<operation id="538" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="6" op_0_bw="32">
<![CDATA[
entry:1564 %trunc_ln49_24 = trunc i32 %add_ln54_7

]]></Node>
<StgValue><ssdm name="trunc_ln49_24"/></StgValue>
</operation>

<operation id="539" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1565 %or_ln49_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_24, i26 %lshr_ln49_8

]]></Node>
<StgValue><ssdm name="or_ln49_8"/></StgValue>
</operation>

<operation id="540" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1566 %lshr_ln49_79 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_7, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_79"/></StgValue>
</operation>

<operation id="541" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="11" op_0_bw="32">
<![CDATA[
entry:1567 %trunc_ln49_25 = trunc i32 %add_ln54_7

]]></Node>
<StgValue><ssdm name="trunc_ln49_25"/></StgValue>
</operation>

<operation id="542" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1568 %or_ln49_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_25, i21 %lshr_ln49_79

]]></Node>
<StgValue><ssdm name="or_ln49_79"/></StgValue>
</operation>

<operation id="543" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1569 %lshr_ln49_80 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_7, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_80"/></StgValue>
</operation>

<operation id="544" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="25" op_0_bw="32">
<![CDATA[
entry:1570 %trunc_ln49_26 = trunc i32 %add_ln54_7

]]></Node>
<StgValue><ssdm name="trunc_ln49_26"/></StgValue>
</operation>

<operation id="545" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1571 %or_ln49_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_26, i7 %lshr_ln49_80

]]></Node>
<StgValue><ssdm name="or_ln49_80"/></StgValue>
</operation>

<operation id="546" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1572 %xor_ln49_32 = xor i32 %or_ln49_8, i32 %or_ln49_79

]]></Node>
<StgValue><ssdm name="xor_ln49_32"/></StgValue>
</operation>

<operation id="547" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1573 %xor_ln49_33 = xor i32 %xor_ln49_32, i32 %or_ln49_80

]]></Node>
<StgValue><ssdm name="xor_ln49_33"/></StgValue>
</operation>

<operation id="548" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1579 %add_ln49_33 = add i32 %m_8, i32 3624381080

]]></Node>
<StgValue><ssdm name="add_ln49_33"/></StgValue>
</operation>

<operation id="549" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1580 %add_ln49_34 = add i32 %add_ln49_33, i32 %xor_ln49_33

]]></Node>
<StgValue><ssdm name="add_ln49_34"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="550" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:97 %m_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_9, i8 %data_load_43, i8 %data_load_44, i8 %data_load_45

]]></Node>
<StgValue><ssdm name="m_9"/></StgValue>
</operation>

<operation id="551" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:106 %m_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_10, i8 %data_load_46, i8 %data_load_47, i8 %data_load_48

]]></Node>
<StgValue><ssdm name="m_10"/></StgValue>
</operation>

<operation id="552" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
entry:139 %data_load_59 = load i6 %data_addr_58

]]></Node>
<StgValue><ssdm name="data_load_59"/></StgValue>
</operation>

<operation id="553" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="6">
<![CDATA[
entry:141 %data_load_60 = load i6 %data_addr_59

]]></Node>
<StgValue><ssdm name="data_load_60"/></StgValue>
</operation>

<operation id="554" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:143 %data_addr_60 = getelementptr i8 %data, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="data_addr_60"/></StgValue>
</operation>

<operation id="555" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="6">
<![CDATA[
entry:144 %data_load_15 = load i6 %data_addr_60

]]></Node>
<StgValue><ssdm name="data_load_15"/></StgValue>
</operation>

<operation id="556" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:145 %data_addr_61 = getelementptr i8 %data, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="data_addr_61"/></StgValue>
</operation>

<operation id="557" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="6">
<![CDATA[
entry:146 %data_load_61 = load i6 %data_addr_61

]]></Node>
<StgValue><ssdm name="data_load_61"/></StgValue>
</operation>

<operation id="558" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:152 %tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %data_load_58, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="559" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8">
<![CDATA[
entry:153 %trunc_ln37 = trunc i8 %data_load_58

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="560" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="7">
<![CDATA[
entry:154 %or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i8.i8.i7, i1 %trunc_ln37, i8 %data_load_59, i8 %data_load_60, i8 %data_load_14, i7 %tmp

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="561" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:155 %tmp_2 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_58, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="562" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="8">
<![CDATA[
entry:156 %trunc_ln37_1 = trunc i8 %data_load_58

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>

<operation id="563" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="5">
<![CDATA[
entry:157 %or_ln37_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i8.i8.i8.i5, i3 %trunc_ln37_1, i8 %data_load_59, i8 %data_load_60, i8 %data_load_14, i5 %tmp_2

]]></Node>
<StgValue><ssdm name="or_ln37_1"/></StgValue>
</operation>

<operation id="564" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:158 %tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_59, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="565" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="22" op_0_bw="22" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
entry:159 %lshr_ln37_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i8.i8.i6, i8 %data_load_14, i8 %data_load_58, i6 %tmp_4

]]></Node>
<StgValue><ssdm name="lshr_ln37_2"/></StgValue>
</operation>

<operation id="566" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="22">
<![CDATA[
entry:160 %zext_ln37 = zext i22 %lshr_ln37_2

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="567" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:161 %xor_ln37 = xor i32 %zext_ln37, i32 %or_ln37_1

]]></Node>
<StgValue><ssdm name="xor_ln37"/></StgValue>
</operation>

<operation id="568" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:162 %xor_ln37_1 = xor i32 %xor_ln37, i32 %or_ln

]]></Node>
<StgValue><ssdm name="xor_ln37_1"/></StgValue>
</operation>

<operation id="569" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:163 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_19, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="570" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="8">
<![CDATA[
entry:164 %trunc_ln37_2 = trunc i8 %data_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln37_2"/></StgValue>
</operation>

<operation id="571" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
entry:165 %or_ln37_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_2, i8 %data_load_16, i8 %data_load_17, i8 %data_load_18, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="or_ln37_2"/></StgValue>
</operation>

<operation id="572" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:166 %tmp_7 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_17, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="573" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="8">
<![CDATA[
entry:167 %trunc_ln37_3 = trunc i8 %data_load_17

]]></Node>
<StgValue><ssdm name="trunc_ln37_3"/></StgValue>
</operation>

<operation id="574" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
entry:168 %or_ln37_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_3, i8 %data_load_18, i8 %data_load_19, i8 %data_load_16, i6 %tmp_7

]]></Node>
<StgValue><ssdm name="or_ln37_3"/></StgValue>
</operation>

<operation id="575" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:169 %tmp_9 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_19, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="576" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
entry:170 %lshr_ln37_5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_16, i8 %data_load_17, i8 %data_load_18, i5 %tmp_9

]]></Node>
<StgValue><ssdm name="lshr_ln37_5"/></StgValue>
</operation>

<operation id="577" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="29">
<![CDATA[
entry:171 %zext_ln37_1 = zext i29 %lshr_ln37_5

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="578" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:172 %xor_ln37_2 = xor i32 %zext_ln37_1, i32 %or_ln37_3

]]></Node>
<StgValue><ssdm name="xor_ln37_2"/></StgValue>
</operation>

<operation id="579" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:173 %xor_ln37_3 = xor i32 %xor_ln37_2, i32 %or_ln37_2

]]></Node>
<StgValue><ssdm name="xor_ln37_3"/></StgValue>
</operation>

<operation id="580" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:174 %add_ln37 = add i32 %m_9, i32 %m_0

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="581" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:175 %add_ln37_1 = add i32 %xor_ln37_1, i32 %xor_ln37_3

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="582" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:176 %m_16 = add i32 %add_ln37_1, i32 %add_ln37

]]></Node>
<StgValue><ssdm name="m_16"/></StgValue>
</operation>

<operation id="583" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:202 %lshr_ln37_3 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_16, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_3"/></StgValue>
</operation>

<operation id="584" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="17" op_0_bw="32">
<![CDATA[
entry:203 %trunc_ln37_8 = trunc i32 %m_16

]]></Node>
<StgValue><ssdm name="trunc_ln37_8"/></StgValue>
</operation>

<operation id="585" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:204 %or_ln37_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_8, i15 %lshr_ln37_3

]]></Node>
<StgValue><ssdm name="or_ln37_51"/></StgValue>
</operation>

<operation id="586" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:205 %lshr_ln37_4 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_16, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_4"/></StgValue>
</operation>

<operation id="587" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="19" op_0_bw="32">
<![CDATA[
entry:206 %trunc_ln37_9 = trunc i32 %m_16

]]></Node>
<StgValue><ssdm name="trunc_ln37_9"/></StgValue>
</operation>

<operation id="588" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:207 %or_ln37_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_9, i13 %lshr_ln37_4

]]></Node>
<StgValue><ssdm name="or_ln37_52"/></StgValue>
</operation>

<operation id="589" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:208 %lshr_ln37_48 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_16, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_48"/></StgValue>
</operation>

<operation id="590" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="22">
<![CDATA[
entry:209 %zext_ln37_4 = zext i22 %lshr_ln37_48

]]></Node>
<StgValue><ssdm name="zext_ln37_4"/></StgValue>
</operation>

<operation id="591" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:210 %xor_ln37_8 = xor i32 %zext_ln37_4, i32 %or_ln37_52

]]></Node>
<StgValue><ssdm name="xor_ln37_8"/></StgValue>
</operation>

<operation id="592" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:211 %xor_ln37_9 = xor i32 %xor_ln37_8, i32 %or_ln37_51

]]></Node>
<StgValue><ssdm name="xor_ln37_9"/></StgValue>
</operation>

<operation id="593" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:212 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_27, i32 7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="594" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="8">
<![CDATA[
entry:213 %trunc_ln37_10 = trunc i8 %data_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln37_10"/></StgValue>
</operation>

<operation id="595" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
entry:214 %or_ln37_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_10, i8 %data_load_24, i8 %data_load_25, i8 %data_load_26, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="or_ln37_53"/></StgValue>
</operation>

<operation id="596" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:215 %tmp_12 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_25, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="597" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="8">
<![CDATA[
entry:216 %trunc_ln37_11 = trunc i8 %data_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln37_11"/></StgValue>
</operation>

<operation id="598" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
entry:217 %or_ln37_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_11, i8 %data_load_26, i8 %data_load_27, i8 %data_load_24, i6 %tmp_12

]]></Node>
<StgValue><ssdm name="or_ln37_54"/></StgValue>
</operation>

<operation id="599" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:218 %tmp_13 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_27, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="600" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
entry:219 %lshr_ln37_49 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_24, i8 %data_load_25, i8 %data_load_26, i5 %tmp_13

]]></Node>
<StgValue><ssdm name="lshr_ln37_49"/></StgValue>
</operation>

<operation id="601" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="29">
<![CDATA[
entry:220 %zext_ln37_5 = zext i29 %lshr_ln37_49

]]></Node>
<StgValue><ssdm name="zext_ln37_5"/></StgValue>
</operation>

<operation id="602" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:221 %xor_ln37_10 = xor i32 %zext_ln37_5, i32 %or_ln37_54

]]></Node>
<StgValue><ssdm name="xor_ln37_10"/></StgValue>
</operation>

<operation id="603" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:222 %xor_ln37_11 = xor i32 %xor_ln37_10, i32 %or_ln37_53

]]></Node>
<StgValue><ssdm name="xor_ln37_11"/></StgValue>
</operation>

<operation id="604" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:224 %add_ln37_7 = add i32 %xor_ln37_9, i32 %xor_ln37_11

]]></Node>
<StgValue><ssdm name="add_ln37_7"/></StgValue>
</operation>

<operation id="605" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1556 %xor_ln50_30 = xor i32 %add_ln58_4, i32 %add_ln58_5

]]></Node>
<StgValue><ssdm name="xor_ln50_30"/></StgValue>
</operation>

<operation id="606" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1557 %and_ln50_7 = and i32 %xor_ln50_30, i32 %add_ln58_6

]]></Node>
<StgValue><ssdm name="and_ln50_7"/></StgValue>
</operation>

<operation id="607" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1558 %and_ln50_71 = and i32 %add_ln58_4, i32 %add_ln58_5

]]></Node>
<StgValue><ssdm name="and_ln50_71"/></StgValue>
</operation>

<operation id="608" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1559 %xor_ln50_31 = xor i32 %and_ln50_7, i32 %and_ln50_71

]]></Node>
<StgValue><ssdm name="xor_ln50_31"/></StgValue>
</operation>

<operation id="609" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1561 %add_ln58_70 = add i32 %xor_ln50_29, i32 %add_ln49_31

]]></Node>
<StgValue><ssdm name="add_ln58_70"/></StgValue>
</operation>

<operation id="610" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1562 %add_ln58_7 = add i32 %add_ln58_70, i32 %xor_ln50_31

]]></Node>
<StgValue><ssdm name="add_ln58_7"/></StgValue>
</operation>

<operation id="611" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1574 %and_ln49_8 = and i32 %add_ln54_6, i32 %add_ln54_7

]]></Node>
<StgValue><ssdm name="and_ln49_8"/></StgValue>
</operation>

<operation id="612" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1575 %xor_ln49_34 = xor i32 %add_ln54_7, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_34"/></StgValue>
</operation>

<operation id="613" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1576 %and_ln49_72 = and i32 %add_ln54_5, i32 %xor_ln49_34

]]></Node>
<StgValue><ssdm name="and_ln49_72"/></StgValue>
</operation>

<operation id="614" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1577 %xor_ln49_35 = xor i32 %and_ln49_72, i32 %and_ln49_8

]]></Node>
<StgValue><ssdm name="xor_ln49_35"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1578 %add_ln49_32 = add i32 %xor_ln49_35, i32 %add_ln54_4

]]></Node>
<StgValue><ssdm name="add_ln49_32"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1581 %add_ln49_35 = add i32 %add_ln49_34, i32 %add_ln49_32

]]></Node>
<StgValue><ssdm name="add_ln49_35"/></StgValue>
</operation>

<operation id="617" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1582 %lshr_ln50_8 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_7, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_8"/></StgValue>
</operation>

<operation id="618" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="2" op_0_bw="32">
<![CDATA[
entry:1583 %trunc_ln50_24 = trunc i32 %add_ln58_7

]]></Node>
<StgValue><ssdm name="trunc_ln50_24"/></StgValue>
</operation>

<operation id="619" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1584 %or_ln50_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_24, i30 %lshr_ln50_8

]]></Node>
<StgValue><ssdm name="or_ln50_8"/></StgValue>
</operation>

<operation id="620" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1585 %lshr_ln50_79 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_7, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_79"/></StgValue>
</operation>

<operation id="621" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="13" op_0_bw="32">
<![CDATA[
entry:1586 %trunc_ln50_25 = trunc i32 %add_ln58_7

]]></Node>
<StgValue><ssdm name="trunc_ln50_25"/></StgValue>
</operation>

<operation id="622" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1587 %or_ln50_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_25, i19 %lshr_ln50_79

]]></Node>
<StgValue><ssdm name="or_ln50_79"/></StgValue>
</operation>

<operation id="623" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1588 %lshr_ln50_80 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_7, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_80"/></StgValue>
</operation>

<operation id="624" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="22" op_0_bw="32">
<![CDATA[
entry:1589 %trunc_ln50_26 = trunc i32 %add_ln58_7

]]></Node>
<StgValue><ssdm name="trunc_ln50_26"/></StgValue>
</operation>

<operation id="625" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1590 %or_ln50_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_26, i10 %lshr_ln50_80

]]></Node>
<StgValue><ssdm name="or_ln50_80"/></StgValue>
</operation>

<operation id="626" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1591 %xor_ln50_32 = xor i32 %or_ln50_8, i32 %or_ln50_79

]]></Node>
<StgValue><ssdm name="xor_ln50_32"/></StgValue>
</operation>

<operation id="627" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1592 %xor_ln50_33 = xor i32 %xor_ln50_32, i32 %or_ln50_80

]]></Node>
<StgValue><ssdm name="xor_ln50_33"/></StgValue>
</operation>

<operation id="628" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1593 %xor_ln50_34 = xor i32 %add_ln58_5, i32 %add_ln58_6

]]></Node>
<StgValue><ssdm name="xor_ln50_34"/></StgValue>
</operation>

<operation id="629" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1594 %and_ln50_8 = and i32 %xor_ln50_34, i32 %add_ln58_7

]]></Node>
<StgValue><ssdm name="and_ln50_8"/></StgValue>
</operation>

<operation id="630" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1595 %and_ln50_72 = and i32 %add_ln58_5, i32 %add_ln58_6

]]></Node>
<StgValue><ssdm name="and_ln50_72"/></StgValue>
</operation>

<operation id="631" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1596 %xor_ln50_35 = xor i32 %and_ln50_8, i32 %and_ln50_72

]]></Node>
<StgValue><ssdm name="xor_ln50_35"/></StgValue>
</operation>

<operation id="632" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1597 %add_ln54_8 = add i32 %add_ln49_35, i32 %add_ln58_4

]]></Node>
<StgValue><ssdm name="add_ln54_8"/></StgValue>
</operation>

<operation id="633" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1598 %add_ln58_71 = add i32 %xor_ln50_33, i32 %add_ln49_35

]]></Node>
<StgValue><ssdm name="add_ln58_71"/></StgValue>
</operation>

<operation id="634" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1599 %add_ln58_8 = add i32 %add_ln58_71, i32 %xor_ln50_35

]]></Node>
<StgValue><ssdm name="add_ln58_8"/></StgValue>
</operation>

<operation id="635" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1600 %lshr_ln49_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_8, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_9"/></StgValue>
</operation>

<operation id="636" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="6" op_0_bw="32">
<![CDATA[
entry:1601 %trunc_ln49_27 = trunc i32 %add_ln54_8

]]></Node>
<StgValue><ssdm name="trunc_ln49_27"/></StgValue>
</operation>

<operation id="637" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1602 %or_ln49_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_27, i26 %lshr_ln49_9

]]></Node>
<StgValue><ssdm name="or_ln49_9"/></StgValue>
</operation>

<operation id="638" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1603 %lshr_ln49_81 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_8, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_81"/></StgValue>
</operation>

<operation id="639" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="11" op_0_bw="32">
<![CDATA[
entry:1604 %trunc_ln49_28 = trunc i32 %add_ln54_8

]]></Node>
<StgValue><ssdm name="trunc_ln49_28"/></StgValue>
</operation>

<operation id="640" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1605 %or_ln49_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_28, i21 %lshr_ln49_81

]]></Node>
<StgValue><ssdm name="or_ln49_81"/></StgValue>
</operation>

<operation id="641" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1606 %lshr_ln49_82 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_8, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_82"/></StgValue>
</operation>

<operation id="642" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="25" op_0_bw="32">
<![CDATA[
entry:1607 %trunc_ln49_29 = trunc i32 %add_ln54_8

]]></Node>
<StgValue><ssdm name="trunc_ln49_29"/></StgValue>
</operation>

<operation id="643" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1608 %or_ln49_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_29, i7 %lshr_ln49_82

]]></Node>
<StgValue><ssdm name="or_ln49_82"/></StgValue>
</operation>

<operation id="644" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1609 %xor_ln49_36 = xor i32 %or_ln49_9, i32 %or_ln49_81

]]></Node>
<StgValue><ssdm name="xor_ln49_36"/></StgValue>
</operation>

<operation id="645" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1610 %xor_ln49_37 = xor i32 %xor_ln49_36, i32 %or_ln49_82

]]></Node>
<StgValue><ssdm name="xor_ln49_37"/></StgValue>
</operation>

<operation id="646" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1611 %and_ln49_9 = and i32 %add_ln54_7, i32 %add_ln54_8

]]></Node>
<StgValue><ssdm name="and_ln49_9"/></StgValue>
</operation>

<operation id="647" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1612 %xor_ln49_38 = xor i32 %add_ln54_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_38"/></StgValue>
</operation>

<operation id="648" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1613 %and_ln49_73 = and i32 %add_ln54_6, i32 %xor_ln49_38

]]></Node>
<StgValue><ssdm name="and_ln49_73"/></StgValue>
</operation>

<operation id="649" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1614 %xor_ln49_39 = xor i32 %and_ln49_73, i32 %and_ln49_9

]]></Node>
<StgValue><ssdm name="xor_ln49_39"/></StgValue>
</operation>

<operation id="650" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1615 %add_ln49_36 = add i32 %xor_ln49_39, i32 %add_ln54_5

]]></Node>
<StgValue><ssdm name="add_ln49_36"/></StgValue>
</operation>

<operation id="651" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1616 %add_ln49_37 = add i32 %m_9, i32 310598401

]]></Node>
<StgValue><ssdm name="add_ln49_37"/></StgValue>
</operation>

<operation id="652" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1617 %add_ln49_38 = add i32 %add_ln49_37, i32 %xor_ln49_37

]]></Node>
<StgValue><ssdm name="add_ln49_38"/></StgValue>
</operation>

<operation id="653" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1618 %add_ln49_39 = add i32 %add_ln49_38, i32 %add_ln49_36

]]></Node>
<StgValue><ssdm name="add_ln49_39"/></StgValue>
</operation>

<operation id="654" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1619 %lshr_ln50_9 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_8, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_9"/></StgValue>
</operation>

<operation id="655" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="2" op_0_bw="32">
<![CDATA[
entry:1620 %trunc_ln50_27 = trunc i32 %add_ln58_8

]]></Node>
<StgValue><ssdm name="trunc_ln50_27"/></StgValue>
</operation>

<operation id="656" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1621 %or_ln50_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_27, i30 %lshr_ln50_9

]]></Node>
<StgValue><ssdm name="or_ln50_9"/></StgValue>
</operation>

<operation id="657" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1622 %lshr_ln50_81 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_8, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_81"/></StgValue>
</operation>

<operation id="658" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="13" op_0_bw="32">
<![CDATA[
entry:1623 %trunc_ln50_28 = trunc i32 %add_ln58_8

]]></Node>
<StgValue><ssdm name="trunc_ln50_28"/></StgValue>
</operation>

<operation id="659" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1624 %or_ln50_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_28, i19 %lshr_ln50_81

]]></Node>
<StgValue><ssdm name="or_ln50_81"/></StgValue>
</operation>

<operation id="660" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1625 %lshr_ln50_82 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_8, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_82"/></StgValue>
</operation>

<operation id="661" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="22" op_0_bw="32">
<![CDATA[
entry:1626 %trunc_ln50_29 = trunc i32 %add_ln58_8

]]></Node>
<StgValue><ssdm name="trunc_ln50_29"/></StgValue>
</operation>

<operation id="662" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1627 %or_ln50_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_29, i10 %lshr_ln50_82

]]></Node>
<StgValue><ssdm name="or_ln50_82"/></StgValue>
</operation>

<operation id="663" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1628 %xor_ln50_36 = xor i32 %or_ln50_9, i32 %or_ln50_81

]]></Node>
<StgValue><ssdm name="xor_ln50_36"/></StgValue>
</operation>

<operation id="664" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1629 %xor_ln50_37 = xor i32 %xor_ln50_36, i32 %or_ln50_82

]]></Node>
<StgValue><ssdm name="xor_ln50_37"/></StgValue>
</operation>

<operation id="665" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1630 %xor_ln50_38 = xor i32 %add_ln58_6, i32 %add_ln58_7

]]></Node>
<StgValue><ssdm name="xor_ln50_38"/></StgValue>
</operation>

<operation id="666" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1631 %and_ln50_9 = and i32 %xor_ln50_38, i32 %add_ln58_8

]]></Node>
<StgValue><ssdm name="and_ln50_9"/></StgValue>
</operation>

<operation id="667" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1632 %and_ln50_73 = and i32 %add_ln58_6, i32 %add_ln58_7

]]></Node>
<StgValue><ssdm name="and_ln50_73"/></StgValue>
</operation>

<operation id="668" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1633 %xor_ln50_39 = xor i32 %and_ln50_9, i32 %and_ln50_73

]]></Node>
<StgValue><ssdm name="xor_ln50_39"/></StgValue>
</operation>

<operation id="669" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1634 %add_ln54_9 = add i32 %add_ln49_39, i32 %add_ln58_5

]]></Node>
<StgValue><ssdm name="add_ln54_9"/></StgValue>
</operation>

<operation id="670" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1635 %add_ln58_72 = add i32 %xor_ln50_37, i32 %add_ln49_39

]]></Node>
<StgValue><ssdm name="add_ln58_72"/></StgValue>
</operation>

<operation id="671" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1636 %add_ln58_9 = add i32 %add_ln58_72, i32 %xor_ln50_39

]]></Node>
<StgValue><ssdm name="add_ln58_9"/></StgValue>
</operation>

<operation id="672" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1637 %lshr_ln49_10 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_9, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_10"/></StgValue>
</operation>

<operation id="673" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="6" op_0_bw="32">
<![CDATA[
entry:1638 %trunc_ln49_30 = trunc i32 %add_ln54_9

]]></Node>
<StgValue><ssdm name="trunc_ln49_30"/></StgValue>
</operation>

<operation id="674" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1639 %or_ln49_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_30, i26 %lshr_ln49_10

]]></Node>
<StgValue><ssdm name="or_ln49_10"/></StgValue>
</operation>

<operation id="675" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1640 %lshr_ln49_83 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_9, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_83"/></StgValue>
</operation>

<operation id="676" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="11" op_0_bw="32">
<![CDATA[
entry:1641 %trunc_ln49_31 = trunc i32 %add_ln54_9

]]></Node>
<StgValue><ssdm name="trunc_ln49_31"/></StgValue>
</operation>

<operation id="677" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1642 %or_ln49_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_31, i21 %lshr_ln49_83

]]></Node>
<StgValue><ssdm name="or_ln49_83"/></StgValue>
</operation>

<operation id="678" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1643 %lshr_ln49_84 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_9, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_84"/></StgValue>
</operation>

<operation id="679" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="25" op_0_bw="32">
<![CDATA[
entry:1644 %trunc_ln49_32 = trunc i32 %add_ln54_9

]]></Node>
<StgValue><ssdm name="trunc_ln49_32"/></StgValue>
</operation>

<operation id="680" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1645 %or_ln49_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_32, i7 %lshr_ln49_84

]]></Node>
<StgValue><ssdm name="or_ln49_84"/></StgValue>
</operation>

<operation id="681" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1646 %xor_ln49_40 = xor i32 %or_ln49_10, i32 %or_ln49_83

]]></Node>
<StgValue><ssdm name="xor_ln49_40"/></StgValue>
</operation>

<operation id="682" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1647 %xor_ln49_41 = xor i32 %xor_ln49_40, i32 %or_ln49_84

]]></Node>
<StgValue><ssdm name="xor_ln49_41"/></StgValue>
</operation>

<operation id="683" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1648 %and_ln49_10 = and i32 %add_ln54_8, i32 %add_ln54_9

]]></Node>
<StgValue><ssdm name="and_ln49_10"/></StgValue>
</operation>

<operation id="684" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1649 %xor_ln49_42 = xor i32 %add_ln54_9, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_42"/></StgValue>
</operation>

<operation id="685" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1650 %and_ln49_74 = and i32 %add_ln54_7, i32 %xor_ln49_42

]]></Node>
<StgValue><ssdm name="and_ln49_74"/></StgValue>
</operation>

<operation id="686" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1651 %xor_ln49_43 = xor i32 %and_ln49_74, i32 %and_ln49_10

]]></Node>
<StgValue><ssdm name="xor_ln49_43"/></StgValue>
</operation>

<operation id="687" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1652 %add_ln49_40 = add i32 %xor_ln49_43, i32 %add_ln54_6

]]></Node>
<StgValue><ssdm name="add_ln49_40"/></StgValue>
</operation>

<operation id="688" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1653 %add_ln49_41 = add i32 %m_10, i32 607225278

]]></Node>
<StgValue><ssdm name="add_ln49_41"/></StgValue>
</operation>

<operation id="689" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1654 %add_ln49_42 = add i32 %add_ln49_41, i32 %xor_ln49_41

]]></Node>
<StgValue><ssdm name="add_ln49_42"/></StgValue>
</operation>

<operation id="690" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1655 %add_ln49_43 = add i32 %add_ln49_42, i32 %add_ln49_40

]]></Node>
<StgValue><ssdm name="add_ln49_43"/></StgValue>
</operation>

<operation id="691" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1656 %lshr_ln50_10 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_9, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_10"/></StgValue>
</operation>

<operation id="692" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="2" op_0_bw="32">
<![CDATA[
entry:1657 %trunc_ln50_30 = trunc i32 %add_ln58_9

]]></Node>
<StgValue><ssdm name="trunc_ln50_30"/></StgValue>
</operation>

<operation id="693" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1658 %or_ln50_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_30, i30 %lshr_ln50_10

]]></Node>
<StgValue><ssdm name="or_ln50_10"/></StgValue>
</operation>

<operation id="694" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1659 %lshr_ln50_83 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_9, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_83"/></StgValue>
</operation>

<operation id="695" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="13" op_0_bw="32">
<![CDATA[
entry:1660 %trunc_ln50_31 = trunc i32 %add_ln58_9

]]></Node>
<StgValue><ssdm name="trunc_ln50_31"/></StgValue>
</operation>

<operation id="696" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1661 %or_ln50_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_31, i19 %lshr_ln50_83

]]></Node>
<StgValue><ssdm name="or_ln50_83"/></StgValue>
</operation>

<operation id="697" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1662 %lshr_ln50_84 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_9, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_84"/></StgValue>
</operation>

<operation id="698" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="22" op_0_bw="32">
<![CDATA[
entry:1663 %trunc_ln50_32 = trunc i32 %add_ln58_9

]]></Node>
<StgValue><ssdm name="trunc_ln50_32"/></StgValue>
</operation>

<operation id="699" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1664 %or_ln50_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_32, i10 %lshr_ln50_84

]]></Node>
<StgValue><ssdm name="or_ln50_84"/></StgValue>
</operation>

<operation id="700" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1665 %xor_ln50_40 = xor i32 %or_ln50_10, i32 %or_ln50_83

]]></Node>
<StgValue><ssdm name="xor_ln50_40"/></StgValue>
</operation>

<operation id="701" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1666 %xor_ln50_41 = xor i32 %xor_ln50_40, i32 %or_ln50_84

]]></Node>
<StgValue><ssdm name="xor_ln50_41"/></StgValue>
</operation>

<operation id="702" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1671 %add_ln54_10 = add i32 %add_ln49_43, i32 %add_ln58_6

]]></Node>
<StgValue><ssdm name="add_ln54_10"/></StgValue>
</operation>

<operation id="703" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1674 %lshr_ln49_11 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_10, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_11"/></StgValue>
</operation>

<operation id="704" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="6" op_0_bw="32">
<![CDATA[
entry:1675 %trunc_ln49_33 = trunc i32 %add_ln54_10

]]></Node>
<StgValue><ssdm name="trunc_ln49_33"/></StgValue>
</operation>

<operation id="705" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1676 %or_ln49_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_33, i26 %lshr_ln49_11

]]></Node>
<StgValue><ssdm name="or_ln49_11"/></StgValue>
</operation>

<operation id="706" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1677 %lshr_ln49_85 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_10, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_85"/></StgValue>
</operation>

<operation id="707" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="11" op_0_bw="32">
<![CDATA[
entry:1678 %trunc_ln49_34 = trunc i32 %add_ln54_10

]]></Node>
<StgValue><ssdm name="trunc_ln49_34"/></StgValue>
</operation>

<operation id="708" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1679 %or_ln49_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_34, i21 %lshr_ln49_85

]]></Node>
<StgValue><ssdm name="or_ln49_85"/></StgValue>
</operation>

<operation id="709" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1680 %lshr_ln49_86 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_10, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_86"/></StgValue>
</operation>

<operation id="710" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="25" op_0_bw="32">
<![CDATA[
entry:1681 %trunc_ln49_35 = trunc i32 %add_ln54_10

]]></Node>
<StgValue><ssdm name="trunc_ln49_35"/></StgValue>
</operation>

<operation id="711" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1682 %or_ln49_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_35, i7 %lshr_ln49_86

]]></Node>
<StgValue><ssdm name="or_ln49_86"/></StgValue>
</operation>

<operation id="712" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1683 %xor_ln49_44 = xor i32 %or_ln49_11, i32 %or_ln49_85

]]></Node>
<StgValue><ssdm name="xor_ln49_44"/></StgValue>
</operation>

<operation id="713" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1684 %xor_ln49_45 = xor i32 %xor_ln49_44, i32 %or_ln49_86

]]></Node>
<StgValue><ssdm name="xor_ln49_45"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="714" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:115 %m_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_11, i8 %data_load_49, i8 %data_load_50, i8 %data_load_51

]]></Node>
<StgValue><ssdm name="m_11"/></StgValue>
</operation>

<operation id="715" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:124 %m_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_12, i8 %data_load_52, i8 %data_load_53, i8 %data_load_54

]]></Node>
<StgValue><ssdm name="m_12"/></StgValue>
</operation>

<operation id="716" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:133 %m_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_13, i8 %data_load_55, i8 %data_load_56, i8 %data_load_57

]]></Node>
<StgValue><ssdm name="m_13"/></StgValue>
</operation>

<operation id="717" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="6">
<![CDATA[
entry:144 %data_load_15 = load i6 %data_addr_60

]]></Node>
<StgValue><ssdm name="data_load_15"/></StgValue>
</operation>

<operation id="718" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="6">
<![CDATA[
entry:146 %data_load_61 = load i6 %data_addr_61

]]></Node>
<StgValue><ssdm name="data_load_61"/></StgValue>
</operation>

<operation id="719" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:147 %data_addr_62 = getelementptr i8 %data, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="data_addr_62"/></StgValue>
</operation>

<operation id="720" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="6">
<![CDATA[
entry:148 %data_load_62 = load i6 %data_addr_62

]]></Node>
<StgValue><ssdm name="data_load_62"/></StgValue>
</operation>

<operation id="721" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:149 %data_addr_63 = getelementptr i8 %data, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="data_addr_63"/></StgValue>
</operation>

<operation id="722" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="6">
<![CDATA[
entry:150 %data_load_63 = load i6 %data_addr_63

]]></Node>
<StgValue><ssdm name="data_load_63"/></StgValue>
</operation>

<operation id="723" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:223 %add_ln37_6 = add i32 %m_11, i32 %m_2

]]></Node>
<StgValue><ssdm name="add_ln37_6"/></StgValue>
</operation>

<operation id="724" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:225 %m_18 = add i32 %add_ln37_7, i32 %add_ln37_6

]]></Node>
<StgValue><ssdm name="m_18"/></StgValue>
</operation>

<operation id="725" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:250 %lshr_ln37_54 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_18, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_54"/></StgValue>
</operation>

<operation id="726" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="17" op_0_bw="32">
<![CDATA[
entry:251 %trunc_ln37_16 = trunc i32 %m_18

]]></Node>
<StgValue><ssdm name="trunc_ln37_16"/></StgValue>
</operation>

<operation id="727" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:252 %or_ln37_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_16, i15 %lshr_ln37_54

]]></Node>
<StgValue><ssdm name="or_ln37_4"/></StgValue>
</operation>

<operation id="728" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:253 %lshr_ln37_55 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_18, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_55"/></StgValue>
</operation>

<operation id="729" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="19" op_0_bw="32">
<![CDATA[
entry:254 %trunc_ln37_17 = trunc i32 %m_18

]]></Node>
<StgValue><ssdm name="trunc_ln37_17"/></StgValue>
</operation>

<operation id="730" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:255 %or_ln37_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_17, i13 %lshr_ln37_55

]]></Node>
<StgValue><ssdm name="or_ln37_59"/></StgValue>
</operation>

<operation id="731" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:256 %lshr_ln37_56 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_18, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_56"/></StgValue>
</operation>

<operation id="732" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="22">
<![CDATA[
entry:257 %zext_ln37_8 = zext i22 %lshr_ln37_56

]]></Node>
<StgValue><ssdm name="zext_ln37_8"/></StgValue>
</operation>

<operation id="733" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:258 %xor_ln37_16 = xor i32 %zext_ln37_8, i32 %or_ln37_59

]]></Node>
<StgValue><ssdm name="xor_ln37_16"/></StgValue>
</operation>

<operation id="734" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:259 %xor_ln37_17 = xor i32 %xor_ln37_16, i32 %or_ln37_4

]]></Node>
<StgValue><ssdm name="xor_ln37_17"/></StgValue>
</operation>

<operation id="735" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:260 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_33, i32 7

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="736" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="8">
<![CDATA[
entry:261 %trunc_ln37_18 = trunc i8 %data_load_33

]]></Node>
<StgValue><ssdm name="trunc_ln37_18"/></StgValue>
</operation>

<operation id="737" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
entry:262 %or_ln37_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_18, i8 %data_load_5, i8 %data_load_31, i8 %data_load_32, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="or_ln37_60"/></StgValue>
</operation>

<operation id="738" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:263 %tmp_18 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_31, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="739" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="8">
<![CDATA[
entry:264 %trunc_ln37_19 = trunc i8 %data_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln37_19"/></StgValue>
</operation>

<operation id="740" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
entry:265 %or_ln37_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_19, i8 %data_load_32, i8 %data_load_33, i8 %data_load_5, i6 %tmp_18

]]></Node>
<StgValue><ssdm name="or_ln37_61"/></StgValue>
</operation>

<operation id="741" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:266 %tmp_19 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_33, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="742" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
entry:267 %lshr_ln37_57 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_5, i8 %data_load_31, i8 %data_load_32, i5 %tmp_19

]]></Node>
<StgValue><ssdm name="lshr_ln37_57"/></StgValue>
</operation>

<operation id="743" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="29">
<![CDATA[
entry:268 %zext_ln37_9 = zext i29 %lshr_ln37_57

]]></Node>
<StgValue><ssdm name="zext_ln37_9"/></StgValue>
</operation>

<operation id="744" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:269 %xor_ln37_18 = xor i32 %zext_ln37_9, i32 %or_ln37_61

]]></Node>
<StgValue><ssdm name="xor_ln37_18"/></StgValue>
</operation>

<operation id="745" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:270 %xor_ln37_19 = xor i32 %xor_ln37_18, i32 %or_ln37_60

]]></Node>
<StgValue><ssdm name="xor_ln37_19"/></StgValue>
</operation>

<operation id="746" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:271 %add_ln37_12 = add i32 %m_13, i32 %m_4

]]></Node>
<StgValue><ssdm name="add_ln37_12"/></StgValue>
</operation>

<operation id="747" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:272 %add_ln37_13 = add i32 %xor_ln37_17, i32 %xor_ln37_19

]]></Node>
<StgValue><ssdm name="add_ln37_13"/></StgValue>
</operation>

<operation id="748" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:273 %m_20 = add i32 %add_ln37_13, i32 %add_ln37_12

]]></Node>
<StgValue><ssdm name="m_20"/></StgValue>
</operation>

<operation id="749" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:298 %lshr_ln37_6 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_20, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_6"/></StgValue>
</operation>

<operation id="750" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="17" op_0_bw="32">
<![CDATA[
entry:299 %trunc_ln37_24 = trunc i32 %m_20

]]></Node>
<StgValue><ssdm name="trunc_ln37_24"/></StgValue>
</operation>

<operation id="751" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:300 %or_ln37_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_24, i15 %lshr_ln37_6

]]></Node>
<StgValue><ssdm name="or_ln37_6"/></StgValue>
</operation>

<operation id="752" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:301 %lshr_ln37_62 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_20, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_62"/></StgValue>
</operation>

<operation id="753" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="19" op_0_bw="32">
<![CDATA[
entry:302 %trunc_ln37_25 = trunc i32 %m_20

]]></Node>
<StgValue><ssdm name="trunc_ln37_25"/></StgValue>
</operation>

<operation id="754" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:303 %or_ln37_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_25, i13 %lshr_ln37_62

]]></Node>
<StgValue><ssdm name="or_ln37_65"/></StgValue>
</operation>

<operation id="755" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:304 %lshr_ln37_63 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_20, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_63"/></StgValue>
</operation>

<operation id="756" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="22">
<![CDATA[
entry:305 %zext_ln37_12 = zext i22 %lshr_ln37_63

]]></Node>
<StgValue><ssdm name="zext_ln37_12"/></StgValue>
</operation>

<operation id="757" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:306 %xor_ln37_24 = xor i32 %zext_ln37_12, i32 %or_ln37_65

]]></Node>
<StgValue><ssdm name="xor_ln37_24"/></StgValue>
</operation>

<operation id="758" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:307 %xor_ln37_25 = xor i32 %xor_ln37_24, i32 %or_ln37_6

]]></Node>
<StgValue><ssdm name="xor_ln37_25"/></StgValue>
</operation>

<operation id="759" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:308 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_39, i32 7

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="760" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="8">
<![CDATA[
entry:309 %trunc_ln37_26 = trunc i8 %data_load_39

]]></Node>
<StgValue><ssdm name="trunc_ln37_26"/></StgValue>
</operation>

<operation id="761" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
entry:310 %or_ln37_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_26, i8 %data_load_7, i8 %data_load_37, i8 %data_load_38, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="or_ln37_66"/></StgValue>
</operation>

<operation id="762" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:311 %tmp_24 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_37, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="763" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="8">
<![CDATA[
entry:312 %trunc_ln37_27 = trunc i8 %data_load_37

]]></Node>
<StgValue><ssdm name="trunc_ln37_27"/></StgValue>
</operation>

<operation id="764" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
entry:313 %or_ln37_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_27, i8 %data_load_38, i8 %data_load_39, i8 %data_load_7, i6 %tmp_24

]]></Node>
<StgValue><ssdm name="or_ln37_67"/></StgValue>
</operation>

<operation id="765" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:314 %tmp_25 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_39, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="766" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
entry:315 %lshr_ln37_64 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_7, i8 %data_load_37, i8 %data_load_38, i5 %tmp_25

]]></Node>
<StgValue><ssdm name="lshr_ln37_64"/></StgValue>
</operation>

<operation id="767" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="29">
<![CDATA[
entry:316 %zext_ln37_13 = zext i29 %lshr_ln37_64

]]></Node>
<StgValue><ssdm name="zext_ln37_13"/></StgValue>
</operation>

<operation id="768" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:317 %xor_ln37_26 = xor i32 %zext_ln37_13, i32 %or_ln37_67

]]></Node>
<StgValue><ssdm name="xor_ln37_26"/></StgValue>
</operation>

<operation id="769" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:318 %xor_ln37_27 = xor i32 %xor_ln37_26, i32 %or_ln37_66

]]></Node>
<StgValue><ssdm name="xor_ln37_27"/></StgValue>
</operation>

<operation id="770" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:320 %add_ln37_19 = add i32 %xor_ln37_25, i32 %xor_ln37_27

]]></Node>
<StgValue><ssdm name="add_ln37_19"/></StgValue>
</operation>

<operation id="771" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1667 %xor_ln50_42 = xor i32 %add_ln58_7, i32 %add_ln58_8

]]></Node>
<StgValue><ssdm name="xor_ln50_42"/></StgValue>
</operation>

<operation id="772" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1668 %and_ln50_10 = and i32 %xor_ln50_42, i32 %add_ln58_9

]]></Node>
<StgValue><ssdm name="and_ln50_10"/></StgValue>
</operation>

<operation id="773" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1669 %and_ln50_74 = and i32 %add_ln58_7, i32 %add_ln58_8

]]></Node>
<StgValue><ssdm name="and_ln50_74"/></StgValue>
</operation>

<operation id="774" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1670 %xor_ln50_43 = xor i32 %and_ln50_10, i32 %and_ln50_74

]]></Node>
<StgValue><ssdm name="xor_ln50_43"/></StgValue>
</operation>

<operation id="775" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1672 %add_ln58_73 = add i32 %xor_ln50_41, i32 %add_ln49_43

]]></Node>
<StgValue><ssdm name="add_ln58_73"/></StgValue>
</operation>

<operation id="776" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1673 %add_ln58_10 = add i32 %add_ln58_73, i32 %xor_ln50_43

]]></Node>
<StgValue><ssdm name="add_ln58_10"/></StgValue>
</operation>

<operation id="777" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1685 %and_ln49_11 = and i32 %add_ln54_9, i32 %add_ln54_10

]]></Node>
<StgValue><ssdm name="and_ln49_11"/></StgValue>
</operation>

<operation id="778" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1686 %xor_ln49_46 = xor i32 %add_ln54_10, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_46"/></StgValue>
</operation>

<operation id="779" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1687 %and_ln49_75 = and i32 %add_ln54_8, i32 %xor_ln49_46

]]></Node>
<StgValue><ssdm name="and_ln49_75"/></StgValue>
</operation>

<operation id="780" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1688 %xor_ln49_47 = xor i32 %and_ln49_75, i32 %and_ln49_11

]]></Node>
<StgValue><ssdm name="xor_ln49_47"/></StgValue>
</operation>

<operation id="781" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1689 %add_ln49_44 = add i32 %xor_ln49_47, i32 %add_ln54_7

]]></Node>
<StgValue><ssdm name="add_ln49_44"/></StgValue>
</operation>

<operation id="782" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1690 %add_ln49_45 = add i32 %m_11, i32 1426881987

]]></Node>
<StgValue><ssdm name="add_ln49_45"/></StgValue>
</operation>

<operation id="783" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1691 %add_ln49_46 = add i32 %add_ln49_45, i32 %xor_ln49_45

]]></Node>
<StgValue><ssdm name="add_ln49_46"/></StgValue>
</operation>

<operation id="784" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1692 %add_ln49_47 = add i32 %add_ln49_46, i32 %add_ln49_44

]]></Node>
<StgValue><ssdm name="add_ln49_47"/></StgValue>
</operation>

<operation id="785" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1693 %lshr_ln50_11 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_10, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_11"/></StgValue>
</operation>

<operation id="786" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="2" op_0_bw="32">
<![CDATA[
entry:1694 %trunc_ln50_33 = trunc i32 %add_ln58_10

]]></Node>
<StgValue><ssdm name="trunc_ln50_33"/></StgValue>
</operation>

<operation id="787" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1695 %or_ln50_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_33, i30 %lshr_ln50_11

]]></Node>
<StgValue><ssdm name="or_ln50_11"/></StgValue>
</operation>

<operation id="788" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1696 %lshr_ln50_85 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_10, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_85"/></StgValue>
</operation>

<operation id="789" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="13" op_0_bw="32">
<![CDATA[
entry:1697 %trunc_ln50_34 = trunc i32 %add_ln58_10

]]></Node>
<StgValue><ssdm name="trunc_ln50_34"/></StgValue>
</operation>

<operation id="790" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1698 %or_ln50_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_34, i19 %lshr_ln50_85

]]></Node>
<StgValue><ssdm name="or_ln50_85"/></StgValue>
</operation>

<operation id="791" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1699 %lshr_ln50_86 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_10, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_86"/></StgValue>
</operation>

<operation id="792" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="22" op_0_bw="32">
<![CDATA[
entry:1700 %trunc_ln50_35 = trunc i32 %add_ln58_10

]]></Node>
<StgValue><ssdm name="trunc_ln50_35"/></StgValue>
</operation>

<operation id="793" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1701 %or_ln50_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_35, i10 %lshr_ln50_86

]]></Node>
<StgValue><ssdm name="or_ln50_86"/></StgValue>
</operation>

<operation id="794" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1702 %xor_ln50_44 = xor i32 %or_ln50_11, i32 %or_ln50_85

]]></Node>
<StgValue><ssdm name="xor_ln50_44"/></StgValue>
</operation>

<operation id="795" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1703 %xor_ln50_45 = xor i32 %xor_ln50_44, i32 %or_ln50_86

]]></Node>
<StgValue><ssdm name="xor_ln50_45"/></StgValue>
</operation>

<operation id="796" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1704 %xor_ln50_46 = xor i32 %add_ln58_8, i32 %add_ln58_9

]]></Node>
<StgValue><ssdm name="xor_ln50_46"/></StgValue>
</operation>

<operation id="797" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1705 %and_ln50_11 = and i32 %xor_ln50_46, i32 %add_ln58_10

]]></Node>
<StgValue><ssdm name="and_ln50_11"/></StgValue>
</operation>

<operation id="798" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1706 %and_ln50_75 = and i32 %add_ln58_8, i32 %add_ln58_9

]]></Node>
<StgValue><ssdm name="and_ln50_75"/></StgValue>
</operation>

<operation id="799" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1707 %xor_ln50_47 = xor i32 %and_ln50_11, i32 %and_ln50_75

]]></Node>
<StgValue><ssdm name="xor_ln50_47"/></StgValue>
</operation>

<operation id="800" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1708 %add_ln54_11 = add i32 %add_ln49_47, i32 %add_ln58_7

]]></Node>
<StgValue><ssdm name="add_ln54_11"/></StgValue>
</operation>

<operation id="801" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1709 %add_ln58_74 = add i32 %xor_ln50_45, i32 %add_ln49_47

]]></Node>
<StgValue><ssdm name="add_ln58_74"/></StgValue>
</operation>

<operation id="802" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1710 %add_ln58_11 = add i32 %add_ln58_74, i32 %xor_ln50_47

]]></Node>
<StgValue><ssdm name="add_ln58_11"/></StgValue>
</operation>

<operation id="803" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1711 %lshr_ln49_12 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_11, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_12"/></StgValue>
</operation>

<operation id="804" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="6" op_0_bw="32">
<![CDATA[
entry:1712 %trunc_ln49_36 = trunc i32 %add_ln54_11

]]></Node>
<StgValue><ssdm name="trunc_ln49_36"/></StgValue>
</operation>

<operation id="805" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1713 %or_ln49_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_36, i26 %lshr_ln49_12

]]></Node>
<StgValue><ssdm name="or_ln49_12"/></StgValue>
</operation>

<operation id="806" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1714 %lshr_ln49_87 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_11, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_87"/></StgValue>
</operation>

<operation id="807" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="11" op_0_bw="32">
<![CDATA[
entry:1715 %trunc_ln49_37 = trunc i32 %add_ln54_11

]]></Node>
<StgValue><ssdm name="trunc_ln49_37"/></StgValue>
</operation>

<operation id="808" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1716 %or_ln49_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_37, i21 %lshr_ln49_87

]]></Node>
<StgValue><ssdm name="or_ln49_87"/></StgValue>
</operation>

<operation id="809" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1717 %lshr_ln49_88 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_11, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_88"/></StgValue>
</operation>

<operation id="810" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="25" op_0_bw="32">
<![CDATA[
entry:1718 %trunc_ln49_38 = trunc i32 %add_ln54_11

]]></Node>
<StgValue><ssdm name="trunc_ln49_38"/></StgValue>
</operation>

<operation id="811" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1719 %or_ln49_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_38, i7 %lshr_ln49_88

]]></Node>
<StgValue><ssdm name="or_ln49_88"/></StgValue>
</operation>

<operation id="812" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1720 %xor_ln49_48 = xor i32 %or_ln49_12, i32 %or_ln49_87

]]></Node>
<StgValue><ssdm name="xor_ln49_48"/></StgValue>
</operation>

<operation id="813" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1721 %xor_ln49_49 = xor i32 %xor_ln49_48, i32 %or_ln49_88

]]></Node>
<StgValue><ssdm name="xor_ln49_49"/></StgValue>
</operation>

<operation id="814" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1722 %and_ln49_12 = and i32 %add_ln54_10, i32 %add_ln54_11

]]></Node>
<StgValue><ssdm name="and_ln49_12"/></StgValue>
</operation>

<operation id="815" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1723 %xor_ln49_50 = xor i32 %add_ln54_11, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_50"/></StgValue>
</operation>

<operation id="816" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1724 %and_ln49_76 = and i32 %add_ln54_9, i32 %xor_ln49_50

]]></Node>
<StgValue><ssdm name="and_ln49_76"/></StgValue>
</operation>

<operation id="817" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1725 %xor_ln49_51 = xor i32 %and_ln49_76, i32 %and_ln49_12

]]></Node>
<StgValue><ssdm name="xor_ln49_51"/></StgValue>
</operation>

<operation id="818" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1726 %add_ln49_48 = add i32 %xor_ln49_51, i32 %add_ln54_8

]]></Node>
<StgValue><ssdm name="add_ln49_48"/></StgValue>
</operation>

<operation id="819" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1727 %add_ln49_49 = add i32 %m_12, i32 1925078388

]]></Node>
<StgValue><ssdm name="add_ln49_49"/></StgValue>
</operation>

<operation id="820" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1728 %add_ln49_50 = add i32 %add_ln49_49, i32 %xor_ln49_49

]]></Node>
<StgValue><ssdm name="add_ln49_50"/></StgValue>
</operation>

<operation id="821" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1729 %add_ln49_51 = add i32 %add_ln49_50, i32 %add_ln49_48

]]></Node>
<StgValue><ssdm name="add_ln49_51"/></StgValue>
</operation>

<operation id="822" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1730 %lshr_ln50_12 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_11, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_12"/></StgValue>
</operation>

<operation id="823" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="2" op_0_bw="32">
<![CDATA[
entry:1731 %trunc_ln50_36 = trunc i32 %add_ln58_11

]]></Node>
<StgValue><ssdm name="trunc_ln50_36"/></StgValue>
</operation>

<operation id="824" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1732 %or_ln50_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_36, i30 %lshr_ln50_12

]]></Node>
<StgValue><ssdm name="or_ln50_12"/></StgValue>
</operation>

<operation id="825" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1733 %lshr_ln50_87 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_11, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_87"/></StgValue>
</operation>

<operation id="826" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="13" op_0_bw="32">
<![CDATA[
entry:1734 %trunc_ln50_37 = trunc i32 %add_ln58_11

]]></Node>
<StgValue><ssdm name="trunc_ln50_37"/></StgValue>
</operation>

<operation id="827" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1735 %or_ln50_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_37, i19 %lshr_ln50_87

]]></Node>
<StgValue><ssdm name="or_ln50_87"/></StgValue>
</operation>

<operation id="828" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1736 %lshr_ln50_88 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_11, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_88"/></StgValue>
</operation>

<operation id="829" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="22" op_0_bw="32">
<![CDATA[
entry:1737 %trunc_ln50_38 = trunc i32 %add_ln58_11

]]></Node>
<StgValue><ssdm name="trunc_ln50_38"/></StgValue>
</operation>

<operation id="830" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1738 %or_ln50_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_38, i10 %lshr_ln50_88

]]></Node>
<StgValue><ssdm name="or_ln50_88"/></StgValue>
</operation>

<operation id="831" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1739 %xor_ln50_48 = xor i32 %or_ln50_12, i32 %or_ln50_87

]]></Node>
<StgValue><ssdm name="xor_ln50_48"/></StgValue>
</operation>

<operation id="832" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1740 %xor_ln50_49 = xor i32 %xor_ln50_48, i32 %or_ln50_88

]]></Node>
<StgValue><ssdm name="xor_ln50_49"/></StgValue>
</operation>

<operation id="833" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1745 %add_ln54_12 = add i32 %add_ln49_51, i32 %add_ln58_8

]]></Node>
<StgValue><ssdm name="add_ln54_12"/></StgValue>
</operation>

<operation id="834" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1748 %lshr_ln49_13 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_12, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_13"/></StgValue>
</operation>

<operation id="835" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="6" op_0_bw="32">
<![CDATA[
entry:1749 %trunc_ln49_39 = trunc i32 %add_ln54_12

]]></Node>
<StgValue><ssdm name="trunc_ln49_39"/></StgValue>
</operation>

<operation id="836" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1750 %or_ln49_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_39, i26 %lshr_ln49_13

]]></Node>
<StgValue><ssdm name="or_ln49_13"/></StgValue>
</operation>

<operation id="837" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1751 %lshr_ln49_89 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_12, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_89"/></StgValue>
</operation>

<operation id="838" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="11" op_0_bw="32">
<![CDATA[
entry:1752 %trunc_ln49_40 = trunc i32 %add_ln54_12

]]></Node>
<StgValue><ssdm name="trunc_ln49_40"/></StgValue>
</operation>

<operation id="839" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1753 %or_ln49_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_40, i21 %lshr_ln49_89

]]></Node>
<StgValue><ssdm name="or_ln49_89"/></StgValue>
</operation>

<operation id="840" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1754 %lshr_ln49_90 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_12, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_90"/></StgValue>
</operation>

<operation id="841" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="25" op_0_bw="32">
<![CDATA[
entry:1755 %trunc_ln49_41 = trunc i32 %add_ln54_12

]]></Node>
<StgValue><ssdm name="trunc_ln49_41"/></StgValue>
</operation>

<operation id="842" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1756 %or_ln49_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_41, i7 %lshr_ln49_90

]]></Node>
<StgValue><ssdm name="or_ln49_90"/></StgValue>
</operation>

<operation id="843" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1757 %xor_ln49_52 = xor i32 %or_ln49_13, i32 %or_ln49_89

]]></Node>
<StgValue><ssdm name="xor_ln49_52"/></StgValue>
</operation>

<operation id="844" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1758 %xor_ln49_53 = xor i32 %xor_ln49_52, i32 %or_ln49_90

]]></Node>
<StgValue><ssdm name="xor_ln49_53"/></StgValue>
</operation>

<operation id="845" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1759 %and_ln49_13 = and i32 %add_ln54_11, i32 %add_ln54_12

]]></Node>
<StgValue><ssdm name="and_ln49_13"/></StgValue>
</operation>

<operation id="846" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1760 %xor_ln49_54 = xor i32 %add_ln54_12, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_54"/></StgValue>
</operation>

<operation id="847" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1761 %and_ln49_77 = and i32 %add_ln54_10, i32 %xor_ln49_54

]]></Node>
<StgValue><ssdm name="and_ln49_77"/></StgValue>
</operation>

<operation id="848" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1762 %xor_ln49_55 = xor i32 %and_ln49_77, i32 %and_ln49_13

]]></Node>
<StgValue><ssdm name="xor_ln49_55"/></StgValue>
</operation>

<operation id="849" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1763 %add_ln49_52 = add i32 %xor_ln49_55, i32 2162078206

]]></Node>
<StgValue><ssdm name="add_ln49_52"/></StgValue>
</operation>

<operation id="850" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1764 %add_ln49_53 = add i32 %xor_ln49_53, i32 %m_13

]]></Node>
<StgValue><ssdm name="add_ln49_53"/></StgValue>
</operation>

<operation id="851" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1765 %add_ln49_54 = add i32 %add_ln49_53, i32 %add_ln54_9

]]></Node>
<StgValue><ssdm name="add_ln49_54"/></StgValue>
</operation>

<operation id="852" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1766 %add_ln49_55 = add i32 %add_ln49_54, i32 %add_ln49_52

]]></Node>
<StgValue><ssdm name="add_ln49_55"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="853" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:142 %m_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_14, i8 %data_load_58, i8 %data_load_59, i8 %data_load_60

]]></Node>
<StgValue><ssdm name="m_14"/></StgValue>
</operation>

<operation id="854" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="6">
<![CDATA[
entry:148 %data_load_62 = load i6 %data_addr_62

]]></Node>
<StgValue><ssdm name="data_load_62"/></StgValue>
</operation>

<operation id="855" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="6">
<![CDATA[
entry:150 %data_load_63 = load i6 %data_addr_63

]]></Node>
<StgValue><ssdm name="data_load_63"/></StgValue>
</operation>

<operation id="856" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:151 %m_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_load_15, i8 %data_load_61, i8 %data_load_62, i8 %data_load_63

]]></Node>
<StgValue><ssdm name="m_15"/></StgValue>
</operation>

<operation id="857" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:177 %tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %data_load_61, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="858" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="8">
<![CDATA[
entry:178 %trunc_ln37_4 = trunc i8 %data_load_61

]]></Node>
<StgValue><ssdm name="trunc_ln37_4"/></StgValue>
</operation>

<operation id="859" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="7">
<![CDATA[
entry:179 %or_ln37_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i8.i8.i7, i1 %trunc_ln37_4, i8 %data_load_62, i8 %data_load_63, i8 %data_load_15, i7 %tmp_s

]]></Node>
<StgValue><ssdm name="or_ln37_s"/></StgValue>
</operation>

<operation id="860" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:180 %tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_61, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="861" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="8">
<![CDATA[
entry:181 %trunc_ln37_5 = trunc i8 %data_load_61

]]></Node>
<StgValue><ssdm name="trunc_ln37_5"/></StgValue>
</operation>

<operation id="862" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="5">
<![CDATA[
entry:182 %or_ln37_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i8.i8.i8.i5, i3 %trunc_ln37_5, i8 %data_load_62, i8 %data_load_63, i8 %data_load_15, i5 %tmp_3

]]></Node>
<StgValue><ssdm name="or_ln37_48"/></StgValue>
</operation>

<operation id="863" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:183 %tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_62, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="864" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="22" op_0_bw="22" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
entry:184 %lshr_ln37_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i8.i8.i6, i8 %data_load_15, i8 %data_load_61, i6 %tmp_5

]]></Node>
<StgValue><ssdm name="lshr_ln37_s"/></StgValue>
</operation>

<operation id="865" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="22">
<![CDATA[
entry:185 %zext_ln37_2 = zext i22 %lshr_ln37_s

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="866" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:186 %xor_ln37_4 = xor i32 %zext_ln37_2, i32 %or_ln37_48

]]></Node>
<StgValue><ssdm name="xor_ln37_4"/></StgValue>
</operation>

<operation id="867" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:187 %xor_ln37_5 = xor i32 %xor_ln37_4, i32 %or_ln37_s

]]></Node>
<StgValue><ssdm name="xor_ln37_5"/></StgValue>
</operation>

<operation id="868" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:188 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_23, i32 7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="869" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="8">
<![CDATA[
entry:189 %trunc_ln37_6 = trunc i8 %data_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln37_6"/></StgValue>
</operation>

<operation id="870" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
entry:190 %or_ln37_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_6, i8 %data_load_20, i8 %data_load_21, i8 %data_load_22, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="or_ln37_49"/></StgValue>
</operation>

<operation id="871" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:191 %tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_21, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="872" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="8">
<![CDATA[
entry:192 %trunc_ln37_7 = trunc i8 %data_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln37_7"/></StgValue>
</operation>

<operation id="873" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
entry:193 %or_ln37_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_7, i8 %data_load_22, i8 %data_load_23, i8 %data_load_20, i6 %tmp_8

]]></Node>
<StgValue><ssdm name="or_ln37_50"/></StgValue>
</operation>

<operation id="874" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:194 %tmp_10 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_23, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="875" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
entry:195 %lshr_ln37_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_20, i8 %data_load_21, i8 %data_load_22, i5 %tmp_10

]]></Node>
<StgValue><ssdm name="lshr_ln37_1"/></StgValue>
</operation>

<operation id="876" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="29">
<![CDATA[
entry:196 %zext_ln37_3 = zext i29 %lshr_ln37_1

]]></Node>
<StgValue><ssdm name="zext_ln37_3"/></StgValue>
</operation>

<operation id="877" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:197 %xor_ln37_6 = xor i32 %zext_ln37_3, i32 %or_ln37_50

]]></Node>
<StgValue><ssdm name="xor_ln37_6"/></StgValue>
</operation>

<operation id="878" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:198 %xor_ln37_7 = xor i32 %xor_ln37_6, i32 %or_ln37_49

]]></Node>
<StgValue><ssdm name="xor_ln37_7"/></StgValue>
</operation>

<operation id="879" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:199 %add_ln37_3 = add i32 %m_10, i32 %m_1

]]></Node>
<StgValue><ssdm name="add_ln37_3"/></StgValue>
</operation>

<operation id="880" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:200 %add_ln37_4 = add i32 %xor_ln37_5, i32 %xor_ln37_7

]]></Node>
<StgValue><ssdm name="add_ln37_4"/></StgValue>
</operation>

<operation id="881" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:201 %m_17 = add i32 %add_ln37_4, i32 %add_ln37_3

]]></Node>
<StgValue><ssdm name="m_17"/></StgValue>
</operation>

<operation id="882" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:226 %lshr_ln37_50 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_17, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_50"/></StgValue>
</operation>

<operation id="883" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="17" op_0_bw="32">
<![CDATA[
entry:227 %trunc_ln37_12 = trunc i32 %m_17

]]></Node>
<StgValue><ssdm name="trunc_ln37_12"/></StgValue>
</operation>

<operation id="884" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:228 %or_ln37_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_12, i15 %lshr_ln37_50

]]></Node>
<StgValue><ssdm name="or_ln37_55"/></StgValue>
</operation>

<operation id="885" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:229 %lshr_ln37_51 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_17, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_51"/></StgValue>
</operation>

<operation id="886" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="19" op_0_bw="32">
<![CDATA[
entry:230 %trunc_ln37_13 = trunc i32 %m_17

]]></Node>
<StgValue><ssdm name="trunc_ln37_13"/></StgValue>
</operation>

<operation id="887" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:231 %or_ln37_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_13, i13 %lshr_ln37_51

]]></Node>
<StgValue><ssdm name="or_ln37_56"/></StgValue>
</operation>

<operation id="888" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:232 %lshr_ln37_52 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_17, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_52"/></StgValue>
</operation>

<operation id="889" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="22">
<![CDATA[
entry:233 %zext_ln37_6 = zext i22 %lshr_ln37_52

]]></Node>
<StgValue><ssdm name="zext_ln37_6"/></StgValue>
</operation>

<operation id="890" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:234 %xor_ln37_12 = xor i32 %zext_ln37_6, i32 %or_ln37_56

]]></Node>
<StgValue><ssdm name="xor_ln37_12"/></StgValue>
</operation>

<operation id="891" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:235 %xor_ln37_13 = xor i32 %xor_ln37_12, i32 %or_ln37_55

]]></Node>
<StgValue><ssdm name="xor_ln37_13"/></StgValue>
</operation>

<operation id="892" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:236 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_30, i32 7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="893" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="8">
<![CDATA[
entry:237 %trunc_ln37_14 = trunc i8 %data_load_30

]]></Node>
<StgValue><ssdm name="trunc_ln37_14"/></StgValue>
</operation>

<operation id="894" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
entry:238 %or_ln37_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_14, i8 %data_load_4, i8 %data_load_28, i8 %data_load_29, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="or_ln37_57"/></StgValue>
</operation>

<operation id="895" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:239 %tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_28, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="896" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="8">
<![CDATA[
entry:240 %trunc_ln37_15 = trunc i8 %data_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln37_15"/></StgValue>
</operation>

<operation id="897" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
entry:241 %or_ln37_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_15, i8 %data_load_29, i8 %data_load_30, i8 %data_load_4, i6 %tmp_15

]]></Node>
<StgValue><ssdm name="or_ln37_58"/></StgValue>
</operation>

<operation id="898" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:242 %tmp_16 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_30, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="899" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
entry:243 %lshr_ln37_53 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_4, i8 %data_load_28, i8 %data_load_29, i5 %tmp_16

]]></Node>
<StgValue><ssdm name="lshr_ln37_53"/></StgValue>
</operation>

<operation id="900" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="29">
<![CDATA[
entry:244 %zext_ln37_7 = zext i29 %lshr_ln37_53

]]></Node>
<StgValue><ssdm name="zext_ln37_7"/></StgValue>
</operation>

<operation id="901" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:245 %xor_ln37_14 = xor i32 %zext_ln37_7, i32 %or_ln37_58

]]></Node>
<StgValue><ssdm name="xor_ln37_14"/></StgValue>
</operation>

<operation id="902" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:246 %xor_ln37_15 = xor i32 %xor_ln37_14, i32 %or_ln37_57

]]></Node>
<StgValue><ssdm name="xor_ln37_15"/></StgValue>
</operation>

<operation id="903" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:247 %add_ln37_9 = add i32 %m_12, i32 %m_3

]]></Node>
<StgValue><ssdm name="add_ln37_9"/></StgValue>
</operation>

<operation id="904" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:248 %add_ln37_10 = add i32 %xor_ln37_13, i32 %xor_ln37_15

]]></Node>
<StgValue><ssdm name="add_ln37_10"/></StgValue>
</operation>

<operation id="905" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:249 %m_19 = add i32 %add_ln37_10, i32 %add_ln37_9

]]></Node>
<StgValue><ssdm name="m_19"/></StgValue>
</operation>

<operation id="906" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:274 %lshr_ln37_58 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_19, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_58"/></StgValue>
</operation>

<operation id="907" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="17" op_0_bw="32">
<![CDATA[
entry:275 %trunc_ln37_20 = trunc i32 %m_19

]]></Node>
<StgValue><ssdm name="trunc_ln37_20"/></StgValue>
</operation>

<operation id="908" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:276 %or_ln37_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_20, i15 %lshr_ln37_58

]]></Node>
<StgValue><ssdm name="or_ln37_5"/></StgValue>
</operation>

<operation id="909" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:277 %lshr_ln37_59 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_19, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_59"/></StgValue>
</operation>

<operation id="910" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="19" op_0_bw="32">
<![CDATA[
entry:278 %trunc_ln37_21 = trunc i32 %m_19

]]></Node>
<StgValue><ssdm name="trunc_ln37_21"/></StgValue>
</operation>

<operation id="911" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:279 %or_ln37_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_21, i13 %lshr_ln37_59

]]></Node>
<StgValue><ssdm name="or_ln37_62"/></StgValue>
</operation>

<operation id="912" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:280 %lshr_ln37_60 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_19, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_60"/></StgValue>
</operation>

<operation id="913" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="22">
<![CDATA[
entry:281 %zext_ln37_10 = zext i22 %lshr_ln37_60

]]></Node>
<StgValue><ssdm name="zext_ln37_10"/></StgValue>
</operation>

<operation id="914" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:282 %xor_ln37_20 = xor i32 %zext_ln37_10, i32 %or_ln37_62

]]></Node>
<StgValue><ssdm name="xor_ln37_20"/></StgValue>
</operation>

<operation id="915" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:283 %xor_ln37_21 = xor i32 %xor_ln37_20, i32 %or_ln37_5

]]></Node>
<StgValue><ssdm name="xor_ln37_21"/></StgValue>
</operation>

<operation id="916" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:284 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_36, i32 7

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="917" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="8">
<![CDATA[
entry:285 %trunc_ln37_22 = trunc i8 %data_load_36

]]></Node>
<StgValue><ssdm name="trunc_ln37_22"/></StgValue>
</operation>

<operation id="918" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
entry:286 %or_ln37_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_22, i8 %data_load_6, i8 %data_load_34, i8 %data_load_35, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="or_ln37_63"/></StgValue>
</operation>

<operation id="919" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:287 %tmp_21 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_34, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="920" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="2" op_0_bw="8">
<![CDATA[
entry:288 %trunc_ln37_23 = trunc i8 %data_load_34

]]></Node>
<StgValue><ssdm name="trunc_ln37_23"/></StgValue>
</operation>

<operation id="921" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
entry:289 %or_ln37_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_23, i8 %data_load_35, i8 %data_load_36, i8 %data_load_6, i6 %tmp_21

]]></Node>
<StgValue><ssdm name="or_ln37_64"/></StgValue>
</operation>

<operation id="922" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:290 %tmp_22 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_36, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="923" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
entry:291 %lshr_ln37_61 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_6, i8 %data_load_34, i8 %data_load_35, i5 %tmp_22

]]></Node>
<StgValue><ssdm name="lshr_ln37_61"/></StgValue>
</operation>

<operation id="924" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="29">
<![CDATA[
entry:292 %zext_ln37_11 = zext i29 %lshr_ln37_61

]]></Node>
<StgValue><ssdm name="zext_ln37_11"/></StgValue>
</operation>

<operation id="925" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:293 %xor_ln37_22 = xor i32 %zext_ln37_11, i32 %or_ln37_64

]]></Node>
<StgValue><ssdm name="xor_ln37_22"/></StgValue>
</operation>

<operation id="926" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:294 %xor_ln37_23 = xor i32 %xor_ln37_22, i32 %or_ln37_63

]]></Node>
<StgValue><ssdm name="xor_ln37_23"/></StgValue>
</operation>

<operation id="927" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:295 %add_ln37_15 = add i32 %m_14, i32 %m_5

]]></Node>
<StgValue><ssdm name="add_ln37_15"/></StgValue>
</operation>

<operation id="928" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:296 %add_ln37_16 = add i32 %xor_ln37_21, i32 %xor_ln37_23

]]></Node>
<StgValue><ssdm name="add_ln37_16"/></StgValue>
</operation>

<operation id="929" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:297 %m_21 = add i32 %add_ln37_16, i32 %add_ln37_15

]]></Node>
<StgValue><ssdm name="m_21"/></StgValue>
</operation>

<operation id="930" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:319 %add_ln37_18 = add i32 %m_15, i32 %m_6

]]></Node>
<StgValue><ssdm name="add_ln37_18"/></StgValue>
</operation>

<operation id="931" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:321 %m_22 = add i32 %add_ln37_19, i32 %add_ln37_18

]]></Node>
<StgValue><ssdm name="m_22"/></StgValue>
</operation>

<operation id="932" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:322 %lshr_ln37_7 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_21, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_7"/></StgValue>
</operation>

<operation id="933" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="17" op_0_bw="32">
<![CDATA[
entry:323 %trunc_ln37_28 = trunc i32 %m_21

]]></Node>
<StgValue><ssdm name="trunc_ln37_28"/></StgValue>
</operation>

<operation id="934" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:324 %or_ln37_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_28, i15 %lshr_ln37_7

]]></Node>
<StgValue><ssdm name="or_ln37_7"/></StgValue>
</operation>

<operation id="935" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:325 %lshr_ln37_65 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_21, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_65"/></StgValue>
</operation>

<operation id="936" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="19" op_0_bw="32">
<![CDATA[
entry:326 %trunc_ln37_29 = trunc i32 %m_21

]]></Node>
<StgValue><ssdm name="trunc_ln37_29"/></StgValue>
</operation>

<operation id="937" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:327 %or_ln37_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_29, i13 %lshr_ln37_65

]]></Node>
<StgValue><ssdm name="or_ln37_68"/></StgValue>
</operation>

<operation id="938" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:328 %lshr_ln37_66 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_21, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_66"/></StgValue>
</operation>

<operation id="939" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="22">
<![CDATA[
entry:329 %zext_ln37_14 = zext i22 %lshr_ln37_66

]]></Node>
<StgValue><ssdm name="zext_ln37_14"/></StgValue>
</operation>

<operation id="940" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:330 %xor_ln37_28 = xor i32 %zext_ln37_14, i32 %or_ln37_68

]]></Node>
<StgValue><ssdm name="xor_ln37_28"/></StgValue>
</operation>

<operation id="941" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:331 %xor_ln37_29 = xor i32 %xor_ln37_28, i32 %or_ln37_7

]]></Node>
<StgValue><ssdm name="xor_ln37_29"/></StgValue>
</operation>

<operation id="942" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:332 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_42, i32 7

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="943" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="7" op_0_bw="8">
<![CDATA[
entry:333 %trunc_ln37_30 = trunc i8 %data_load_42

]]></Node>
<StgValue><ssdm name="trunc_ln37_30"/></StgValue>
</operation>

<operation id="944" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
entry:334 %or_ln37_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_30, i8 %data_load_8, i8 %data_load_40, i8 %data_load_41, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="or_ln37_69"/></StgValue>
</operation>

<operation id="945" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:335 %tmp_27 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_40, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="946" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="2" op_0_bw="8">
<![CDATA[
entry:336 %trunc_ln37_31 = trunc i8 %data_load_40

]]></Node>
<StgValue><ssdm name="trunc_ln37_31"/></StgValue>
</operation>

<operation id="947" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
entry:337 %or_ln37_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_31, i8 %data_load_41, i8 %data_load_42, i8 %data_load_8, i6 %tmp_27

]]></Node>
<StgValue><ssdm name="or_ln37_70"/></StgValue>
</operation>

<operation id="948" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:338 %tmp_28 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_42, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="949" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
entry:339 %lshr_ln37_67 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_8, i8 %data_load_40, i8 %data_load_41, i5 %tmp_28

]]></Node>
<StgValue><ssdm name="lshr_ln37_67"/></StgValue>
</operation>

<operation id="950" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="29">
<![CDATA[
entry:340 %zext_ln37_15 = zext i29 %lshr_ln37_67

]]></Node>
<StgValue><ssdm name="zext_ln37_15"/></StgValue>
</operation>

<operation id="951" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:341 %xor_ln37_30 = xor i32 %zext_ln37_15, i32 %or_ln37_70

]]></Node>
<StgValue><ssdm name="xor_ln37_30"/></StgValue>
</operation>

<operation id="952" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:342 %xor_ln37_31 = xor i32 %xor_ln37_30, i32 %or_ln37_69

]]></Node>
<StgValue><ssdm name="xor_ln37_31"/></StgValue>
</operation>

<operation id="953" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:344 %add_ln37_22 = add i32 %xor_ln37_29, i32 %xor_ln37_31

]]></Node>
<StgValue><ssdm name="add_ln37_22"/></StgValue>
</operation>

<operation id="954" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:346 %lshr_ln37_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_22, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_8"/></StgValue>
</operation>

<operation id="955" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="17" op_0_bw="32">
<![CDATA[
entry:347 %trunc_ln37_32 = trunc i32 %m_22

]]></Node>
<StgValue><ssdm name="trunc_ln37_32"/></StgValue>
</operation>

<operation id="956" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:348 %or_ln37_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_32, i15 %lshr_ln37_8

]]></Node>
<StgValue><ssdm name="or_ln37_8"/></StgValue>
</operation>

<operation id="957" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:349 %lshr_ln37_68 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_22, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_68"/></StgValue>
</operation>

<operation id="958" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="19" op_0_bw="32">
<![CDATA[
entry:350 %trunc_ln37_33 = trunc i32 %m_22

]]></Node>
<StgValue><ssdm name="trunc_ln37_33"/></StgValue>
</operation>

<operation id="959" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:351 %or_ln37_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_33, i13 %lshr_ln37_68

]]></Node>
<StgValue><ssdm name="or_ln37_71"/></StgValue>
</operation>

<operation id="960" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:352 %lshr_ln37_69 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_22, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_69"/></StgValue>
</operation>

<operation id="961" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="22">
<![CDATA[
entry:353 %zext_ln37_16 = zext i22 %lshr_ln37_69

]]></Node>
<StgValue><ssdm name="zext_ln37_16"/></StgValue>
</operation>

<operation id="962" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:354 %xor_ln37_32 = xor i32 %zext_ln37_16, i32 %or_ln37_71

]]></Node>
<StgValue><ssdm name="xor_ln37_32"/></StgValue>
</operation>

<operation id="963" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:355 %xor_ln37_33 = xor i32 %xor_ln37_32, i32 %or_ln37_8

]]></Node>
<StgValue><ssdm name="xor_ln37_33"/></StgValue>
</operation>

<operation id="964" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:356 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_45, i32 7

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="965" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="8">
<![CDATA[
entry:357 %trunc_ln37_34 = trunc i8 %data_load_45

]]></Node>
<StgValue><ssdm name="trunc_ln37_34"/></StgValue>
</operation>

<operation id="966" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
entry:358 %or_ln37_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_34, i8 %data_load_9, i8 %data_load_43, i8 %data_load_44, i1 %tmp_29

]]></Node>
<StgValue><ssdm name="or_ln37_72"/></StgValue>
</operation>

<operation id="967" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:359 %tmp_30 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_43, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="968" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="8">
<![CDATA[
entry:360 %trunc_ln37_35 = trunc i8 %data_load_43

]]></Node>
<StgValue><ssdm name="trunc_ln37_35"/></StgValue>
</operation>

<operation id="969" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
entry:361 %or_ln37_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_35, i8 %data_load_44, i8 %data_load_45, i8 %data_load_9, i6 %tmp_30

]]></Node>
<StgValue><ssdm name="or_ln37_73"/></StgValue>
</operation>

<operation id="970" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:362 %tmp_31 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_45, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="971" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
entry:363 %lshr_ln37_70 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_9, i8 %data_load_43, i8 %data_load_44, i5 %tmp_31

]]></Node>
<StgValue><ssdm name="lshr_ln37_70"/></StgValue>
</operation>

<operation id="972" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="29">
<![CDATA[
entry:364 %zext_ln37_17 = zext i29 %lshr_ln37_70

]]></Node>
<StgValue><ssdm name="zext_ln37_17"/></StgValue>
</operation>

<operation id="973" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:365 %xor_ln37_34 = xor i32 %zext_ln37_17, i32 %or_ln37_73

]]></Node>
<StgValue><ssdm name="xor_ln37_34"/></StgValue>
</operation>

<operation id="974" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:366 %xor_ln37_35 = xor i32 %xor_ln37_34, i32 %or_ln37_72

]]></Node>
<StgValue><ssdm name="xor_ln37_35"/></StgValue>
</operation>

<operation id="975" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:367 %add_ln37_24 = add i32 %m_17, i32 %m_8

]]></Node>
<StgValue><ssdm name="add_ln37_24"/></StgValue>
</operation>

<operation id="976" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:368 %add_ln37_25 = add i32 %xor_ln37_33, i32 %xor_ln37_35

]]></Node>
<StgValue><ssdm name="add_ln37_25"/></StgValue>
</operation>

<operation id="977" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:369 %m_24 = add i32 %add_ln37_25, i32 %add_ln37_24

]]></Node>
<StgValue><ssdm name="m_24"/></StgValue>
</operation>

<operation id="978" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:394 %lshr_ln37_10 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_24, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_10"/></StgValue>
</operation>

<operation id="979" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="17" op_0_bw="32">
<![CDATA[
entry:395 %trunc_ln37_40 = trunc i32 %m_24

]]></Node>
<StgValue><ssdm name="trunc_ln37_40"/></StgValue>
</operation>

<operation id="980" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:396 %or_ln37_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_40, i15 %lshr_ln37_10

]]></Node>
<StgValue><ssdm name="or_ln37_10"/></StgValue>
</operation>

<operation id="981" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:397 %lshr_ln37_74 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_24, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_74"/></StgValue>
</operation>

<operation id="982" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="19" op_0_bw="32">
<![CDATA[
entry:398 %trunc_ln37_41 = trunc i32 %m_24

]]></Node>
<StgValue><ssdm name="trunc_ln37_41"/></StgValue>
</operation>

<operation id="983" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:399 %or_ln37_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_41, i13 %lshr_ln37_74

]]></Node>
<StgValue><ssdm name="or_ln37_77"/></StgValue>
</operation>

<operation id="984" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:400 %lshr_ln37_75 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_24, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_75"/></StgValue>
</operation>

<operation id="985" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="22">
<![CDATA[
entry:401 %zext_ln37_20 = zext i22 %lshr_ln37_75

]]></Node>
<StgValue><ssdm name="zext_ln37_20"/></StgValue>
</operation>

<operation id="986" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:402 %xor_ln37_40 = xor i32 %zext_ln37_20, i32 %or_ln37_77

]]></Node>
<StgValue><ssdm name="xor_ln37_40"/></StgValue>
</operation>

<operation id="987" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:403 %xor_ln37_41 = xor i32 %xor_ln37_40, i32 %or_ln37_10

]]></Node>
<StgValue><ssdm name="xor_ln37_41"/></StgValue>
</operation>

<operation id="988" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:404 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_51, i32 7

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="989" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="7" op_0_bw="8">
<![CDATA[
entry:405 %trunc_ln37_42 = trunc i8 %data_load_51

]]></Node>
<StgValue><ssdm name="trunc_ln37_42"/></StgValue>
</operation>

<operation id="990" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
entry:406 %or_ln37_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_42, i8 %data_load_11, i8 %data_load_49, i8 %data_load_50, i1 %tmp_35

]]></Node>
<StgValue><ssdm name="or_ln37_78"/></StgValue>
</operation>

<operation id="991" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:407 %tmp_36 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_49, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="992" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="2" op_0_bw="8">
<![CDATA[
entry:408 %trunc_ln37_43 = trunc i8 %data_load_49

]]></Node>
<StgValue><ssdm name="trunc_ln37_43"/></StgValue>
</operation>

<operation id="993" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
entry:409 %or_ln37_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_43, i8 %data_load_50, i8 %data_load_51, i8 %data_load_11, i6 %tmp_36

]]></Node>
<StgValue><ssdm name="or_ln37_79"/></StgValue>
</operation>

<operation id="994" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:410 %tmp_37 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_51, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="995" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
entry:411 %lshr_ln37_76 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_11, i8 %data_load_49, i8 %data_load_50, i5 %tmp_37

]]></Node>
<StgValue><ssdm name="lshr_ln37_76"/></StgValue>
</operation>

<operation id="996" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="29">
<![CDATA[
entry:412 %zext_ln37_21 = zext i29 %lshr_ln37_76

]]></Node>
<StgValue><ssdm name="zext_ln37_21"/></StgValue>
</operation>

<operation id="997" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:413 %xor_ln37_42 = xor i32 %zext_ln37_21, i32 %or_ln37_79

]]></Node>
<StgValue><ssdm name="xor_ln37_42"/></StgValue>
</operation>

<operation id="998" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:414 %xor_ln37_43 = xor i32 %xor_ln37_42, i32 %or_ln37_78

]]></Node>
<StgValue><ssdm name="xor_ln37_43"/></StgValue>
</operation>

<operation id="999" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:415 %add_ln37_30 = add i32 %m_19, i32 %m_10

]]></Node>
<StgValue><ssdm name="add_ln37_30"/></StgValue>
</operation>

<operation id="1000" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:416 %add_ln37_31 = add i32 %xor_ln37_41, i32 %xor_ln37_43

]]></Node>
<StgValue><ssdm name="add_ln37_31"/></StgValue>
</operation>

<operation id="1001" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:417 %m_26 = add i32 %add_ln37_31, i32 %add_ln37_30

]]></Node>
<StgValue><ssdm name="m_26"/></StgValue>
</operation>

<operation id="1002" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:442 %lshr_ln37_12 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_26, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_12"/></StgValue>
</operation>

<operation id="1003" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="17" op_0_bw="32">
<![CDATA[
entry:443 %trunc_ln37_48 = trunc i32 %m_26

]]></Node>
<StgValue><ssdm name="trunc_ln37_48"/></StgValue>
</operation>

<operation id="1004" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:444 %or_ln37_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_48, i15 %lshr_ln37_12

]]></Node>
<StgValue><ssdm name="or_ln37_12"/></StgValue>
</operation>

<operation id="1005" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:445 %lshr_ln37_80 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_26, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_80"/></StgValue>
</operation>

<operation id="1006" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="19" op_0_bw="32">
<![CDATA[
entry:446 %trunc_ln37_49 = trunc i32 %m_26

]]></Node>
<StgValue><ssdm name="trunc_ln37_49"/></StgValue>
</operation>

<operation id="1007" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:447 %or_ln37_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_49, i13 %lshr_ln37_80

]]></Node>
<StgValue><ssdm name="or_ln37_83"/></StgValue>
</operation>

<operation id="1008" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:448 %lshr_ln37_81 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_26, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_81"/></StgValue>
</operation>

<operation id="1009" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="22">
<![CDATA[
entry:449 %zext_ln37_24 = zext i22 %lshr_ln37_81

]]></Node>
<StgValue><ssdm name="zext_ln37_24"/></StgValue>
</operation>

<operation id="1010" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:450 %xor_ln37_48 = xor i32 %zext_ln37_24, i32 %or_ln37_83

]]></Node>
<StgValue><ssdm name="xor_ln37_48"/></StgValue>
</operation>

<operation id="1011" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:451 %xor_ln37_49 = xor i32 %xor_ln37_48, i32 %or_ln37_12

]]></Node>
<StgValue><ssdm name="xor_ln37_49"/></StgValue>
</operation>

<operation id="1012" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:452 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_57, i32 7

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1013" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="7" op_0_bw="8">
<![CDATA[
entry:453 %trunc_ln37_50 = trunc i8 %data_load_57

]]></Node>
<StgValue><ssdm name="trunc_ln37_50"/></StgValue>
</operation>

<operation id="1014" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
entry:454 %or_ln37_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_50, i8 %data_load_13, i8 %data_load_55, i8 %data_load_56, i1 %tmp_41

]]></Node>
<StgValue><ssdm name="or_ln37_84"/></StgValue>
</operation>

<operation id="1015" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:455 %tmp_42 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_55, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1016" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="2" op_0_bw="8">
<![CDATA[
entry:456 %trunc_ln37_51 = trunc i8 %data_load_55

]]></Node>
<StgValue><ssdm name="trunc_ln37_51"/></StgValue>
</operation>

<operation id="1017" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
entry:457 %or_ln37_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_51, i8 %data_load_56, i8 %data_load_57, i8 %data_load_13, i6 %tmp_42

]]></Node>
<StgValue><ssdm name="or_ln37_85"/></StgValue>
</operation>

<operation id="1018" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:458 %tmp_43 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_57, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1019" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
entry:459 %lshr_ln37_82 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_13, i8 %data_load_55, i8 %data_load_56, i5 %tmp_43

]]></Node>
<StgValue><ssdm name="lshr_ln37_82"/></StgValue>
</operation>

<operation id="1020" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="29">
<![CDATA[
entry:460 %zext_ln37_25 = zext i29 %lshr_ln37_82

]]></Node>
<StgValue><ssdm name="zext_ln37_25"/></StgValue>
</operation>

<operation id="1021" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:461 %xor_ln37_50 = xor i32 %zext_ln37_25, i32 %or_ln37_85

]]></Node>
<StgValue><ssdm name="xor_ln37_50"/></StgValue>
</operation>

<operation id="1022" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:462 %xor_ln37_51 = xor i32 %xor_ln37_50, i32 %or_ln37_84

]]></Node>
<StgValue><ssdm name="xor_ln37_51"/></StgValue>
</operation>

<operation id="1023" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:463 %add_ln37_36 = add i32 %m_21, i32 %m_12

]]></Node>
<StgValue><ssdm name="add_ln37_36"/></StgValue>
</operation>

<operation id="1024" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:464 %add_ln37_37 = add i32 %xor_ln37_49, i32 %xor_ln37_51

]]></Node>
<StgValue><ssdm name="add_ln37_37"/></StgValue>
</operation>

<operation id="1025" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:465 %m_28 = add i32 %add_ln37_37, i32 %add_ln37_36

]]></Node>
<StgValue><ssdm name="m_28"/></StgValue>
</operation>

<operation id="1026" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:490 %lshr_ln37_14 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_28, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_14"/></StgValue>
</operation>

<operation id="1027" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="17" op_0_bw="32">
<![CDATA[
entry:491 %trunc_ln37_56 = trunc i32 %m_28

]]></Node>
<StgValue><ssdm name="trunc_ln37_56"/></StgValue>
</operation>

<operation id="1028" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:492 %or_ln37_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_56, i15 %lshr_ln37_14

]]></Node>
<StgValue><ssdm name="or_ln37_14"/></StgValue>
</operation>

<operation id="1029" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:493 %lshr_ln37_86 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_28, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_86"/></StgValue>
</operation>

<operation id="1030" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="19" op_0_bw="32">
<![CDATA[
entry:494 %trunc_ln37_57 = trunc i32 %m_28

]]></Node>
<StgValue><ssdm name="trunc_ln37_57"/></StgValue>
</operation>

<operation id="1031" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:495 %or_ln37_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_57, i13 %lshr_ln37_86

]]></Node>
<StgValue><ssdm name="or_ln37_89"/></StgValue>
</operation>

<operation id="1032" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:496 %lshr_ln37_87 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_28, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_87"/></StgValue>
</operation>

<operation id="1033" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="22">
<![CDATA[
entry:497 %zext_ln37_28 = zext i22 %lshr_ln37_87

]]></Node>
<StgValue><ssdm name="zext_ln37_28"/></StgValue>
</operation>

<operation id="1034" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:498 %xor_ln37_56 = xor i32 %zext_ln37_28, i32 %or_ln37_89

]]></Node>
<StgValue><ssdm name="xor_ln37_56"/></StgValue>
</operation>

<operation id="1035" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:499 %xor_ln37_57 = xor i32 %xor_ln37_56, i32 %or_ln37_14

]]></Node>
<StgValue><ssdm name="xor_ln37_57"/></StgValue>
</operation>

<operation id="1036" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:500 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_63, i32 7

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1037" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="7" op_0_bw="8">
<![CDATA[
entry:501 %trunc_ln37_58 = trunc i8 %data_load_63

]]></Node>
<StgValue><ssdm name="trunc_ln37_58"/></StgValue>
</operation>

<operation id="1038" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
entry:502 %or_ln37_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_58, i8 %data_load_15, i8 %data_load_61, i8 %data_load_62, i1 %tmp_47

]]></Node>
<StgValue><ssdm name="or_ln37_90"/></StgValue>
</operation>

<operation id="1039" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:503 %tmp_48 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_61, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1040" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="2" op_0_bw="8">
<![CDATA[
entry:504 %trunc_ln37_59 = trunc i8 %data_load_61

]]></Node>
<StgValue><ssdm name="trunc_ln37_59"/></StgValue>
</operation>

<operation id="1041" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
entry:505 %or_ln37_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_59, i8 %data_load_62, i8 %data_load_63, i8 %data_load_15, i6 %tmp_48

]]></Node>
<StgValue><ssdm name="or_ln37_91"/></StgValue>
</operation>

<operation id="1042" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:506 %tmp_49 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_63, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1043" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
entry:507 %lshr_ln37_88 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_15, i8 %data_load_61, i8 %data_load_62, i5 %tmp_49

]]></Node>
<StgValue><ssdm name="lshr_ln37_88"/></StgValue>
</operation>

<operation id="1044" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="29">
<![CDATA[
entry:508 %zext_ln37_29 = zext i29 %lshr_ln37_88

]]></Node>
<StgValue><ssdm name="zext_ln37_29"/></StgValue>
</operation>

<operation id="1045" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:509 %xor_ln37_58 = xor i32 %zext_ln37_29, i32 %or_ln37_91

]]></Node>
<StgValue><ssdm name="xor_ln37_58"/></StgValue>
</operation>

<operation id="1046" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:510 %xor_ln37_59 = xor i32 %xor_ln37_58, i32 %or_ln37_90

]]></Node>
<StgValue><ssdm name="xor_ln37_59"/></StgValue>
</operation>

<operation id="1047" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:512 %add_ln37_43 = add i32 %xor_ln37_57, i32 %xor_ln37_59

]]></Node>
<StgValue><ssdm name="add_ln37_43"/></StgValue>
</operation>

<operation id="1048" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1741 %xor_ln50_50 = xor i32 %add_ln58_9, i32 %add_ln58_10

]]></Node>
<StgValue><ssdm name="xor_ln50_50"/></StgValue>
</operation>

<operation id="1049" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1742 %and_ln50_12 = and i32 %xor_ln50_50, i32 %add_ln58_11

]]></Node>
<StgValue><ssdm name="and_ln50_12"/></StgValue>
</operation>

<operation id="1050" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1743 %and_ln50_76 = and i32 %add_ln58_9, i32 %add_ln58_10

]]></Node>
<StgValue><ssdm name="and_ln50_76"/></StgValue>
</operation>

<operation id="1051" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1744 %xor_ln50_51 = xor i32 %and_ln50_12, i32 %and_ln50_76

]]></Node>
<StgValue><ssdm name="xor_ln50_51"/></StgValue>
</operation>

<operation id="1052" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1746 %add_ln58_75 = add i32 %xor_ln50_49, i32 %add_ln49_51

]]></Node>
<StgValue><ssdm name="add_ln58_75"/></StgValue>
</operation>

<operation id="1053" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1747 %add_ln58_12 = add i32 %add_ln58_75, i32 %xor_ln50_51

]]></Node>
<StgValue><ssdm name="add_ln58_12"/></StgValue>
</operation>

<operation id="1054" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1767 %lshr_ln50_13 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_12, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_13"/></StgValue>
</operation>

<operation id="1055" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="2" op_0_bw="32">
<![CDATA[
entry:1768 %trunc_ln50_39 = trunc i32 %add_ln58_12

]]></Node>
<StgValue><ssdm name="trunc_ln50_39"/></StgValue>
</operation>

<operation id="1056" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1769 %or_ln50_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_39, i30 %lshr_ln50_13

]]></Node>
<StgValue><ssdm name="or_ln50_13"/></StgValue>
</operation>

<operation id="1057" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1770 %lshr_ln50_89 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_12, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_89"/></StgValue>
</operation>

<operation id="1058" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="13" op_0_bw="32">
<![CDATA[
entry:1771 %trunc_ln50_40 = trunc i32 %add_ln58_12

]]></Node>
<StgValue><ssdm name="trunc_ln50_40"/></StgValue>
</operation>

<operation id="1059" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1772 %or_ln50_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_40, i19 %lshr_ln50_89

]]></Node>
<StgValue><ssdm name="or_ln50_89"/></StgValue>
</operation>

<operation id="1060" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1773 %lshr_ln50_90 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_12, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_90"/></StgValue>
</operation>

<operation id="1061" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="22" op_0_bw="32">
<![CDATA[
entry:1774 %trunc_ln50_41 = trunc i32 %add_ln58_12

]]></Node>
<StgValue><ssdm name="trunc_ln50_41"/></StgValue>
</operation>

<operation id="1062" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1775 %or_ln50_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_41, i10 %lshr_ln50_90

]]></Node>
<StgValue><ssdm name="or_ln50_90"/></StgValue>
</operation>

<operation id="1063" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1776 %xor_ln50_52 = xor i32 %or_ln50_13, i32 %or_ln50_89

]]></Node>
<StgValue><ssdm name="xor_ln50_52"/></StgValue>
</operation>

<operation id="1064" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1777 %xor_ln50_53 = xor i32 %xor_ln50_52, i32 %or_ln50_90

]]></Node>
<StgValue><ssdm name="xor_ln50_53"/></StgValue>
</operation>

<operation id="1065" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1778 %xor_ln50_54 = xor i32 %add_ln58_10, i32 %add_ln58_11

]]></Node>
<StgValue><ssdm name="xor_ln50_54"/></StgValue>
</operation>

<operation id="1066" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1779 %and_ln50_13 = and i32 %xor_ln50_54, i32 %add_ln58_12

]]></Node>
<StgValue><ssdm name="and_ln50_13"/></StgValue>
</operation>

<operation id="1067" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1780 %and_ln50_77 = and i32 %add_ln58_10, i32 %add_ln58_11

]]></Node>
<StgValue><ssdm name="and_ln50_77"/></StgValue>
</operation>

<operation id="1068" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1781 %xor_ln50_55 = xor i32 %and_ln50_13, i32 %and_ln50_77

]]></Node>
<StgValue><ssdm name="xor_ln50_55"/></StgValue>
</operation>

<operation id="1069" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1782 %add_ln54_13 = add i32 %add_ln49_55, i32 %add_ln58_9

]]></Node>
<StgValue><ssdm name="add_ln54_13"/></StgValue>
</operation>

<operation id="1070" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1783 %add_ln58_76 = add i32 %xor_ln50_53, i32 %add_ln49_55

]]></Node>
<StgValue><ssdm name="add_ln58_76"/></StgValue>
</operation>

<operation id="1071" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1784 %add_ln58_13 = add i32 %add_ln58_76, i32 %xor_ln50_55

]]></Node>
<StgValue><ssdm name="add_ln58_13"/></StgValue>
</operation>

<operation id="1072" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1785 %lshr_ln49_14 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_13, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_14"/></StgValue>
</operation>

<operation id="1073" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="6" op_0_bw="32">
<![CDATA[
entry:1786 %trunc_ln49_42 = trunc i32 %add_ln54_13

]]></Node>
<StgValue><ssdm name="trunc_ln49_42"/></StgValue>
</operation>

<operation id="1074" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1787 %or_ln49_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_42, i26 %lshr_ln49_14

]]></Node>
<StgValue><ssdm name="or_ln49_14"/></StgValue>
</operation>

<operation id="1075" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1788 %lshr_ln49_91 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_13, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_91"/></StgValue>
</operation>

<operation id="1076" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="11" op_0_bw="32">
<![CDATA[
entry:1789 %trunc_ln49_43 = trunc i32 %add_ln54_13

]]></Node>
<StgValue><ssdm name="trunc_ln49_43"/></StgValue>
</operation>

<operation id="1077" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1790 %or_ln49_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_43, i21 %lshr_ln49_91

]]></Node>
<StgValue><ssdm name="or_ln49_91"/></StgValue>
</operation>

<operation id="1078" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1791 %lshr_ln49_92 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_13, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_92"/></StgValue>
</operation>

<operation id="1079" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="25" op_0_bw="32">
<![CDATA[
entry:1792 %trunc_ln49_44 = trunc i32 %add_ln54_13

]]></Node>
<StgValue><ssdm name="trunc_ln49_44"/></StgValue>
</operation>

<operation id="1080" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1793 %or_ln49_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_44, i7 %lshr_ln49_92

]]></Node>
<StgValue><ssdm name="or_ln49_92"/></StgValue>
</operation>

<operation id="1081" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1794 %xor_ln49_56 = xor i32 %or_ln49_14, i32 %or_ln49_91

]]></Node>
<StgValue><ssdm name="xor_ln49_56"/></StgValue>
</operation>

<operation id="1082" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1795 %xor_ln49_57 = xor i32 %xor_ln49_56, i32 %or_ln49_92

]]></Node>
<StgValue><ssdm name="xor_ln49_57"/></StgValue>
</operation>

<operation id="1083" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1796 %and_ln49_14 = and i32 %add_ln54_12, i32 %add_ln54_13

]]></Node>
<StgValue><ssdm name="and_ln49_14"/></StgValue>
</operation>

<operation id="1084" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1797 %xor_ln49_58 = xor i32 %add_ln54_13, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_58"/></StgValue>
</operation>

<operation id="1085" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1798 %and_ln49_78 = and i32 %add_ln54_11, i32 %xor_ln49_58

]]></Node>
<StgValue><ssdm name="and_ln49_78"/></StgValue>
</operation>

<operation id="1086" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1799 %xor_ln49_59 = xor i32 %and_ln49_78, i32 %and_ln49_14

]]></Node>
<StgValue><ssdm name="xor_ln49_59"/></StgValue>
</operation>

<operation id="1087" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1800 %add_ln49_56 = add i32 %xor_ln49_59, i32 2614888103

]]></Node>
<StgValue><ssdm name="add_ln49_56"/></StgValue>
</operation>

<operation id="1088" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1801 %add_ln49_57 = add i32 %xor_ln49_57, i32 %m_14

]]></Node>
<StgValue><ssdm name="add_ln49_57"/></StgValue>
</operation>

<operation id="1089" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1802 %add_ln49_58 = add i32 %add_ln49_57, i32 %add_ln54_10

]]></Node>
<StgValue><ssdm name="add_ln49_58"/></StgValue>
</operation>

<operation id="1090" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1803 %add_ln49_59 = add i32 %add_ln49_58, i32 %add_ln49_56

]]></Node>
<StgValue><ssdm name="add_ln49_59"/></StgValue>
</operation>

<operation id="1091" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1804 %lshr_ln50_14 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_13, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_14"/></StgValue>
</operation>

<operation id="1092" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="2" op_0_bw="32">
<![CDATA[
entry:1805 %trunc_ln50_42 = trunc i32 %add_ln58_13

]]></Node>
<StgValue><ssdm name="trunc_ln50_42"/></StgValue>
</operation>

<operation id="1093" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1806 %or_ln50_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_42, i30 %lshr_ln50_14

]]></Node>
<StgValue><ssdm name="or_ln50_14"/></StgValue>
</operation>

<operation id="1094" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1807 %lshr_ln50_91 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_13, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_91"/></StgValue>
</operation>

<operation id="1095" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="13" op_0_bw="32">
<![CDATA[
entry:1808 %trunc_ln50_43 = trunc i32 %add_ln58_13

]]></Node>
<StgValue><ssdm name="trunc_ln50_43"/></StgValue>
</operation>

<operation id="1096" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1809 %or_ln50_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_43, i19 %lshr_ln50_91

]]></Node>
<StgValue><ssdm name="or_ln50_91"/></StgValue>
</operation>

<operation id="1097" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1810 %lshr_ln50_92 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_13, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_92"/></StgValue>
</operation>

<operation id="1098" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="22" op_0_bw="32">
<![CDATA[
entry:1811 %trunc_ln50_44 = trunc i32 %add_ln58_13

]]></Node>
<StgValue><ssdm name="trunc_ln50_44"/></StgValue>
</operation>

<operation id="1099" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1812 %or_ln50_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_44, i10 %lshr_ln50_92

]]></Node>
<StgValue><ssdm name="or_ln50_92"/></StgValue>
</operation>

<operation id="1100" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1813 %xor_ln50_56 = xor i32 %or_ln50_14, i32 %or_ln50_91

]]></Node>
<StgValue><ssdm name="xor_ln50_56"/></StgValue>
</operation>

<operation id="1101" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1814 %xor_ln50_57 = xor i32 %xor_ln50_56, i32 %or_ln50_92

]]></Node>
<StgValue><ssdm name="xor_ln50_57"/></StgValue>
</operation>

<operation id="1102" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1815 %xor_ln50_58 = xor i32 %add_ln58_11, i32 %add_ln58_12

]]></Node>
<StgValue><ssdm name="xor_ln50_58"/></StgValue>
</operation>

<operation id="1103" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1816 %and_ln50_14 = and i32 %xor_ln50_58, i32 %add_ln58_13

]]></Node>
<StgValue><ssdm name="and_ln50_14"/></StgValue>
</operation>

<operation id="1104" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1817 %and_ln50_78 = and i32 %add_ln58_11, i32 %add_ln58_12

]]></Node>
<StgValue><ssdm name="and_ln50_78"/></StgValue>
</operation>

<operation id="1105" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1818 %xor_ln50_59 = xor i32 %and_ln50_14, i32 %and_ln50_78

]]></Node>
<StgValue><ssdm name="xor_ln50_59"/></StgValue>
</operation>

<operation id="1106" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1819 %add_ln54_14 = add i32 %add_ln49_59, i32 %add_ln58_10

]]></Node>
<StgValue><ssdm name="add_ln54_14"/></StgValue>
</operation>

<operation id="1107" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1820 %add_ln58_77 = add i32 %xor_ln50_57, i32 %add_ln49_59

]]></Node>
<StgValue><ssdm name="add_ln58_77"/></StgValue>
</operation>

<operation id="1108" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1821 %add_ln58_14 = add i32 %add_ln58_77, i32 %xor_ln50_59

]]></Node>
<StgValue><ssdm name="add_ln58_14"/></StgValue>
</operation>

<operation id="1109" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1822 %lshr_ln49_15 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_14, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_15"/></StgValue>
</operation>

<operation id="1110" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="6" op_0_bw="32">
<![CDATA[
entry:1823 %trunc_ln49_45 = trunc i32 %add_ln54_14

]]></Node>
<StgValue><ssdm name="trunc_ln49_45"/></StgValue>
</operation>

<operation id="1111" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1824 %or_ln49_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_45, i26 %lshr_ln49_15

]]></Node>
<StgValue><ssdm name="or_ln49_15"/></StgValue>
</operation>

<operation id="1112" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1825 %lshr_ln49_93 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_14, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_93"/></StgValue>
</operation>

<operation id="1113" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="11" op_0_bw="32">
<![CDATA[
entry:1826 %trunc_ln49_46 = trunc i32 %add_ln54_14

]]></Node>
<StgValue><ssdm name="trunc_ln49_46"/></StgValue>
</operation>

<operation id="1114" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1827 %or_ln49_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_46, i21 %lshr_ln49_93

]]></Node>
<StgValue><ssdm name="or_ln49_93"/></StgValue>
</operation>

<operation id="1115" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1828 %lshr_ln49_94 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_14, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_94"/></StgValue>
</operation>

<operation id="1116" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="25" op_0_bw="32">
<![CDATA[
entry:1829 %trunc_ln49_47 = trunc i32 %add_ln54_14

]]></Node>
<StgValue><ssdm name="trunc_ln49_47"/></StgValue>
</operation>

<operation id="1117" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1830 %or_ln49_94 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_47, i7 %lshr_ln49_94

]]></Node>
<StgValue><ssdm name="or_ln49_94"/></StgValue>
</operation>

<operation id="1118" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1831 %xor_ln49_60 = xor i32 %or_ln49_15, i32 %or_ln49_93

]]></Node>
<StgValue><ssdm name="xor_ln49_60"/></StgValue>
</operation>

<operation id="1119" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1832 %xor_ln49_61 = xor i32 %xor_ln49_60, i32 %or_ln49_94

]]></Node>
<StgValue><ssdm name="xor_ln49_61"/></StgValue>
</operation>

<operation id="1120" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1833 %and_ln49_15 = and i32 %add_ln54_13, i32 %add_ln54_14

]]></Node>
<StgValue><ssdm name="and_ln49_15"/></StgValue>
</operation>

<operation id="1121" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1834 %xor_ln49_62 = xor i32 %add_ln54_14, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_62"/></StgValue>
</operation>

<operation id="1122" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1835 %and_ln49_79 = and i32 %add_ln54_12, i32 %xor_ln49_62

]]></Node>
<StgValue><ssdm name="and_ln49_79"/></StgValue>
</operation>

<operation id="1123" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1836 %xor_ln49_63 = xor i32 %and_ln49_79, i32 %and_ln49_15

]]></Node>
<StgValue><ssdm name="xor_ln49_63"/></StgValue>
</operation>

<operation id="1124" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1837 %add_ln49_60 = add i32 %xor_ln49_63, i32 %add_ln54_11

]]></Node>
<StgValue><ssdm name="add_ln49_60"/></StgValue>
</operation>

<operation id="1125" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1838 %add_ln49_61 = add i32 %m_15, i32 3248222580

]]></Node>
<StgValue><ssdm name="add_ln49_61"/></StgValue>
</operation>

<operation id="1126" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1839 %add_ln49_62 = add i32 %add_ln49_61, i32 %xor_ln49_61

]]></Node>
<StgValue><ssdm name="add_ln49_62"/></StgValue>
</operation>

<operation id="1127" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1840 %add_ln49_63 = add i32 %add_ln49_62, i32 %add_ln49_60

]]></Node>
<StgValue><ssdm name="add_ln49_63"/></StgValue>
</operation>

<operation id="1128" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1841 %lshr_ln50_15 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_14, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_15"/></StgValue>
</operation>

<operation id="1129" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="2" op_0_bw="32">
<![CDATA[
entry:1842 %trunc_ln50_45 = trunc i32 %add_ln58_14

]]></Node>
<StgValue><ssdm name="trunc_ln50_45"/></StgValue>
</operation>

<operation id="1130" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1843 %or_ln50_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_45, i30 %lshr_ln50_15

]]></Node>
<StgValue><ssdm name="or_ln50_15"/></StgValue>
</operation>

<operation id="1131" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1844 %lshr_ln50_93 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_14, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_93"/></StgValue>
</operation>

<operation id="1132" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="13" op_0_bw="32">
<![CDATA[
entry:1845 %trunc_ln50_46 = trunc i32 %add_ln58_14

]]></Node>
<StgValue><ssdm name="trunc_ln50_46"/></StgValue>
</operation>

<operation id="1133" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1846 %or_ln50_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_46, i19 %lshr_ln50_93

]]></Node>
<StgValue><ssdm name="or_ln50_93"/></StgValue>
</operation>

<operation id="1134" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1847 %lshr_ln50_94 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_14, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_94"/></StgValue>
</operation>

<operation id="1135" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="22" op_0_bw="32">
<![CDATA[
entry:1848 %trunc_ln50_47 = trunc i32 %add_ln58_14

]]></Node>
<StgValue><ssdm name="trunc_ln50_47"/></StgValue>
</operation>

<operation id="1136" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1849 %or_ln50_94 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_47, i10 %lshr_ln50_94

]]></Node>
<StgValue><ssdm name="or_ln50_94"/></StgValue>
</operation>

<operation id="1137" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1850 %xor_ln50_60 = xor i32 %or_ln50_15, i32 %or_ln50_93

]]></Node>
<StgValue><ssdm name="xor_ln50_60"/></StgValue>
</operation>

<operation id="1138" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1851 %xor_ln50_61 = xor i32 %xor_ln50_60, i32 %or_ln50_94

]]></Node>
<StgValue><ssdm name="xor_ln50_61"/></StgValue>
</operation>

<operation id="1139" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1852 %xor_ln50_62 = xor i32 %add_ln58_12, i32 %add_ln58_13

]]></Node>
<StgValue><ssdm name="xor_ln50_62"/></StgValue>
</operation>

<operation id="1140" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1853 %and_ln50_15 = and i32 %xor_ln50_62, i32 %add_ln58_14

]]></Node>
<StgValue><ssdm name="and_ln50_15"/></StgValue>
</operation>

<operation id="1141" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1854 %and_ln50_79 = and i32 %add_ln58_12, i32 %add_ln58_13

]]></Node>
<StgValue><ssdm name="and_ln50_79"/></StgValue>
</operation>

<operation id="1142" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1855 %xor_ln50_63 = xor i32 %and_ln50_15, i32 %and_ln50_79

]]></Node>
<StgValue><ssdm name="xor_ln50_63"/></StgValue>
</operation>

<operation id="1143" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1856 %add_ln54_15 = add i32 %add_ln49_63, i32 %add_ln58_11

]]></Node>
<StgValue><ssdm name="add_ln54_15"/></StgValue>
</operation>

<operation id="1144" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1857 %add_ln58_78 = add i32 %xor_ln50_61, i32 %add_ln49_63

]]></Node>
<StgValue><ssdm name="add_ln58_78"/></StgValue>
</operation>

<operation id="1145" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1858 %add_ln58_15 = add i32 %add_ln58_78, i32 %xor_ln50_63

]]></Node>
<StgValue><ssdm name="add_ln58_15"/></StgValue>
</operation>

<operation id="1146" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1859 %lshr_ln49_16 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_15, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_16"/></StgValue>
</operation>

<operation id="1147" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="6" op_0_bw="32">
<![CDATA[
entry:1860 %trunc_ln49_48 = trunc i32 %add_ln54_15

]]></Node>
<StgValue><ssdm name="trunc_ln49_48"/></StgValue>
</operation>

<operation id="1148" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1861 %or_ln49_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_48, i26 %lshr_ln49_16

]]></Node>
<StgValue><ssdm name="or_ln49_16"/></StgValue>
</operation>

<operation id="1149" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1862 %lshr_ln49_95 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_15, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_95"/></StgValue>
</operation>

<operation id="1150" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="11" op_0_bw="32">
<![CDATA[
entry:1863 %trunc_ln49_49 = trunc i32 %add_ln54_15

]]></Node>
<StgValue><ssdm name="trunc_ln49_49"/></StgValue>
</operation>

<operation id="1151" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1864 %or_ln49_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_49, i21 %lshr_ln49_95

]]></Node>
<StgValue><ssdm name="or_ln49_95"/></StgValue>
</operation>

<operation id="1152" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1865 %lshr_ln49_96 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_15, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_96"/></StgValue>
</operation>

<operation id="1153" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="25" op_0_bw="32">
<![CDATA[
entry:1866 %trunc_ln49_50 = trunc i32 %add_ln54_15

]]></Node>
<StgValue><ssdm name="trunc_ln49_50"/></StgValue>
</operation>

<operation id="1154" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1867 %or_ln49_96 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_50, i7 %lshr_ln49_96

]]></Node>
<StgValue><ssdm name="or_ln49_96"/></StgValue>
</operation>

<operation id="1155" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1868 %xor_ln49_64 = xor i32 %or_ln49_16, i32 %or_ln49_95

]]></Node>
<StgValue><ssdm name="xor_ln49_64"/></StgValue>
</operation>

<operation id="1156" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1869 %xor_ln49_65 = xor i32 %xor_ln49_64, i32 %or_ln49_96

]]></Node>
<StgValue><ssdm name="xor_ln49_65"/></StgValue>
</operation>

<operation id="1157" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1875 %add_ln49_65 = add i32 %m_16, i32 3835390401

]]></Node>
<StgValue><ssdm name="add_ln49_65"/></StgValue>
</operation>

<operation id="1158" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1876 %add_ln49_66 = add i32 %add_ln49_65, i32 %xor_ln49_65

]]></Node>
<StgValue><ssdm name="add_ln49_66"/></StgValue>
</operation>

<operation id="1159" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1878 %lshr_ln50_16 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_15, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_16"/></StgValue>
</operation>

<operation id="1160" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="2" op_0_bw="32">
<![CDATA[
entry:1879 %trunc_ln50_48 = trunc i32 %add_ln58_15

]]></Node>
<StgValue><ssdm name="trunc_ln50_48"/></StgValue>
</operation>

<operation id="1161" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1880 %or_ln50_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_48, i30 %lshr_ln50_16

]]></Node>
<StgValue><ssdm name="or_ln50_16"/></StgValue>
</operation>

<operation id="1162" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1881 %lshr_ln50_95 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_15, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_95"/></StgValue>
</operation>

<operation id="1163" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="13" op_0_bw="32">
<![CDATA[
entry:1882 %trunc_ln50_49 = trunc i32 %add_ln58_15

]]></Node>
<StgValue><ssdm name="trunc_ln50_49"/></StgValue>
</operation>

<operation id="1164" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1883 %or_ln50_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_49, i19 %lshr_ln50_95

]]></Node>
<StgValue><ssdm name="or_ln50_95"/></StgValue>
</operation>

<operation id="1165" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1884 %lshr_ln50_96 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_15, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_96"/></StgValue>
</operation>

<operation id="1166" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="22" op_0_bw="32">
<![CDATA[
entry:1885 %trunc_ln50_50 = trunc i32 %add_ln58_15

]]></Node>
<StgValue><ssdm name="trunc_ln50_50"/></StgValue>
</operation>

<operation id="1167" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1886 %or_ln50_96 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_50, i10 %lshr_ln50_96

]]></Node>
<StgValue><ssdm name="or_ln50_96"/></StgValue>
</operation>

<operation id="1168" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1887 %xor_ln50_64 = xor i32 %or_ln50_16, i32 %or_ln50_95

]]></Node>
<StgValue><ssdm name="xor_ln50_64"/></StgValue>
</operation>

<operation id="1169" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1888 %xor_ln50_65 = xor i32 %xor_ln50_64, i32 %or_ln50_96

]]></Node>
<StgValue><ssdm name="xor_ln50_65"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1170" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:343 %add_ln37_21 = add i32 %m_16, i32 %m_7

]]></Node>
<StgValue><ssdm name="add_ln37_21"/></StgValue>
</operation>

<operation id="1171" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:345 %m_23 = add i32 %add_ln37_22, i32 %add_ln37_21

]]></Node>
<StgValue><ssdm name="m_23"/></StgValue>
</operation>

<operation id="1172" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:370 %lshr_ln37_9 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_23, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_9"/></StgValue>
</operation>

<operation id="1173" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="17" op_0_bw="32">
<![CDATA[
entry:371 %trunc_ln37_36 = trunc i32 %m_23

]]></Node>
<StgValue><ssdm name="trunc_ln37_36"/></StgValue>
</operation>

<operation id="1174" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:372 %or_ln37_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_36, i15 %lshr_ln37_9

]]></Node>
<StgValue><ssdm name="or_ln37_9"/></StgValue>
</operation>

<operation id="1175" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:373 %lshr_ln37_71 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_23, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_71"/></StgValue>
</operation>

<operation id="1176" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="19" op_0_bw="32">
<![CDATA[
entry:374 %trunc_ln37_37 = trunc i32 %m_23

]]></Node>
<StgValue><ssdm name="trunc_ln37_37"/></StgValue>
</operation>

<operation id="1177" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:375 %or_ln37_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_37, i13 %lshr_ln37_71

]]></Node>
<StgValue><ssdm name="or_ln37_74"/></StgValue>
</operation>

<operation id="1178" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:376 %lshr_ln37_72 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_23, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_72"/></StgValue>
</operation>

<operation id="1179" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="22">
<![CDATA[
entry:377 %zext_ln37_18 = zext i22 %lshr_ln37_72

]]></Node>
<StgValue><ssdm name="zext_ln37_18"/></StgValue>
</operation>

<operation id="1180" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:378 %xor_ln37_36 = xor i32 %zext_ln37_18, i32 %or_ln37_74

]]></Node>
<StgValue><ssdm name="xor_ln37_36"/></StgValue>
</operation>

<operation id="1181" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:379 %xor_ln37_37 = xor i32 %xor_ln37_36, i32 %or_ln37_9

]]></Node>
<StgValue><ssdm name="xor_ln37_37"/></StgValue>
</operation>

<operation id="1182" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:380 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_48, i32 7

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1183" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="7" op_0_bw="8">
<![CDATA[
entry:381 %trunc_ln37_38 = trunc i8 %data_load_48

]]></Node>
<StgValue><ssdm name="trunc_ln37_38"/></StgValue>
</operation>

<operation id="1184" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
entry:382 %or_ln37_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_38, i8 %data_load_10, i8 %data_load_46, i8 %data_load_47, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="or_ln37_75"/></StgValue>
</operation>

<operation id="1185" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:383 %tmp_33 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_46, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1186" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="2" op_0_bw="8">
<![CDATA[
entry:384 %trunc_ln37_39 = trunc i8 %data_load_46

]]></Node>
<StgValue><ssdm name="trunc_ln37_39"/></StgValue>
</operation>

<operation id="1187" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
entry:385 %or_ln37_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_39, i8 %data_load_47, i8 %data_load_48, i8 %data_load_10, i6 %tmp_33

]]></Node>
<StgValue><ssdm name="or_ln37_76"/></StgValue>
</operation>

<operation id="1188" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:386 %tmp_34 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_48, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1189" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
entry:387 %lshr_ln37_73 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_10, i8 %data_load_46, i8 %data_load_47, i5 %tmp_34

]]></Node>
<StgValue><ssdm name="lshr_ln37_73"/></StgValue>
</operation>

<operation id="1190" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="29">
<![CDATA[
entry:388 %zext_ln37_19 = zext i29 %lshr_ln37_73

]]></Node>
<StgValue><ssdm name="zext_ln37_19"/></StgValue>
</operation>

<operation id="1191" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:389 %xor_ln37_38 = xor i32 %zext_ln37_19, i32 %or_ln37_76

]]></Node>
<StgValue><ssdm name="xor_ln37_38"/></StgValue>
</operation>

<operation id="1192" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:390 %xor_ln37_39 = xor i32 %xor_ln37_38, i32 %or_ln37_75

]]></Node>
<StgValue><ssdm name="xor_ln37_39"/></StgValue>
</operation>

<operation id="1193" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:391 %add_ln37_27 = add i32 %m_18, i32 %m_9

]]></Node>
<StgValue><ssdm name="add_ln37_27"/></StgValue>
</operation>

<operation id="1194" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:392 %add_ln37_28 = add i32 %xor_ln37_37, i32 %xor_ln37_39

]]></Node>
<StgValue><ssdm name="add_ln37_28"/></StgValue>
</operation>

<operation id="1195" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:393 %m_25 = add i32 %add_ln37_28, i32 %add_ln37_27

]]></Node>
<StgValue><ssdm name="m_25"/></StgValue>
</operation>

<operation id="1196" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:418 %lshr_ln37_11 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_25, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_11"/></StgValue>
</operation>

<operation id="1197" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="17" op_0_bw="32">
<![CDATA[
entry:419 %trunc_ln37_44 = trunc i32 %m_25

]]></Node>
<StgValue><ssdm name="trunc_ln37_44"/></StgValue>
</operation>

<operation id="1198" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:420 %or_ln37_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_44, i15 %lshr_ln37_11

]]></Node>
<StgValue><ssdm name="or_ln37_11"/></StgValue>
</operation>

<operation id="1199" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:421 %lshr_ln37_77 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_25, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_77"/></StgValue>
</operation>

<operation id="1200" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="19" op_0_bw="32">
<![CDATA[
entry:422 %trunc_ln37_45 = trunc i32 %m_25

]]></Node>
<StgValue><ssdm name="trunc_ln37_45"/></StgValue>
</operation>

<operation id="1201" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:423 %or_ln37_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_45, i13 %lshr_ln37_77

]]></Node>
<StgValue><ssdm name="or_ln37_80"/></StgValue>
</operation>

<operation id="1202" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:424 %lshr_ln37_78 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_25, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_78"/></StgValue>
</operation>

<operation id="1203" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="22">
<![CDATA[
entry:425 %zext_ln37_22 = zext i22 %lshr_ln37_78

]]></Node>
<StgValue><ssdm name="zext_ln37_22"/></StgValue>
</operation>

<operation id="1204" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:426 %xor_ln37_44 = xor i32 %zext_ln37_22, i32 %or_ln37_80

]]></Node>
<StgValue><ssdm name="xor_ln37_44"/></StgValue>
</operation>

<operation id="1205" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:427 %xor_ln37_45 = xor i32 %xor_ln37_44, i32 %or_ln37_11

]]></Node>
<StgValue><ssdm name="xor_ln37_45"/></StgValue>
</operation>

<operation id="1206" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:428 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_54, i32 7

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1207" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="8">
<![CDATA[
entry:429 %trunc_ln37_46 = trunc i8 %data_load_54

]]></Node>
<StgValue><ssdm name="trunc_ln37_46"/></StgValue>
</operation>

<operation id="1208" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
entry:430 %or_ln37_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_46, i8 %data_load_12, i8 %data_load_52, i8 %data_load_53, i1 %tmp_38

]]></Node>
<StgValue><ssdm name="or_ln37_81"/></StgValue>
</operation>

<operation id="1209" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:431 %tmp_39 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_52, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1210" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="2" op_0_bw="8">
<![CDATA[
entry:432 %trunc_ln37_47 = trunc i8 %data_load_52

]]></Node>
<StgValue><ssdm name="trunc_ln37_47"/></StgValue>
</operation>

<operation id="1211" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
entry:433 %or_ln37_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_47, i8 %data_load_53, i8 %data_load_54, i8 %data_load_12, i6 %tmp_39

]]></Node>
<StgValue><ssdm name="or_ln37_82"/></StgValue>
</operation>

<operation id="1212" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:434 %tmp_40 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_54, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1213" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
entry:435 %lshr_ln37_79 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_12, i8 %data_load_52, i8 %data_load_53, i5 %tmp_40

]]></Node>
<StgValue><ssdm name="lshr_ln37_79"/></StgValue>
</operation>

<operation id="1214" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="29">
<![CDATA[
entry:436 %zext_ln37_23 = zext i29 %lshr_ln37_79

]]></Node>
<StgValue><ssdm name="zext_ln37_23"/></StgValue>
</operation>

<operation id="1215" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:437 %xor_ln37_46 = xor i32 %zext_ln37_23, i32 %or_ln37_82

]]></Node>
<StgValue><ssdm name="xor_ln37_46"/></StgValue>
</operation>

<operation id="1216" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:438 %xor_ln37_47 = xor i32 %xor_ln37_46, i32 %or_ln37_81

]]></Node>
<StgValue><ssdm name="xor_ln37_47"/></StgValue>
</operation>

<operation id="1217" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:439 %add_ln37_33 = add i32 %m_20, i32 %m_11

]]></Node>
<StgValue><ssdm name="add_ln37_33"/></StgValue>
</operation>

<operation id="1218" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:440 %add_ln37_34 = add i32 %xor_ln37_45, i32 %xor_ln37_47

]]></Node>
<StgValue><ssdm name="add_ln37_34"/></StgValue>
</operation>

<operation id="1219" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:441 %m_27 = add i32 %add_ln37_34, i32 %add_ln37_33

]]></Node>
<StgValue><ssdm name="m_27"/></StgValue>
</operation>

<operation id="1220" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:466 %lshr_ln37_13 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_27, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_13"/></StgValue>
</operation>

<operation id="1221" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="17" op_0_bw="32">
<![CDATA[
entry:467 %trunc_ln37_52 = trunc i32 %m_27

]]></Node>
<StgValue><ssdm name="trunc_ln37_52"/></StgValue>
</operation>

<operation id="1222" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:468 %or_ln37_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_52, i15 %lshr_ln37_13

]]></Node>
<StgValue><ssdm name="or_ln37_13"/></StgValue>
</operation>

<operation id="1223" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:469 %lshr_ln37_83 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_27, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_83"/></StgValue>
</operation>

<operation id="1224" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="19" op_0_bw="32">
<![CDATA[
entry:470 %trunc_ln37_53 = trunc i32 %m_27

]]></Node>
<StgValue><ssdm name="trunc_ln37_53"/></StgValue>
</operation>

<operation id="1225" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:471 %or_ln37_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_53, i13 %lshr_ln37_83

]]></Node>
<StgValue><ssdm name="or_ln37_86"/></StgValue>
</operation>

<operation id="1226" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:472 %lshr_ln37_84 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_27, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_84"/></StgValue>
</operation>

<operation id="1227" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="22">
<![CDATA[
entry:473 %zext_ln37_26 = zext i22 %lshr_ln37_84

]]></Node>
<StgValue><ssdm name="zext_ln37_26"/></StgValue>
</operation>

<operation id="1228" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:474 %xor_ln37_52 = xor i32 %zext_ln37_26, i32 %or_ln37_86

]]></Node>
<StgValue><ssdm name="xor_ln37_52"/></StgValue>
</operation>

<operation id="1229" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:475 %xor_ln37_53 = xor i32 %xor_ln37_52, i32 %or_ln37_13

]]></Node>
<StgValue><ssdm name="xor_ln37_53"/></StgValue>
</operation>

<operation id="1230" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:476 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %data_load_60, i32 7

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1231" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="7" op_0_bw="8">
<![CDATA[
entry:477 %trunc_ln37_54 = trunc i8 %data_load_60

]]></Node>
<StgValue><ssdm name="trunc_ln37_54"/></StgValue>
</operation>

<operation id="1232" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="1">
<![CDATA[
entry:478 %or_ln37_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i8.i8.i8.i1, i7 %trunc_ln37_54, i8 %data_load_14, i8 %data_load_58, i8 %data_load_59, i1 %tmp_44

]]></Node>
<StgValue><ssdm name="or_ln37_87"/></StgValue>
</operation>

<operation id="1233" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:479 %tmp_45 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %data_load_58, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1234" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="2" op_0_bw="8">
<![CDATA[
entry:480 %trunc_ln37_55 = trunc i8 %data_load_58

]]></Node>
<StgValue><ssdm name="trunc_ln37_55"/></StgValue>
</operation>

<operation id="1235" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="6">
<![CDATA[
entry:481 %or_ln37_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i8.i8.i8.i6, i2 %trunc_ln37_55, i8 %data_load_59, i8 %data_load_60, i8 %data_load_14, i6 %tmp_45

]]></Node>
<StgValue><ssdm name="or_ln37_88"/></StgValue>
</operation>

<operation id="1236" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:482 %tmp_46 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %data_load_60, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1237" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
entry:483 %lshr_ln37_85 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5, i8 %data_load_14, i8 %data_load_58, i8 %data_load_59, i5 %tmp_46

]]></Node>
<StgValue><ssdm name="lshr_ln37_85"/></StgValue>
</operation>

<operation id="1238" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="29">
<![CDATA[
entry:484 %zext_ln37_27 = zext i29 %lshr_ln37_85

]]></Node>
<StgValue><ssdm name="zext_ln37_27"/></StgValue>
</operation>

<operation id="1239" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:485 %xor_ln37_54 = xor i32 %zext_ln37_27, i32 %or_ln37_88

]]></Node>
<StgValue><ssdm name="xor_ln37_54"/></StgValue>
</operation>

<operation id="1240" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:486 %xor_ln37_55 = xor i32 %xor_ln37_54, i32 %or_ln37_87

]]></Node>
<StgValue><ssdm name="xor_ln37_55"/></StgValue>
</operation>

<operation id="1241" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:487 %add_ln37_39 = add i32 %m_22, i32 %m_13

]]></Node>
<StgValue><ssdm name="add_ln37_39"/></StgValue>
</operation>

<operation id="1242" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:488 %add_ln37_40 = add i32 %xor_ln37_53, i32 %xor_ln37_55

]]></Node>
<StgValue><ssdm name="add_ln37_40"/></StgValue>
</operation>

<operation id="1243" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:489 %m_29 = add i32 %add_ln37_40, i32 %add_ln37_39

]]></Node>
<StgValue><ssdm name="m_29"/></StgValue>
</operation>

<operation id="1244" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:511 %add_ln37_42 = add i32 %m_23, i32 %m_14

]]></Node>
<StgValue><ssdm name="add_ln37_42"/></StgValue>
</operation>

<operation id="1245" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:513 %m_30 = add i32 %add_ln37_43, i32 %add_ln37_42

]]></Node>
<StgValue><ssdm name="m_30"/></StgValue>
</operation>

<operation id="1246" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:514 %lshr_ln37_15 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_29, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_15"/></StgValue>
</operation>

<operation id="1247" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="17" op_0_bw="32">
<![CDATA[
entry:515 %trunc_ln37_60 = trunc i32 %m_29

]]></Node>
<StgValue><ssdm name="trunc_ln37_60"/></StgValue>
</operation>

<operation id="1248" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:516 %or_ln37_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_60, i15 %lshr_ln37_15

]]></Node>
<StgValue><ssdm name="or_ln37_15"/></StgValue>
</operation>

<operation id="1249" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:517 %lshr_ln37_89 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_29, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_89"/></StgValue>
</operation>

<operation id="1250" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="19" op_0_bw="32">
<![CDATA[
entry:518 %trunc_ln37_61 = trunc i32 %m_29

]]></Node>
<StgValue><ssdm name="trunc_ln37_61"/></StgValue>
</operation>

<operation id="1251" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:519 %or_ln37_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_61, i13 %lshr_ln37_89

]]></Node>
<StgValue><ssdm name="or_ln37_92"/></StgValue>
</operation>

<operation id="1252" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:520 %lshr_ln37_90 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_29, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_90"/></StgValue>
</operation>

<operation id="1253" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="22">
<![CDATA[
entry:521 %zext_ln37_30 = zext i22 %lshr_ln37_90

]]></Node>
<StgValue><ssdm name="zext_ln37_30"/></StgValue>
</operation>

<operation id="1254" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:522 %xor_ln37_60 = xor i32 %zext_ln37_30, i32 %or_ln37_92

]]></Node>
<StgValue><ssdm name="xor_ln37_60"/></StgValue>
</operation>

<operation id="1255" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:523 %xor_ln37_61 = xor i32 %xor_ln37_60, i32 %or_ln37_15

]]></Node>
<StgValue><ssdm name="xor_ln37_61"/></StgValue>
</operation>

<operation id="1256" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:524 %lshr_ln37_91 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_16, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_91"/></StgValue>
</operation>

<operation id="1257" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="7" op_0_bw="32">
<![CDATA[
entry:525 %trunc_ln37_62 = trunc i32 %m_16

]]></Node>
<StgValue><ssdm name="trunc_ln37_62"/></StgValue>
</operation>

<operation id="1258" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:526 %or_ln37_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_62, i25 %lshr_ln37_91

]]></Node>
<StgValue><ssdm name="or_ln37_93"/></StgValue>
</operation>

<operation id="1259" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:527 %lshr_ln37_92 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_16, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_92"/></StgValue>
</operation>

<operation id="1260" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="18" op_0_bw="32">
<![CDATA[
entry:528 %trunc_ln37_63 = trunc i32 %m_16

]]></Node>
<StgValue><ssdm name="trunc_ln37_63"/></StgValue>
</operation>

<operation id="1261" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:529 %or_ln37_94 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_63, i14 %lshr_ln37_92

]]></Node>
<StgValue><ssdm name="or_ln37_94"/></StgValue>
</operation>

<operation id="1262" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:530 %lshr_ln37_93 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_16, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_93"/></StgValue>
</operation>

<operation id="1263" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="29">
<![CDATA[
entry:531 %zext_ln37_31 = zext i29 %lshr_ln37_93

]]></Node>
<StgValue><ssdm name="zext_ln37_31"/></StgValue>
</operation>

<operation id="1264" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:532 %xor_ln37_62 = xor i32 %zext_ln37_31, i32 %or_ln37_94

]]></Node>
<StgValue><ssdm name="xor_ln37_62"/></StgValue>
</operation>

<operation id="1265" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:533 %xor_ln37_63 = xor i32 %xor_ln37_62, i32 %or_ln37_93

]]></Node>
<StgValue><ssdm name="xor_ln37_63"/></StgValue>
</operation>

<operation id="1266" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:535 %add_ln37_46 = add i32 %xor_ln37_61, i32 %xor_ln37_63

]]></Node>
<StgValue><ssdm name="add_ln37_46"/></StgValue>
</operation>

<operation id="1267" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:537 %lshr_ln37_16 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_30, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_16"/></StgValue>
</operation>

<operation id="1268" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="17" op_0_bw="32">
<![CDATA[
entry:538 %trunc_ln37_64 = trunc i32 %m_30

]]></Node>
<StgValue><ssdm name="trunc_ln37_64"/></StgValue>
</operation>

<operation id="1269" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:539 %or_ln37_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_64, i15 %lshr_ln37_16

]]></Node>
<StgValue><ssdm name="or_ln37_16"/></StgValue>
</operation>

<operation id="1270" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:540 %lshr_ln37_94 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_30, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_94"/></StgValue>
</operation>

<operation id="1271" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="19" op_0_bw="32">
<![CDATA[
entry:541 %trunc_ln37_65 = trunc i32 %m_30

]]></Node>
<StgValue><ssdm name="trunc_ln37_65"/></StgValue>
</operation>

<operation id="1272" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:542 %or_ln37_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_65, i13 %lshr_ln37_94

]]></Node>
<StgValue><ssdm name="or_ln37_95"/></StgValue>
</operation>

<operation id="1273" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:543 %lshr_ln37_95 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_30, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_95"/></StgValue>
</operation>

<operation id="1274" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="22">
<![CDATA[
entry:544 %zext_ln37_32 = zext i22 %lshr_ln37_95

]]></Node>
<StgValue><ssdm name="zext_ln37_32"/></StgValue>
</operation>

<operation id="1275" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:545 %xor_ln37_64 = xor i32 %zext_ln37_32, i32 %or_ln37_95

]]></Node>
<StgValue><ssdm name="xor_ln37_64"/></StgValue>
</operation>

<operation id="1276" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:546 %xor_ln37_65 = xor i32 %xor_ln37_64, i32 %or_ln37_16

]]></Node>
<StgValue><ssdm name="xor_ln37_65"/></StgValue>
</operation>

<operation id="1277" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:547 %lshr_ln37_96 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_17, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_96"/></StgValue>
</operation>

<operation id="1278" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="32">
<![CDATA[
entry:548 %trunc_ln37_66 = trunc i32 %m_17

]]></Node>
<StgValue><ssdm name="trunc_ln37_66"/></StgValue>
</operation>

<operation id="1279" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:549 %or_ln37_96 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_66, i25 %lshr_ln37_96

]]></Node>
<StgValue><ssdm name="or_ln37_96"/></StgValue>
</operation>

<operation id="1280" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:550 %lshr_ln37_97 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_17, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_97"/></StgValue>
</operation>

<operation id="1281" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="18" op_0_bw="32">
<![CDATA[
entry:551 %trunc_ln37_67 = trunc i32 %m_17

]]></Node>
<StgValue><ssdm name="trunc_ln37_67"/></StgValue>
</operation>

<operation id="1282" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:552 %or_ln37_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_67, i14 %lshr_ln37_97

]]></Node>
<StgValue><ssdm name="or_ln37_97"/></StgValue>
</operation>

<operation id="1283" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:553 %lshr_ln37_98 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_17, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_98"/></StgValue>
</operation>

<operation id="1284" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="29">
<![CDATA[
entry:554 %zext_ln37_33 = zext i29 %lshr_ln37_98

]]></Node>
<StgValue><ssdm name="zext_ln37_33"/></StgValue>
</operation>

<operation id="1285" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:555 %xor_ln37_66 = xor i32 %zext_ln37_33, i32 %or_ln37_97

]]></Node>
<StgValue><ssdm name="xor_ln37_66"/></StgValue>
</operation>

<operation id="1286" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:556 %xor_ln37_67 = xor i32 %xor_ln37_66, i32 %or_ln37_96

]]></Node>
<StgValue><ssdm name="xor_ln37_67"/></StgValue>
</operation>

<operation id="1287" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:557 %add_ln37_48 = add i32 %m_25, i32 %m_16

]]></Node>
<StgValue><ssdm name="add_ln37_48"/></StgValue>
</operation>

<operation id="1288" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:558 %add_ln37_49 = add i32 %xor_ln37_65, i32 %xor_ln37_67

]]></Node>
<StgValue><ssdm name="add_ln37_49"/></StgValue>
</operation>

<operation id="1289" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:559 %m_32 = add i32 %add_ln37_49, i32 %add_ln37_48

]]></Node>
<StgValue><ssdm name="m_32"/></StgValue>
</operation>

<operation id="1290" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:583 %lshr_ln37_18 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_32, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_18"/></StgValue>
</operation>

<operation id="1291" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="17" op_0_bw="32">
<![CDATA[
entry:584 %trunc_ln37_72 = trunc i32 %m_32

]]></Node>
<StgValue><ssdm name="trunc_ln37_72"/></StgValue>
</operation>

<operation id="1292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:585 %or_ln37_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_72, i15 %lshr_ln37_18

]]></Node>
<StgValue><ssdm name="or_ln37_18"/></StgValue>
</operation>

<operation id="1293" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:586 %lshr_ln37_104 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_32, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_104"/></StgValue>
</operation>

<operation id="1294" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="19" op_0_bw="32">
<![CDATA[
entry:587 %trunc_ln37_73 = trunc i32 %m_32

]]></Node>
<StgValue><ssdm name="trunc_ln37_73"/></StgValue>
</operation>

<operation id="1295" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:588 %or_ln37_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_73, i13 %lshr_ln37_104

]]></Node>
<StgValue><ssdm name="or_ln37_101"/></StgValue>
</operation>

<operation id="1296" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:589 %lshr_ln37_105 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_32, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_105"/></StgValue>
</operation>

<operation id="1297" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="22">
<![CDATA[
entry:590 %zext_ln37_36 = zext i22 %lshr_ln37_105

]]></Node>
<StgValue><ssdm name="zext_ln37_36"/></StgValue>
</operation>

<operation id="1298" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:591 %xor_ln37_72 = xor i32 %zext_ln37_36, i32 %or_ln37_101

]]></Node>
<StgValue><ssdm name="xor_ln37_72"/></StgValue>
</operation>

<operation id="1299" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:592 %xor_ln37_73 = xor i32 %xor_ln37_72, i32 %or_ln37_18

]]></Node>
<StgValue><ssdm name="xor_ln37_73"/></StgValue>
</operation>

<operation id="1300" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:593 %lshr_ln37_106 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_19, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_106"/></StgValue>
</operation>

<operation id="1301" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="7" op_0_bw="32">
<![CDATA[
entry:594 %trunc_ln37_74 = trunc i32 %m_19

]]></Node>
<StgValue><ssdm name="trunc_ln37_74"/></StgValue>
</operation>

<operation id="1302" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:595 %or_ln37_102 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_74, i25 %lshr_ln37_106

]]></Node>
<StgValue><ssdm name="or_ln37_102"/></StgValue>
</operation>

<operation id="1303" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:596 %lshr_ln37_107 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_19, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_107"/></StgValue>
</operation>

<operation id="1304" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="18" op_0_bw="32">
<![CDATA[
entry:597 %trunc_ln37_75 = trunc i32 %m_19

]]></Node>
<StgValue><ssdm name="trunc_ln37_75"/></StgValue>
</operation>

<operation id="1305" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:598 %or_ln37_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_75, i14 %lshr_ln37_107

]]></Node>
<StgValue><ssdm name="or_ln37_103"/></StgValue>
</operation>

<operation id="1306" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:599 %lshr_ln37_108 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_19, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_108"/></StgValue>
</operation>

<operation id="1307" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="29">
<![CDATA[
entry:600 %zext_ln37_37 = zext i29 %lshr_ln37_108

]]></Node>
<StgValue><ssdm name="zext_ln37_37"/></StgValue>
</operation>

<operation id="1308" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:601 %xor_ln37_74 = xor i32 %zext_ln37_37, i32 %or_ln37_103

]]></Node>
<StgValue><ssdm name="xor_ln37_74"/></StgValue>
</operation>

<operation id="1309" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:602 %xor_ln37_75 = xor i32 %xor_ln37_74, i32 %or_ln37_102

]]></Node>
<StgValue><ssdm name="xor_ln37_75"/></StgValue>
</operation>

<operation id="1310" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:603 %add_ln37_54 = add i32 %m_27, i32 %m_18

]]></Node>
<StgValue><ssdm name="add_ln37_54"/></StgValue>
</operation>

<operation id="1311" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:604 %add_ln37_55 = add i32 %xor_ln37_73, i32 %xor_ln37_75

]]></Node>
<StgValue><ssdm name="add_ln37_55"/></StgValue>
</operation>

<operation id="1312" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:605 %m_34 = add i32 %add_ln37_55, i32 %add_ln37_54

]]></Node>
<StgValue><ssdm name="m_34"/></StgValue>
</operation>

<operation id="1313" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:629 %lshr_ln37_20 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_34, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_20"/></StgValue>
</operation>

<operation id="1314" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="17" op_0_bw="32">
<![CDATA[
entry:630 %trunc_ln37_80 = trunc i32 %m_34

]]></Node>
<StgValue><ssdm name="trunc_ln37_80"/></StgValue>
</operation>

<operation id="1315" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:631 %or_ln37_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_80, i15 %lshr_ln37_20

]]></Node>
<StgValue><ssdm name="or_ln37_20"/></StgValue>
</operation>

<operation id="1316" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:632 %lshr_ln37_114 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_34, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_114"/></StgValue>
</operation>

<operation id="1317" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="19" op_0_bw="32">
<![CDATA[
entry:633 %trunc_ln37_81 = trunc i32 %m_34

]]></Node>
<StgValue><ssdm name="trunc_ln37_81"/></StgValue>
</operation>

<operation id="1318" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:634 %or_ln37_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_81, i13 %lshr_ln37_114

]]></Node>
<StgValue><ssdm name="or_ln37_107"/></StgValue>
</operation>

<operation id="1319" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:635 %lshr_ln37_115 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_34, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_115"/></StgValue>
</operation>

<operation id="1320" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="22">
<![CDATA[
entry:636 %zext_ln37_40 = zext i22 %lshr_ln37_115

]]></Node>
<StgValue><ssdm name="zext_ln37_40"/></StgValue>
</operation>

<operation id="1321" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:637 %xor_ln37_80 = xor i32 %zext_ln37_40, i32 %or_ln37_107

]]></Node>
<StgValue><ssdm name="xor_ln37_80"/></StgValue>
</operation>

<operation id="1322" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:638 %xor_ln37_81 = xor i32 %xor_ln37_80, i32 %or_ln37_20

]]></Node>
<StgValue><ssdm name="xor_ln37_81"/></StgValue>
</operation>

<operation id="1323" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:639 %lshr_ln37_116 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_21, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_116"/></StgValue>
</operation>

<operation id="1324" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="7" op_0_bw="32">
<![CDATA[
entry:640 %trunc_ln37_82 = trunc i32 %m_21

]]></Node>
<StgValue><ssdm name="trunc_ln37_82"/></StgValue>
</operation>

<operation id="1325" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:641 %or_ln37_108 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_82, i25 %lshr_ln37_116

]]></Node>
<StgValue><ssdm name="or_ln37_108"/></StgValue>
</operation>

<operation id="1326" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:642 %lshr_ln37_117 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_21, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_117"/></StgValue>
</operation>

<operation id="1327" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="18" op_0_bw="32">
<![CDATA[
entry:643 %trunc_ln37_83 = trunc i32 %m_21

]]></Node>
<StgValue><ssdm name="trunc_ln37_83"/></StgValue>
</operation>

<operation id="1328" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:644 %or_ln37_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_83, i14 %lshr_ln37_117

]]></Node>
<StgValue><ssdm name="or_ln37_109"/></StgValue>
</operation>

<operation id="1329" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:645 %lshr_ln37_118 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_21, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_118"/></StgValue>
</operation>

<operation id="1330" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="29">
<![CDATA[
entry:646 %zext_ln37_41 = zext i29 %lshr_ln37_118

]]></Node>
<StgValue><ssdm name="zext_ln37_41"/></StgValue>
</operation>

<operation id="1331" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:647 %xor_ln37_82 = xor i32 %zext_ln37_41, i32 %or_ln37_109

]]></Node>
<StgValue><ssdm name="xor_ln37_82"/></StgValue>
</operation>

<operation id="1332" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:648 %xor_ln37_83 = xor i32 %xor_ln37_82, i32 %or_ln37_108

]]></Node>
<StgValue><ssdm name="xor_ln37_83"/></StgValue>
</operation>

<operation id="1333" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:649 %add_ln37_60 = add i32 %m_29, i32 %m_20

]]></Node>
<StgValue><ssdm name="add_ln37_60"/></StgValue>
</operation>

<operation id="1334" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:650 %add_ln37_61 = add i32 %xor_ln37_81, i32 %xor_ln37_83

]]></Node>
<StgValue><ssdm name="add_ln37_61"/></StgValue>
</operation>

<operation id="1335" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:651 %m_36 = add i32 %add_ln37_61, i32 %add_ln37_60

]]></Node>
<StgValue><ssdm name="m_36"/></StgValue>
</operation>

<operation id="1336" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:675 %lshr_ln37_22 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_36, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_22"/></StgValue>
</operation>

<operation id="1337" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="17" op_0_bw="32">
<![CDATA[
entry:676 %trunc_ln37_88 = trunc i32 %m_36

]]></Node>
<StgValue><ssdm name="trunc_ln37_88"/></StgValue>
</operation>

<operation id="1338" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:677 %or_ln37_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_88, i15 %lshr_ln37_22

]]></Node>
<StgValue><ssdm name="or_ln37_22"/></StgValue>
</operation>

<operation id="1339" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:678 %lshr_ln37_124 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_36, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_124"/></StgValue>
</operation>

<operation id="1340" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="19" op_0_bw="32">
<![CDATA[
entry:679 %trunc_ln37_89 = trunc i32 %m_36

]]></Node>
<StgValue><ssdm name="trunc_ln37_89"/></StgValue>
</operation>

<operation id="1341" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:680 %or_ln37_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_89, i13 %lshr_ln37_124

]]></Node>
<StgValue><ssdm name="or_ln37_113"/></StgValue>
</operation>

<operation id="1342" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:681 %lshr_ln37_125 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_36, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_125"/></StgValue>
</operation>

<operation id="1343" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="22">
<![CDATA[
entry:682 %zext_ln37_44 = zext i22 %lshr_ln37_125

]]></Node>
<StgValue><ssdm name="zext_ln37_44"/></StgValue>
</operation>

<operation id="1344" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:683 %xor_ln37_88 = xor i32 %zext_ln37_44, i32 %or_ln37_113

]]></Node>
<StgValue><ssdm name="xor_ln37_88"/></StgValue>
</operation>

<operation id="1345" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:684 %xor_ln37_89 = xor i32 %xor_ln37_88, i32 %or_ln37_22

]]></Node>
<StgValue><ssdm name="xor_ln37_89"/></StgValue>
</operation>

<operation id="1346" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:685 %lshr_ln37_126 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_23, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_126"/></StgValue>
</operation>

<operation id="1347" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="7" op_0_bw="32">
<![CDATA[
entry:686 %trunc_ln37_90 = trunc i32 %m_23

]]></Node>
<StgValue><ssdm name="trunc_ln37_90"/></StgValue>
</operation>

<operation id="1348" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:687 %or_ln37_114 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_90, i25 %lshr_ln37_126

]]></Node>
<StgValue><ssdm name="or_ln37_114"/></StgValue>
</operation>

<operation id="1349" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:688 %lshr_ln37_127 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_23, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_127"/></StgValue>
</operation>

<operation id="1350" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="18" op_0_bw="32">
<![CDATA[
entry:689 %trunc_ln37_91 = trunc i32 %m_23

]]></Node>
<StgValue><ssdm name="trunc_ln37_91"/></StgValue>
</operation>

<operation id="1351" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:690 %or_ln37_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_91, i14 %lshr_ln37_127

]]></Node>
<StgValue><ssdm name="or_ln37_115"/></StgValue>
</operation>

<operation id="1352" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:691 %lshr_ln37_128 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_23, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_128"/></StgValue>
</operation>

<operation id="1353" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="29">
<![CDATA[
entry:692 %zext_ln37_45 = zext i29 %lshr_ln37_128

]]></Node>
<StgValue><ssdm name="zext_ln37_45"/></StgValue>
</operation>

<operation id="1354" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:693 %xor_ln37_90 = xor i32 %zext_ln37_45, i32 %or_ln37_115

]]></Node>
<StgValue><ssdm name="xor_ln37_90"/></StgValue>
</operation>

<operation id="1355" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:694 %xor_ln37_91 = xor i32 %xor_ln37_90, i32 %or_ln37_114

]]></Node>
<StgValue><ssdm name="xor_ln37_91"/></StgValue>
</operation>

<operation id="1356" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:696 %add_ln37_67 = add i32 %xor_ln37_89, i32 %xor_ln37_91

]]></Node>
<StgValue><ssdm name="add_ln37_67"/></StgValue>
</operation>

<operation id="1357" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1870 %and_ln49_16 = and i32 %add_ln54_14, i32 %add_ln54_15

]]></Node>
<StgValue><ssdm name="and_ln49_16"/></StgValue>
</operation>

<operation id="1358" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1871 %xor_ln49_66 = xor i32 %add_ln54_15, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_66"/></StgValue>
</operation>

<operation id="1359" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1872 %and_ln49_80 = and i32 %add_ln54_13, i32 %xor_ln49_66

]]></Node>
<StgValue><ssdm name="and_ln49_80"/></StgValue>
</operation>

<operation id="1360" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1873 %xor_ln49_67 = xor i32 %and_ln49_80, i32 %and_ln49_16

]]></Node>
<StgValue><ssdm name="xor_ln49_67"/></StgValue>
</operation>

<operation id="1361" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1874 %add_ln49_64 = add i32 %xor_ln49_67, i32 %add_ln54_12

]]></Node>
<StgValue><ssdm name="add_ln49_64"/></StgValue>
</operation>

<operation id="1362" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1877 %add_ln49_67 = add i32 %add_ln49_66, i32 %add_ln49_64

]]></Node>
<StgValue><ssdm name="add_ln49_67"/></StgValue>
</operation>

<operation id="1363" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1889 %xor_ln50_66 = xor i32 %add_ln58_13, i32 %add_ln58_14

]]></Node>
<StgValue><ssdm name="xor_ln50_66"/></StgValue>
</operation>

<operation id="1364" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1890 %and_ln50_16 = and i32 %xor_ln50_66, i32 %add_ln58_15

]]></Node>
<StgValue><ssdm name="and_ln50_16"/></StgValue>
</operation>

<operation id="1365" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1891 %and_ln50_80 = and i32 %add_ln58_13, i32 %add_ln58_14

]]></Node>
<StgValue><ssdm name="and_ln50_80"/></StgValue>
</operation>

<operation id="1366" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1892 %xor_ln50_67 = xor i32 %and_ln50_16, i32 %and_ln50_80

]]></Node>
<StgValue><ssdm name="xor_ln50_67"/></StgValue>
</operation>

<operation id="1367" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1893 %add_ln54_16 = add i32 %add_ln49_67, i32 %add_ln58_12

]]></Node>
<StgValue><ssdm name="add_ln54_16"/></StgValue>
</operation>

<operation id="1368" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1894 %add_ln58_79 = add i32 %xor_ln50_65, i32 %add_ln49_67

]]></Node>
<StgValue><ssdm name="add_ln58_79"/></StgValue>
</operation>

<operation id="1369" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1895 %add_ln58_16 = add i32 %add_ln58_79, i32 %xor_ln50_67

]]></Node>
<StgValue><ssdm name="add_ln58_16"/></StgValue>
</operation>

<operation id="1370" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1896 %lshr_ln49_17 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_16, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_17"/></StgValue>
</operation>

<operation id="1371" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="6" op_0_bw="32">
<![CDATA[
entry:1897 %trunc_ln49_51 = trunc i32 %add_ln54_16

]]></Node>
<StgValue><ssdm name="trunc_ln49_51"/></StgValue>
</operation>

<operation id="1372" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1898 %or_ln49_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_51, i26 %lshr_ln49_17

]]></Node>
<StgValue><ssdm name="or_ln49_17"/></StgValue>
</operation>

<operation id="1373" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1899 %lshr_ln49_97 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_16, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_97"/></StgValue>
</operation>

<operation id="1374" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="11" op_0_bw="32">
<![CDATA[
entry:1900 %trunc_ln49_52 = trunc i32 %add_ln54_16

]]></Node>
<StgValue><ssdm name="trunc_ln49_52"/></StgValue>
</operation>

<operation id="1375" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1901 %or_ln49_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_52, i21 %lshr_ln49_97

]]></Node>
<StgValue><ssdm name="or_ln49_97"/></StgValue>
</operation>

<operation id="1376" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1902 %lshr_ln49_98 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_16, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_98"/></StgValue>
</operation>

<operation id="1377" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="25" op_0_bw="32">
<![CDATA[
entry:1903 %trunc_ln49_53 = trunc i32 %add_ln54_16

]]></Node>
<StgValue><ssdm name="trunc_ln49_53"/></StgValue>
</operation>

<operation id="1378" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1904 %or_ln49_98 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_53, i7 %lshr_ln49_98

]]></Node>
<StgValue><ssdm name="or_ln49_98"/></StgValue>
</operation>

<operation id="1379" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1905 %xor_ln49_68 = xor i32 %or_ln49_17, i32 %or_ln49_97

]]></Node>
<StgValue><ssdm name="xor_ln49_68"/></StgValue>
</operation>

<operation id="1380" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1906 %xor_ln49_69 = xor i32 %xor_ln49_68, i32 %or_ln49_98

]]></Node>
<StgValue><ssdm name="xor_ln49_69"/></StgValue>
</operation>

<operation id="1381" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1907 %and_ln49_17 = and i32 %add_ln54_15, i32 %add_ln54_16

]]></Node>
<StgValue><ssdm name="and_ln49_17"/></StgValue>
</operation>

<operation id="1382" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1908 %xor_ln49_70 = xor i32 %add_ln54_16, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_70"/></StgValue>
</operation>

<operation id="1383" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1909 %and_ln49_81 = and i32 %add_ln54_14, i32 %xor_ln49_70

]]></Node>
<StgValue><ssdm name="and_ln49_81"/></StgValue>
</operation>

<operation id="1384" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1910 %xor_ln49_71 = xor i32 %and_ln49_81, i32 %and_ln49_17

]]></Node>
<StgValue><ssdm name="xor_ln49_71"/></StgValue>
</operation>

<operation id="1385" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1911 %add_ln49_68 = add i32 %xor_ln49_71, i32 %add_ln54_13

]]></Node>
<StgValue><ssdm name="add_ln49_68"/></StgValue>
</operation>

<operation id="1386" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1912 %add_ln49_69 = add i32 %m_17, i32 4022224774

]]></Node>
<StgValue><ssdm name="add_ln49_69"/></StgValue>
</operation>

<operation id="1387" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1913 %add_ln49_70 = add i32 %add_ln49_69, i32 %xor_ln49_69

]]></Node>
<StgValue><ssdm name="add_ln49_70"/></StgValue>
</operation>

<operation id="1388" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1914 %add_ln49_71 = add i32 %add_ln49_70, i32 %add_ln49_68

]]></Node>
<StgValue><ssdm name="add_ln49_71"/></StgValue>
</operation>

<operation id="1389" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1915 %lshr_ln50_17 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_16, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_17"/></StgValue>
</operation>

<operation id="1390" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="2" op_0_bw="32">
<![CDATA[
entry:1916 %trunc_ln50_51 = trunc i32 %add_ln58_16

]]></Node>
<StgValue><ssdm name="trunc_ln50_51"/></StgValue>
</operation>

<operation id="1391" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1917 %or_ln50_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_51, i30 %lshr_ln50_17

]]></Node>
<StgValue><ssdm name="or_ln50_17"/></StgValue>
</operation>

<operation id="1392" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1918 %lshr_ln50_97 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_16, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_97"/></StgValue>
</operation>

<operation id="1393" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="13" op_0_bw="32">
<![CDATA[
entry:1919 %trunc_ln50_52 = trunc i32 %add_ln58_16

]]></Node>
<StgValue><ssdm name="trunc_ln50_52"/></StgValue>
</operation>

<operation id="1394" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1920 %or_ln50_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_52, i19 %lshr_ln50_97

]]></Node>
<StgValue><ssdm name="or_ln50_97"/></StgValue>
</operation>

<operation id="1395" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1921 %lshr_ln50_98 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_16, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_98"/></StgValue>
</operation>

<operation id="1396" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="22" op_0_bw="32">
<![CDATA[
entry:1922 %trunc_ln50_53 = trunc i32 %add_ln58_16

]]></Node>
<StgValue><ssdm name="trunc_ln50_53"/></StgValue>
</operation>

<operation id="1397" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1923 %or_ln50_98 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_53, i10 %lshr_ln50_98

]]></Node>
<StgValue><ssdm name="or_ln50_98"/></StgValue>
</operation>

<operation id="1398" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1924 %xor_ln50_68 = xor i32 %or_ln50_17, i32 %or_ln50_97

]]></Node>
<StgValue><ssdm name="xor_ln50_68"/></StgValue>
</operation>

<operation id="1399" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1925 %xor_ln50_69 = xor i32 %xor_ln50_68, i32 %or_ln50_98

]]></Node>
<StgValue><ssdm name="xor_ln50_69"/></StgValue>
</operation>

<operation id="1400" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1926 %xor_ln50_70 = xor i32 %add_ln58_14, i32 %add_ln58_15

]]></Node>
<StgValue><ssdm name="xor_ln50_70"/></StgValue>
</operation>

<operation id="1401" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1927 %and_ln50_17 = and i32 %xor_ln50_70, i32 %add_ln58_16

]]></Node>
<StgValue><ssdm name="and_ln50_17"/></StgValue>
</operation>

<operation id="1402" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1928 %and_ln50_81 = and i32 %add_ln58_14, i32 %add_ln58_15

]]></Node>
<StgValue><ssdm name="and_ln50_81"/></StgValue>
</operation>

<operation id="1403" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1929 %xor_ln50_71 = xor i32 %and_ln50_17, i32 %and_ln50_81

]]></Node>
<StgValue><ssdm name="xor_ln50_71"/></StgValue>
</operation>

<operation id="1404" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1930 %add_ln54_17 = add i32 %add_ln49_71, i32 %add_ln58_13

]]></Node>
<StgValue><ssdm name="add_ln54_17"/></StgValue>
</operation>

<operation id="1405" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1931 %add_ln58_80 = add i32 %xor_ln50_69, i32 %add_ln49_71

]]></Node>
<StgValue><ssdm name="add_ln58_80"/></StgValue>
</operation>

<operation id="1406" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1932 %add_ln58_17 = add i32 %add_ln58_80, i32 %xor_ln50_71

]]></Node>
<StgValue><ssdm name="add_ln58_17"/></StgValue>
</operation>

<operation id="1407" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1933 %lshr_ln49_18 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_17, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_18"/></StgValue>
</operation>

<operation id="1408" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="6" op_0_bw="32">
<![CDATA[
entry:1934 %trunc_ln49_54 = trunc i32 %add_ln54_17

]]></Node>
<StgValue><ssdm name="trunc_ln49_54"/></StgValue>
</operation>

<operation id="1409" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1935 %or_ln49_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_54, i26 %lshr_ln49_18

]]></Node>
<StgValue><ssdm name="or_ln49_18"/></StgValue>
</operation>

<operation id="1410" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1936 %lshr_ln49_99 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_17, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_99"/></StgValue>
</operation>

<operation id="1411" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="11" op_0_bw="32">
<![CDATA[
entry:1937 %trunc_ln49_55 = trunc i32 %add_ln54_17

]]></Node>
<StgValue><ssdm name="trunc_ln49_55"/></StgValue>
</operation>

<operation id="1412" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1938 %or_ln49_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_55, i21 %lshr_ln49_99

]]></Node>
<StgValue><ssdm name="or_ln49_99"/></StgValue>
</operation>

<operation id="1413" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1939 %lshr_ln49_100 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_17, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_100"/></StgValue>
</operation>

<operation id="1414" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="25" op_0_bw="32">
<![CDATA[
entry:1940 %trunc_ln49_56 = trunc i32 %add_ln54_17

]]></Node>
<StgValue><ssdm name="trunc_ln49_56"/></StgValue>
</operation>

<operation id="1415" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1941 %or_ln49_100 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_56, i7 %lshr_ln49_100

]]></Node>
<StgValue><ssdm name="or_ln49_100"/></StgValue>
</operation>

<operation id="1416" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1942 %xor_ln49_72 = xor i32 %or_ln49_18, i32 %or_ln49_99

]]></Node>
<StgValue><ssdm name="xor_ln49_72"/></StgValue>
</operation>

<operation id="1417" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1943 %xor_ln49_73 = xor i32 %xor_ln49_72, i32 %or_ln49_100

]]></Node>
<StgValue><ssdm name="xor_ln49_73"/></StgValue>
</operation>

<operation id="1418" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1944 %and_ln49_18 = and i32 %add_ln54_16, i32 %add_ln54_17

]]></Node>
<StgValue><ssdm name="and_ln49_18"/></StgValue>
</operation>

<operation id="1419" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1945 %xor_ln49_74 = xor i32 %add_ln54_17, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_74"/></StgValue>
</operation>

<operation id="1420" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1946 %and_ln49_82 = and i32 %add_ln54_15, i32 %xor_ln49_74

]]></Node>
<StgValue><ssdm name="and_ln49_82"/></StgValue>
</operation>

<operation id="1421" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1947 %xor_ln49_75 = xor i32 %and_ln49_82, i32 %and_ln49_18

]]></Node>
<StgValue><ssdm name="xor_ln49_75"/></StgValue>
</operation>

<operation id="1422" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1948 %add_ln49_72 = add i32 %xor_ln49_75, i32 %add_ln54_14

]]></Node>
<StgValue><ssdm name="add_ln49_72"/></StgValue>
</operation>

<operation id="1423" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1949 %add_ln49_73 = add i32 %m_18, i32 264347078

]]></Node>
<StgValue><ssdm name="add_ln49_73"/></StgValue>
</operation>

<operation id="1424" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1950 %add_ln49_74 = add i32 %add_ln49_73, i32 %xor_ln49_73

]]></Node>
<StgValue><ssdm name="add_ln49_74"/></StgValue>
</operation>

<operation id="1425" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1951 %add_ln49_75 = add i32 %add_ln49_74, i32 %add_ln49_72

]]></Node>
<StgValue><ssdm name="add_ln49_75"/></StgValue>
</operation>

<operation id="1426" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1952 %lshr_ln50_18 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_17, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_18"/></StgValue>
</operation>

<operation id="1427" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="2" op_0_bw="32">
<![CDATA[
entry:1953 %trunc_ln50_54 = trunc i32 %add_ln58_17

]]></Node>
<StgValue><ssdm name="trunc_ln50_54"/></StgValue>
</operation>

<operation id="1428" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1954 %or_ln50_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_54, i30 %lshr_ln50_18

]]></Node>
<StgValue><ssdm name="or_ln50_18"/></StgValue>
</operation>

<operation id="1429" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1955 %lshr_ln50_99 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_17, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_99"/></StgValue>
</operation>

<operation id="1430" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="13" op_0_bw="32">
<![CDATA[
entry:1956 %trunc_ln50_55 = trunc i32 %add_ln58_17

]]></Node>
<StgValue><ssdm name="trunc_ln50_55"/></StgValue>
</operation>

<operation id="1431" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1957 %or_ln50_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_55, i19 %lshr_ln50_99

]]></Node>
<StgValue><ssdm name="or_ln50_99"/></StgValue>
</operation>

<operation id="1432" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1958 %lshr_ln50_100 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_17, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_100"/></StgValue>
</operation>

<operation id="1433" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="22" op_0_bw="32">
<![CDATA[
entry:1959 %trunc_ln50_56 = trunc i32 %add_ln58_17

]]></Node>
<StgValue><ssdm name="trunc_ln50_56"/></StgValue>
</operation>

<operation id="1434" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1960 %or_ln50_100 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_56, i10 %lshr_ln50_100

]]></Node>
<StgValue><ssdm name="or_ln50_100"/></StgValue>
</operation>

<operation id="1435" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1961 %xor_ln50_72 = xor i32 %or_ln50_18, i32 %or_ln50_99

]]></Node>
<StgValue><ssdm name="xor_ln50_72"/></StgValue>
</operation>

<operation id="1436" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1962 %xor_ln50_73 = xor i32 %xor_ln50_72, i32 %or_ln50_100

]]></Node>
<StgValue><ssdm name="xor_ln50_73"/></StgValue>
</operation>

<operation id="1437" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1967 %add_ln54_18 = add i32 %add_ln49_75, i32 %add_ln58_14

]]></Node>
<StgValue><ssdm name="add_ln54_18"/></StgValue>
</operation>

<operation id="1438" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1970 %lshr_ln49_19 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_18, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_19"/></StgValue>
</operation>

<operation id="1439" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="6" op_0_bw="32">
<![CDATA[
entry:1971 %trunc_ln49_57 = trunc i32 %add_ln54_18

]]></Node>
<StgValue><ssdm name="trunc_ln49_57"/></StgValue>
</operation>

<operation id="1440" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:1972 %or_ln49_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_57, i26 %lshr_ln49_19

]]></Node>
<StgValue><ssdm name="or_ln49_19"/></StgValue>
</operation>

<operation id="1441" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1973 %lshr_ln49_101 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_18, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_101"/></StgValue>
</operation>

<operation id="1442" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="11" op_0_bw="32">
<![CDATA[
entry:1974 %trunc_ln49_58 = trunc i32 %add_ln54_18

]]></Node>
<StgValue><ssdm name="trunc_ln49_58"/></StgValue>
</operation>

<operation id="1443" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:1975 %or_ln49_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_58, i21 %lshr_ln49_101

]]></Node>
<StgValue><ssdm name="or_ln49_101"/></StgValue>
</operation>

<operation id="1444" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1976 %lshr_ln49_102 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_18, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_102"/></StgValue>
</operation>

<operation id="1445" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="25" op_0_bw="32">
<![CDATA[
entry:1977 %trunc_ln49_59 = trunc i32 %add_ln54_18

]]></Node>
<StgValue><ssdm name="trunc_ln49_59"/></StgValue>
</operation>

<operation id="1446" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:1978 %or_ln49_102 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_59, i7 %lshr_ln49_102

]]></Node>
<StgValue><ssdm name="or_ln49_102"/></StgValue>
</operation>

<operation id="1447" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1979 %xor_ln49_76 = xor i32 %or_ln49_19, i32 %or_ln49_101

]]></Node>
<StgValue><ssdm name="xor_ln49_76"/></StgValue>
</operation>

<operation id="1448" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1980 %xor_ln49_77 = xor i32 %xor_ln49_76, i32 %or_ln49_102

]]></Node>
<StgValue><ssdm name="xor_ln49_77"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1449" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1963 %xor_ln50_74 = xor i32 %add_ln58_15, i32 %add_ln58_16

]]></Node>
<StgValue><ssdm name="xor_ln50_74"/></StgValue>
</operation>

<operation id="1450" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1964 %and_ln50_18 = and i32 %xor_ln50_74, i32 %add_ln58_17

]]></Node>
<StgValue><ssdm name="and_ln50_18"/></StgValue>
</operation>

<operation id="1451" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1965 %and_ln50_82 = and i32 %add_ln58_15, i32 %add_ln58_16

]]></Node>
<StgValue><ssdm name="and_ln50_82"/></StgValue>
</operation>

<operation id="1452" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1966 %xor_ln50_75 = xor i32 %and_ln50_18, i32 %and_ln50_82

]]></Node>
<StgValue><ssdm name="xor_ln50_75"/></StgValue>
</operation>

<operation id="1453" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1968 %add_ln58_81 = add i32 %xor_ln50_73, i32 %add_ln49_75

]]></Node>
<StgValue><ssdm name="add_ln58_81"/></StgValue>
</operation>

<operation id="1454" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1969 %add_ln58_18 = add i32 %add_ln58_81, i32 %xor_ln50_75

]]></Node>
<StgValue><ssdm name="add_ln58_18"/></StgValue>
</operation>

<operation id="1455" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1981 %and_ln49_19 = and i32 %add_ln54_17, i32 %add_ln54_18

]]></Node>
<StgValue><ssdm name="and_ln49_19"/></StgValue>
</operation>

<operation id="1456" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1982 %xor_ln49_78 = xor i32 %add_ln54_18, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_78"/></StgValue>
</operation>

<operation id="1457" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1983 %and_ln49_83 = and i32 %add_ln54_16, i32 %xor_ln49_78

]]></Node>
<StgValue><ssdm name="and_ln49_83"/></StgValue>
</operation>

<operation id="1458" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1984 %xor_ln49_79 = xor i32 %and_ln49_83, i32 %and_ln49_19

]]></Node>
<StgValue><ssdm name="xor_ln49_79"/></StgValue>
</operation>

<operation id="1459" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1985 %add_ln49_76 = add i32 %xor_ln49_79, i32 %add_ln54_15

]]></Node>
<StgValue><ssdm name="add_ln49_76"/></StgValue>
</operation>

<operation id="1460" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1986 %add_ln49_77 = add i32 %m_19, i32 604807628

]]></Node>
<StgValue><ssdm name="add_ln49_77"/></StgValue>
</operation>

<operation id="1461" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1987 %add_ln49_78 = add i32 %add_ln49_77, i32 %xor_ln49_77

]]></Node>
<StgValue><ssdm name="add_ln49_78"/></StgValue>
</operation>

<operation id="1462" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1988 %add_ln49_79 = add i32 %add_ln49_78, i32 %add_ln49_76

]]></Node>
<StgValue><ssdm name="add_ln49_79"/></StgValue>
</operation>

<operation id="1463" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1989 %lshr_ln50_19 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_18, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_19"/></StgValue>
</operation>

<operation id="1464" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="2" op_0_bw="32">
<![CDATA[
entry:1990 %trunc_ln50_57 = trunc i32 %add_ln58_18

]]></Node>
<StgValue><ssdm name="trunc_ln50_57"/></StgValue>
</operation>

<operation id="1465" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:1991 %or_ln50_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_57, i30 %lshr_ln50_19

]]></Node>
<StgValue><ssdm name="or_ln50_19"/></StgValue>
</operation>

<operation id="1466" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1992 %lshr_ln50_101 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_18, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_101"/></StgValue>
</operation>

<operation id="1467" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="13" op_0_bw="32">
<![CDATA[
entry:1993 %trunc_ln50_58 = trunc i32 %add_ln58_18

]]></Node>
<StgValue><ssdm name="trunc_ln50_58"/></StgValue>
</operation>

<operation id="1468" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:1994 %or_ln50_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_58, i19 %lshr_ln50_101

]]></Node>
<StgValue><ssdm name="or_ln50_101"/></StgValue>
</operation>

<operation id="1469" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1995 %lshr_ln50_102 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_18, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_102"/></StgValue>
</operation>

<operation id="1470" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="22" op_0_bw="32">
<![CDATA[
entry:1996 %trunc_ln50_59 = trunc i32 %add_ln58_18

]]></Node>
<StgValue><ssdm name="trunc_ln50_59"/></StgValue>
</operation>

<operation id="1471" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:1997 %or_ln50_102 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_59, i10 %lshr_ln50_102

]]></Node>
<StgValue><ssdm name="or_ln50_102"/></StgValue>
</operation>

<operation id="1472" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1998 %xor_ln50_76 = xor i32 %or_ln50_19, i32 %or_ln50_101

]]></Node>
<StgValue><ssdm name="xor_ln50_76"/></StgValue>
</operation>

<operation id="1473" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1999 %xor_ln50_77 = xor i32 %xor_ln50_76, i32 %or_ln50_102

]]></Node>
<StgValue><ssdm name="xor_ln50_77"/></StgValue>
</operation>

<operation id="1474" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2000 %xor_ln50_78 = xor i32 %add_ln58_16, i32 %add_ln58_17

]]></Node>
<StgValue><ssdm name="xor_ln50_78"/></StgValue>
</operation>

<operation id="1475" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2001 %and_ln50_19 = and i32 %xor_ln50_78, i32 %add_ln58_18

]]></Node>
<StgValue><ssdm name="and_ln50_19"/></StgValue>
</operation>

<operation id="1476" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2002 %and_ln50_83 = and i32 %add_ln58_16, i32 %add_ln58_17

]]></Node>
<StgValue><ssdm name="and_ln50_83"/></StgValue>
</operation>

<operation id="1477" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2003 %xor_ln50_79 = xor i32 %and_ln50_19, i32 %and_ln50_83

]]></Node>
<StgValue><ssdm name="xor_ln50_79"/></StgValue>
</operation>

<operation id="1478" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2004 %add_ln54_19 = add i32 %add_ln49_79, i32 %add_ln58_15

]]></Node>
<StgValue><ssdm name="add_ln54_19"/></StgValue>
</operation>

<operation id="1479" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2005 %add_ln58_82 = add i32 %xor_ln50_77, i32 %add_ln49_79

]]></Node>
<StgValue><ssdm name="add_ln58_82"/></StgValue>
</operation>

<operation id="1480" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2006 %add_ln58_19 = add i32 %add_ln58_82, i32 %xor_ln50_79

]]></Node>
<StgValue><ssdm name="add_ln58_19"/></StgValue>
</operation>

<operation id="1481" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2007 %lshr_ln49_20 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_19, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_20"/></StgValue>
</operation>

<operation id="1482" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="6" op_0_bw="32">
<![CDATA[
entry:2008 %trunc_ln49_60 = trunc i32 %add_ln54_19

]]></Node>
<StgValue><ssdm name="trunc_ln49_60"/></StgValue>
</operation>

<operation id="1483" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2009 %or_ln49_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_60, i26 %lshr_ln49_20

]]></Node>
<StgValue><ssdm name="or_ln49_20"/></StgValue>
</operation>

<operation id="1484" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2010 %lshr_ln49_103 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_19, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_103"/></StgValue>
</operation>

<operation id="1485" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="11" op_0_bw="32">
<![CDATA[
entry:2011 %trunc_ln49_61 = trunc i32 %add_ln54_19

]]></Node>
<StgValue><ssdm name="trunc_ln49_61"/></StgValue>
</operation>

<operation id="1486" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2012 %or_ln49_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_61, i21 %lshr_ln49_103

]]></Node>
<StgValue><ssdm name="or_ln49_103"/></StgValue>
</operation>

<operation id="1487" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2013 %lshr_ln49_104 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_19, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_104"/></StgValue>
</operation>

<operation id="1488" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="25" op_0_bw="32">
<![CDATA[
entry:2014 %trunc_ln49_62 = trunc i32 %add_ln54_19

]]></Node>
<StgValue><ssdm name="trunc_ln49_62"/></StgValue>
</operation>

<operation id="1489" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2015 %or_ln49_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_62, i7 %lshr_ln49_104

]]></Node>
<StgValue><ssdm name="or_ln49_104"/></StgValue>
</operation>

<operation id="1490" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2016 %xor_ln49_80 = xor i32 %or_ln49_20, i32 %or_ln49_103

]]></Node>
<StgValue><ssdm name="xor_ln49_80"/></StgValue>
</operation>

<operation id="1491" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2017 %xor_ln49_81 = xor i32 %xor_ln49_80, i32 %or_ln49_104

]]></Node>
<StgValue><ssdm name="xor_ln49_81"/></StgValue>
</operation>

<operation id="1492" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2018 %and_ln49_20 = and i32 %add_ln54_18, i32 %add_ln54_19

]]></Node>
<StgValue><ssdm name="and_ln49_20"/></StgValue>
</operation>

<operation id="1493" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2019 %xor_ln49_82 = xor i32 %add_ln54_19, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_82"/></StgValue>
</operation>

<operation id="1494" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2020 %and_ln49_84 = and i32 %add_ln54_17, i32 %xor_ln49_82

]]></Node>
<StgValue><ssdm name="and_ln49_84"/></StgValue>
</operation>

<operation id="1495" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2021 %xor_ln49_83 = xor i32 %and_ln49_84, i32 %and_ln49_20

]]></Node>
<StgValue><ssdm name="xor_ln49_83"/></StgValue>
</operation>

<operation id="1496" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2022 %add_ln49_80 = add i32 %xor_ln49_83, i32 %add_ln54_16

]]></Node>
<StgValue><ssdm name="add_ln49_80"/></StgValue>
</operation>

<operation id="1497" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2023 %add_ln49_81 = add i32 %m_20, i32 770255983

]]></Node>
<StgValue><ssdm name="add_ln49_81"/></StgValue>
</operation>

<operation id="1498" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2024 %add_ln49_82 = add i32 %add_ln49_81, i32 %xor_ln49_81

]]></Node>
<StgValue><ssdm name="add_ln49_82"/></StgValue>
</operation>

<operation id="1499" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2025 %add_ln49_83 = add i32 %add_ln49_82, i32 %add_ln49_80

]]></Node>
<StgValue><ssdm name="add_ln49_83"/></StgValue>
</operation>

<operation id="1500" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2026 %lshr_ln50_20 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_19, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_20"/></StgValue>
</operation>

<operation id="1501" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="2" op_0_bw="32">
<![CDATA[
entry:2027 %trunc_ln50_60 = trunc i32 %add_ln58_19

]]></Node>
<StgValue><ssdm name="trunc_ln50_60"/></StgValue>
</operation>

<operation id="1502" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2028 %or_ln50_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_60, i30 %lshr_ln50_20

]]></Node>
<StgValue><ssdm name="or_ln50_20"/></StgValue>
</operation>

<operation id="1503" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2029 %lshr_ln50_103 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_19, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_103"/></StgValue>
</operation>

<operation id="1504" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="13" op_0_bw="32">
<![CDATA[
entry:2030 %trunc_ln50_61 = trunc i32 %add_ln58_19

]]></Node>
<StgValue><ssdm name="trunc_ln50_61"/></StgValue>
</operation>

<operation id="1505" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2031 %or_ln50_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_61, i19 %lshr_ln50_103

]]></Node>
<StgValue><ssdm name="or_ln50_103"/></StgValue>
</operation>

<operation id="1506" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2032 %lshr_ln50_104 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_19, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_104"/></StgValue>
</operation>

<operation id="1507" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="22" op_0_bw="32">
<![CDATA[
entry:2033 %trunc_ln50_62 = trunc i32 %add_ln58_19

]]></Node>
<StgValue><ssdm name="trunc_ln50_62"/></StgValue>
</operation>

<operation id="1508" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2034 %or_ln50_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_62, i10 %lshr_ln50_104

]]></Node>
<StgValue><ssdm name="or_ln50_104"/></StgValue>
</operation>

<operation id="1509" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2035 %xor_ln50_80 = xor i32 %or_ln50_20, i32 %or_ln50_103

]]></Node>
<StgValue><ssdm name="xor_ln50_80"/></StgValue>
</operation>

<operation id="1510" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2036 %xor_ln50_81 = xor i32 %xor_ln50_80, i32 %or_ln50_104

]]></Node>
<StgValue><ssdm name="xor_ln50_81"/></StgValue>
</operation>

<operation id="1511" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2041 %add_ln54_20 = add i32 %add_ln49_83, i32 %add_ln58_16

]]></Node>
<StgValue><ssdm name="add_ln54_20"/></StgValue>
</operation>

<operation id="1512" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2044 %lshr_ln49_21 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_20, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_21"/></StgValue>
</operation>

<operation id="1513" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="6" op_0_bw="32">
<![CDATA[
entry:2045 %trunc_ln49_63 = trunc i32 %add_ln54_20

]]></Node>
<StgValue><ssdm name="trunc_ln49_63"/></StgValue>
</operation>

<operation id="1514" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2046 %or_ln49_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_63, i26 %lshr_ln49_21

]]></Node>
<StgValue><ssdm name="or_ln49_21"/></StgValue>
</operation>

<operation id="1515" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2047 %lshr_ln49_105 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_20, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_105"/></StgValue>
</operation>

<operation id="1516" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="11" op_0_bw="32">
<![CDATA[
entry:2048 %trunc_ln49_64 = trunc i32 %add_ln54_20

]]></Node>
<StgValue><ssdm name="trunc_ln49_64"/></StgValue>
</operation>

<operation id="1517" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2049 %or_ln49_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_64, i21 %lshr_ln49_105

]]></Node>
<StgValue><ssdm name="or_ln49_105"/></StgValue>
</operation>

<operation id="1518" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2050 %lshr_ln49_106 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_20, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_106"/></StgValue>
</operation>

<operation id="1519" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="25" op_0_bw="32">
<![CDATA[
entry:2051 %trunc_ln49_65 = trunc i32 %add_ln54_20

]]></Node>
<StgValue><ssdm name="trunc_ln49_65"/></StgValue>
</operation>

<operation id="1520" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2052 %or_ln49_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_65, i7 %lshr_ln49_106

]]></Node>
<StgValue><ssdm name="or_ln49_106"/></StgValue>
</operation>

<operation id="1521" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2053 %xor_ln49_84 = xor i32 %or_ln49_21, i32 %or_ln49_105

]]></Node>
<StgValue><ssdm name="xor_ln49_84"/></StgValue>
</operation>

<operation id="1522" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2054 %xor_ln49_85 = xor i32 %xor_ln49_84, i32 %or_ln49_106

]]></Node>
<StgValue><ssdm name="xor_ln49_85"/></StgValue>
</operation>

<operation id="1523" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2055 %and_ln49_21 = and i32 %add_ln54_19, i32 %add_ln54_20

]]></Node>
<StgValue><ssdm name="and_ln49_21"/></StgValue>
</operation>

<operation id="1524" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2056 %xor_ln49_86 = xor i32 %add_ln54_20, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_86"/></StgValue>
</operation>

<operation id="1525" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2057 %and_ln49_85 = and i32 %add_ln54_18, i32 %xor_ln49_86

]]></Node>
<StgValue><ssdm name="and_ln49_85"/></StgValue>
</operation>

<operation id="1526" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2058 %xor_ln49_87 = xor i32 %and_ln49_85, i32 %and_ln49_21

]]></Node>
<StgValue><ssdm name="xor_ln49_87"/></StgValue>
</operation>

<operation id="1527" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2059 %add_ln49_84 = add i32 %xor_ln49_87, i32 %add_ln54_17

]]></Node>
<StgValue><ssdm name="add_ln49_84"/></StgValue>
</operation>

<operation id="1528" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2060 %add_ln49_85 = add i32 %m_21, i32 1249150122

]]></Node>
<StgValue><ssdm name="add_ln49_85"/></StgValue>
</operation>

<operation id="1529" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2061 %add_ln49_86 = add i32 %add_ln49_85, i32 %xor_ln49_85

]]></Node>
<StgValue><ssdm name="add_ln49_86"/></StgValue>
</operation>

<operation id="1530" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2062 %add_ln49_87 = add i32 %add_ln49_86, i32 %add_ln49_84

]]></Node>
<StgValue><ssdm name="add_ln49_87"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1531" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2037 %xor_ln50_82 = xor i32 %add_ln58_17, i32 %add_ln58_18

]]></Node>
<StgValue><ssdm name="xor_ln50_82"/></StgValue>
</operation>

<operation id="1532" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2038 %and_ln50_20 = and i32 %xor_ln50_82, i32 %add_ln58_19

]]></Node>
<StgValue><ssdm name="and_ln50_20"/></StgValue>
</operation>

<operation id="1533" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2039 %and_ln50_84 = and i32 %add_ln58_17, i32 %add_ln58_18

]]></Node>
<StgValue><ssdm name="and_ln50_84"/></StgValue>
</operation>

<operation id="1534" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2040 %xor_ln50_83 = xor i32 %and_ln50_20, i32 %and_ln50_84

]]></Node>
<StgValue><ssdm name="xor_ln50_83"/></StgValue>
</operation>

<operation id="1535" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2042 %add_ln58_83 = add i32 %xor_ln50_81, i32 %add_ln49_83

]]></Node>
<StgValue><ssdm name="add_ln58_83"/></StgValue>
</operation>

<operation id="1536" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2043 %add_ln58_20 = add i32 %add_ln58_83, i32 %xor_ln50_83

]]></Node>
<StgValue><ssdm name="add_ln58_20"/></StgValue>
</operation>

<operation id="1537" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2063 %lshr_ln50_21 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_20, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_21"/></StgValue>
</operation>

<operation id="1538" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="2" op_0_bw="32">
<![CDATA[
entry:2064 %trunc_ln50_63 = trunc i32 %add_ln58_20

]]></Node>
<StgValue><ssdm name="trunc_ln50_63"/></StgValue>
</operation>

<operation id="1539" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2065 %or_ln50_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_63, i30 %lshr_ln50_21

]]></Node>
<StgValue><ssdm name="or_ln50_21"/></StgValue>
</operation>

<operation id="1540" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2066 %lshr_ln50_105 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_20, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_105"/></StgValue>
</operation>

<operation id="1541" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="13" op_0_bw="32">
<![CDATA[
entry:2067 %trunc_ln50_64 = trunc i32 %add_ln58_20

]]></Node>
<StgValue><ssdm name="trunc_ln50_64"/></StgValue>
</operation>

<operation id="1542" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2068 %or_ln50_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_64, i19 %lshr_ln50_105

]]></Node>
<StgValue><ssdm name="or_ln50_105"/></StgValue>
</operation>

<operation id="1543" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2069 %lshr_ln50_106 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_20, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_106"/></StgValue>
</operation>

<operation id="1544" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="22" op_0_bw="32">
<![CDATA[
entry:2070 %trunc_ln50_65 = trunc i32 %add_ln58_20

]]></Node>
<StgValue><ssdm name="trunc_ln50_65"/></StgValue>
</operation>

<operation id="1545" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2071 %or_ln50_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_65, i10 %lshr_ln50_106

]]></Node>
<StgValue><ssdm name="or_ln50_106"/></StgValue>
</operation>

<operation id="1546" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2072 %xor_ln50_84 = xor i32 %or_ln50_21, i32 %or_ln50_105

]]></Node>
<StgValue><ssdm name="xor_ln50_84"/></StgValue>
</operation>

<operation id="1547" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2073 %xor_ln50_85 = xor i32 %xor_ln50_84, i32 %or_ln50_106

]]></Node>
<StgValue><ssdm name="xor_ln50_85"/></StgValue>
</operation>

<operation id="1548" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2074 %xor_ln50_86 = xor i32 %add_ln58_18, i32 %add_ln58_19

]]></Node>
<StgValue><ssdm name="xor_ln50_86"/></StgValue>
</operation>

<operation id="1549" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2075 %and_ln50_21 = and i32 %xor_ln50_86, i32 %add_ln58_20

]]></Node>
<StgValue><ssdm name="and_ln50_21"/></StgValue>
</operation>

<operation id="1550" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2076 %and_ln50_85 = and i32 %add_ln58_18, i32 %add_ln58_19

]]></Node>
<StgValue><ssdm name="and_ln50_85"/></StgValue>
</operation>

<operation id="1551" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2077 %xor_ln50_87 = xor i32 %and_ln50_21, i32 %and_ln50_85

]]></Node>
<StgValue><ssdm name="xor_ln50_87"/></StgValue>
</operation>

<operation id="1552" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2078 %add_ln54_21 = add i32 %add_ln49_87, i32 %add_ln58_17

]]></Node>
<StgValue><ssdm name="add_ln54_21"/></StgValue>
</operation>

<operation id="1553" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2079 %add_ln58_84 = add i32 %xor_ln50_85, i32 %add_ln49_87

]]></Node>
<StgValue><ssdm name="add_ln58_84"/></StgValue>
</operation>

<operation id="1554" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2080 %add_ln58_21 = add i32 %add_ln58_84, i32 %xor_ln50_87

]]></Node>
<StgValue><ssdm name="add_ln58_21"/></StgValue>
</operation>

<operation id="1555" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2081 %lshr_ln49_22 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_21, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_22"/></StgValue>
</operation>

<operation id="1556" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="6" op_0_bw="32">
<![CDATA[
entry:2082 %trunc_ln49_66 = trunc i32 %add_ln54_21

]]></Node>
<StgValue><ssdm name="trunc_ln49_66"/></StgValue>
</operation>

<operation id="1557" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2083 %or_ln49_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_66, i26 %lshr_ln49_22

]]></Node>
<StgValue><ssdm name="or_ln49_22"/></StgValue>
</operation>

<operation id="1558" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2084 %lshr_ln49_107 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_21, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_107"/></StgValue>
</operation>

<operation id="1559" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="11" op_0_bw="32">
<![CDATA[
entry:2085 %trunc_ln49_67 = trunc i32 %add_ln54_21

]]></Node>
<StgValue><ssdm name="trunc_ln49_67"/></StgValue>
</operation>

<operation id="1560" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2086 %or_ln49_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_67, i21 %lshr_ln49_107

]]></Node>
<StgValue><ssdm name="or_ln49_107"/></StgValue>
</operation>

<operation id="1561" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2087 %lshr_ln49_108 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_21, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_108"/></StgValue>
</operation>

<operation id="1562" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="25" op_0_bw="32">
<![CDATA[
entry:2088 %trunc_ln49_68 = trunc i32 %add_ln54_21

]]></Node>
<StgValue><ssdm name="trunc_ln49_68"/></StgValue>
</operation>

<operation id="1563" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2089 %or_ln49_108 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_68, i7 %lshr_ln49_108

]]></Node>
<StgValue><ssdm name="or_ln49_108"/></StgValue>
</operation>

<operation id="1564" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2090 %xor_ln49_88 = xor i32 %or_ln49_22, i32 %or_ln49_107

]]></Node>
<StgValue><ssdm name="xor_ln49_88"/></StgValue>
</operation>

<operation id="1565" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2091 %xor_ln49_89 = xor i32 %xor_ln49_88, i32 %or_ln49_108

]]></Node>
<StgValue><ssdm name="xor_ln49_89"/></StgValue>
</operation>

<operation id="1566" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2092 %and_ln49_22 = and i32 %add_ln54_20, i32 %add_ln54_21

]]></Node>
<StgValue><ssdm name="and_ln49_22"/></StgValue>
</operation>

<operation id="1567" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2093 %xor_ln49_90 = xor i32 %add_ln54_21, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_90"/></StgValue>
</operation>

<operation id="1568" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2094 %and_ln49_86 = and i32 %add_ln54_19, i32 %xor_ln49_90

]]></Node>
<StgValue><ssdm name="and_ln49_86"/></StgValue>
</operation>

<operation id="1569" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2095 %xor_ln49_91 = xor i32 %and_ln49_86, i32 %and_ln49_22

]]></Node>
<StgValue><ssdm name="xor_ln49_91"/></StgValue>
</operation>

<operation id="1570" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2096 %add_ln49_88 = add i32 %xor_ln49_91, i32 %add_ln54_18

]]></Node>
<StgValue><ssdm name="add_ln49_88"/></StgValue>
</operation>

<operation id="1571" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2097 %add_ln49_89 = add i32 %m_22, i32 1555081692

]]></Node>
<StgValue><ssdm name="add_ln49_89"/></StgValue>
</operation>

<operation id="1572" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2098 %add_ln49_90 = add i32 %add_ln49_89, i32 %xor_ln49_89

]]></Node>
<StgValue><ssdm name="add_ln49_90"/></StgValue>
</operation>

<operation id="1573" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2099 %add_ln49_91 = add i32 %add_ln49_90, i32 %add_ln49_88

]]></Node>
<StgValue><ssdm name="add_ln49_91"/></StgValue>
</operation>

<operation id="1574" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2100 %lshr_ln50_22 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_21, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_22"/></StgValue>
</operation>

<operation id="1575" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="2" op_0_bw="32">
<![CDATA[
entry:2101 %trunc_ln50_66 = trunc i32 %add_ln58_21

]]></Node>
<StgValue><ssdm name="trunc_ln50_66"/></StgValue>
</operation>

<operation id="1576" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2102 %or_ln50_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_66, i30 %lshr_ln50_22

]]></Node>
<StgValue><ssdm name="or_ln50_22"/></StgValue>
</operation>

<operation id="1577" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2103 %lshr_ln50_107 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_21, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_107"/></StgValue>
</operation>

<operation id="1578" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="13" op_0_bw="32">
<![CDATA[
entry:2104 %trunc_ln50_67 = trunc i32 %add_ln58_21

]]></Node>
<StgValue><ssdm name="trunc_ln50_67"/></StgValue>
</operation>

<operation id="1579" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2105 %or_ln50_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_67, i19 %lshr_ln50_107

]]></Node>
<StgValue><ssdm name="or_ln50_107"/></StgValue>
</operation>

<operation id="1580" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2106 %lshr_ln50_108 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_21, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_108"/></StgValue>
</operation>

<operation id="1581" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="22" op_0_bw="32">
<![CDATA[
entry:2107 %trunc_ln50_68 = trunc i32 %add_ln58_21

]]></Node>
<StgValue><ssdm name="trunc_ln50_68"/></StgValue>
</operation>

<operation id="1582" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2108 %or_ln50_108 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_68, i10 %lshr_ln50_108

]]></Node>
<StgValue><ssdm name="or_ln50_108"/></StgValue>
</operation>

<operation id="1583" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2109 %xor_ln50_88 = xor i32 %or_ln50_22, i32 %or_ln50_107

]]></Node>
<StgValue><ssdm name="xor_ln50_88"/></StgValue>
</operation>

<operation id="1584" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2110 %xor_ln50_89 = xor i32 %xor_ln50_88, i32 %or_ln50_108

]]></Node>
<StgValue><ssdm name="xor_ln50_89"/></StgValue>
</operation>

<operation id="1585" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2111 %xor_ln50_90 = xor i32 %add_ln58_19, i32 %add_ln58_20

]]></Node>
<StgValue><ssdm name="xor_ln50_90"/></StgValue>
</operation>

<operation id="1586" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2112 %and_ln50_22 = and i32 %xor_ln50_90, i32 %add_ln58_21

]]></Node>
<StgValue><ssdm name="and_ln50_22"/></StgValue>
</operation>

<operation id="1587" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2113 %and_ln50_86 = and i32 %add_ln58_19, i32 %add_ln58_20

]]></Node>
<StgValue><ssdm name="and_ln50_86"/></StgValue>
</operation>

<operation id="1588" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2114 %xor_ln50_91 = xor i32 %and_ln50_22, i32 %and_ln50_86

]]></Node>
<StgValue><ssdm name="xor_ln50_91"/></StgValue>
</operation>

<operation id="1589" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2115 %add_ln54_22 = add i32 %add_ln49_91, i32 %add_ln58_18

]]></Node>
<StgValue><ssdm name="add_ln54_22"/></StgValue>
</operation>

<operation id="1590" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2116 %add_ln58_85 = add i32 %xor_ln50_89, i32 %add_ln49_91

]]></Node>
<StgValue><ssdm name="add_ln58_85"/></StgValue>
</operation>

<operation id="1591" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2117 %add_ln58_22 = add i32 %add_ln58_85, i32 %xor_ln50_91

]]></Node>
<StgValue><ssdm name="add_ln58_22"/></StgValue>
</operation>

<operation id="1592" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2118 %lshr_ln49_23 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_22, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_23"/></StgValue>
</operation>

<operation id="1593" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="6" op_0_bw="32">
<![CDATA[
entry:2119 %trunc_ln49_69 = trunc i32 %add_ln54_22

]]></Node>
<StgValue><ssdm name="trunc_ln49_69"/></StgValue>
</operation>

<operation id="1594" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2120 %or_ln49_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_69, i26 %lshr_ln49_23

]]></Node>
<StgValue><ssdm name="or_ln49_23"/></StgValue>
</operation>

<operation id="1595" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2121 %lshr_ln49_109 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_22, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_109"/></StgValue>
</operation>

<operation id="1596" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="11" op_0_bw="32">
<![CDATA[
entry:2122 %trunc_ln49_70 = trunc i32 %add_ln54_22

]]></Node>
<StgValue><ssdm name="trunc_ln49_70"/></StgValue>
</operation>

<operation id="1597" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2123 %or_ln49_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_70, i21 %lshr_ln49_109

]]></Node>
<StgValue><ssdm name="or_ln49_109"/></StgValue>
</operation>

<operation id="1598" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2124 %lshr_ln49_110 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_22, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_110"/></StgValue>
</operation>

<operation id="1599" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="25" op_0_bw="32">
<![CDATA[
entry:2125 %trunc_ln49_71 = trunc i32 %add_ln54_22

]]></Node>
<StgValue><ssdm name="trunc_ln49_71"/></StgValue>
</operation>

<operation id="1600" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2126 %or_ln49_110 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_71, i7 %lshr_ln49_110

]]></Node>
<StgValue><ssdm name="or_ln49_110"/></StgValue>
</operation>

<operation id="1601" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2127 %xor_ln49_92 = xor i32 %or_ln49_23, i32 %or_ln49_109

]]></Node>
<StgValue><ssdm name="xor_ln49_92"/></StgValue>
</operation>

<operation id="1602" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2128 %xor_ln49_93 = xor i32 %xor_ln49_92, i32 %or_ln49_110

]]></Node>
<StgValue><ssdm name="xor_ln49_93"/></StgValue>
</operation>

<operation id="1603" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2129 %and_ln49_23 = and i32 %add_ln54_21, i32 %add_ln54_22

]]></Node>
<StgValue><ssdm name="and_ln49_23"/></StgValue>
</operation>

<operation id="1604" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2130 %xor_ln49_94 = xor i32 %add_ln54_22, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_94"/></StgValue>
</operation>

<operation id="1605" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2131 %and_ln49_87 = and i32 %add_ln54_20, i32 %xor_ln49_94

]]></Node>
<StgValue><ssdm name="and_ln49_87"/></StgValue>
</operation>

<operation id="1606" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2132 %xor_ln49_95 = xor i32 %and_ln49_87, i32 %and_ln49_23

]]></Node>
<StgValue><ssdm name="xor_ln49_95"/></StgValue>
</operation>

<operation id="1607" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2133 %add_ln49_92 = add i32 %xor_ln49_95, i32 %add_ln54_19

]]></Node>
<StgValue><ssdm name="add_ln49_92"/></StgValue>
</operation>

<operation id="1608" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2134 %add_ln49_93 = add i32 %m_23, i32 1996064986

]]></Node>
<StgValue><ssdm name="add_ln49_93"/></StgValue>
</operation>

<operation id="1609" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2135 %add_ln49_94 = add i32 %add_ln49_93, i32 %xor_ln49_93

]]></Node>
<StgValue><ssdm name="add_ln49_94"/></StgValue>
</operation>

<operation id="1610" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2136 %add_ln49_95 = add i32 %add_ln49_94, i32 %add_ln49_92

]]></Node>
<StgValue><ssdm name="add_ln49_95"/></StgValue>
</operation>

<operation id="1611" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2137 %lshr_ln50_23 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_22, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_23"/></StgValue>
</operation>

<operation id="1612" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="2" op_0_bw="32">
<![CDATA[
entry:2138 %trunc_ln50_69 = trunc i32 %add_ln58_22

]]></Node>
<StgValue><ssdm name="trunc_ln50_69"/></StgValue>
</operation>

<operation id="1613" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2139 %or_ln50_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_69, i30 %lshr_ln50_23

]]></Node>
<StgValue><ssdm name="or_ln50_23"/></StgValue>
</operation>

<operation id="1614" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2140 %lshr_ln50_109 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_22, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_109"/></StgValue>
</operation>

<operation id="1615" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="13" op_0_bw="32">
<![CDATA[
entry:2141 %trunc_ln50_70 = trunc i32 %add_ln58_22

]]></Node>
<StgValue><ssdm name="trunc_ln50_70"/></StgValue>
</operation>

<operation id="1616" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2142 %or_ln50_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_70, i19 %lshr_ln50_109

]]></Node>
<StgValue><ssdm name="or_ln50_109"/></StgValue>
</operation>

<operation id="1617" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2143 %lshr_ln50_110 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_22, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_110"/></StgValue>
</operation>

<operation id="1618" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="22" op_0_bw="32">
<![CDATA[
entry:2144 %trunc_ln50_71 = trunc i32 %add_ln58_22

]]></Node>
<StgValue><ssdm name="trunc_ln50_71"/></StgValue>
</operation>

<operation id="1619" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2145 %or_ln50_110 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_71, i10 %lshr_ln50_110

]]></Node>
<StgValue><ssdm name="or_ln50_110"/></StgValue>
</operation>

<operation id="1620" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2146 %xor_ln50_92 = xor i32 %or_ln50_23, i32 %or_ln50_109

]]></Node>
<StgValue><ssdm name="xor_ln50_92"/></StgValue>
</operation>

<operation id="1621" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2147 %xor_ln50_93 = xor i32 %xor_ln50_92, i32 %or_ln50_110

]]></Node>
<StgValue><ssdm name="xor_ln50_93"/></StgValue>
</operation>

<operation id="1622" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2152 %add_ln54_23 = add i32 %add_ln49_95, i32 %add_ln58_19

]]></Node>
<StgValue><ssdm name="add_ln54_23"/></StgValue>
</operation>

<operation id="1623" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2155 %lshr_ln49_24 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_23, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_24"/></StgValue>
</operation>

<operation id="1624" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="6" op_0_bw="32">
<![CDATA[
entry:2156 %trunc_ln49_72 = trunc i32 %add_ln54_23

]]></Node>
<StgValue><ssdm name="trunc_ln49_72"/></StgValue>
</operation>

<operation id="1625" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2157 %or_ln49_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_72, i26 %lshr_ln49_24

]]></Node>
<StgValue><ssdm name="or_ln49_24"/></StgValue>
</operation>

<operation id="1626" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2158 %lshr_ln49_111 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_23, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_111"/></StgValue>
</operation>

<operation id="1627" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="11" op_0_bw="32">
<![CDATA[
entry:2159 %trunc_ln49_73 = trunc i32 %add_ln54_23

]]></Node>
<StgValue><ssdm name="trunc_ln49_73"/></StgValue>
</operation>

<operation id="1628" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2160 %or_ln49_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_73, i21 %lshr_ln49_111

]]></Node>
<StgValue><ssdm name="or_ln49_111"/></StgValue>
</operation>

<operation id="1629" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2161 %lshr_ln49_112 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_23, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_112"/></StgValue>
</operation>

<operation id="1630" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="25" op_0_bw="32">
<![CDATA[
entry:2162 %trunc_ln49_74 = trunc i32 %add_ln54_23

]]></Node>
<StgValue><ssdm name="trunc_ln49_74"/></StgValue>
</operation>

<operation id="1631" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2163 %or_ln49_112 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_74, i7 %lshr_ln49_112

]]></Node>
<StgValue><ssdm name="or_ln49_112"/></StgValue>
</operation>

<operation id="1632" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2164 %xor_ln49_96 = xor i32 %or_ln49_24, i32 %or_ln49_111

]]></Node>
<StgValue><ssdm name="xor_ln49_96"/></StgValue>
</operation>

<operation id="1633" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2165 %xor_ln49_97 = xor i32 %xor_ln49_96, i32 %or_ln49_112

]]></Node>
<StgValue><ssdm name="xor_ln49_97"/></StgValue>
</operation>

<operation id="1634" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2171 %add_ln49_97 = add i32 %xor_ln49_97, i32 %m_24

]]></Node>
<StgValue><ssdm name="add_ln49_97"/></StgValue>
</operation>

<operation id="1635" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2172 %add_ln49_98 = add i32 %add_ln49_97, i32 %add_ln54_20

]]></Node>
<StgValue><ssdm name="add_ln49_98"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1636" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2148 %xor_ln50_94 = xor i32 %add_ln58_20, i32 %add_ln58_21

]]></Node>
<StgValue><ssdm name="xor_ln50_94"/></StgValue>
</operation>

<operation id="1637" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2149 %and_ln50_23 = and i32 %xor_ln50_94, i32 %add_ln58_22

]]></Node>
<StgValue><ssdm name="and_ln50_23"/></StgValue>
</operation>

<operation id="1638" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2150 %and_ln50_87 = and i32 %add_ln58_20, i32 %add_ln58_21

]]></Node>
<StgValue><ssdm name="and_ln50_87"/></StgValue>
</operation>

<operation id="1639" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2151 %xor_ln50_95 = xor i32 %and_ln50_23, i32 %and_ln50_87

]]></Node>
<StgValue><ssdm name="xor_ln50_95"/></StgValue>
</operation>

<operation id="1640" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2153 %add_ln58_86 = add i32 %xor_ln50_93, i32 %add_ln49_95

]]></Node>
<StgValue><ssdm name="add_ln58_86"/></StgValue>
</operation>

<operation id="1641" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2154 %add_ln58_23 = add i32 %add_ln58_86, i32 %xor_ln50_95

]]></Node>
<StgValue><ssdm name="add_ln58_23"/></StgValue>
</operation>

<operation id="1642" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2166 %and_ln49_24 = and i32 %add_ln54_22, i32 %add_ln54_23

]]></Node>
<StgValue><ssdm name="and_ln49_24"/></StgValue>
</operation>

<operation id="1643" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2167 %xor_ln49_98 = xor i32 %add_ln54_23, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_98"/></StgValue>
</operation>

<operation id="1644" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2168 %and_ln49_88 = and i32 %add_ln54_21, i32 %xor_ln49_98

]]></Node>
<StgValue><ssdm name="and_ln49_88"/></StgValue>
</operation>

<operation id="1645" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2169 %xor_ln49_99 = xor i32 %and_ln49_88, i32 %and_ln49_24

]]></Node>
<StgValue><ssdm name="xor_ln49_99"/></StgValue>
</operation>

<operation id="1646" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2170 %add_ln49_96 = add i32 %xor_ln49_99, i32 2554220882

]]></Node>
<StgValue><ssdm name="add_ln49_96"/></StgValue>
</operation>

<operation id="1647" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2173 %add_ln49_99 = add i32 %add_ln49_98, i32 %add_ln49_96

]]></Node>
<StgValue><ssdm name="add_ln49_99"/></StgValue>
</operation>

<operation id="1648" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2174 %lshr_ln50_24 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_23, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_24"/></StgValue>
</operation>

<operation id="1649" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="2" op_0_bw="32">
<![CDATA[
entry:2175 %trunc_ln50_72 = trunc i32 %add_ln58_23

]]></Node>
<StgValue><ssdm name="trunc_ln50_72"/></StgValue>
</operation>

<operation id="1650" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2176 %or_ln50_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_72, i30 %lshr_ln50_24

]]></Node>
<StgValue><ssdm name="or_ln50_24"/></StgValue>
</operation>

<operation id="1651" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2177 %lshr_ln50_111 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_23, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_111"/></StgValue>
</operation>

<operation id="1652" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="13" op_0_bw="32">
<![CDATA[
entry:2178 %trunc_ln50_73 = trunc i32 %add_ln58_23

]]></Node>
<StgValue><ssdm name="trunc_ln50_73"/></StgValue>
</operation>

<operation id="1653" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2179 %or_ln50_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_73, i19 %lshr_ln50_111

]]></Node>
<StgValue><ssdm name="or_ln50_111"/></StgValue>
</operation>

<operation id="1654" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2180 %lshr_ln50_112 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_23, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_112"/></StgValue>
</operation>

<operation id="1655" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="22" op_0_bw="32">
<![CDATA[
entry:2181 %trunc_ln50_74 = trunc i32 %add_ln58_23

]]></Node>
<StgValue><ssdm name="trunc_ln50_74"/></StgValue>
</operation>

<operation id="1656" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2182 %or_ln50_112 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_74, i10 %lshr_ln50_112

]]></Node>
<StgValue><ssdm name="or_ln50_112"/></StgValue>
</operation>

<operation id="1657" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2183 %xor_ln50_96 = xor i32 %or_ln50_24, i32 %or_ln50_111

]]></Node>
<StgValue><ssdm name="xor_ln50_96"/></StgValue>
</operation>

<operation id="1658" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2184 %xor_ln50_97 = xor i32 %xor_ln50_96, i32 %or_ln50_112

]]></Node>
<StgValue><ssdm name="xor_ln50_97"/></StgValue>
</operation>

<operation id="1659" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2185 %xor_ln50_98 = xor i32 %add_ln58_21, i32 %add_ln58_22

]]></Node>
<StgValue><ssdm name="xor_ln50_98"/></StgValue>
</operation>

<operation id="1660" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2186 %and_ln50_24 = and i32 %xor_ln50_98, i32 %add_ln58_23

]]></Node>
<StgValue><ssdm name="and_ln50_24"/></StgValue>
</operation>

<operation id="1661" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2187 %and_ln50_88 = and i32 %add_ln58_21, i32 %add_ln58_22

]]></Node>
<StgValue><ssdm name="and_ln50_88"/></StgValue>
</operation>

<operation id="1662" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2188 %xor_ln50_99 = xor i32 %and_ln50_24, i32 %and_ln50_88

]]></Node>
<StgValue><ssdm name="xor_ln50_99"/></StgValue>
</operation>

<operation id="1663" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2189 %add_ln54_24 = add i32 %add_ln49_99, i32 %add_ln58_20

]]></Node>
<StgValue><ssdm name="add_ln54_24"/></StgValue>
</operation>

<operation id="1664" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2190 %add_ln58_87 = add i32 %xor_ln50_97, i32 %add_ln49_99

]]></Node>
<StgValue><ssdm name="add_ln58_87"/></StgValue>
</operation>

<operation id="1665" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2191 %add_ln58_24 = add i32 %add_ln58_87, i32 %xor_ln50_99

]]></Node>
<StgValue><ssdm name="add_ln58_24"/></StgValue>
</operation>

<operation id="1666" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2192 %lshr_ln49_25 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_24, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_25"/></StgValue>
</operation>

<operation id="1667" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="6" op_0_bw="32">
<![CDATA[
entry:2193 %trunc_ln49_75 = trunc i32 %add_ln54_24

]]></Node>
<StgValue><ssdm name="trunc_ln49_75"/></StgValue>
</operation>

<operation id="1668" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2194 %or_ln49_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_75, i26 %lshr_ln49_25

]]></Node>
<StgValue><ssdm name="or_ln49_25"/></StgValue>
</operation>

<operation id="1669" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2195 %lshr_ln49_113 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_24, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_113"/></StgValue>
</operation>

<operation id="1670" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="11" op_0_bw="32">
<![CDATA[
entry:2196 %trunc_ln49_76 = trunc i32 %add_ln54_24

]]></Node>
<StgValue><ssdm name="trunc_ln49_76"/></StgValue>
</operation>

<operation id="1671" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2197 %or_ln49_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_76, i21 %lshr_ln49_113

]]></Node>
<StgValue><ssdm name="or_ln49_113"/></StgValue>
</operation>

<operation id="1672" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2198 %lshr_ln49_114 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_24, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_114"/></StgValue>
</operation>

<operation id="1673" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="25" op_0_bw="32">
<![CDATA[
entry:2199 %trunc_ln49_77 = trunc i32 %add_ln54_24

]]></Node>
<StgValue><ssdm name="trunc_ln49_77"/></StgValue>
</operation>

<operation id="1674" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2200 %or_ln49_114 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_77, i7 %lshr_ln49_114

]]></Node>
<StgValue><ssdm name="or_ln49_114"/></StgValue>
</operation>

<operation id="1675" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2201 %xor_ln49_100 = xor i32 %or_ln49_25, i32 %or_ln49_113

]]></Node>
<StgValue><ssdm name="xor_ln49_100"/></StgValue>
</operation>

<operation id="1676" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2202 %xor_ln49_101 = xor i32 %xor_ln49_100, i32 %or_ln49_114

]]></Node>
<StgValue><ssdm name="xor_ln49_101"/></StgValue>
</operation>

<operation id="1677" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2203 %and_ln49_25 = and i32 %add_ln54_23, i32 %add_ln54_24

]]></Node>
<StgValue><ssdm name="and_ln49_25"/></StgValue>
</operation>

<operation id="1678" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2204 %xor_ln49_102 = xor i32 %add_ln54_24, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_102"/></StgValue>
</operation>

<operation id="1679" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2205 %and_ln49_89 = and i32 %add_ln54_22, i32 %xor_ln49_102

]]></Node>
<StgValue><ssdm name="and_ln49_89"/></StgValue>
</operation>

<operation id="1680" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2206 %xor_ln49_103 = xor i32 %and_ln49_89, i32 %and_ln49_25

]]></Node>
<StgValue><ssdm name="xor_ln49_103"/></StgValue>
</operation>

<operation id="1681" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2207 %add_ln49_100 = add i32 %xor_ln49_103, i32 2821834349

]]></Node>
<StgValue><ssdm name="add_ln49_100"/></StgValue>
</operation>

<operation id="1682" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2208 %add_ln49_101 = add i32 %xor_ln49_101, i32 %m_25

]]></Node>
<StgValue><ssdm name="add_ln49_101"/></StgValue>
</operation>

<operation id="1683" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2209 %add_ln49_102 = add i32 %add_ln49_101, i32 %add_ln54_21

]]></Node>
<StgValue><ssdm name="add_ln49_102"/></StgValue>
</operation>

<operation id="1684" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2210 %add_ln49_103 = add i32 %add_ln49_102, i32 %add_ln49_100

]]></Node>
<StgValue><ssdm name="add_ln49_103"/></StgValue>
</operation>

<operation id="1685" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2211 %lshr_ln50_25 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_24, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_25"/></StgValue>
</operation>

<operation id="1686" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="2" op_0_bw="32">
<![CDATA[
entry:2212 %trunc_ln50_75 = trunc i32 %add_ln58_24

]]></Node>
<StgValue><ssdm name="trunc_ln50_75"/></StgValue>
</operation>

<operation id="1687" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2213 %or_ln50_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_75, i30 %lshr_ln50_25

]]></Node>
<StgValue><ssdm name="or_ln50_25"/></StgValue>
</operation>

<operation id="1688" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2214 %lshr_ln50_113 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_24, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_113"/></StgValue>
</operation>

<operation id="1689" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="13" op_0_bw="32">
<![CDATA[
entry:2215 %trunc_ln50_76 = trunc i32 %add_ln58_24

]]></Node>
<StgValue><ssdm name="trunc_ln50_76"/></StgValue>
</operation>

<operation id="1690" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2216 %or_ln50_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_76, i19 %lshr_ln50_113

]]></Node>
<StgValue><ssdm name="or_ln50_113"/></StgValue>
</operation>

<operation id="1691" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2217 %lshr_ln50_114 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_24, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_114"/></StgValue>
</operation>

<operation id="1692" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="22" op_0_bw="32">
<![CDATA[
entry:2218 %trunc_ln50_77 = trunc i32 %add_ln58_24

]]></Node>
<StgValue><ssdm name="trunc_ln50_77"/></StgValue>
</operation>

<operation id="1693" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2219 %or_ln50_114 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_77, i10 %lshr_ln50_114

]]></Node>
<StgValue><ssdm name="or_ln50_114"/></StgValue>
</operation>

<operation id="1694" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2220 %xor_ln50_100 = xor i32 %or_ln50_25, i32 %or_ln50_113

]]></Node>
<StgValue><ssdm name="xor_ln50_100"/></StgValue>
</operation>

<operation id="1695" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2221 %xor_ln50_101 = xor i32 %xor_ln50_100, i32 %or_ln50_114

]]></Node>
<StgValue><ssdm name="xor_ln50_101"/></StgValue>
</operation>

<operation id="1696" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2222 %xor_ln50_102 = xor i32 %add_ln58_22, i32 %add_ln58_23

]]></Node>
<StgValue><ssdm name="xor_ln50_102"/></StgValue>
</operation>

<operation id="1697" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2223 %and_ln50_25 = and i32 %xor_ln50_102, i32 %add_ln58_24

]]></Node>
<StgValue><ssdm name="and_ln50_25"/></StgValue>
</operation>

<operation id="1698" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2224 %and_ln50_89 = and i32 %add_ln58_22, i32 %add_ln58_23

]]></Node>
<StgValue><ssdm name="and_ln50_89"/></StgValue>
</operation>

<operation id="1699" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2225 %xor_ln50_103 = xor i32 %and_ln50_25, i32 %and_ln50_89

]]></Node>
<StgValue><ssdm name="xor_ln50_103"/></StgValue>
</operation>

<operation id="1700" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2226 %add_ln54_25 = add i32 %add_ln49_103, i32 %add_ln58_21

]]></Node>
<StgValue><ssdm name="add_ln54_25"/></StgValue>
</operation>

<operation id="1701" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2227 %add_ln58_88 = add i32 %xor_ln50_101, i32 %add_ln49_103

]]></Node>
<StgValue><ssdm name="add_ln58_88"/></StgValue>
</operation>

<operation id="1702" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2228 %add_ln58_25 = add i32 %add_ln58_88, i32 %xor_ln50_103

]]></Node>
<StgValue><ssdm name="add_ln58_25"/></StgValue>
</operation>

<operation id="1703" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2229 %lshr_ln49_26 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_25, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_26"/></StgValue>
</operation>

<operation id="1704" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="6" op_0_bw="32">
<![CDATA[
entry:2230 %trunc_ln49_78 = trunc i32 %add_ln54_25

]]></Node>
<StgValue><ssdm name="trunc_ln49_78"/></StgValue>
</operation>

<operation id="1705" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2231 %or_ln49_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_78, i26 %lshr_ln49_26

]]></Node>
<StgValue><ssdm name="or_ln49_26"/></StgValue>
</operation>

<operation id="1706" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2232 %lshr_ln49_115 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_25, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_115"/></StgValue>
</operation>

<operation id="1707" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="11" op_0_bw="32">
<![CDATA[
entry:2233 %trunc_ln49_79 = trunc i32 %add_ln54_25

]]></Node>
<StgValue><ssdm name="trunc_ln49_79"/></StgValue>
</operation>

<operation id="1708" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2234 %or_ln49_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_79, i21 %lshr_ln49_115

]]></Node>
<StgValue><ssdm name="or_ln49_115"/></StgValue>
</operation>

<operation id="1709" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2235 %lshr_ln49_116 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_25, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_116"/></StgValue>
</operation>

<operation id="1710" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="25" op_0_bw="32">
<![CDATA[
entry:2236 %trunc_ln49_80 = trunc i32 %add_ln54_25

]]></Node>
<StgValue><ssdm name="trunc_ln49_80"/></StgValue>
</operation>

<operation id="1711" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2237 %or_ln49_116 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_80, i7 %lshr_ln49_116

]]></Node>
<StgValue><ssdm name="or_ln49_116"/></StgValue>
</operation>

<operation id="1712" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2238 %xor_ln49_104 = xor i32 %or_ln49_26, i32 %or_ln49_115

]]></Node>
<StgValue><ssdm name="xor_ln49_104"/></StgValue>
</operation>

<operation id="1713" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2239 %xor_ln49_105 = xor i32 %xor_ln49_104, i32 %or_ln49_116

]]></Node>
<StgValue><ssdm name="xor_ln49_105"/></StgValue>
</operation>

<operation id="1714" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2240 %and_ln49_26 = and i32 %add_ln54_24, i32 %add_ln54_25

]]></Node>
<StgValue><ssdm name="and_ln49_26"/></StgValue>
</operation>

<operation id="1715" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2241 %xor_ln49_106 = xor i32 %add_ln54_25, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_106"/></StgValue>
</operation>

<operation id="1716" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2242 %and_ln49_90 = and i32 %add_ln54_23, i32 %xor_ln49_106

]]></Node>
<StgValue><ssdm name="and_ln49_90"/></StgValue>
</operation>

<operation id="1717" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2243 %xor_ln49_107 = xor i32 %and_ln49_90, i32 %and_ln49_26

]]></Node>
<StgValue><ssdm name="xor_ln49_107"/></StgValue>
</operation>

<operation id="1718" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2244 %add_ln49_104 = add i32 %xor_ln49_107, i32 2952996808

]]></Node>
<StgValue><ssdm name="add_ln49_104"/></StgValue>
</operation>

<operation id="1719" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2245 %add_ln49_105 = add i32 %xor_ln49_105, i32 %m_26

]]></Node>
<StgValue><ssdm name="add_ln49_105"/></StgValue>
</operation>

<operation id="1720" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2246 %add_ln49_106 = add i32 %add_ln49_105, i32 %add_ln54_22

]]></Node>
<StgValue><ssdm name="add_ln49_106"/></StgValue>
</operation>

<operation id="1721" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2247 %add_ln49_107 = add i32 %add_ln49_106, i32 %add_ln49_104

]]></Node>
<StgValue><ssdm name="add_ln49_107"/></StgValue>
</operation>

<operation id="1722" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2248 %lshr_ln50_26 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_25, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_26"/></StgValue>
</operation>

<operation id="1723" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="2" op_0_bw="32">
<![CDATA[
entry:2249 %trunc_ln50_78 = trunc i32 %add_ln58_25

]]></Node>
<StgValue><ssdm name="trunc_ln50_78"/></StgValue>
</operation>

<operation id="1724" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2250 %or_ln50_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_78, i30 %lshr_ln50_26

]]></Node>
<StgValue><ssdm name="or_ln50_26"/></StgValue>
</operation>

<operation id="1725" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2251 %lshr_ln50_115 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_25, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_115"/></StgValue>
</operation>

<operation id="1726" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="13" op_0_bw="32">
<![CDATA[
entry:2252 %trunc_ln50_79 = trunc i32 %add_ln58_25

]]></Node>
<StgValue><ssdm name="trunc_ln50_79"/></StgValue>
</operation>

<operation id="1727" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2253 %or_ln50_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_79, i19 %lshr_ln50_115

]]></Node>
<StgValue><ssdm name="or_ln50_115"/></StgValue>
</operation>

<operation id="1728" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2254 %lshr_ln50_116 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_25, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_116"/></StgValue>
</operation>

<operation id="1729" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="22" op_0_bw="32">
<![CDATA[
entry:2255 %trunc_ln50_80 = trunc i32 %add_ln58_25

]]></Node>
<StgValue><ssdm name="trunc_ln50_80"/></StgValue>
</operation>

<operation id="1730" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2256 %or_ln50_116 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_80, i10 %lshr_ln50_116

]]></Node>
<StgValue><ssdm name="or_ln50_116"/></StgValue>
</operation>

<operation id="1731" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2257 %xor_ln50_104 = xor i32 %or_ln50_26, i32 %or_ln50_115

]]></Node>
<StgValue><ssdm name="xor_ln50_104"/></StgValue>
</operation>

<operation id="1732" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2258 %xor_ln50_105 = xor i32 %xor_ln50_104, i32 %or_ln50_116

]]></Node>
<StgValue><ssdm name="xor_ln50_105"/></StgValue>
</operation>

<operation id="1733" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2263 %add_ln54_26 = add i32 %add_ln49_107, i32 %add_ln58_22

]]></Node>
<StgValue><ssdm name="add_ln54_26"/></StgValue>
</operation>

<operation id="1734" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2266 %lshr_ln49_27 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_26, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_27"/></StgValue>
</operation>

<operation id="1735" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="6" op_0_bw="32">
<![CDATA[
entry:2267 %trunc_ln49_81 = trunc i32 %add_ln54_26

]]></Node>
<StgValue><ssdm name="trunc_ln49_81"/></StgValue>
</operation>

<operation id="1736" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2268 %or_ln49_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_81, i26 %lshr_ln49_27

]]></Node>
<StgValue><ssdm name="or_ln49_27"/></StgValue>
</operation>

<operation id="1737" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2269 %lshr_ln49_117 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_26, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_117"/></StgValue>
</operation>

<operation id="1738" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="11" op_0_bw="32">
<![CDATA[
entry:2270 %trunc_ln49_82 = trunc i32 %add_ln54_26

]]></Node>
<StgValue><ssdm name="trunc_ln49_82"/></StgValue>
</operation>

<operation id="1739" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2271 %or_ln49_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_82, i21 %lshr_ln49_117

]]></Node>
<StgValue><ssdm name="or_ln49_117"/></StgValue>
</operation>

<operation id="1740" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2272 %lshr_ln49_118 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_26, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_118"/></StgValue>
</operation>

<operation id="1741" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="25" op_0_bw="32">
<![CDATA[
entry:2273 %trunc_ln49_83 = trunc i32 %add_ln54_26

]]></Node>
<StgValue><ssdm name="trunc_ln49_83"/></StgValue>
</operation>

<operation id="1742" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2274 %or_ln49_118 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_83, i7 %lshr_ln49_118

]]></Node>
<StgValue><ssdm name="or_ln49_118"/></StgValue>
</operation>

<operation id="1743" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2275 %xor_ln49_108 = xor i32 %or_ln49_27, i32 %or_ln49_117

]]></Node>
<StgValue><ssdm name="xor_ln49_108"/></StgValue>
</operation>

<operation id="1744" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2276 %xor_ln49_109 = xor i32 %xor_ln49_108, i32 %or_ln49_118

]]></Node>
<StgValue><ssdm name="xor_ln49_109"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1745" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2259 %xor_ln50_106 = xor i32 %add_ln58_23, i32 %add_ln58_24

]]></Node>
<StgValue><ssdm name="xor_ln50_106"/></StgValue>
</operation>

<operation id="1746" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2260 %and_ln50_26 = and i32 %xor_ln50_106, i32 %add_ln58_25

]]></Node>
<StgValue><ssdm name="and_ln50_26"/></StgValue>
</operation>

<operation id="1747" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2261 %and_ln50_90 = and i32 %add_ln58_23, i32 %add_ln58_24

]]></Node>
<StgValue><ssdm name="and_ln50_90"/></StgValue>
</operation>

<operation id="1748" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2262 %xor_ln50_107 = xor i32 %and_ln50_26, i32 %and_ln50_90

]]></Node>
<StgValue><ssdm name="xor_ln50_107"/></StgValue>
</operation>

<operation id="1749" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2264 %add_ln58_89 = add i32 %xor_ln50_105, i32 %add_ln49_107

]]></Node>
<StgValue><ssdm name="add_ln58_89"/></StgValue>
</operation>

<operation id="1750" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2265 %add_ln58_26 = add i32 %add_ln58_89, i32 %xor_ln50_107

]]></Node>
<StgValue><ssdm name="add_ln58_26"/></StgValue>
</operation>

<operation id="1751" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2277 %and_ln49_27 = and i32 %add_ln54_25, i32 %add_ln54_26

]]></Node>
<StgValue><ssdm name="and_ln49_27"/></StgValue>
</operation>

<operation id="1752" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2278 %xor_ln49_110 = xor i32 %add_ln54_26, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_110"/></StgValue>
</operation>

<operation id="1753" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2279 %and_ln49_91 = and i32 %add_ln54_24, i32 %xor_ln49_110

]]></Node>
<StgValue><ssdm name="and_ln49_91"/></StgValue>
</operation>

<operation id="1754" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2280 %xor_ln49_111 = xor i32 %and_ln49_91, i32 %and_ln49_27

]]></Node>
<StgValue><ssdm name="xor_ln49_111"/></StgValue>
</operation>

<operation id="1755" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2281 %add_ln49_108 = add i32 %xor_ln49_111, i32 3210313671

]]></Node>
<StgValue><ssdm name="add_ln49_108"/></StgValue>
</operation>

<operation id="1756" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2282 %add_ln49_109 = add i32 %xor_ln49_109, i32 %m_27

]]></Node>
<StgValue><ssdm name="add_ln49_109"/></StgValue>
</operation>

<operation id="1757" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2283 %add_ln49_110 = add i32 %add_ln49_109, i32 %add_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln49_110"/></StgValue>
</operation>

<operation id="1758" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2284 %add_ln49_111 = add i32 %add_ln49_110, i32 %add_ln49_108

]]></Node>
<StgValue><ssdm name="add_ln49_111"/></StgValue>
</operation>

<operation id="1759" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2285 %lshr_ln50_27 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_26, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_27"/></StgValue>
</operation>

<operation id="1760" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="2" op_0_bw="32">
<![CDATA[
entry:2286 %trunc_ln50_81 = trunc i32 %add_ln58_26

]]></Node>
<StgValue><ssdm name="trunc_ln50_81"/></StgValue>
</operation>

<operation id="1761" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2287 %or_ln50_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_81, i30 %lshr_ln50_27

]]></Node>
<StgValue><ssdm name="or_ln50_27"/></StgValue>
</operation>

<operation id="1762" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2288 %lshr_ln50_117 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_26, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_117"/></StgValue>
</operation>

<operation id="1763" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="13" op_0_bw="32">
<![CDATA[
entry:2289 %trunc_ln50_82 = trunc i32 %add_ln58_26

]]></Node>
<StgValue><ssdm name="trunc_ln50_82"/></StgValue>
</operation>

<operation id="1764" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2290 %or_ln50_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_82, i19 %lshr_ln50_117

]]></Node>
<StgValue><ssdm name="or_ln50_117"/></StgValue>
</operation>

<operation id="1765" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2291 %lshr_ln50_118 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_26, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_118"/></StgValue>
</operation>

<operation id="1766" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="22" op_0_bw="32">
<![CDATA[
entry:2292 %trunc_ln50_83 = trunc i32 %add_ln58_26

]]></Node>
<StgValue><ssdm name="trunc_ln50_83"/></StgValue>
</operation>

<operation id="1767" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2293 %or_ln50_118 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_83, i10 %lshr_ln50_118

]]></Node>
<StgValue><ssdm name="or_ln50_118"/></StgValue>
</operation>

<operation id="1768" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2294 %xor_ln50_108 = xor i32 %or_ln50_27, i32 %or_ln50_117

]]></Node>
<StgValue><ssdm name="xor_ln50_108"/></StgValue>
</operation>

<operation id="1769" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2295 %xor_ln50_109 = xor i32 %xor_ln50_108, i32 %or_ln50_118

]]></Node>
<StgValue><ssdm name="xor_ln50_109"/></StgValue>
</operation>

<operation id="1770" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2296 %xor_ln50_110 = xor i32 %add_ln58_24, i32 %add_ln58_25

]]></Node>
<StgValue><ssdm name="xor_ln50_110"/></StgValue>
</operation>

<operation id="1771" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2297 %and_ln50_27 = and i32 %xor_ln50_110, i32 %add_ln58_26

]]></Node>
<StgValue><ssdm name="and_ln50_27"/></StgValue>
</operation>

<operation id="1772" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2298 %and_ln50_91 = and i32 %add_ln58_24, i32 %add_ln58_25

]]></Node>
<StgValue><ssdm name="and_ln50_91"/></StgValue>
</operation>

<operation id="1773" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2299 %xor_ln50_111 = xor i32 %and_ln50_27, i32 %and_ln50_91

]]></Node>
<StgValue><ssdm name="xor_ln50_111"/></StgValue>
</operation>

<operation id="1774" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2300 %add_ln54_27 = add i32 %add_ln49_111, i32 %add_ln58_23

]]></Node>
<StgValue><ssdm name="add_ln54_27"/></StgValue>
</operation>

<operation id="1775" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2301 %add_ln58_90 = add i32 %xor_ln50_109, i32 %add_ln49_111

]]></Node>
<StgValue><ssdm name="add_ln58_90"/></StgValue>
</operation>

<operation id="1776" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2302 %add_ln58_27 = add i32 %add_ln58_90, i32 %xor_ln50_111

]]></Node>
<StgValue><ssdm name="add_ln58_27"/></StgValue>
</operation>

<operation id="1777" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2303 %lshr_ln49_28 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_27, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_28"/></StgValue>
</operation>

<operation id="1778" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="6" op_0_bw="32">
<![CDATA[
entry:2304 %trunc_ln49_84 = trunc i32 %add_ln54_27

]]></Node>
<StgValue><ssdm name="trunc_ln49_84"/></StgValue>
</operation>

<operation id="1779" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2305 %or_ln49_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_84, i26 %lshr_ln49_28

]]></Node>
<StgValue><ssdm name="or_ln49_28"/></StgValue>
</operation>

<operation id="1780" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2306 %lshr_ln49_119 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_27, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_119"/></StgValue>
</operation>

<operation id="1781" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="11" op_0_bw="32">
<![CDATA[
entry:2307 %trunc_ln49_85 = trunc i32 %add_ln54_27

]]></Node>
<StgValue><ssdm name="trunc_ln49_85"/></StgValue>
</operation>

<operation id="1782" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2308 %or_ln49_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_85, i21 %lshr_ln49_119

]]></Node>
<StgValue><ssdm name="or_ln49_119"/></StgValue>
</operation>

<operation id="1783" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2309 %lshr_ln49_120 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_27, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_120"/></StgValue>
</operation>

<operation id="1784" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="25" op_0_bw="32">
<![CDATA[
entry:2310 %trunc_ln49_86 = trunc i32 %add_ln54_27

]]></Node>
<StgValue><ssdm name="trunc_ln49_86"/></StgValue>
</operation>

<operation id="1785" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2311 %or_ln49_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_86, i7 %lshr_ln49_120

]]></Node>
<StgValue><ssdm name="or_ln49_120"/></StgValue>
</operation>

<operation id="1786" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2312 %xor_ln49_112 = xor i32 %or_ln49_28, i32 %or_ln49_119

]]></Node>
<StgValue><ssdm name="xor_ln49_112"/></StgValue>
</operation>

<operation id="1787" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2313 %xor_ln49_113 = xor i32 %xor_ln49_112, i32 %or_ln49_120

]]></Node>
<StgValue><ssdm name="xor_ln49_113"/></StgValue>
</operation>

<operation id="1788" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2314 %and_ln49_28 = and i32 %add_ln54_26, i32 %add_ln54_27

]]></Node>
<StgValue><ssdm name="and_ln49_28"/></StgValue>
</operation>

<operation id="1789" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2315 %xor_ln49_114 = xor i32 %add_ln54_27, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_114"/></StgValue>
</operation>

<operation id="1790" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2316 %and_ln49_92 = and i32 %add_ln54_25, i32 %xor_ln49_114

]]></Node>
<StgValue><ssdm name="and_ln49_92"/></StgValue>
</operation>

<operation id="1791" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2317 %xor_ln49_115 = xor i32 %and_ln49_92, i32 %and_ln49_28

]]></Node>
<StgValue><ssdm name="xor_ln49_115"/></StgValue>
</operation>

<operation id="1792" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2318 %add_ln49_112 = add i32 %xor_ln49_115, i32 %add_ln54_24

]]></Node>
<StgValue><ssdm name="add_ln49_112"/></StgValue>
</operation>

<operation id="1793" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2319 %add_ln49_113 = add i32 %m_28, i32 3336571891

]]></Node>
<StgValue><ssdm name="add_ln49_113"/></StgValue>
</operation>

<operation id="1794" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2320 %add_ln49_114 = add i32 %add_ln49_113, i32 %xor_ln49_113

]]></Node>
<StgValue><ssdm name="add_ln49_114"/></StgValue>
</operation>

<operation id="1795" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2321 %add_ln49_115 = add i32 %add_ln49_114, i32 %add_ln49_112

]]></Node>
<StgValue><ssdm name="add_ln49_115"/></StgValue>
</operation>

<operation id="1796" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2322 %lshr_ln50_28 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_27, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_28"/></StgValue>
</operation>

<operation id="1797" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="2" op_0_bw="32">
<![CDATA[
entry:2323 %trunc_ln50_84 = trunc i32 %add_ln58_27

]]></Node>
<StgValue><ssdm name="trunc_ln50_84"/></StgValue>
</operation>

<operation id="1798" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2324 %or_ln50_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_84, i30 %lshr_ln50_28

]]></Node>
<StgValue><ssdm name="or_ln50_28"/></StgValue>
</operation>

<operation id="1799" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2325 %lshr_ln50_119 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_27, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_119"/></StgValue>
</operation>

<operation id="1800" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="13" op_0_bw="32">
<![CDATA[
entry:2326 %trunc_ln50_85 = trunc i32 %add_ln58_27

]]></Node>
<StgValue><ssdm name="trunc_ln50_85"/></StgValue>
</operation>

<operation id="1801" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2327 %or_ln50_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_85, i19 %lshr_ln50_119

]]></Node>
<StgValue><ssdm name="or_ln50_119"/></StgValue>
</operation>

<operation id="1802" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2328 %lshr_ln50_120 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_27, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_120"/></StgValue>
</operation>

<operation id="1803" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="22" op_0_bw="32">
<![CDATA[
entry:2329 %trunc_ln50_86 = trunc i32 %add_ln58_27

]]></Node>
<StgValue><ssdm name="trunc_ln50_86"/></StgValue>
</operation>

<operation id="1804" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2330 %or_ln50_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_86, i10 %lshr_ln50_120

]]></Node>
<StgValue><ssdm name="or_ln50_120"/></StgValue>
</operation>

<operation id="1805" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2331 %xor_ln50_112 = xor i32 %or_ln50_28, i32 %or_ln50_119

]]></Node>
<StgValue><ssdm name="xor_ln50_112"/></StgValue>
</operation>

<operation id="1806" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2332 %xor_ln50_113 = xor i32 %xor_ln50_112, i32 %or_ln50_120

]]></Node>
<StgValue><ssdm name="xor_ln50_113"/></StgValue>
</operation>

<operation id="1807" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2337 %add_ln54_28 = add i32 %add_ln49_115, i32 %add_ln58_24

]]></Node>
<StgValue><ssdm name="add_ln54_28"/></StgValue>
</operation>

<operation id="1808" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2340 %lshr_ln49_29 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_28, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_29"/></StgValue>
</operation>

<operation id="1809" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="6" op_0_bw="32">
<![CDATA[
entry:2341 %trunc_ln49_87 = trunc i32 %add_ln54_28

]]></Node>
<StgValue><ssdm name="trunc_ln49_87"/></StgValue>
</operation>

<operation id="1810" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2342 %or_ln49_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_87, i26 %lshr_ln49_29

]]></Node>
<StgValue><ssdm name="or_ln49_29"/></StgValue>
</operation>

<operation id="1811" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2343 %lshr_ln49_121 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_28, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_121"/></StgValue>
</operation>

<operation id="1812" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="11" op_0_bw="32">
<![CDATA[
entry:2344 %trunc_ln49_88 = trunc i32 %add_ln54_28

]]></Node>
<StgValue><ssdm name="trunc_ln49_88"/></StgValue>
</operation>

<operation id="1813" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2345 %or_ln49_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_88, i21 %lshr_ln49_121

]]></Node>
<StgValue><ssdm name="or_ln49_121"/></StgValue>
</operation>

<operation id="1814" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2346 %lshr_ln49_122 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_28, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_122"/></StgValue>
</operation>

<operation id="1815" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="25" op_0_bw="32">
<![CDATA[
entry:2347 %trunc_ln49_89 = trunc i32 %add_ln54_28

]]></Node>
<StgValue><ssdm name="trunc_ln49_89"/></StgValue>
</operation>

<operation id="1816" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2348 %or_ln49_122 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_89, i7 %lshr_ln49_122

]]></Node>
<StgValue><ssdm name="or_ln49_122"/></StgValue>
</operation>

<operation id="1817" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2349 %xor_ln49_116 = xor i32 %or_ln49_29, i32 %or_ln49_121

]]></Node>
<StgValue><ssdm name="xor_ln49_116"/></StgValue>
</operation>

<operation id="1818" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2350 %xor_ln49_117 = xor i32 %xor_ln49_116, i32 %or_ln49_122

]]></Node>
<StgValue><ssdm name="xor_ln49_117"/></StgValue>
</operation>

<operation id="1819" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2351 %and_ln49_29 = and i32 %add_ln54_27, i32 %add_ln54_28

]]></Node>
<StgValue><ssdm name="and_ln49_29"/></StgValue>
</operation>

<operation id="1820" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2352 %xor_ln49_118 = xor i32 %add_ln54_28, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_118"/></StgValue>
</operation>

<operation id="1821" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2353 %and_ln49_93 = and i32 %add_ln54_26, i32 %xor_ln49_118

]]></Node>
<StgValue><ssdm name="and_ln49_93"/></StgValue>
</operation>

<operation id="1822" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2354 %xor_ln49_119 = xor i32 %and_ln49_93, i32 %and_ln49_29

]]></Node>
<StgValue><ssdm name="xor_ln49_119"/></StgValue>
</operation>

<operation id="1823" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2355 %add_ln49_116 = add i32 %xor_ln49_119, i32 %add_ln54_25

]]></Node>
<StgValue><ssdm name="add_ln49_116"/></StgValue>
</operation>

<operation id="1824" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2356 %add_ln49_117 = add i32 %m_29, i32 3584528711

]]></Node>
<StgValue><ssdm name="add_ln49_117"/></StgValue>
</operation>

<operation id="1825" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2357 %add_ln49_118 = add i32 %add_ln49_117, i32 %xor_ln49_117

]]></Node>
<StgValue><ssdm name="add_ln49_118"/></StgValue>
</operation>

<operation id="1826" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2358 %add_ln49_119 = add i32 %add_ln49_118, i32 %add_ln49_116

]]></Node>
<StgValue><ssdm name="add_ln49_119"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1827" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:534 %add_ln37_45 = add i32 %m_24, i32 %m_15

]]></Node>
<StgValue><ssdm name="add_ln37_45"/></StgValue>
</operation>

<operation id="1828" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:536 %m_31 = add i32 %add_ln37_46, i32 %add_ln37_45

]]></Node>
<StgValue><ssdm name="m_31"/></StgValue>
</operation>

<operation id="1829" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:560 %lshr_ln37_17 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_31, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_17"/></StgValue>
</operation>

<operation id="1830" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="17" op_0_bw="32">
<![CDATA[
entry:561 %trunc_ln37_68 = trunc i32 %m_31

]]></Node>
<StgValue><ssdm name="trunc_ln37_68"/></StgValue>
</operation>

<operation id="1831" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:562 %or_ln37_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_68, i15 %lshr_ln37_17

]]></Node>
<StgValue><ssdm name="or_ln37_17"/></StgValue>
</operation>

<operation id="1832" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:563 %lshr_ln37_99 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_31, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_99"/></StgValue>
</operation>

<operation id="1833" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="19" op_0_bw="32">
<![CDATA[
entry:564 %trunc_ln37_69 = trunc i32 %m_31

]]></Node>
<StgValue><ssdm name="trunc_ln37_69"/></StgValue>
</operation>

<operation id="1834" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:565 %or_ln37_98 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_69, i13 %lshr_ln37_99

]]></Node>
<StgValue><ssdm name="or_ln37_98"/></StgValue>
</operation>

<operation id="1835" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:566 %lshr_ln37_100 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_31, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_100"/></StgValue>
</operation>

<operation id="1836" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="22">
<![CDATA[
entry:567 %zext_ln37_34 = zext i22 %lshr_ln37_100

]]></Node>
<StgValue><ssdm name="zext_ln37_34"/></StgValue>
</operation>

<operation id="1837" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:568 %xor_ln37_68 = xor i32 %zext_ln37_34, i32 %or_ln37_98

]]></Node>
<StgValue><ssdm name="xor_ln37_68"/></StgValue>
</operation>

<operation id="1838" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:569 %xor_ln37_69 = xor i32 %xor_ln37_68, i32 %or_ln37_17

]]></Node>
<StgValue><ssdm name="xor_ln37_69"/></StgValue>
</operation>

<operation id="1839" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:570 %lshr_ln37_101 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_18, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_101"/></StgValue>
</operation>

<operation id="1840" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="7" op_0_bw="32">
<![CDATA[
entry:571 %trunc_ln37_70 = trunc i32 %m_18

]]></Node>
<StgValue><ssdm name="trunc_ln37_70"/></StgValue>
</operation>

<operation id="1841" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:572 %or_ln37_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_70, i25 %lshr_ln37_101

]]></Node>
<StgValue><ssdm name="or_ln37_99"/></StgValue>
</operation>

<operation id="1842" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:573 %lshr_ln37_102 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_18, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_102"/></StgValue>
</operation>

<operation id="1843" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="18" op_0_bw="32">
<![CDATA[
entry:574 %trunc_ln37_71 = trunc i32 %m_18

]]></Node>
<StgValue><ssdm name="trunc_ln37_71"/></StgValue>
</operation>

<operation id="1844" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:575 %or_ln37_100 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_71, i14 %lshr_ln37_102

]]></Node>
<StgValue><ssdm name="or_ln37_100"/></StgValue>
</operation>

<operation id="1845" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:576 %lshr_ln37_103 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_18, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_103"/></StgValue>
</operation>

<operation id="1846" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="29">
<![CDATA[
entry:577 %zext_ln37_35 = zext i29 %lshr_ln37_103

]]></Node>
<StgValue><ssdm name="zext_ln37_35"/></StgValue>
</operation>

<operation id="1847" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:578 %xor_ln37_70 = xor i32 %zext_ln37_35, i32 %or_ln37_100

]]></Node>
<StgValue><ssdm name="xor_ln37_70"/></StgValue>
</operation>

<operation id="1848" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:579 %xor_ln37_71 = xor i32 %xor_ln37_70, i32 %or_ln37_99

]]></Node>
<StgValue><ssdm name="xor_ln37_71"/></StgValue>
</operation>

<operation id="1849" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:580 %add_ln37_51 = add i32 %m_26, i32 %m_17

]]></Node>
<StgValue><ssdm name="add_ln37_51"/></StgValue>
</operation>

<operation id="1850" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:581 %add_ln37_52 = add i32 %xor_ln37_69, i32 %xor_ln37_71

]]></Node>
<StgValue><ssdm name="add_ln37_52"/></StgValue>
</operation>

<operation id="1851" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:582 %m_33 = add i32 %add_ln37_52, i32 %add_ln37_51

]]></Node>
<StgValue><ssdm name="m_33"/></StgValue>
</operation>

<operation id="1852" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:606 %lshr_ln37_19 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_33, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_19"/></StgValue>
</operation>

<operation id="1853" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="17" op_0_bw="32">
<![CDATA[
entry:607 %trunc_ln37_76 = trunc i32 %m_33

]]></Node>
<StgValue><ssdm name="trunc_ln37_76"/></StgValue>
</operation>

<operation id="1854" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:608 %or_ln37_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_76, i15 %lshr_ln37_19

]]></Node>
<StgValue><ssdm name="or_ln37_19"/></StgValue>
</operation>

<operation id="1855" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:609 %lshr_ln37_109 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_33, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_109"/></StgValue>
</operation>

<operation id="1856" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="19" op_0_bw="32">
<![CDATA[
entry:610 %trunc_ln37_77 = trunc i32 %m_33

]]></Node>
<StgValue><ssdm name="trunc_ln37_77"/></StgValue>
</operation>

<operation id="1857" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:611 %or_ln37_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_77, i13 %lshr_ln37_109

]]></Node>
<StgValue><ssdm name="or_ln37_104"/></StgValue>
</operation>

<operation id="1858" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:612 %lshr_ln37_110 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_33, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_110"/></StgValue>
</operation>

<operation id="1859" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="22">
<![CDATA[
entry:613 %zext_ln37_38 = zext i22 %lshr_ln37_110

]]></Node>
<StgValue><ssdm name="zext_ln37_38"/></StgValue>
</operation>

<operation id="1860" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:614 %xor_ln37_76 = xor i32 %zext_ln37_38, i32 %or_ln37_104

]]></Node>
<StgValue><ssdm name="xor_ln37_76"/></StgValue>
</operation>

<operation id="1861" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:615 %xor_ln37_77 = xor i32 %xor_ln37_76, i32 %or_ln37_19

]]></Node>
<StgValue><ssdm name="xor_ln37_77"/></StgValue>
</operation>

<operation id="1862" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:616 %lshr_ln37_111 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_20, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_111"/></StgValue>
</operation>

<operation id="1863" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="7" op_0_bw="32">
<![CDATA[
entry:617 %trunc_ln37_78 = trunc i32 %m_20

]]></Node>
<StgValue><ssdm name="trunc_ln37_78"/></StgValue>
</operation>

<operation id="1864" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:618 %or_ln37_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_78, i25 %lshr_ln37_111

]]></Node>
<StgValue><ssdm name="or_ln37_105"/></StgValue>
</operation>

<operation id="1865" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:619 %lshr_ln37_112 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_20, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_112"/></StgValue>
</operation>

<operation id="1866" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="18" op_0_bw="32">
<![CDATA[
entry:620 %trunc_ln37_79 = trunc i32 %m_20

]]></Node>
<StgValue><ssdm name="trunc_ln37_79"/></StgValue>
</operation>

<operation id="1867" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:621 %or_ln37_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_79, i14 %lshr_ln37_112

]]></Node>
<StgValue><ssdm name="or_ln37_106"/></StgValue>
</operation>

<operation id="1868" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:622 %lshr_ln37_113 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_20, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_113"/></StgValue>
</operation>

<operation id="1869" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="29">
<![CDATA[
entry:623 %zext_ln37_39 = zext i29 %lshr_ln37_113

]]></Node>
<StgValue><ssdm name="zext_ln37_39"/></StgValue>
</operation>

<operation id="1870" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:624 %xor_ln37_78 = xor i32 %zext_ln37_39, i32 %or_ln37_106

]]></Node>
<StgValue><ssdm name="xor_ln37_78"/></StgValue>
</operation>

<operation id="1871" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:625 %xor_ln37_79 = xor i32 %xor_ln37_78, i32 %or_ln37_105

]]></Node>
<StgValue><ssdm name="xor_ln37_79"/></StgValue>
</operation>

<operation id="1872" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:626 %add_ln37_57 = add i32 %m_28, i32 %m_19

]]></Node>
<StgValue><ssdm name="add_ln37_57"/></StgValue>
</operation>

<operation id="1873" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:627 %add_ln37_58 = add i32 %xor_ln37_77, i32 %xor_ln37_79

]]></Node>
<StgValue><ssdm name="add_ln37_58"/></StgValue>
</operation>

<operation id="1874" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:628 %m_35 = add i32 %add_ln37_58, i32 %add_ln37_57

]]></Node>
<StgValue><ssdm name="m_35"/></StgValue>
</operation>

<operation id="1875" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:652 %lshr_ln37_21 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_35, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_21"/></StgValue>
</operation>

<operation id="1876" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="17" op_0_bw="32">
<![CDATA[
entry:653 %trunc_ln37_84 = trunc i32 %m_35

]]></Node>
<StgValue><ssdm name="trunc_ln37_84"/></StgValue>
</operation>

<operation id="1877" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:654 %or_ln37_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_84, i15 %lshr_ln37_21

]]></Node>
<StgValue><ssdm name="or_ln37_21"/></StgValue>
</operation>

<operation id="1878" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:655 %lshr_ln37_119 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_35, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_119"/></StgValue>
</operation>

<operation id="1879" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="19" op_0_bw="32">
<![CDATA[
entry:656 %trunc_ln37_85 = trunc i32 %m_35

]]></Node>
<StgValue><ssdm name="trunc_ln37_85"/></StgValue>
</operation>

<operation id="1880" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:657 %or_ln37_110 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_85, i13 %lshr_ln37_119

]]></Node>
<StgValue><ssdm name="or_ln37_110"/></StgValue>
</operation>

<operation id="1881" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:658 %lshr_ln37_120 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_35, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_120"/></StgValue>
</operation>

<operation id="1882" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="22">
<![CDATA[
entry:659 %zext_ln37_42 = zext i22 %lshr_ln37_120

]]></Node>
<StgValue><ssdm name="zext_ln37_42"/></StgValue>
</operation>

<operation id="1883" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:660 %xor_ln37_84 = xor i32 %zext_ln37_42, i32 %or_ln37_110

]]></Node>
<StgValue><ssdm name="xor_ln37_84"/></StgValue>
</operation>

<operation id="1884" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:661 %xor_ln37_85 = xor i32 %xor_ln37_84, i32 %or_ln37_21

]]></Node>
<StgValue><ssdm name="xor_ln37_85"/></StgValue>
</operation>

<operation id="1885" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:662 %lshr_ln37_121 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_22, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_121"/></StgValue>
</operation>

<operation id="1886" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="7" op_0_bw="32">
<![CDATA[
entry:663 %trunc_ln37_86 = trunc i32 %m_22

]]></Node>
<StgValue><ssdm name="trunc_ln37_86"/></StgValue>
</operation>

<operation id="1887" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:664 %or_ln37_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_86, i25 %lshr_ln37_121

]]></Node>
<StgValue><ssdm name="or_ln37_111"/></StgValue>
</operation>

<operation id="1888" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:665 %lshr_ln37_122 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_22, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_122"/></StgValue>
</operation>

<operation id="1889" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="18" op_0_bw="32">
<![CDATA[
entry:666 %trunc_ln37_87 = trunc i32 %m_22

]]></Node>
<StgValue><ssdm name="trunc_ln37_87"/></StgValue>
</operation>

<operation id="1890" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:667 %or_ln37_112 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_87, i14 %lshr_ln37_122

]]></Node>
<StgValue><ssdm name="or_ln37_112"/></StgValue>
</operation>

<operation id="1891" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:668 %lshr_ln37_123 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_22, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_123"/></StgValue>
</operation>

<operation id="1892" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="29">
<![CDATA[
entry:669 %zext_ln37_43 = zext i29 %lshr_ln37_123

]]></Node>
<StgValue><ssdm name="zext_ln37_43"/></StgValue>
</operation>

<operation id="1893" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:670 %xor_ln37_86 = xor i32 %zext_ln37_43, i32 %or_ln37_112

]]></Node>
<StgValue><ssdm name="xor_ln37_86"/></StgValue>
</operation>

<operation id="1894" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:671 %xor_ln37_87 = xor i32 %xor_ln37_86, i32 %or_ln37_111

]]></Node>
<StgValue><ssdm name="xor_ln37_87"/></StgValue>
</operation>

<operation id="1895" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:672 %add_ln37_63 = add i32 %m_30, i32 %m_21

]]></Node>
<StgValue><ssdm name="add_ln37_63"/></StgValue>
</operation>

<operation id="1896" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:673 %add_ln37_64 = add i32 %xor_ln37_85, i32 %xor_ln37_87

]]></Node>
<StgValue><ssdm name="add_ln37_64"/></StgValue>
</operation>

<operation id="1897" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:674 %m_37 = add i32 %add_ln37_64, i32 %add_ln37_63

]]></Node>
<StgValue><ssdm name="m_37"/></StgValue>
</operation>

<operation id="1898" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:695 %add_ln37_66 = add i32 %m_31, i32 %m_22

]]></Node>
<StgValue><ssdm name="add_ln37_66"/></StgValue>
</operation>

<operation id="1899" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:697 %m_38 = add i32 %add_ln37_67, i32 %add_ln37_66

]]></Node>
<StgValue><ssdm name="m_38"/></StgValue>
</operation>

<operation id="1900" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:698 %lshr_ln37_23 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_37, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_23"/></StgValue>
</operation>

<operation id="1901" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="17" op_0_bw="32">
<![CDATA[
entry:699 %trunc_ln37_92 = trunc i32 %m_37

]]></Node>
<StgValue><ssdm name="trunc_ln37_92"/></StgValue>
</operation>

<operation id="1902" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:700 %or_ln37_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_92, i15 %lshr_ln37_23

]]></Node>
<StgValue><ssdm name="or_ln37_23"/></StgValue>
</operation>

<operation id="1903" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:701 %lshr_ln37_129 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_37, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_129"/></StgValue>
</operation>

<operation id="1904" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="19" op_0_bw="32">
<![CDATA[
entry:702 %trunc_ln37_93 = trunc i32 %m_37

]]></Node>
<StgValue><ssdm name="trunc_ln37_93"/></StgValue>
</operation>

<operation id="1905" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:703 %or_ln37_116 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_93, i13 %lshr_ln37_129

]]></Node>
<StgValue><ssdm name="or_ln37_116"/></StgValue>
</operation>

<operation id="1906" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:704 %lshr_ln37_130 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_37, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_130"/></StgValue>
</operation>

<operation id="1907" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="22">
<![CDATA[
entry:705 %zext_ln37_46 = zext i22 %lshr_ln37_130

]]></Node>
<StgValue><ssdm name="zext_ln37_46"/></StgValue>
</operation>

<operation id="1908" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:706 %xor_ln37_92 = xor i32 %zext_ln37_46, i32 %or_ln37_116

]]></Node>
<StgValue><ssdm name="xor_ln37_92"/></StgValue>
</operation>

<operation id="1909" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:707 %xor_ln37_93 = xor i32 %xor_ln37_92, i32 %or_ln37_23

]]></Node>
<StgValue><ssdm name="xor_ln37_93"/></StgValue>
</operation>

<operation id="1910" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:708 %lshr_ln37_131 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_24, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_131"/></StgValue>
</operation>

<operation id="1911" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="7" op_0_bw="32">
<![CDATA[
entry:709 %trunc_ln37_94 = trunc i32 %m_24

]]></Node>
<StgValue><ssdm name="trunc_ln37_94"/></StgValue>
</operation>

<operation id="1912" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:710 %or_ln37_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_94, i25 %lshr_ln37_131

]]></Node>
<StgValue><ssdm name="or_ln37_117"/></StgValue>
</operation>

<operation id="1913" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:711 %lshr_ln37_132 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_24, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_132"/></StgValue>
</operation>

<operation id="1914" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="18" op_0_bw="32">
<![CDATA[
entry:712 %trunc_ln37_95 = trunc i32 %m_24

]]></Node>
<StgValue><ssdm name="trunc_ln37_95"/></StgValue>
</operation>

<operation id="1915" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:713 %or_ln37_118 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_95, i14 %lshr_ln37_132

]]></Node>
<StgValue><ssdm name="or_ln37_118"/></StgValue>
</operation>

<operation id="1916" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:714 %lshr_ln37_133 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_24, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_133"/></StgValue>
</operation>

<operation id="1917" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="29">
<![CDATA[
entry:715 %zext_ln37_47 = zext i29 %lshr_ln37_133

]]></Node>
<StgValue><ssdm name="zext_ln37_47"/></StgValue>
</operation>

<operation id="1918" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:716 %xor_ln37_94 = xor i32 %zext_ln37_47, i32 %or_ln37_118

]]></Node>
<StgValue><ssdm name="xor_ln37_94"/></StgValue>
</operation>

<operation id="1919" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:717 %xor_ln37_95 = xor i32 %xor_ln37_94, i32 %or_ln37_117

]]></Node>
<StgValue><ssdm name="xor_ln37_95"/></StgValue>
</operation>

<operation id="1920" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:719 %add_ln37_70 = add i32 %xor_ln37_93, i32 %xor_ln37_95

]]></Node>
<StgValue><ssdm name="add_ln37_70"/></StgValue>
</operation>

<operation id="1921" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:721 %lshr_ln37_24 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_38, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_24"/></StgValue>
</operation>

<operation id="1922" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="17" op_0_bw="32">
<![CDATA[
entry:722 %trunc_ln37_96 = trunc i32 %m_38

]]></Node>
<StgValue><ssdm name="trunc_ln37_96"/></StgValue>
</operation>

<operation id="1923" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:723 %or_ln37_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_96, i15 %lshr_ln37_24

]]></Node>
<StgValue><ssdm name="or_ln37_24"/></StgValue>
</operation>

<operation id="1924" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:724 %lshr_ln37_134 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_38, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_134"/></StgValue>
</operation>

<operation id="1925" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="19" op_0_bw="32">
<![CDATA[
entry:725 %trunc_ln37_97 = trunc i32 %m_38

]]></Node>
<StgValue><ssdm name="trunc_ln37_97"/></StgValue>
</operation>

<operation id="1926" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:726 %or_ln37_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_97, i13 %lshr_ln37_134

]]></Node>
<StgValue><ssdm name="or_ln37_119"/></StgValue>
</operation>

<operation id="1927" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:727 %lshr_ln37_135 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_38, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_135"/></StgValue>
</operation>

<operation id="1928" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="22">
<![CDATA[
entry:728 %zext_ln37_48 = zext i22 %lshr_ln37_135

]]></Node>
<StgValue><ssdm name="zext_ln37_48"/></StgValue>
</operation>

<operation id="1929" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:729 %xor_ln37_96 = xor i32 %zext_ln37_48, i32 %or_ln37_119

]]></Node>
<StgValue><ssdm name="xor_ln37_96"/></StgValue>
</operation>

<operation id="1930" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:730 %xor_ln37_97 = xor i32 %xor_ln37_96, i32 %or_ln37_24

]]></Node>
<StgValue><ssdm name="xor_ln37_97"/></StgValue>
</operation>

<operation id="1931" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:731 %lshr_ln37_136 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_25, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_136"/></StgValue>
</operation>

<operation id="1932" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="7" op_0_bw="32">
<![CDATA[
entry:732 %trunc_ln37_98 = trunc i32 %m_25

]]></Node>
<StgValue><ssdm name="trunc_ln37_98"/></StgValue>
</operation>

<operation id="1933" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:733 %or_ln37_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_98, i25 %lshr_ln37_136

]]></Node>
<StgValue><ssdm name="or_ln37_120"/></StgValue>
</operation>

<operation id="1934" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:734 %lshr_ln37_137 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_25, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_137"/></StgValue>
</operation>

<operation id="1935" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="18" op_0_bw="32">
<![CDATA[
entry:735 %trunc_ln37_99 = trunc i32 %m_25

]]></Node>
<StgValue><ssdm name="trunc_ln37_99"/></StgValue>
</operation>

<operation id="1936" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:736 %or_ln37_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_99, i14 %lshr_ln37_137

]]></Node>
<StgValue><ssdm name="or_ln37_121"/></StgValue>
</operation>

<operation id="1937" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:737 %lshr_ln37_138 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_25, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_138"/></StgValue>
</operation>

<operation id="1938" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="29">
<![CDATA[
entry:738 %zext_ln37_49 = zext i29 %lshr_ln37_138

]]></Node>
<StgValue><ssdm name="zext_ln37_49"/></StgValue>
</operation>

<operation id="1939" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:739 %xor_ln37_98 = xor i32 %zext_ln37_49, i32 %or_ln37_121

]]></Node>
<StgValue><ssdm name="xor_ln37_98"/></StgValue>
</operation>

<operation id="1940" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:740 %xor_ln37_99 = xor i32 %xor_ln37_98, i32 %or_ln37_120

]]></Node>
<StgValue><ssdm name="xor_ln37_99"/></StgValue>
</operation>

<operation id="1941" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:741 %add_ln37_72 = add i32 %m_33, i32 %m_24

]]></Node>
<StgValue><ssdm name="add_ln37_72"/></StgValue>
</operation>

<operation id="1942" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:742 %add_ln37_73 = add i32 %xor_ln37_97, i32 %xor_ln37_99

]]></Node>
<StgValue><ssdm name="add_ln37_73"/></StgValue>
</operation>

<operation id="1943" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:743 %m_40 = add i32 %add_ln37_73, i32 %add_ln37_72

]]></Node>
<StgValue><ssdm name="m_40"/></StgValue>
</operation>

<operation id="1944" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:767 %lshr_ln37_26 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_40, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_26"/></StgValue>
</operation>

<operation id="1945" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="17" op_0_bw="32">
<![CDATA[
entry:768 %trunc_ln37_104 = trunc i32 %m_40

]]></Node>
<StgValue><ssdm name="trunc_ln37_104"/></StgValue>
</operation>

<operation id="1946" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:769 %or_ln37_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_104, i15 %lshr_ln37_26

]]></Node>
<StgValue><ssdm name="or_ln37_26"/></StgValue>
</operation>

<operation id="1947" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:770 %lshr_ln37_144 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_40, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_144"/></StgValue>
</operation>

<operation id="1948" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="19" op_0_bw="32">
<![CDATA[
entry:771 %trunc_ln37_105 = trunc i32 %m_40

]]></Node>
<StgValue><ssdm name="trunc_ln37_105"/></StgValue>
</operation>

<operation id="1949" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:772 %or_ln37_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_105, i13 %lshr_ln37_144

]]></Node>
<StgValue><ssdm name="or_ln37_125"/></StgValue>
</operation>

<operation id="1950" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:773 %lshr_ln37_145 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_40, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_145"/></StgValue>
</operation>

<operation id="1951" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="22">
<![CDATA[
entry:774 %zext_ln37_52 = zext i22 %lshr_ln37_145

]]></Node>
<StgValue><ssdm name="zext_ln37_52"/></StgValue>
</operation>

<operation id="1952" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:775 %xor_ln37_104 = xor i32 %zext_ln37_52, i32 %or_ln37_125

]]></Node>
<StgValue><ssdm name="xor_ln37_104"/></StgValue>
</operation>

<operation id="1953" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:776 %xor_ln37_105 = xor i32 %xor_ln37_104, i32 %or_ln37_26

]]></Node>
<StgValue><ssdm name="xor_ln37_105"/></StgValue>
</operation>

<operation id="1954" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:777 %lshr_ln37_146 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_27, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_146"/></StgValue>
</operation>

<operation id="1955" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="7" op_0_bw="32">
<![CDATA[
entry:778 %trunc_ln37_106 = trunc i32 %m_27

]]></Node>
<StgValue><ssdm name="trunc_ln37_106"/></StgValue>
</operation>

<operation id="1956" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:779 %or_ln37_126 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_106, i25 %lshr_ln37_146

]]></Node>
<StgValue><ssdm name="or_ln37_126"/></StgValue>
</operation>

<operation id="1957" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:780 %lshr_ln37_147 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_27, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_147"/></StgValue>
</operation>

<operation id="1958" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="18" op_0_bw="32">
<![CDATA[
entry:781 %trunc_ln37_107 = trunc i32 %m_27

]]></Node>
<StgValue><ssdm name="trunc_ln37_107"/></StgValue>
</operation>

<operation id="1959" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:782 %or_ln37_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_107, i14 %lshr_ln37_147

]]></Node>
<StgValue><ssdm name="or_ln37_127"/></StgValue>
</operation>

<operation id="1960" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:783 %lshr_ln37_148 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_27, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_148"/></StgValue>
</operation>

<operation id="1961" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="29">
<![CDATA[
entry:784 %zext_ln37_53 = zext i29 %lshr_ln37_148

]]></Node>
<StgValue><ssdm name="zext_ln37_53"/></StgValue>
</operation>

<operation id="1962" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:785 %xor_ln37_106 = xor i32 %zext_ln37_53, i32 %or_ln37_127

]]></Node>
<StgValue><ssdm name="xor_ln37_106"/></StgValue>
</operation>

<operation id="1963" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:786 %xor_ln37_107 = xor i32 %xor_ln37_106, i32 %or_ln37_126

]]></Node>
<StgValue><ssdm name="xor_ln37_107"/></StgValue>
</operation>

<operation id="1964" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:787 %add_ln37_78 = add i32 %m_35, i32 %m_26

]]></Node>
<StgValue><ssdm name="add_ln37_78"/></StgValue>
</operation>

<operation id="1965" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:788 %add_ln37_79 = add i32 %xor_ln37_105, i32 %xor_ln37_107

]]></Node>
<StgValue><ssdm name="add_ln37_79"/></StgValue>
</operation>

<operation id="1966" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:789 %m_42 = add i32 %add_ln37_79, i32 %add_ln37_78

]]></Node>
<StgValue><ssdm name="m_42"/></StgValue>
</operation>

<operation id="1967" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:813 %lshr_ln37_28 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_42, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_28"/></StgValue>
</operation>

<operation id="1968" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="17" op_0_bw="32">
<![CDATA[
entry:814 %trunc_ln37_112 = trunc i32 %m_42

]]></Node>
<StgValue><ssdm name="trunc_ln37_112"/></StgValue>
</operation>

<operation id="1969" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:815 %or_ln37_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_112, i15 %lshr_ln37_28

]]></Node>
<StgValue><ssdm name="or_ln37_28"/></StgValue>
</operation>

<operation id="1970" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:816 %lshr_ln37_154 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_42, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_154"/></StgValue>
</operation>

<operation id="1971" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="19" op_0_bw="32">
<![CDATA[
entry:817 %trunc_ln37_113 = trunc i32 %m_42

]]></Node>
<StgValue><ssdm name="trunc_ln37_113"/></StgValue>
</operation>

<operation id="1972" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:818 %or_ln37_131 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_113, i13 %lshr_ln37_154

]]></Node>
<StgValue><ssdm name="or_ln37_131"/></StgValue>
</operation>

<operation id="1973" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:819 %lshr_ln37_155 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_42, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_155"/></StgValue>
</operation>

<operation id="1974" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="22">
<![CDATA[
entry:820 %zext_ln37_56 = zext i22 %lshr_ln37_155

]]></Node>
<StgValue><ssdm name="zext_ln37_56"/></StgValue>
</operation>

<operation id="1975" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:821 %xor_ln37_112 = xor i32 %zext_ln37_56, i32 %or_ln37_131

]]></Node>
<StgValue><ssdm name="xor_ln37_112"/></StgValue>
</operation>

<operation id="1976" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:822 %xor_ln37_113 = xor i32 %xor_ln37_112, i32 %or_ln37_28

]]></Node>
<StgValue><ssdm name="xor_ln37_113"/></StgValue>
</operation>

<operation id="1977" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:823 %lshr_ln37_156 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_29, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_156"/></StgValue>
</operation>

<operation id="1978" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="7" op_0_bw="32">
<![CDATA[
entry:824 %trunc_ln37_114 = trunc i32 %m_29

]]></Node>
<StgValue><ssdm name="trunc_ln37_114"/></StgValue>
</operation>

<operation id="1979" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:825 %or_ln37_132 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_114, i25 %lshr_ln37_156

]]></Node>
<StgValue><ssdm name="or_ln37_132"/></StgValue>
</operation>

<operation id="1980" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:826 %lshr_ln37_157 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_29, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_157"/></StgValue>
</operation>

<operation id="1981" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="18" op_0_bw="32">
<![CDATA[
entry:827 %trunc_ln37_115 = trunc i32 %m_29

]]></Node>
<StgValue><ssdm name="trunc_ln37_115"/></StgValue>
</operation>

<operation id="1982" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:828 %or_ln37_133 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_115, i14 %lshr_ln37_157

]]></Node>
<StgValue><ssdm name="or_ln37_133"/></StgValue>
</operation>

<operation id="1983" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:829 %lshr_ln37_158 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_29, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_158"/></StgValue>
</operation>

<operation id="1984" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="29">
<![CDATA[
entry:830 %zext_ln37_57 = zext i29 %lshr_ln37_158

]]></Node>
<StgValue><ssdm name="zext_ln37_57"/></StgValue>
</operation>

<operation id="1985" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:831 %xor_ln37_114 = xor i32 %zext_ln37_57, i32 %or_ln37_133

]]></Node>
<StgValue><ssdm name="xor_ln37_114"/></StgValue>
</operation>

<operation id="1986" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:832 %xor_ln37_115 = xor i32 %xor_ln37_114, i32 %or_ln37_132

]]></Node>
<StgValue><ssdm name="xor_ln37_115"/></StgValue>
</operation>

<operation id="1987" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:833 %add_ln37_84 = add i32 %m_37, i32 %m_28

]]></Node>
<StgValue><ssdm name="add_ln37_84"/></StgValue>
</operation>

<operation id="1988" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:834 %add_ln37_85 = add i32 %xor_ln37_113, i32 %xor_ln37_115

]]></Node>
<StgValue><ssdm name="add_ln37_85"/></StgValue>
</operation>

<operation id="1989" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:835 %m_44 = add i32 %add_ln37_85, i32 %add_ln37_84

]]></Node>
<StgValue><ssdm name="m_44"/></StgValue>
</operation>

<operation id="1990" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:859 %lshr_ln37_30 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_44, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_30"/></StgValue>
</operation>

<operation id="1991" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="17" op_0_bw="32">
<![CDATA[
entry:860 %trunc_ln37_120 = trunc i32 %m_44

]]></Node>
<StgValue><ssdm name="trunc_ln37_120"/></StgValue>
</operation>

<operation id="1992" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:861 %or_ln37_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_120, i15 %lshr_ln37_30

]]></Node>
<StgValue><ssdm name="or_ln37_30"/></StgValue>
</operation>

<operation id="1993" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:862 %lshr_ln37_164 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_44, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_164"/></StgValue>
</operation>

<operation id="1994" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="19" op_0_bw="32">
<![CDATA[
entry:863 %trunc_ln37_121 = trunc i32 %m_44

]]></Node>
<StgValue><ssdm name="trunc_ln37_121"/></StgValue>
</operation>

<operation id="1995" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:864 %or_ln37_137 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_121, i13 %lshr_ln37_164

]]></Node>
<StgValue><ssdm name="or_ln37_137"/></StgValue>
</operation>

<operation id="1996" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:865 %lshr_ln37_165 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_44, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_165"/></StgValue>
</operation>

<operation id="1997" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="22">
<![CDATA[
entry:866 %zext_ln37_60 = zext i22 %lshr_ln37_165

]]></Node>
<StgValue><ssdm name="zext_ln37_60"/></StgValue>
</operation>

<operation id="1998" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:867 %xor_ln37_120 = xor i32 %zext_ln37_60, i32 %or_ln37_137

]]></Node>
<StgValue><ssdm name="xor_ln37_120"/></StgValue>
</operation>

<operation id="1999" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:868 %xor_ln37_121 = xor i32 %xor_ln37_120, i32 %or_ln37_30

]]></Node>
<StgValue><ssdm name="xor_ln37_121"/></StgValue>
</operation>

<operation id="2000" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:869 %lshr_ln37_166 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_31, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_166"/></StgValue>
</operation>

<operation id="2001" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="7" op_0_bw="32">
<![CDATA[
entry:870 %trunc_ln37_122 = trunc i32 %m_31

]]></Node>
<StgValue><ssdm name="trunc_ln37_122"/></StgValue>
</operation>

<operation id="2002" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:871 %or_ln37_138 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_122, i25 %lshr_ln37_166

]]></Node>
<StgValue><ssdm name="or_ln37_138"/></StgValue>
</operation>

<operation id="2003" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:872 %lshr_ln37_167 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_31, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_167"/></StgValue>
</operation>

<operation id="2004" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="18" op_0_bw="32">
<![CDATA[
entry:873 %trunc_ln37_123 = trunc i32 %m_31

]]></Node>
<StgValue><ssdm name="trunc_ln37_123"/></StgValue>
</operation>

<operation id="2005" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:874 %or_ln37_139 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_123, i14 %lshr_ln37_167

]]></Node>
<StgValue><ssdm name="or_ln37_139"/></StgValue>
</operation>

<operation id="2006" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:875 %lshr_ln37_168 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_31, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_168"/></StgValue>
</operation>

<operation id="2007" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="29">
<![CDATA[
entry:876 %zext_ln37_61 = zext i29 %lshr_ln37_168

]]></Node>
<StgValue><ssdm name="zext_ln37_61"/></StgValue>
</operation>

<operation id="2008" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:877 %xor_ln37_122 = xor i32 %zext_ln37_61, i32 %or_ln37_139

]]></Node>
<StgValue><ssdm name="xor_ln37_122"/></StgValue>
</operation>

<operation id="2009" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:878 %xor_ln37_123 = xor i32 %xor_ln37_122, i32 %or_ln37_138

]]></Node>
<StgValue><ssdm name="xor_ln37_123"/></StgValue>
</operation>

<operation id="2010" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:880 %add_ln37_91 = add i32 %xor_ln37_121, i32 %xor_ln37_123

]]></Node>
<StgValue><ssdm name="add_ln37_91"/></StgValue>
</operation>

<operation id="2011" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2333 %xor_ln50_114 = xor i32 %add_ln58_25, i32 %add_ln58_26

]]></Node>
<StgValue><ssdm name="xor_ln50_114"/></StgValue>
</operation>

<operation id="2012" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2334 %and_ln50_28 = and i32 %xor_ln50_114, i32 %add_ln58_27

]]></Node>
<StgValue><ssdm name="and_ln50_28"/></StgValue>
</operation>

<operation id="2013" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2335 %and_ln50_92 = and i32 %add_ln58_25, i32 %add_ln58_26

]]></Node>
<StgValue><ssdm name="and_ln50_92"/></StgValue>
</operation>

<operation id="2014" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2336 %xor_ln50_115 = xor i32 %and_ln50_28, i32 %and_ln50_92

]]></Node>
<StgValue><ssdm name="xor_ln50_115"/></StgValue>
</operation>

<operation id="2015" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2338 %add_ln58_91 = add i32 %xor_ln50_113, i32 %add_ln49_115

]]></Node>
<StgValue><ssdm name="add_ln58_91"/></StgValue>
</operation>

<operation id="2016" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2339 %add_ln58_28 = add i32 %add_ln58_91, i32 %xor_ln50_115

]]></Node>
<StgValue><ssdm name="add_ln58_28"/></StgValue>
</operation>

<operation id="2017" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2359 %lshr_ln50_29 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_28, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_29"/></StgValue>
</operation>

<operation id="2018" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="2" op_0_bw="32">
<![CDATA[
entry:2360 %trunc_ln50_87 = trunc i32 %add_ln58_28

]]></Node>
<StgValue><ssdm name="trunc_ln50_87"/></StgValue>
</operation>

<operation id="2019" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2361 %or_ln50_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_87, i30 %lshr_ln50_29

]]></Node>
<StgValue><ssdm name="or_ln50_29"/></StgValue>
</operation>

<operation id="2020" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2362 %lshr_ln50_121 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_28, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_121"/></StgValue>
</operation>

<operation id="2021" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="13" op_0_bw="32">
<![CDATA[
entry:2363 %trunc_ln50_88 = trunc i32 %add_ln58_28

]]></Node>
<StgValue><ssdm name="trunc_ln50_88"/></StgValue>
</operation>

<operation id="2022" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2364 %or_ln50_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_88, i19 %lshr_ln50_121

]]></Node>
<StgValue><ssdm name="or_ln50_121"/></StgValue>
</operation>

<operation id="2023" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2365 %lshr_ln50_122 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_28, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_122"/></StgValue>
</operation>

<operation id="2024" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="22" op_0_bw="32">
<![CDATA[
entry:2366 %trunc_ln50_89 = trunc i32 %add_ln58_28

]]></Node>
<StgValue><ssdm name="trunc_ln50_89"/></StgValue>
</operation>

<operation id="2025" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2367 %or_ln50_122 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_89, i10 %lshr_ln50_122

]]></Node>
<StgValue><ssdm name="or_ln50_122"/></StgValue>
</operation>

<operation id="2026" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2368 %xor_ln50_116 = xor i32 %or_ln50_29, i32 %or_ln50_121

]]></Node>
<StgValue><ssdm name="xor_ln50_116"/></StgValue>
</operation>

<operation id="2027" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2369 %xor_ln50_117 = xor i32 %xor_ln50_116, i32 %or_ln50_122

]]></Node>
<StgValue><ssdm name="xor_ln50_117"/></StgValue>
</operation>

<operation id="2028" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2370 %xor_ln50_118 = xor i32 %add_ln58_26, i32 %add_ln58_27

]]></Node>
<StgValue><ssdm name="xor_ln50_118"/></StgValue>
</operation>

<operation id="2029" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2371 %and_ln50_29 = and i32 %xor_ln50_118, i32 %add_ln58_28

]]></Node>
<StgValue><ssdm name="and_ln50_29"/></StgValue>
</operation>

<operation id="2030" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2372 %and_ln50_93 = and i32 %add_ln58_26, i32 %add_ln58_27

]]></Node>
<StgValue><ssdm name="and_ln50_93"/></StgValue>
</operation>

<operation id="2031" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2373 %xor_ln50_119 = xor i32 %and_ln50_29, i32 %and_ln50_93

]]></Node>
<StgValue><ssdm name="xor_ln50_119"/></StgValue>
</operation>

<operation id="2032" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2374 %add_ln54_29 = add i32 %add_ln49_119, i32 %add_ln58_25

]]></Node>
<StgValue><ssdm name="add_ln54_29"/></StgValue>
</operation>

<operation id="2033" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2375 %add_ln58_92 = add i32 %xor_ln50_117, i32 %add_ln49_119

]]></Node>
<StgValue><ssdm name="add_ln58_92"/></StgValue>
</operation>

<operation id="2034" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2376 %add_ln58_29 = add i32 %add_ln58_92, i32 %xor_ln50_119

]]></Node>
<StgValue><ssdm name="add_ln58_29"/></StgValue>
</operation>

<operation id="2035" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2377 %lshr_ln49_30 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_29, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_30"/></StgValue>
</operation>

<operation id="2036" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="6" op_0_bw="32">
<![CDATA[
entry:2378 %trunc_ln49_90 = trunc i32 %add_ln54_29

]]></Node>
<StgValue><ssdm name="trunc_ln49_90"/></StgValue>
</operation>

<operation id="2037" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2379 %or_ln49_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_90, i26 %lshr_ln49_30

]]></Node>
<StgValue><ssdm name="or_ln49_30"/></StgValue>
</operation>

<operation id="2038" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2380 %lshr_ln49_123 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_29, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_123"/></StgValue>
</operation>

<operation id="2039" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="11" op_0_bw="32">
<![CDATA[
entry:2381 %trunc_ln49_91 = trunc i32 %add_ln54_29

]]></Node>
<StgValue><ssdm name="trunc_ln49_91"/></StgValue>
</operation>

<operation id="2040" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2382 %or_ln49_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_91, i21 %lshr_ln49_123

]]></Node>
<StgValue><ssdm name="or_ln49_123"/></StgValue>
</operation>

<operation id="2041" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2383 %lshr_ln49_124 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_29, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_124"/></StgValue>
</operation>

<operation id="2042" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="25" op_0_bw="32">
<![CDATA[
entry:2384 %trunc_ln49_92 = trunc i32 %add_ln54_29

]]></Node>
<StgValue><ssdm name="trunc_ln49_92"/></StgValue>
</operation>

<operation id="2043" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2385 %or_ln49_124 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_92, i7 %lshr_ln49_124

]]></Node>
<StgValue><ssdm name="or_ln49_124"/></StgValue>
</operation>

<operation id="2044" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2386 %xor_ln49_120 = xor i32 %or_ln49_30, i32 %or_ln49_123

]]></Node>
<StgValue><ssdm name="xor_ln49_120"/></StgValue>
</operation>

<operation id="2045" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2387 %xor_ln49_121 = xor i32 %xor_ln49_120, i32 %or_ln49_124

]]></Node>
<StgValue><ssdm name="xor_ln49_121"/></StgValue>
</operation>

<operation id="2046" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2388 %and_ln49_30 = and i32 %add_ln54_28, i32 %add_ln54_29

]]></Node>
<StgValue><ssdm name="and_ln49_30"/></StgValue>
</operation>

<operation id="2047" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2389 %xor_ln49_122 = xor i32 %add_ln54_29, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_122"/></StgValue>
</operation>

<operation id="2048" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2390 %and_ln49_94 = and i32 %add_ln54_27, i32 %xor_ln49_122

]]></Node>
<StgValue><ssdm name="and_ln49_94"/></StgValue>
</operation>

<operation id="2049" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2391 %xor_ln49_123 = xor i32 %and_ln49_94, i32 %and_ln49_30

]]></Node>
<StgValue><ssdm name="xor_ln49_123"/></StgValue>
</operation>

<operation id="2050" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2392 %add_ln49_120 = add i32 %xor_ln49_123, i32 %add_ln54_26

]]></Node>
<StgValue><ssdm name="add_ln49_120"/></StgValue>
</operation>

<operation id="2051" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2393 %add_ln49_121 = add i32 %m_30, i32 113926993

]]></Node>
<StgValue><ssdm name="add_ln49_121"/></StgValue>
</operation>

<operation id="2052" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2394 %add_ln49_122 = add i32 %add_ln49_121, i32 %xor_ln49_121

]]></Node>
<StgValue><ssdm name="add_ln49_122"/></StgValue>
</operation>

<operation id="2053" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2395 %add_ln49_123 = add i32 %add_ln49_122, i32 %add_ln49_120

]]></Node>
<StgValue><ssdm name="add_ln49_123"/></StgValue>
</operation>

<operation id="2054" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2396 %lshr_ln50_30 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_29, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_30"/></StgValue>
</operation>

<operation id="2055" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="2" op_0_bw="32">
<![CDATA[
entry:2397 %trunc_ln50_90 = trunc i32 %add_ln58_29

]]></Node>
<StgValue><ssdm name="trunc_ln50_90"/></StgValue>
</operation>

<operation id="2056" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2398 %or_ln50_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_90, i30 %lshr_ln50_30

]]></Node>
<StgValue><ssdm name="or_ln50_30"/></StgValue>
</operation>

<operation id="2057" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2399 %lshr_ln50_123 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_29, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_123"/></StgValue>
</operation>

<operation id="2058" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="13" op_0_bw="32">
<![CDATA[
entry:2400 %trunc_ln50_91 = trunc i32 %add_ln58_29

]]></Node>
<StgValue><ssdm name="trunc_ln50_91"/></StgValue>
</operation>

<operation id="2059" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2401 %or_ln50_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_91, i19 %lshr_ln50_123

]]></Node>
<StgValue><ssdm name="or_ln50_123"/></StgValue>
</operation>

<operation id="2060" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2402 %lshr_ln50_124 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_29, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_124"/></StgValue>
</operation>

<operation id="2061" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="22" op_0_bw="32">
<![CDATA[
entry:2403 %trunc_ln50_92 = trunc i32 %add_ln58_29

]]></Node>
<StgValue><ssdm name="trunc_ln50_92"/></StgValue>
</operation>

<operation id="2062" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2404 %or_ln50_124 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_92, i10 %lshr_ln50_124

]]></Node>
<StgValue><ssdm name="or_ln50_124"/></StgValue>
</operation>

<operation id="2063" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2405 %xor_ln50_120 = xor i32 %or_ln50_30, i32 %or_ln50_123

]]></Node>
<StgValue><ssdm name="xor_ln50_120"/></StgValue>
</operation>

<operation id="2064" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2406 %xor_ln50_121 = xor i32 %xor_ln50_120, i32 %or_ln50_124

]]></Node>
<StgValue><ssdm name="xor_ln50_121"/></StgValue>
</operation>

<operation id="2065" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2407 %xor_ln50_122 = xor i32 %add_ln58_27, i32 %add_ln58_28

]]></Node>
<StgValue><ssdm name="xor_ln50_122"/></StgValue>
</operation>

<operation id="2066" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2408 %and_ln50_30 = and i32 %xor_ln50_122, i32 %add_ln58_29

]]></Node>
<StgValue><ssdm name="and_ln50_30"/></StgValue>
</operation>

<operation id="2067" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2409 %and_ln50_94 = and i32 %add_ln58_27, i32 %add_ln58_28

]]></Node>
<StgValue><ssdm name="and_ln50_94"/></StgValue>
</operation>

<operation id="2068" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2410 %xor_ln50_123 = xor i32 %and_ln50_30, i32 %and_ln50_94

]]></Node>
<StgValue><ssdm name="xor_ln50_123"/></StgValue>
</operation>

<operation id="2069" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2411 %add_ln54_30 = add i32 %add_ln49_123, i32 %add_ln58_26

]]></Node>
<StgValue><ssdm name="add_ln54_30"/></StgValue>
</operation>

<operation id="2070" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2412 %add_ln58_93 = add i32 %xor_ln50_121, i32 %add_ln49_123

]]></Node>
<StgValue><ssdm name="add_ln58_93"/></StgValue>
</operation>

<operation id="2071" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2413 %add_ln58_30 = add i32 %add_ln58_93, i32 %xor_ln50_123

]]></Node>
<StgValue><ssdm name="add_ln58_30"/></StgValue>
</operation>

<operation id="2072" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2414 %lshr_ln49_31 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_30, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_31"/></StgValue>
</operation>

<operation id="2073" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="6" op_0_bw="32">
<![CDATA[
entry:2415 %trunc_ln49_93 = trunc i32 %add_ln54_30

]]></Node>
<StgValue><ssdm name="trunc_ln49_93"/></StgValue>
</operation>

<operation id="2074" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2416 %or_ln49_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_93, i26 %lshr_ln49_31

]]></Node>
<StgValue><ssdm name="or_ln49_31"/></StgValue>
</operation>

<operation id="2075" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2417 %lshr_ln49_125 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_30, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_125"/></StgValue>
</operation>

<operation id="2076" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="11" op_0_bw="32">
<![CDATA[
entry:2418 %trunc_ln49_94 = trunc i32 %add_ln54_30

]]></Node>
<StgValue><ssdm name="trunc_ln49_94"/></StgValue>
</operation>

<operation id="2077" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2419 %or_ln49_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_94, i21 %lshr_ln49_125

]]></Node>
<StgValue><ssdm name="or_ln49_125"/></StgValue>
</operation>

<operation id="2078" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2420 %lshr_ln49_126 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_30, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_126"/></StgValue>
</operation>

<operation id="2079" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="25" op_0_bw="32">
<![CDATA[
entry:2421 %trunc_ln49_95 = trunc i32 %add_ln54_30

]]></Node>
<StgValue><ssdm name="trunc_ln49_95"/></StgValue>
</operation>

<operation id="2080" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2422 %or_ln49_126 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_95, i7 %lshr_ln49_126

]]></Node>
<StgValue><ssdm name="or_ln49_126"/></StgValue>
</operation>

<operation id="2081" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2423 %xor_ln49_124 = xor i32 %or_ln49_31, i32 %or_ln49_125

]]></Node>
<StgValue><ssdm name="xor_ln49_124"/></StgValue>
</operation>

<operation id="2082" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2424 %xor_ln49_125 = xor i32 %xor_ln49_124, i32 %or_ln49_126

]]></Node>
<StgValue><ssdm name="xor_ln49_125"/></StgValue>
</operation>

<operation id="2083" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2425 %and_ln49_31 = and i32 %add_ln54_29, i32 %add_ln54_30

]]></Node>
<StgValue><ssdm name="and_ln49_31"/></StgValue>
</operation>

<operation id="2084" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2426 %xor_ln49_126 = xor i32 %add_ln54_30, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_126"/></StgValue>
</operation>

<operation id="2085" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2427 %and_ln49_95 = and i32 %add_ln54_28, i32 %xor_ln49_126

]]></Node>
<StgValue><ssdm name="and_ln49_95"/></StgValue>
</operation>

<operation id="2086" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2428 %xor_ln49_127 = xor i32 %and_ln49_95, i32 %and_ln49_31

]]></Node>
<StgValue><ssdm name="xor_ln49_127"/></StgValue>
</operation>

<operation id="2087" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2429 %add_ln49_124 = add i32 %xor_ln49_127, i32 %add_ln54_27

]]></Node>
<StgValue><ssdm name="add_ln49_124"/></StgValue>
</operation>

<operation id="2088" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2430 %add_ln49_125 = add i32 %m_31, i32 338241895

]]></Node>
<StgValue><ssdm name="add_ln49_125"/></StgValue>
</operation>

<operation id="2089" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2431 %add_ln49_126 = add i32 %add_ln49_125, i32 %xor_ln49_125

]]></Node>
<StgValue><ssdm name="add_ln49_126"/></StgValue>
</operation>

<operation id="2090" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2432 %add_ln49_127 = add i32 %add_ln49_126, i32 %add_ln49_124

]]></Node>
<StgValue><ssdm name="add_ln49_127"/></StgValue>
</operation>

<operation id="2091" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2433 %lshr_ln50_31 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_30, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_31"/></StgValue>
</operation>

<operation id="2092" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="2" op_0_bw="32">
<![CDATA[
entry:2434 %trunc_ln50_93 = trunc i32 %add_ln58_30

]]></Node>
<StgValue><ssdm name="trunc_ln50_93"/></StgValue>
</operation>

<operation id="2093" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2435 %or_ln50_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_93, i30 %lshr_ln50_31

]]></Node>
<StgValue><ssdm name="or_ln50_31"/></StgValue>
</operation>

<operation id="2094" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2436 %lshr_ln50_125 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_30, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_125"/></StgValue>
</operation>

<operation id="2095" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="13" op_0_bw="32">
<![CDATA[
entry:2437 %trunc_ln50_94 = trunc i32 %add_ln58_30

]]></Node>
<StgValue><ssdm name="trunc_ln50_94"/></StgValue>
</operation>

<operation id="2096" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2438 %or_ln50_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_94, i19 %lshr_ln50_125

]]></Node>
<StgValue><ssdm name="or_ln50_125"/></StgValue>
</operation>

<operation id="2097" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2439 %lshr_ln50_126 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_30, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_126"/></StgValue>
</operation>

<operation id="2098" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="22" op_0_bw="32">
<![CDATA[
entry:2440 %trunc_ln50_95 = trunc i32 %add_ln58_30

]]></Node>
<StgValue><ssdm name="trunc_ln50_95"/></StgValue>
</operation>

<operation id="2099" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2441 %or_ln50_126 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_95, i10 %lshr_ln50_126

]]></Node>
<StgValue><ssdm name="or_ln50_126"/></StgValue>
</operation>

<operation id="2100" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2442 %xor_ln50_124 = xor i32 %or_ln50_31, i32 %or_ln50_125

]]></Node>
<StgValue><ssdm name="xor_ln50_124"/></StgValue>
</operation>

<operation id="2101" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2443 %xor_ln50_125 = xor i32 %xor_ln50_124, i32 %or_ln50_126

]]></Node>
<StgValue><ssdm name="xor_ln50_125"/></StgValue>
</operation>

<operation id="2102" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2448 %add_ln54_31 = add i32 %add_ln49_127, i32 %add_ln58_27

]]></Node>
<StgValue><ssdm name="add_ln54_31"/></StgValue>
</operation>

<operation id="2103" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2451 %lshr_ln49_32 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_31, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_32"/></StgValue>
</operation>

<operation id="2104" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="6" op_0_bw="32">
<![CDATA[
entry:2452 %trunc_ln49_96 = trunc i32 %add_ln54_31

]]></Node>
<StgValue><ssdm name="trunc_ln49_96"/></StgValue>
</operation>

<operation id="2105" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2453 %or_ln49_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_96, i26 %lshr_ln49_32

]]></Node>
<StgValue><ssdm name="or_ln49_32"/></StgValue>
</operation>

<operation id="2106" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2454 %lshr_ln49_127 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_31, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_127"/></StgValue>
</operation>

<operation id="2107" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="11" op_0_bw="32">
<![CDATA[
entry:2455 %trunc_ln49_97 = trunc i32 %add_ln54_31

]]></Node>
<StgValue><ssdm name="trunc_ln49_97"/></StgValue>
</operation>

<operation id="2108" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2456 %or_ln49_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_97, i21 %lshr_ln49_127

]]></Node>
<StgValue><ssdm name="or_ln49_127"/></StgValue>
</operation>

<operation id="2109" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2457 %lshr_ln49_128 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_31, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_128"/></StgValue>
</operation>

<operation id="2110" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="25" op_0_bw="32">
<![CDATA[
entry:2458 %trunc_ln49_98 = trunc i32 %add_ln54_31

]]></Node>
<StgValue><ssdm name="trunc_ln49_98"/></StgValue>
</operation>

<operation id="2111" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2459 %or_ln49_128 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_98, i7 %lshr_ln49_128

]]></Node>
<StgValue><ssdm name="or_ln49_128"/></StgValue>
</operation>

<operation id="2112" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2460 %xor_ln49_128 = xor i32 %or_ln49_32, i32 %or_ln49_127

]]></Node>
<StgValue><ssdm name="xor_ln49_128"/></StgValue>
</operation>

<operation id="2113" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2461 %xor_ln49_129 = xor i32 %xor_ln49_128, i32 %or_ln49_128

]]></Node>
<StgValue><ssdm name="xor_ln49_129"/></StgValue>
</operation>

<operation id="2114" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2467 %add_ln49_129 = add i32 %m_32, i32 666307205

]]></Node>
<StgValue><ssdm name="add_ln49_129"/></StgValue>
</operation>

<operation id="2115" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2468 %add_ln49_130 = add i32 %add_ln49_129, i32 %xor_ln49_129

]]></Node>
<StgValue><ssdm name="add_ln49_130"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="2116" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:718 %add_ln37_69 = add i32 %m_32, i32 %m_23

]]></Node>
<StgValue><ssdm name="add_ln37_69"/></StgValue>
</operation>

<operation id="2117" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:720 %m_39 = add i32 %add_ln37_70, i32 %add_ln37_69

]]></Node>
<StgValue><ssdm name="m_39"/></StgValue>
</operation>

<operation id="2118" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:744 %lshr_ln37_25 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_39, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_25"/></StgValue>
</operation>

<operation id="2119" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="17" op_0_bw="32">
<![CDATA[
entry:745 %trunc_ln37_100 = trunc i32 %m_39

]]></Node>
<StgValue><ssdm name="trunc_ln37_100"/></StgValue>
</operation>

<operation id="2120" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:746 %or_ln37_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_100, i15 %lshr_ln37_25

]]></Node>
<StgValue><ssdm name="or_ln37_25"/></StgValue>
</operation>

<operation id="2121" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:747 %lshr_ln37_139 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_39, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_139"/></StgValue>
</operation>

<operation id="2122" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="19" op_0_bw="32">
<![CDATA[
entry:748 %trunc_ln37_101 = trunc i32 %m_39

]]></Node>
<StgValue><ssdm name="trunc_ln37_101"/></StgValue>
</operation>

<operation id="2123" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:749 %or_ln37_122 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_101, i13 %lshr_ln37_139

]]></Node>
<StgValue><ssdm name="or_ln37_122"/></StgValue>
</operation>

<operation id="2124" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:750 %lshr_ln37_140 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_39, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_140"/></StgValue>
</operation>

<operation id="2125" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="22">
<![CDATA[
entry:751 %zext_ln37_50 = zext i22 %lshr_ln37_140

]]></Node>
<StgValue><ssdm name="zext_ln37_50"/></StgValue>
</operation>

<operation id="2126" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:752 %xor_ln37_100 = xor i32 %zext_ln37_50, i32 %or_ln37_122

]]></Node>
<StgValue><ssdm name="xor_ln37_100"/></StgValue>
</operation>

<operation id="2127" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:753 %xor_ln37_101 = xor i32 %xor_ln37_100, i32 %or_ln37_25

]]></Node>
<StgValue><ssdm name="xor_ln37_101"/></StgValue>
</operation>

<operation id="2128" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:754 %lshr_ln37_141 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_26, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_141"/></StgValue>
</operation>

<operation id="2129" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="7" op_0_bw="32">
<![CDATA[
entry:755 %trunc_ln37_102 = trunc i32 %m_26

]]></Node>
<StgValue><ssdm name="trunc_ln37_102"/></StgValue>
</operation>

<operation id="2130" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:756 %or_ln37_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_102, i25 %lshr_ln37_141

]]></Node>
<StgValue><ssdm name="or_ln37_123"/></StgValue>
</operation>

<operation id="2131" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:757 %lshr_ln37_142 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_26, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_142"/></StgValue>
</operation>

<operation id="2132" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="18" op_0_bw="32">
<![CDATA[
entry:758 %trunc_ln37_103 = trunc i32 %m_26

]]></Node>
<StgValue><ssdm name="trunc_ln37_103"/></StgValue>
</operation>

<operation id="2133" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:759 %or_ln37_124 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_103, i14 %lshr_ln37_142

]]></Node>
<StgValue><ssdm name="or_ln37_124"/></StgValue>
</operation>

<operation id="2134" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:760 %lshr_ln37_143 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_26, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_143"/></StgValue>
</operation>

<operation id="2135" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="29">
<![CDATA[
entry:761 %zext_ln37_51 = zext i29 %lshr_ln37_143

]]></Node>
<StgValue><ssdm name="zext_ln37_51"/></StgValue>
</operation>

<operation id="2136" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:762 %xor_ln37_102 = xor i32 %zext_ln37_51, i32 %or_ln37_124

]]></Node>
<StgValue><ssdm name="xor_ln37_102"/></StgValue>
</operation>

<operation id="2137" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:763 %xor_ln37_103 = xor i32 %xor_ln37_102, i32 %or_ln37_123

]]></Node>
<StgValue><ssdm name="xor_ln37_103"/></StgValue>
</operation>

<operation id="2138" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:764 %add_ln37_75 = add i32 %m_34, i32 %m_25

]]></Node>
<StgValue><ssdm name="add_ln37_75"/></StgValue>
</operation>

<operation id="2139" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:765 %add_ln37_76 = add i32 %xor_ln37_101, i32 %xor_ln37_103

]]></Node>
<StgValue><ssdm name="add_ln37_76"/></StgValue>
</operation>

<operation id="2140" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:766 %m_41 = add i32 %add_ln37_76, i32 %add_ln37_75

]]></Node>
<StgValue><ssdm name="m_41"/></StgValue>
</operation>

<operation id="2141" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:790 %lshr_ln37_27 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_41, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_27"/></StgValue>
</operation>

<operation id="2142" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="17" op_0_bw="32">
<![CDATA[
entry:791 %trunc_ln37_108 = trunc i32 %m_41

]]></Node>
<StgValue><ssdm name="trunc_ln37_108"/></StgValue>
</operation>

<operation id="2143" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:792 %or_ln37_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_108, i15 %lshr_ln37_27

]]></Node>
<StgValue><ssdm name="or_ln37_27"/></StgValue>
</operation>

<operation id="2144" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:793 %lshr_ln37_149 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_41, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_149"/></StgValue>
</operation>

<operation id="2145" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="19" op_0_bw="32">
<![CDATA[
entry:794 %trunc_ln37_109 = trunc i32 %m_41

]]></Node>
<StgValue><ssdm name="trunc_ln37_109"/></StgValue>
</operation>

<operation id="2146" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:795 %or_ln37_128 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_109, i13 %lshr_ln37_149

]]></Node>
<StgValue><ssdm name="or_ln37_128"/></StgValue>
</operation>

<operation id="2147" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:796 %lshr_ln37_150 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_41, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_150"/></StgValue>
</operation>

<operation id="2148" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="22">
<![CDATA[
entry:797 %zext_ln37_54 = zext i22 %lshr_ln37_150

]]></Node>
<StgValue><ssdm name="zext_ln37_54"/></StgValue>
</operation>

<operation id="2149" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:798 %xor_ln37_108 = xor i32 %zext_ln37_54, i32 %or_ln37_128

]]></Node>
<StgValue><ssdm name="xor_ln37_108"/></StgValue>
</operation>

<operation id="2150" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:799 %xor_ln37_109 = xor i32 %xor_ln37_108, i32 %or_ln37_27

]]></Node>
<StgValue><ssdm name="xor_ln37_109"/></StgValue>
</operation>

<operation id="2151" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:800 %lshr_ln37_151 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_28, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_151"/></StgValue>
</operation>

<operation id="2152" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="7" op_0_bw="32">
<![CDATA[
entry:801 %trunc_ln37_110 = trunc i32 %m_28

]]></Node>
<StgValue><ssdm name="trunc_ln37_110"/></StgValue>
</operation>

<operation id="2153" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:802 %or_ln37_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_110, i25 %lshr_ln37_151

]]></Node>
<StgValue><ssdm name="or_ln37_129"/></StgValue>
</operation>

<operation id="2154" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:803 %lshr_ln37_152 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_28, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_152"/></StgValue>
</operation>

<operation id="2155" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="18" op_0_bw="32">
<![CDATA[
entry:804 %trunc_ln37_111 = trunc i32 %m_28

]]></Node>
<StgValue><ssdm name="trunc_ln37_111"/></StgValue>
</operation>

<operation id="2156" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:805 %or_ln37_130 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_111, i14 %lshr_ln37_152

]]></Node>
<StgValue><ssdm name="or_ln37_130"/></StgValue>
</operation>

<operation id="2157" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:806 %lshr_ln37_153 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_28, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_153"/></StgValue>
</operation>

<operation id="2158" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="29">
<![CDATA[
entry:807 %zext_ln37_55 = zext i29 %lshr_ln37_153

]]></Node>
<StgValue><ssdm name="zext_ln37_55"/></StgValue>
</operation>

<operation id="2159" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:808 %xor_ln37_110 = xor i32 %zext_ln37_55, i32 %or_ln37_130

]]></Node>
<StgValue><ssdm name="xor_ln37_110"/></StgValue>
</operation>

<operation id="2160" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:809 %xor_ln37_111 = xor i32 %xor_ln37_110, i32 %or_ln37_129

]]></Node>
<StgValue><ssdm name="xor_ln37_111"/></StgValue>
</operation>

<operation id="2161" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:810 %add_ln37_81 = add i32 %m_36, i32 %m_27

]]></Node>
<StgValue><ssdm name="add_ln37_81"/></StgValue>
</operation>

<operation id="2162" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:811 %add_ln37_82 = add i32 %xor_ln37_109, i32 %xor_ln37_111

]]></Node>
<StgValue><ssdm name="add_ln37_82"/></StgValue>
</operation>

<operation id="2163" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:812 %m_43 = add i32 %add_ln37_82, i32 %add_ln37_81

]]></Node>
<StgValue><ssdm name="m_43"/></StgValue>
</operation>

<operation id="2164" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:836 %lshr_ln37_29 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_43, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_29"/></StgValue>
</operation>

<operation id="2165" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="17" op_0_bw="32">
<![CDATA[
entry:837 %trunc_ln37_116 = trunc i32 %m_43

]]></Node>
<StgValue><ssdm name="trunc_ln37_116"/></StgValue>
</operation>

<operation id="2166" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:838 %or_ln37_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_116, i15 %lshr_ln37_29

]]></Node>
<StgValue><ssdm name="or_ln37_29"/></StgValue>
</operation>

<operation id="2167" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:839 %lshr_ln37_159 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_43, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_159"/></StgValue>
</operation>

<operation id="2168" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="19" op_0_bw="32">
<![CDATA[
entry:840 %trunc_ln37_117 = trunc i32 %m_43

]]></Node>
<StgValue><ssdm name="trunc_ln37_117"/></StgValue>
</operation>

<operation id="2169" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:841 %or_ln37_134 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_117, i13 %lshr_ln37_159

]]></Node>
<StgValue><ssdm name="or_ln37_134"/></StgValue>
</operation>

<operation id="2170" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:842 %lshr_ln37_160 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_43, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_160"/></StgValue>
</operation>

<operation id="2171" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="22">
<![CDATA[
entry:843 %zext_ln37_58 = zext i22 %lshr_ln37_160

]]></Node>
<StgValue><ssdm name="zext_ln37_58"/></StgValue>
</operation>

<operation id="2172" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:844 %xor_ln37_116 = xor i32 %zext_ln37_58, i32 %or_ln37_134

]]></Node>
<StgValue><ssdm name="xor_ln37_116"/></StgValue>
</operation>

<operation id="2173" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:845 %xor_ln37_117 = xor i32 %xor_ln37_116, i32 %or_ln37_29

]]></Node>
<StgValue><ssdm name="xor_ln37_117"/></StgValue>
</operation>

<operation id="2174" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:846 %lshr_ln37_161 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_30, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_161"/></StgValue>
</operation>

<operation id="2175" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="7" op_0_bw="32">
<![CDATA[
entry:847 %trunc_ln37_118 = trunc i32 %m_30

]]></Node>
<StgValue><ssdm name="trunc_ln37_118"/></StgValue>
</operation>

<operation id="2176" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:848 %or_ln37_135 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_118, i25 %lshr_ln37_161

]]></Node>
<StgValue><ssdm name="or_ln37_135"/></StgValue>
</operation>

<operation id="2177" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:849 %lshr_ln37_162 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_30, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_162"/></StgValue>
</operation>

<operation id="2178" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="18" op_0_bw="32">
<![CDATA[
entry:850 %trunc_ln37_119 = trunc i32 %m_30

]]></Node>
<StgValue><ssdm name="trunc_ln37_119"/></StgValue>
</operation>

<operation id="2179" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:851 %or_ln37_136 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_119, i14 %lshr_ln37_162

]]></Node>
<StgValue><ssdm name="or_ln37_136"/></StgValue>
</operation>

<operation id="2180" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:852 %lshr_ln37_163 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_30, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_163"/></StgValue>
</operation>

<operation id="2181" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="29">
<![CDATA[
entry:853 %zext_ln37_59 = zext i29 %lshr_ln37_163

]]></Node>
<StgValue><ssdm name="zext_ln37_59"/></StgValue>
</operation>

<operation id="2182" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:854 %xor_ln37_118 = xor i32 %zext_ln37_59, i32 %or_ln37_136

]]></Node>
<StgValue><ssdm name="xor_ln37_118"/></StgValue>
</operation>

<operation id="2183" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:855 %xor_ln37_119 = xor i32 %xor_ln37_118, i32 %or_ln37_135

]]></Node>
<StgValue><ssdm name="xor_ln37_119"/></StgValue>
</operation>

<operation id="2184" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:856 %add_ln37_87 = add i32 %m_38, i32 %m_29

]]></Node>
<StgValue><ssdm name="add_ln37_87"/></StgValue>
</operation>

<operation id="2185" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:857 %add_ln37_88 = add i32 %xor_ln37_117, i32 %xor_ln37_119

]]></Node>
<StgValue><ssdm name="add_ln37_88"/></StgValue>
</operation>

<operation id="2186" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:858 %m_45 = add i32 %add_ln37_88, i32 %add_ln37_87

]]></Node>
<StgValue><ssdm name="m_45"/></StgValue>
</operation>

<operation id="2187" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:879 %add_ln37_90 = add i32 %m_39, i32 %m_30

]]></Node>
<StgValue><ssdm name="add_ln37_90"/></StgValue>
</operation>

<operation id="2188" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:881 %m_46 = add i32 %add_ln37_91, i32 %add_ln37_90

]]></Node>
<StgValue><ssdm name="m_46"/></StgValue>
</operation>

<operation id="2189" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:882 %lshr_ln37_31 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_45, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_31"/></StgValue>
</operation>

<operation id="2190" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="17" op_0_bw="32">
<![CDATA[
entry:883 %trunc_ln37_124 = trunc i32 %m_45

]]></Node>
<StgValue><ssdm name="trunc_ln37_124"/></StgValue>
</operation>

<operation id="2191" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:884 %or_ln37_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_124, i15 %lshr_ln37_31

]]></Node>
<StgValue><ssdm name="or_ln37_31"/></StgValue>
</operation>

<operation id="2192" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:885 %lshr_ln37_169 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_45, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_169"/></StgValue>
</operation>

<operation id="2193" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="19" op_0_bw="32">
<![CDATA[
entry:886 %trunc_ln37_125 = trunc i32 %m_45

]]></Node>
<StgValue><ssdm name="trunc_ln37_125"/></StgValue>
</operation>

<operation id="2194" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:887 %or_ln37_140 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_125, i13 %lshr_ln37_169

]]></Node>
<StgValue><ssdm name="or_ln37_140"/></StgValue>
</operation>

<operation id="2195" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:888 %lshr_ln37_170 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_45, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_170"/></StgValue>
</operation>

<operation id="2196" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="22">
<![CDATA[
entry:889 %zext_ln37_62 = zext i22 %lshr_ln37_170

]]></Node>
<StgValue><ssdm name="zext_ln37_62"/></StgValue>
</operation>

<operation id="2197" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:890 %xor_ln37_124 = xor i32 %zext_ln37_62, i32 %or_ln37_140

]]></Node>
<StgValue><ssdm name="xor_ln37_124"/></StgValue>
</operation>

<operation id="2198" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:891 %xor_ln37_125 = xor i32 %xor_ln37_124, i32 %or_ln37_31

]]></Node>
<StgValue><ssdm name="xor_ln37_125"/></StgValue>
</operation>

<operation id="2199" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:892 %lshr_ln37_171 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_32, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_171"/></StgValue>
</operation>

<operation id="2200" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="7" op_0_bw="32">
<![CDATA[
entry:893 %trunc_ln37_126 = trunc i32 %m_32

]]></Node>
<StgValue><ssdm name="trunc_ln37_126"/></StgValue>
</operation>

<operation id="2201" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:894 %or_ln37_141 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_126, i25 %lshr_ln37_171

]]></Node>
<StgValue><ssdm name="or_ln37_141"/></StgValue>
</operation>

<operation id="2202" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:895 %lshr_ln37_172 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_32, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_172"/></StgValue>
</operation>

<operation id="2203" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="18" op_0_bw="32">
<![CDATA[
entry:896 %trunc_ln37_127 = trunc i32 %m_32

]]></Node>
<StgValue><ssdm name="trunc_ln37_127"/></StgValue>
</operation>

<operation id="2204" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:897 %or_ln37_142 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_127, i14 %lshr_ln37_172

]]></Node>
<StgValue><ssdm name="or_ln37_142"/></StgValue>
</operation>

<operation id="2205" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:898 %lshr_ln37_173 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_32, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_173"/></StgValue>
</operation>

<operation id="2206" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="29">
<![CDATA[
entry:899 %zext_ln37_63 = zext i29 %lshr_ln37_173

]]></Node>
<StgValue><ssdm name="zext_ln37_63"/></StgValue>
</operation>

<operation id="2207" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:900 %xor_ln37_126 = xor i32 %zext_ln37_63, i32 %or_ln37_142

]]></Node>
<StgValue><ssdm name="xor_ln37_126"/></StgValue>
</operation>

<operation id="2208" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:901 %xor_ln37_127 = xor i32 %xor_ln37_126, i32 %or_ln37_141

]]></Node>
<StgValue><ssdm name="xor_ln37_127"/></StgValue>
</operation>

<operation id="2209" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:903 %add_ln37_94 = add i32 %xor_ln37_125, i32 %xor_ln37_127

]]></Node>
<StgValue><ssdm name="add_ln37_94"/></StgValue>
</operation>

<operation id="2210" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:905 %lshr_ln37_32 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_46, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_32"/></StgValue>
</operation>

<operation id="2211" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="17" op_0_bw="32">
<![CDATA[
entry:906 %trunc_ln37_128 = trunc i32 %m_46

]]></Node>
<StgValue><ssdm name="trunc_ln37_128"/></StgValue>
</operation>

<operation id="2212" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:907 %or_ln37_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_128, i15 %lshr_ln37_32

]]></Node>
<StgValue><ssdm name="or_ln37_32"/></StgValue>
</operation>

<operation id="2213" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:908 %lshr_ln37_174 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_46, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_174"/></StgValue>
</operation>

<operation id="2214" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="19" op_0_bw="32">
<![CDATA[
entry:909 %trunc_ln37_129 = trunc i32 %m_46

]]></Node>
<StgValue><ssdm name="trunc_ln37_129"/></StgValue>
</operation>

<operation id="2215" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:910 %or_ln37_143 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_129, i13 %lshr_ln37_174

]]></Node>
<StgValue><ssdm name="or_ln37_143"/></StgValue>
</operation>

<operation id="2216" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:911 %lshr_ln37_175 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_46, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_175"/></StgValue>
</operation>

<operation id="2217" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="22">
<![CDATA[
entry:912 %zext_ln37_64 = zext i22 %lshr_ln37_175

]]></Node>
<StgValue><ssdm name="zext_ln37_64"/></StgValue>
</operation>

<operation id="2218" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:913 %xor_ln37_128 = xor i32 %zext_ln37_64, i32 %or_ln37_143

]]></Node>
<StgValue><ssdm name="xor_ln37_128"/></StgValue>
</operation>

<operation id="2219" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:914 %xor_ln37_129 = xor i32 %xor_ln37_128, i32 %or_ln37_32

]]></Node>
<StgValue><ssdm name="xor_ln37_129"/></StgValue>
</operation>

<operation id="2220" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:915 %lshr_ln37_176 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_33, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_176"/></StgValue>
</operation>

<operation id="2221" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="7" op_0_bw="32">
<![CDATA[
entry:916 %trunc_ln37_130 = trunc i32 %m_33

]]></Node>
<StgValue><ssdm name="trunc_ln37_130"/></StgValue>
</operation>

<operation id="2222" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:917 %or_ln37_144 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_130, i25 %lshr_ln37_176

]]></Node>
<StgValue><ssdm name="or_ln37_144"/></StgValue>
</operation>

<operation id="2223" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:918 %lshr_ln37_177 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_33, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_177"/></StgValue>
</operation>

<operation id="2224" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="18" op_0_bw="32">
<![CDATA[
entry:919 %trunc_ln37_131 = trunc i32 %m_33

]]></Node>
<StgValue><ssdm name="trunc_ln37_131"/></StgValue>
</operation>

<operation id="2225" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:920 %or_ln37_145 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_131, i14 %lshr_ln37_177

]]></Node>
<StgValue><ssdm name="or_ln37_145"/></StgValue>
</operation>

<operation id="2226" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:921 %lshr_ln37_178 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_33, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_178"/></StgValue>
</operation>

<operation id="2227" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="29">
<![CDATA[
entry:922 %zext_ln37_65 = zext i29 %lshr_ln37_178

]]></Node>
<StgValue><ssdm name="zext_ln37_65"/></StgValue>
</operation>

<operation id="2228" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:923 %xor_ln37_130 = xor i32 %zext_ln37_65, i32 %or_ln37_145

]]></Node>
<StgValue><ssdm name="xor_ln37_130"/></StgValue>
</operation>

<operation id="2229" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:924 %xor_ln37_131 = xor i32 %xor_ln37_130, i32 %or_ln37_144

]]></Node>
<StgValue><ssdm name="xor_ln37_131"/></StgValue>
</operation>

<operation id="2230" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:925 %add_ln37_96 = add i32 %m_41, i32 %m_32

]]></Node>
<StgValue><ssdm name="add_ln37_96"/></StgValue>
</operation>

<operation id="2231" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:926 %add_ln37_97 = add i32 %xor_ln37_129, i32 %xor_ln37_131

]]></Node>
<StgValue><ssdm name="add_ln37_97"/></StgValue>
</operation>

<operation id="2232" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:927 %m_48 = add i32 %add_ln37_97, i32 %add_ln37_96

]]></Node>
<StgValue><ssdm name="m_48"/></StgValue>
</operation>

<operation id="2233" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:951 %lshr_ln37_34 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_48, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_34"/></StgValue>
</operation>

<operation id="2234" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="17" op_0_bw="32">
<![CDATA[
entry:952 %trunc_ln37_136 = trunc i32 %m_48

]]></Node>
<StgValue><ssdm name="trunc_ln37_136"/></StgValue>
</operation>

<operation id="2235" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:953 %or_ln37_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_136, i15 %lshr_ln37_34

]]></Node>
<StgValue><ssdm name="or_ln37_34"/></StgValue>
</operation>

<operation id="2236" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:954 %lshr_ln37_184 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_48, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_184"/></StgValue>
</operation>

<operation id="2237" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="19" op_0_bw="32">
<![CDATA[
entry:955 %trunc_ln37_137 = trunc i32 %m_48

]]></Node>
<StgValue><ssdm name="trunc_ln37_137"/></StgValue>
</operation>

<operation id="2238" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:956 %or_ln37_149 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_137, i13 %lshr_ln37_184

]]></Node>
<StgValue><ssdm name="or_ln37_149"/></StgValue>
</operation>

<operation id="2239" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:957 %lshr_ln37_185 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_48, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_185"/></StgValue>
</operation>

<operation id="2240" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="22">
<![CDATA[
entry:958 %zext_ln37_68 = zext i22 %lshr_ln37_185

]]></Node>
<StgValue><ssdm name="zext_ln37_68"/></StgValue>
</operation>

<operation id="2241" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:959 %xor_ln37_136 = xor i32 %zext_ln37_68, i32 %or_ln37_149

]]></Node>
<StgValue><ssdm name="xor_ln37_136"/></StgValue>
</operation>

<operation id="2242" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:960 %xor_ln37_137 = xor i32 %xor_ln37_136, i32 %or_ln37_34

]]></Node>
<StgValue><ssdm name="xor_ln37_137"/></StgValue>
</operation>

<operation id="2243" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:961 %lshr_ln37_186 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_35, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_186"/></StgValue>
</operation>

<operation id="2244" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="7" op_0_bw="32">
<![CDATA[
entry:962 %trunc_ln37_138 = trunc i32 %m_35

]]></Node>
<StgValue><ssdm name="trunc_ln37_138"/></StgValue>
</operation>

<operation id="2245" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:963 %or_ln37_150 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_138, i25 %lshr_ln37_186

]]></Node>
<StgValue><ssdm name="or_ln37_150"/></StgValue>
</operation>

<operation id="2246" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:964 %lshr_ln37_187 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_35, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_187"/></StgValue>
</operation>

<operation id="2247" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="18" op_0_bw="32">
<![CDATA[
entry:965 %trunc_ln37_139 = trunc i32 %m_35

]]></Node>
<StgValue><ssdm name="trunc_ln37_139"/></StgValue>
</operation>

<operation id="2248" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:966 %or_ln37_151 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_139, i14 %lshr_ln37_187

]]></Node>
<StgValue><ssdm name="or_ln37_151"/></StgValue>
</operation>

<operation id="2249" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:967 %lshr_ln37_188 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_35, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_188"/></StgValue>
</operation>

<operation id="2250" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="29">
<![CDATA[
entry:968 %zext_ln37_69 = zext i29 %lshr_ln37_188

]]></Node>
<StgValue><ssdm name="zext_ln37_69"/></StgValue>
</operation>

<operation id="2251" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:969 %xor_ln37_138 = xor i32 %zext_ln37_69, i32 %or_ln37_151

]]></Node>
<StgValue><ssdm name="xor_ln37_138"/></StgValue>
</operation>

<operation id="2252" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:970 %xor_ln37_139 = xor i32 %xor_ln37_138, i32 %or_ln37_150

]]></Node>
<StgValue><ssdm name="xor_ln37_139"/></StgValue>
</operation>

<operation id="2253" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:971 %add_ln37_102 = add i32 %m_43, i32 %m_34

]]></Node>
<StgValue><ssdm name="add_ln37_102"/></StgValue>
</operation>

<operation id="2254" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:972 %add_ln37_103 = add i32 %xor_ln37_137, i32 %xor_ln37_139

]]></Node>
<StgValue><ssdm name="add_ln37_103"/></StgValue>
</operation>

<operation id="2255" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:973 %m_50 = add i32 %add_ln37_103, i32 %add_ln37_102

]]></Node>
<StgValue><ssdm name="m_50"/></StgValue>
</operation>

<operation id="2256" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:997 %lshr_ln37_36 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_50, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_36"/></StgValue>
</operation>

<operation id="2257" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="17" op_0_bw="32">
<![CDATA[
entry:998 %trunc_ln37_144 = trunc i32 %m_50

]]></Node>
<StgValue><ssdm name="trunc_ln37_144"/></StgValue>
</operation>

<operation id="2258" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:999 %or_ln37_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_144, i15 %lshr_ln37_36

]]></Node>
<StgValue><ssdm name="or_ln37_36"/></StgValue>
</operation>

<operation id="2259" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1000 %lshr_ln37_194 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_50, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_194"/></StgValue>
</operation>

<operation id="2260" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="19" op_0_bw="32">
<![CDATA[
entry:1001 %trunc_ln37_145 = trunc i32 %m_50

]]></Node>
<StgValue><ssdm name="trunc_ln37_145"/></StgValue>
</operation>

<operation id="2261" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:1002 %or_ln37_155 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_145, i13 %lshr_ln37_194

]]></Node>
<StgValue><ssdm name="or_ln37_155"/></StgValue>
</operation>

<operation id="2262" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1003 %lshr_ln37_195 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_50, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_195"/></StgValue>
</operation>

<operation id="2263" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="22">
<![CDATA[
entry:1004 %zext_ln37_72 = zext i22 %lshr_ln37_195

]]></Node>
<StgValue><ssdm name="zext_ln37_72"/></StgValue>
</operation>

<operation id="2264" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1005 %xor_ln37_144 = xor i32 %zext_ln37_72, i32 %or_ln37_155

]]></Node>
<StgValue><ssdm name="xor_ln37_144"/></StgValue>
</operation>

<operation id="2265" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1006 %xor_ln37_145 = xor i32 %xor_ln37_144, i32 %or_ln37_36

]]></Node>
<StgValue><ssdm name="xor_ln37_145"/></StgValue>
</operation>

<operation id="2266" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1007 %lshr_ln37_196 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_37, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_196"/></StgValue>
</operation>

<operation id="2267" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="7" op_0_bw="32">
<![CDATA[
entry:1008 %trunc_ln37_146 = trunc i32 %m_37

]]></Node>
<StgValue><ssdm name="trunc_ln37_146"/></StgValue>
</operation>

<operation id="2268" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:1009 %or_ln37_156 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_146, i25 %lshr_ln37_196

]]></Node>
<StgValue><ssdm name="or_ln37_156"/></StgValue>
</operation>

<operation id="2269" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1010 %lshr_ln37_197 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_37, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_197"/></StgValue>
</operation>

<operation id="2270" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="18" op_0_bw="32">
<![CDATA[
entry:1011 %trunc_ln37_147 = trunc i32 %m_37

]]></Node>
<StgValue><ssdm name="trunc_ln37_147"/></StgValue>
</operation>

<operation id="2271" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:1012 %or_ln37_157 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_147, i14 %lshr_ln37_197

]]></Node>
<StgValue><ssdm name="or_ln37_157"/></StgValue>
</operation>

<operation id="2272" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1013 %lshr_ln37_198 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_37, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_198"/></StgValue>
</operation>

<operation id="2273" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="29">
<![CDATA[
entry:1014 %zext_ln37_73 = zext i29 %lshr_ln37_198

]]></Node>
<StgValue><ssdm name="zext_ln37_73"/></StgValue>
</operation>

<operation id="2274" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1015 %xor_ln37_146 = xor i32 %zext_ln37_73, i32 %or_ln37_157

]]></Node>
<StgValue><ssdm name="xor_ln37_146"/></StgValue>
</operation>

<operation id="2275" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1016 %xor_ln37_147 = xor i32 %xor_ln37_146, i32 %or_ln37_156

]]></Node>
<StgValue><ssdm name="xor_ln37_147"/></StgValue>
</operation>

<operation id="2276" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1017 %add_ln37_108 = add i32 %m_45, i32 %m_36

]]></Node>
<StgValue><ssdm name="add_ln37_108"/></StgValue>
</operation>

<operation id="2277" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1018 %add_ln37_109 = add i32 %xor_ln37_145, i32 %xor_ln37_147

]]></Node>
<StgValue><ssdm name="add_ln37_109"/></StgValue>
</operation>

<operation id="2278" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1019 %m_52 = add i32 %add_ln37_109, i32 %add_ln37_108

]]></Node>
<StgValue><ssdm name="m_52"/></StgValue>
</operation>

<operation id="2279" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1043 %lshr_ln37_38 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_52, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_38"/></StgValue>
</operation>

<operation id="2280" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="17" op_0_bw="32">
<![CDATA[
entry:1044 %trunc_ln37_152 = trunc i32 %m_52

]]></Node>
<StgValue><ssdm name="trunc_ln37_152"/></StgValue>
</operation>

<operation id="2281" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:1045 %or_ln37_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_152, i15 %lshr_ln37_38

]]></Node>
<StgValue><ssdm name="or_ln37_38"/></StgValue>
</operation>

<operation id="2282" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1046 %lshr_ln37_204 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_52, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_204"/></StgValue>
</operation>

<operation id="2283" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="19" op_0_bw="32">
<![CDATA[
entry:1047 %trunc_ln37_153 = trunc i32 %m_52

]]></Node>
<StgValue><ssdm name="trunc_ln37_153"/></StgValue>
</operation>

<operation id="2284" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:1048 %or_ln37_161 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_153, i13 %lshr_ln37_204

]]></Node>
<StgValue><ssdm name="or_ln37_161"/></StgValue>
</operation>

<operation id="2285" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1049 %lshr_ln37_205 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_52, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_205"/></StgValue>
</operation>

<operation id="2286" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="22">
<![CDATA[
entry:1050 %zext_ln37_76 = zext i22 %lshr_ln37_205

]]></Node>
<StgValue><ssdm name="zext_ln37_76"/></StgValue>
</operation>

<operation id="2287" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1051 %xor_ln37_152 = xor i32 %zext_ln37_76, i32 %or_ln37_161

]]></Node>
<StgValue><ssdm name="xor_ln37_152"/></StgValue>
</operation>

<operation id="2288" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1052 %xor_ln37_153 = xor i32 %xor_ln37_152, i32 %or_ln37_38

]]></Node>
<StgValue><ssdm name="xor_ln37_153"/></StgValue>
</operation>

<operation id="2289" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1053 %lshr_ln37_206 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_39, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_206"/></StgValue>
</operation>

<operation id="2290" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="7" op_0_bw="32">
<![CDATA[
entry:1054 %trunc_ln37_154 = trunc i32 %m_39

]]></Node>
<StgValue><ssdm name="trunc_ln37_154"/></StgValue>
</operation>

<operation id="2291" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:1055 %or_ln37_162 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_154, i25 %lshr_ln37_206

]]></Node>
<StgValue><ssdm name="or_ln37_162"/></StgValue>
</operation>

<operation id="2292" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1056 %lshr_ln37_207 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_39, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_207"/></StgValue>
</operation>

<operation id="2293" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="18" op_0_bw="32">
<![CDATA[
entry:1057 %trunc_ln37_155 = trunc i32 %m_39

]]></Node>
<StgValue><ssdm name="trunc_ln37_155"/></StgValue>
</operation>

<operation id="2294" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:1058 %or_ln37_163 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_155, i14 %lshr_ln37_207

]]></Node>
<StgValue><ssdm name="or_ln37_163"/></StgValue>
</operation>

<operation id="2295" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1059 %lshr_ln37_208 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_39, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_208"/></StgValue>
</operation>

<operation id="2296" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="29">
<![CDATA[
entry:1060 %zext_ln37_77 = zext i29 %lshr_ln37_208

]]></Node>
<StgValue><ssdm name="zext_ln37_77"/></StgValue>
</operation>

<operation id="2297" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1061 %xor_ln37_154 = xor i32 %zext_ln37_77, i32 %or_ln37_163

]]></Node>
<StgValue><ssdm name="xor_ln37_154"/></StgValue>
</operation>

<operation id="2298" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1062 %xor_ln37_155 = xor i32 %xor_ln37_154, i32 %or_ln37_162

]]></Node>
<StgValue><ssdm name="xor_ln37_155"/></StgValue>
</operation>

<operation id="2299" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1064 %add_ln37_115 = add i32 %xor_ln37_153, i32 %xor_ln37_155

]]></Node>
<StgValue><ssdm name="add_ln37_115"/></StgValue>
</operation>

<operation id="2300" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1257 %lshr_ln37_251 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_48, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_251"/></StgValue>
</operation>

<operation id="2301" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="7" op_0_bw="32">
<![CDATA[
entry:1258 %trunc_ln37_190 = trunc i32 %m_48

]]></Node>
<StgValue><ssdm name="trunc_ln37_190"/></StgValue>
</operation>

<operation id="2302" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:1259 %or_ln37_189 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_190, i25 %lshr_ln37_251

]]></Node>
<StgValue><ssdm name="or_ln37_189"/></StgValue>
</operation>

<operation id="2303" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1260 %lshr_ln37_252 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_48, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_252"/></StgValue>
</operation>

<operation id="2304" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="18" op_0_bw="32">
<![CDATA[
entry:1261 %trunc_ln37_191 = trunc i32 %m_48

]]></Node>
<StgValue><ssdm name="trunc_ln37_191"/></StgValue>
</operation>

<operation id="2305" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:1262 %or_ln37_190 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_191, i14 %lshr_ln37_252

]]></Node>
<StgValue><ssdm name="or_ln37_190"/></StgValue>
</operation>

<operation id="2306" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1263 %lshr_ln37_253 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_48, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_253"/></StgValue>
</operation>

<operation id="2307" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="29">
<![CDATA[
entry:1264 %zext_ln37_95 = zext i29 %lshr_ln37_253

]]></Node>
<StgValue><ssdm name="zext_ln37_95"/></StgValue>
</operation>

<operation id="2308" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1265 %xor_ln37_190 = xor i32 %zext_ln37_95, i32 %or_ln37_190

]]></Node>
<StgValue><ssdm name="xor_ln37_190"/></StgValue>
</operation>

<operation id="2309" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1266 %xor_ln37_191 = xor i32 %xor_ln37_190, i32 %or_ln37_189

]]></Node>
<StgValue><ssdm name="xor_ln37_191"/></StgValue>
</operation>

<operation id="2310" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2444 %xor_ln50_126 = xor i32 %add_ln58_28, i32 %add_ln58_29

]]></Node>
<StgValue><ssdm name="xor_ln50_126"/></StgValue>
</operation>

<operation id="2311" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2445 %and_ln50_31 = and i32 %xor_ln50_126, i32 %add_ln58_30

]]></Node>
<StgValue><ssdm name="and_ln50_31"/></StgValue>
</operation>

<operation id="2312" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2446 %and_ln50_95 = and i32 %add_ln58_28, i32 %add_ln58_29

]]></Node>
<StgValue><ssdm name="and_ln50_95"/></StgValue>
</operation>

<operation id="2313" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2447 %xor_ln50_127 = xor i32 %and_ln50_31, i32 %and_ln50_95

]]></Node>
<StgValue><ssdm name="xor_ln50_127"/></StgValue>
</operation>

<operation id="2314" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2449 %add_ln58_94 = add i32 %xor_ln50_125, i32 %add_ln49_127

]]></Node>
<StgValue><ssdm name="add_ln58_94"/></StgValue>
</operation>

<operation id="2315" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2450 %add_ln58_31 = add i32 %add_ln58_94, i32 %xor_ln50_127

]]></Node>
<StgValue><ssdm name="add_ln58_31"/></StgValue>
</operation>

<operation id="2316" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2462 %and_ln49_32 = and i32 %add_ln54_30, i32 %add_ln54_31

]]></Node>
<StgValue><ssdm name="and_ln49_32"/></StgValue>
</operation>

<operation id="2317" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2463 %xor_ln49_130 = xor i32 %add_ln54_31, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_130"/></StgValue>
</operation>

<operation id="2318" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2464 %and_ln49_96 = and i32 %add_ln54_29, i32 %xor_ln49_130

]]></Node>
<StgValue><ssdm name="and_ln49_96"/></StgValue>
</operation>

<operation id="2319" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2465 %xor_ln49_131 = xor i32 %and_ln49_96, i32 %and_ln49_32

]]></Node>
<StgValue><ssdm name="xor_ln49_131"/></StgValue>
</operation>

<operation id="2320" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2466 %add_ln49_128 = add i32 %xor_ln49_131, i32 %add_ln54_28

]]></Node>
<StgValue><ssdm name="add_ln49_128"/></StgValue>
</operation>

<operation id="2321" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2469 %add_ln49_131 = add i32 %add_ln49_130, i32 %add_ln49_128

]]></Node>
<StgValue><ssdm name="add_ln49_131"/></StgValue>
</operation>

<operation id="2322" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2470 %lshr_ln50_32 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_31, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_32"/></StgValue>
</operation>

<operation id="2323" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="2" op_0_bw="32">
<![CDATA[
entry:2471 %trunc_ln50_96 = trunc i32 %add_ln58_31

]]></Node>
<StgValue><ssdm name="trunc_ln50_96"/></StgValue>
</operation>

<operation id="2324" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2472 %or_ln50_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_96, i30 %lshr_ln50_32

]]></Node>
<StgValue><ssdm name="or_ln50_32"/></StgValue>
</operation>

<operation id="2325" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2473 %lshr_ln50_127 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_31, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_127"/></StgValue>
</operation>

<operation id="2326" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="13" op_0_bw="32">
<![CDATA[
entry:2474 %trunc_ln50_97 = trunc i32 %add_ln58_31

]]></Node>
<StgValue><ssdm name="trunc_ln50_97"/></StgValue>
</operation>

<operation id="2327" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2475 %or_ln50_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_97, i19 %lshr_ln50_127

]]></Node>
<StgValue><ssdm name="or_ln50_127"/></StgValue>
</operation>

<operation id="2328" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2476 %lshr_ln50_128 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_31, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_128"/></StgValue>
</operation>

<operation id="2329" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="22" op_0_bw="32">
<![CDATA[
entry:2477 %trunc_ln50_98 = trunc i32 %add_ln58_31

]]></Node>
<StgValue><ssdm name="trunc_ln50_98"/></StgValue>
</operation>

<operation id="2330" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2478 %or_ln50_128 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_98, i10 %lshr_ln50_128

]]></Node>
<StgValue><ssdm name="or_ln50_128"/></StgValue>
</operation>

<operation id="2331" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2479 %xor_ln50_128 = xor i32 %or_ln50_32, i32 %or_ln50_127

]]></Node>
<StgValue><ssdm name="xor_ln50_128"/></StgValue>
</operation>

<operation id="2332" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2480 %xor_ln50_129 = xor i32 %xor_ln50_128, i32 %or_ln50_128

]]></Node>
<StgValue><ssdm name="xor_ln50_129"/></StgValue>
</operation>

<operation id="2333" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2481 %xor_ln50_130 = xor i32 %add_ln58_29, i32 %add_ln58_30

]]></Node>
<StgValue><ssdm name="xor_ln50_130"/></StgValue>
</operation>

<operation id="2334" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2482 %and_ln50_32 = and i32 %xor_ln50_130, i32 %add_ln58_31

]]></Node>
<StgValue><ssdm name="and_ln50_32"/></StgValue>
</operation>

<operation id="2335" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2483 %and_ln50_96 = and i32 %add_ln58_29, i32 %add_ln58_30

]]></Node>
<StgValue><ssdm name="and_ln50_96"/></StgValue>
</operation>

<operation id="2336" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2484 %xor_ln50_131 = xor i32 %and_ln50_32, i32 %and_ln50_96

]]></Node>
<StgValue><ssdm name="xor_ln50_131"/></StgValue>
</operation>

<operation id="2337" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2485 %add_ln54_32 = add i32 %add_ln49_131, i32 %add_ln58_28

]]></Node>
<StgValue><ssdm name="add_ln54_32"/></StgValue>
</operation>

<operation id="2338" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2486 %add_ln58_95 = add i32 %xor_ln50_129, i32 %add_ln49_131

]]></Node>
<StgValue><ssdm name="add_ln58_95"/></StgValue>
</operation>

<operation id="2339" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2487 %add_ln58_32 = add i32 %add_ln58_95, i32 %xor_ln50_131

]]></Node>
<StgValue><ssdm name="add_ln58_32"/></StgValue>
</operation>

<operation id="2340" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2488 %lshr_ln49_33 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_32, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_33"/></StgValue>
</operation>

<operation id="2341" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="6" op_0_bw="32">
<![CDATA[
entry:2489 %trunc_ln49_99 = trunc i32 %add_ln54_32

]]></Node>
<StgValue><ssdm name="trunc_ln49_99"/></StgValue>
</operation>

<operation id="2342" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2490 %or_ln49_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_99, i26 %lshr_ln49_33

]]></Node>
<StgValue><ssdm name="or_ln49_33"/></StgValue>
</operation>

<operation id="2343" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2491 %lshr_ln49_129 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_32, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_129"/></StgValue>
</operation>

<operation id="2344" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="11" op_0_bw="32">
<![CDATA[
entry:2492 %trunc_ln49_100 = trunc i32 %add_ln54_32

]]></Node>
<StgValue><ssdm name="trunc_ln49_100"/></StgValue>
</operation>

<operation id="2345" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2493 %or_ln49_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_100, i21 %lshr_ln49_129

]]></Node>
<StgValue><ssdm name="or_ln49_129"/></StgValue>
</operation>

<operation id="2346" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2494 %lshr_ln49_130 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_32, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_130"/></StgValue>
</operation>

<operation id="2347" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="25" op_0_bw="32">
<![CDATA[
entry:2495 %trunc_ln49_101 = trunc i32 %add_ln54_32

]]></Node>
<StgValue><ssdm name="trunc_ln49_101"/></StgValue>
</operation>

<operation id="2348" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2496 %or_ln49_130 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_101, i7 %lshr_ln49_130

]]></Node>
<StgValue><ssdm name="or_ln49_130"/></StgValue>
</operation>

<operation id="2349" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2497 %xor_ln49_132 = xor i32 %or_ln49_33, i32 %or_ln49_129

]]></Node>
<StgValue><ssdm name="xor_ln49_132"/></StgValue>
</operation>

<operation id="2350" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2498 %xor_ln49_133 = xor i32 %xor_ln49_132, i32 %or_ln49_130

]]></Node>
<StgValue><ssdm name="xor_ln49_133"/></StgValue>
</operation>

<operation id="2351" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2499 %and_ln49_33 = and i32 %add_ln54_31, i32 %add_ln54_32

]]></Node>
<StgValue><ssdm name="and_ln49_33"/></StgValue>
</operation>

<operation id="2352" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2500 %xor_ln49_134 = xor i32 %add_ln54_32, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_134"/></StgValue>
</operation>

<operation id="2353" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2501 %and_ln49_97 = and i32 %add_ln54_30, i32 %xor_ln49_134

]]></Node>
<StgValue><ssdm name="and_ln49_97"/></StgValue>
</operation>

<operation id="2354" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2502 %xor_ln49_135 = xor i32 %and_ln49_97, i32 %and_ln49_33

]]></Node>
<StgValue><ssdm name="xor_ln49_135"/></StgValue>
</operation>

<operation id="2355" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2503 %add_ln49_132 = add i32 %xor_ln49_135, i32 %add_ln54_29

]]></Node>
<StgValue><ssdm name="add_ln49_132"/></StgValue>
</operation>

<operation id="2356" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2504 %add_ln49_133 = add i32 %m_33, i32 773529912

]]></Node>
<StgValue><ssdm name="add_ln49_133"/></StgValue>
</operation>

<operation id="2357" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2505 %add_ln49_134 = add i32 %add_ln49_133, i32 %xor_ln49_133

]]></Node>
<StgValue><ssdm name="add_ln49_134"/></StgValue>
</operation>

<operation id="2358" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2506 %add_ln49_135 = add i32 %add_ln49_134, i32 %add_ln49_132

]]></Node>
<StgValue><ssdm name="add_ln49_135"/></StgValue>
</operation>

<operation id="2359" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2507 %lshr_ln50_33 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_32, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_33"/></StgValue>
</operation>

<operation id="2360" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="2" op_0_bw="32">
<![CDATA[
entry:2508 %trunc_ln50_99 = trunc i32 %add_ln58_32

]]></Node>
<StgValue><ssdm name="trunc_ln50_99"/></StgValue>
</operation>

<operation id="2361" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2509 %or_ln50_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_99, i30 %lshr_ln50_33

]]></Node>
<StgValue><ssdm name="or_ln50_33"/></StgValue>
</operation>

<operation id="2362" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2510 %lshr_ln50_129 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_32, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_129"/></StgValue>
</operation>

<operation id="2363" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="13" op_0_bw="32">
<![CDATA[
entry:2511 %trunc_ln50_100 = trunc i32 %add_ln58_32

]]></Node>
<StgValue><ssdm name="trunc_ln50_100"/></StgValue>
</operation>

<operation id="2364" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2512 %or_ln50_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_100, i19 %lshr_ln50_129

]]></Node>
<StgValue><ssdm name="or_ln50_129"/></StgValue>
</operation>

<operation id="2365" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2513 %lshr_ln50_130 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_32, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_130"/></StgValue>
</operation>

<operation id="2366" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="22" op_0_bw="32">
<![CDATA[
entry:2514 %trunc_ln50_101 = trunc i32 %add_ln58_32

]]></Node>
<StgValue><ssdm name="trunc_ln50_101"/></StgValue>
</operation>

<operation id="2367" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2515 %or_ln50_130 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_101, i10 %lshr_ln50_130

]]></Node>
<StgValue><ssdm name="or_ln50_130"/></StgValue>
</operation>

<operation id="2368" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2516 %xor_ln50_132 = xor i32 %or_ln50_33, i32 %or_ln50_129

]]></Node>
<StgValue><ssdm name="xor_ln50_132"/></StgValue>
</operation>

<operation id="2369" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2517 %xor_ln50_133 = xor i32 %xor_ln50_132, i32 %or_ln50_130

]]></Node>
<StgValue><ssdm name="xor_ln50_133"/></StgValue>
</operation>

<operation id="2370" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2518 %xor_ln50_134 = xor i32 %add_ln58_30, i32 %add_ln58_31

]]></Node>
<StgValue><ssdm name="xor_ln50_134"/></StgValue>
</operation>

<operation id="2371" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2519 %and_ln50_33 = and i32 %xor_ln50_134, i32 %add_ln58_32

]]></Node>
<StgValue><ssdm name="and_ln50_33"/></StgValue>
</operation>

<operation id="2372" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2520 %and_ln50_97 = and i32 %add_ln58_30, i32 %add_ln58_31

]]></Node>
<StgValue><ssdm name="and_ln50_97"/></StgValue>
</operation>

<operation id="2373" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2521 %xor_ln50_135 = xor i32 %and_ln50_33, i32 %and_ln50_97

]]></Node>
<StgValue><ssdm name="xor_ln50_135"/></StgValue>
</operation>

<operation id="2374" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2522 %add_ln54_33 = add i32 %add_ln49_135, i32 %add_ln58_29

]]></Node>
<StgValue><ssdm name="add_ln54_33"/></StgValue>
</operation>

<operation id="2375" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2523 %add_ln58_96 = add i32 %xor_ln50_133, i32 %add_ln49_135

]]></Node>
<StgValue><ssdm name="add_ln58_96"/></StgValue>
</operation>

<operation id="2376" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2524 %add_ln58_33 = add i32 %add_ln58_96, i32 %xor_ln50_135

]]></Node>
<StgValue><ssdm name="add_ln58_33"/></StgValue>
</operation>

<operation id="2377" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2525 %lshr_ln49_34 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_33, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_34"/></StgValue>
</operation>

<operation id="2378" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="6" op_0_bw="32">
<![CDATA[
entry:2526 %trunc_ln49_102 = trunc i32 %add_ln54_33

]]></Node>
<StgValue><ssdm name="trunc_ln49_102"/></StgValue>
</operation>

<operation id="2379" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2527 %or_ln49_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_102, i26 %lshr_ln49_34

]]></Node>
<StgValue><ssdm name="or_ln49_34"/></StgValue>
</operation>

<operation id="2380" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2528 %lshr_ln49_131 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_33, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_131"/></StgValue>
</operation>

<operation id="2381" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="11" op_0_bw="32">
<![CDATA[
entry:2529 %trunc_ln49_103 = trunc i32 %add_ln54_33

]]></Node>
<StgValue><ssdm name="trunc_ln49_103"/></StgValue>
</operation>

<operation id="2382" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2530 %or_ln49_131 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_103, i21 %lshr_ln49_131

]]></Node>
<StgValue><ssdm name="or_ln49_131"/></StgValue>
</operation>

<operation id="2383" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2531 %lshr_ln49_132 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_33, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_132"/></StgValue>
</operation>

<operation id="2384" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="25" op_0_bw="32">
<![CDATA[
entry:2532 %trunc_ln49_104 = trunc i32 %add_ln54_33

]]></Node>
<StgValue><ssdm name="trunc_ln49_104"/></StgValue>
</operation>

<operation id="2385" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2533 %or_ln49_132 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_104, i7 %lshr_ln49_132

]]></Node>
<StgValue><ssdm name="or_ln49_132"/></StgValue>
</operation>

<operation id="2386" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2534 %xor_ln49_136 = xor i32 %or_ln49_34, i32 %or_ln49_131

]]></Node>
<StgValue><ssdm name="xor_ln49_136"/></StgValue>
</operation>

<operation id="2387" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2535 %xor_ln49_137 = xor i32 %xor_ln49_136, i32 %or_ln49_132

]]></Node>
<StgValue><ssdm name="xor_ln49_137"/></StgValue>
</operation>

<operation id="2388" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2536 %and_ln49_34 = and i32 %add_ln54_32, i32 %add_ln54_33

]]></Node>
<StgValue><ssdm name="and_ln49_34"/></StgValue>
</operation>

<operation id="2389" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2537 %xor_ln49_138 = xor i32 %add_ln54_33, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_138"/></StgValue>
</operation>

<operation id="2390" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2538 %and_ln49_98 = and i32 %add_ln54_31, i32 %xor_ln49_138

]]></Node>
<StgValue><ssdm name="and_ln49_98"/></StgValue>
</operation>

<operation id="2391" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2539 %xor_ln49_139 = xor i32 %and_ln49_98, i32 %and_ln49_34

]]></Node>
<StgValue><ssdm name="xor_ln49_139"/></StgValue>
</operation>

<operation id="2392" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2540 %add_ln49_136 = add i32 %xor_ln49_139, i32 %add_ln54_30

]]></Node>
<StgValue><ssdm name="add_ln49_136"/></StgValue>
</operation>

<operation id="2393" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2541 %add_ln49_137 = add i32 %m_34, i32 1294757372

]]></Node>
<StgValue><ssdm name="add_ln49_137"/></StgValue>
</operation>

<operation id="2394" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2542 %add_ln49_138 = add i32 %add_ln49_137, i32 %xor_ln49_137

]]></Node>
<StgValue><ssdm name="add_ln49_138"/></StgValue>
</operation>

<operation id="2395" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2543 %add_ln49_139 = add i32 %add_ln49_138, i32 %add_ln49_136

]]></Node>
<StgValue><ssdm name="add_ln49_139"/></StgValue>
</operation>

<operation id="2396" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2544 %lshr_ln50_34 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_33, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_34"/></StgValue>
</operation>

<operation id="2397" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="2" op_0_bw="32">
<![CDATA[
entry:2545 %trunc_ln50_102 = trunc i32 %add_ln58_33

]]></Node>
<StgValue><ssdm name="trunc_ln50_102"/></StgValue>
</operation>

<operation id="2398" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2546 %or_ln50_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_102, i30 %lshr_ln50_34

]]></Node>
<StgValue><ssdm name="or_ln50_34"/></StgValue>
</operation>

<operation id="2399" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2547 %lshr_ln50_131 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_33, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_131"/></StgValue>
</operation>

<operation id="2400" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="13" op_0_bw="32">
<![CDATA[
entry:2548 %trunc_ln50_103 = trunc i32 %add_ln58_33

]]></Node>
<StgValue><ssdm name="trunc_ln50_103"/></StgValue>
</operation>

<operation id="2401" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2549 %or_ln50_131 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_103, i19 %lshr_ln50_131

]]></Node>
<StgValue><ssdm name="or_ln50_131"/></StgValue>
</operation>

<operation id="2402" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2550 %lshr_ln50_132 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_33, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_132"/></StgValue>
</operation>

<operation id="2403" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="22" op_0_bw="32">
<![CDATA[
entry:2551 %trunc_ln50_104 = trunc i32 %add_ln58_33

]]></Node>
<StgValue><ssdm name="trunc_ln50_104"/></StgValue>
</operation>

<operation id="2404" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2552 %or_ln50_132 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_104, i10 %lshr_ln50_132

]]></Node>
<StgValue><ssdm name="or_ln50_132"/></StgValue>
</operation>

<operation id="2405" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2553 %xor_ln50_136 = xor i32 %or_ln50_34, i32 %or_ln50_131

]]></Node>
<StgValue><ssdm name="xor_ln50_136"/></StgValue>
</operation>

<operation id="2406" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2554 %xor_ln50_137 = xor i32 %xor_ln50_136, i32 %or_ln50_132

]]></Node>
<StgValue><ssdm name="xor_ln50_137"/></StgValue>
</operation>

<operation id="2407" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2555 %xor_ln50_138 = xor i32 %add_ln58_31, i32 %add_ln58_32

]]></Node>
<StgValue><ssdm name="xor_ln50_138"/></StgValue>
</operation>

<operation id="2408" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2556 %and_ln50_34 = and i32 %xor_ln50_138, i32 %add_ln58_33

]]></Node>
<StgValue><ssdm name="and_ln50_34"/></StgValue>
</operation>

<operation id="2409" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2557 %and_ln50_98 = and i32 %add_ln58_31, i32 %add_ln58_32

]]></Node>
<StgValue><ssdm name="and_ln50_98"/></StgValue>
</operation>

<operation id="2410" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2558 %xor_ln50_139 = xor i32 %and_ln50_34, i32 %and_ln50_98

]]></Node>
<StgValue><ssdm name="xor_ln50_139"/></StgValue>
</operation>

<operation id="2411" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2559 %add_ln54_34 = add i32 %add_ln49_139, i32 %add_ln58_30

]]></Node>
<StgValue><ssdm name="add_ln54_34"/></StgValue>
</operation>

<operation id="2412" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2560 %add_ln58_97 = add i32 %xor_ln50_137, i32 %add_ln49_139

]]></Node>
<StgValue><ssdm name="add_ln58_97"/></StgValue>
</operation>

<operation id="2413" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2561 %add_ln58_34 = add i32 %add_ln58_97, i32 %xor_ln50_139

]]></Node>
<StgValue><ssdm name="add_ln58_34"/></StgValue>
</operation>

<operation id="2414" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2562 %lshr_ln49_35 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_34, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_35"/></StgValue>
</operation>

<operation id="2415" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="6" op_0_bw="32">
<![CDATA[
entry:2563 %trunc_ln49_105 = trunc i32 %add_ln54_34

]]></Node>
<StgValue><ssdm name="trunc_ln49_105"/></StgValue>
</operation>

<operation id="2416" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2564 %or_ln49_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_105, i26 %lshr_ln49_35

]]></Node>
<StgValue><ssdm name="or_ln49_35"/></StgValue>
</operation>

<operation id="2417" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2565 %lshr_ln49_133 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_34, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_133"/></StgValue>
</operation>

<operation id="2418" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="11" op_0_bw="32">
<![CDATA[
entry:2566 %trunc_ln49_106 = trunc i32 %add_ln54_34

]]></Node>
<StgValue><ssdm name="trunc_ln49_106"/></StgValue>
</operation>

<operation id="2419" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2567 %or_ln49_133 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_106, i21 %lshr_ln49_133

]]></Node>
<StgValue><ssdm name="or_ln49_133"/></StgValue>
</operation>

<operation id="2420" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2568 %lshr_ln49_134 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_34, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_134"/></StgValue>
</operation>

<operation id="2421" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="25" op_0_bw="32">
<![CDATA[
entry:2569 %trunc_ln49_107 = trunc i32 %add_ln54_34

]]></Node>
<StgValue><ssdm name="trunc_ln49_107"/></StgValue>
</operation>

<operation id="2422" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2570 %or_ln49_134 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_107, i7 %lshr_ln49_134

]]></Node>
<StgValue><ssdm name="or_ln49_134"/></StgValue>
</operation>

<operation id="2423" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2571 %xor_ln49_140 = xor i32 %or_ln49_35, i32 %or_ln49_133

]]></Node>
<StgValue><ssdm name="xor_ln49_140"/></StgValue>
</operation>

<operation id="2424" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2572 %xor_ln49_141 = xor i32 %xor_ln49_140, i32 %or_ln49_134

]]></Node>
<StgValue><ssdm name="xor_ln49_141"/></StgValue>
</operation>

<operation id="2425" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2581 %lshr_ln50_35 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_34, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_35"/></StgValue>
</operation>

<operation id="2426" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="2" op_0_bw="32">
<![CDATA[
entry:2582 %trunc_ln50_105 = trunc i32 %add_ln58_34

]]></Node>
<StgValue><ssdm name="trunc_ln50_105"/></StgValue>
</operation>

<operation id="2427" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2583 %or_ln50_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_105, i30 %lshr_ln50_35

]]></Node>
<StgValue><ssdm name="or_ln50_35"/></StgValue>
</operation>

<operation id="2428" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2584 %lshr_ln50_133 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_34, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_133"/></StgValue>
</operation>

<operation id="2429" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="13" op_0_bw="32">
<![CDATA[
entry:2585 %trunc_ln50_106 = trunc i32 %add_ln58_34

]]></Node>
<StgValue><ssdm name="trunc_ln50_106"/></StgValue>
</operation>

<operation id="2430" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2586 %or_ln50_133 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_106, i19 %lshr_ln50_133

]]></Node>
<StgValue><ssdm name="or_ln50_133"/></StgValue>
</operation>

<operation id="2431" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2587 %lshr_ln50_134 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_34, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_134"/></StgValue>
</operation>

<operation id="2432" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="22" op_0_bw="32">
<![CDATA[
entry:2588 %trunc_ln50_107 = trunc i32 %add_ln58_34

]]></Node>
<StgValue><ssdm name="trunc_ln50_107"/></StgValue>
</operation>

<operation id="2433" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2589 %or_ln50_134 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_107, i10 %lshr_ln50_134

]]></Node>
<StgValue><ssdm name="or_ln50_134"/></StgValue>
</operation>

<operation id="2434" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2590 %xor_ln50_140 = xor i32 %or_ln50_35, i32 %or_ln50_133

]]></Node>
<StgValue><ssdm name="xor_ln50_140"/></StgValue>
</operation>

<operation id="2435" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2591 %xor_ln50_141 = xor i32 %xor_ln50_140, i32 %or_ln50_134

]]></Node>
<StgValue><ssdm name="xor_ln50_141"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="2436" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:902 %add_ln37_93 = add i32 %m_40, i32 %m_31

]]></Node>
<StgValue><ssdm name="add_ln37_93"/></StgValue>
</operation>

<operation id="2437" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:904 %m_47 = add i32 %add_ln37_94, i32 %add_ln37_93

]]></Node>
<StgValue><ssdm name="m_47"/></StgValue>
</operation>

<operation id="2438" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:928 %lshr_ln37_33 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_47, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_33"/></StgValue>
</operation>

<operation id="2439" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="17" op_0_bw="32">
<![CDATA[
entry:929 %trunc_ln37_132 = trunc i32 %m_47

]]></Node>
<StgValue><ssdm name="trunc_ln37_132"/></StgValue>
</operation>

<operation id="2440" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:930 %or_ln37_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_132, i15 %lshr_ln37_33

]]></Node>
<StgValue><ssdm name="or_ln37_33"/></StgValue>
</operation>

<operation id="2441" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:931 %lshr_ln37_179 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_47, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_179"/></StgValue>
</operation>

<operation id="2442" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="19" op_0_bw="32">
<![CDATA[
entry:932 %trunc_ln37_133 = trunc i32 %m_47

]]></Node>
<StgValue><ssdm name="trunc_ln37_133"/></StgValue>
</operation>

<operation id="2443" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:933 %or_ln37_146 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_133, i13 %lshr_ln37_179

]]></Node>
<StgValue><ssdm name="or_ln37_146"/></StgValue>
</operation>

<operation id="2444" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:934 %lshr_ln37_180 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_47, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_180"/></StgValue>
</operation>

<operation id="2445" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="22">
<![CDATA[
entry:935 %zext_ln37_66 = zext i22 %lshr_ln37_180

]]></Node>
<StgValue><ssdm name="zext_ln37_66"/></StgValue>
</operation>

<operation id="2446" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:936 %xor_ln37_132 = xor i32 %zext_ln37_66, i32 %or_ln37_146

]]></Node>
<StgValue><ssdm name="xor_ln37_132"/></StgValue>
</operation>

<operation id="2447" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:937 %xor_ln37_133 = xor i32 %xor_ln37_132, i32 %or_ln37_33

]]></Node>
<StgValue><ssdm name="xor_ln37_133"/></StgValue>
</operation>

<operation id="2448" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:938 %lshr_ln37_181 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_34, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_181"/></StgValue>
</operation>

<operation id="2449" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="7" op_0_bw="32">
<![CDATA[
entry:939 %trunc_ln37_134 = trunc i32 %m_34

]]></Node>
<StgValue><ssdm name="trunc_ln37_134"/></StgValue>
</operation>

<operation id="2450" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:940 %or_ln37_147 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_134, i25 %lshr_ln37_181

]]></Node>
<StgValue><ssdm name="or_ln37_147"/></StgValue>
</operation>

<operation id="2451" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:941 %lshr_ln37_182 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_34, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_182"/></StgValue>
</operation>

<operation id="2452" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="18" op_0_bw="32">
<![CDATA[
entry:942 %trunc_ln37_135 = trunc i32 %m_34

]]></Node>
<StgValue><ssdm name="trunc_ln37_135"/></StgValue>
</operation>

<operation id="2453" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:943 %or_ln37_148 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_135, i14 %lshr_ln37_182

]]></Node>
<StgValue><ssdm name="or_ln37_148"/></StgValue>
</operation>

<operation id="2454" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:944 %lshr_ln37_183 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_34, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_183"/></StgValue>
</operation>

<operation id="2455" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="29">
<![CDATA[
entry:945 %zext_ln37_67 = zext i29 %lshr_ln37_183

]]></Node>
<StgValue><ssdm name="zext_ln37_67"/></StgValue>
</operation>

<operation id="2456" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:946 %xor_ln37_134 = xor i32 %zext_ln37_67, i32 %or_ln37_148

]]></Node>
<StgValue><ssdm name="xor_ln37_134"/></StgValue>
</operation>

<operation id="2457" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:947 %xor_ln37_135 = xor i32 %xor_ln37_134, i32 %or_ln37_147

]]></Node>
<StgValue><ssdm name="xor_ln37_135"/></StgValue>
</operation>

<operation id="2458" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:948 %add_ln37_99 = add i32 %m_42, i32 %m_33

]]></Node>
<StgValue><ssdm name="add_ln37_99"/></StgValue>
</operation>

<operation id="2459" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:949 %add_ln37_100 = add i32 %xor_ln37_133, i32 %xor_ln37_135

]]></Node>
<StgValue><ssdm name="add_ln37_100"/></StgValue>
</operation>

<operation id="2460" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:950 %m_49 = add i32 %add_ln37_100, i32 %add_ln37_99

]]></Node>
<StgValue><ssdm name="m_49"/></StgValue>
</operation>

<operation id="2461" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:974 %lshr_ln37_35 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_49, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_35"/></StgValue>
</operation>

<operation id="2462" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="17" op_0_bw="32">
<![CDATA[
entry:975 %trunc_ln37_140 = trunc i32 %m_49

]]></Node>
<StgValue><ssdm name="trunc_ln37_140"/></StgValue>
</operation>

<operation id="2463" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:976 %or_ln37_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_140, i15 %lshr_ln37_35

]]></Node>
<StgValue><ssdm name="or_ln37_35"/></StgValue>
</operation>

<operation id="2464" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:977 %lshr_ln37_189 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_49, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_189"/></StgValue>
</operation>

<operation id="2465" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="19" op_0_bw="32">
<![CDATA[
entry:978 %trunc_ln37_141 = trunc i32 %m_49

]]></Node>
<StgValue><ssdm name="trunc_ln37_141"/></StgValue>
</operation>

<operation id="2466" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:979 %or_ln37_152 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_141, i13 %lshr_ln37_189

]]></Node>
<StgValue><ssdm name="or_ln37_152"/></StgValue>
</operation>

<operation id="2467" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:980 %lshr_ln37_190 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_49, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_190"/></StgValue>
</operation>

<operation id="2468" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="22">
<![CDATA[
entry:981 %zext_ln37_70 = zext i22 %lshr_ln37_190

]]></Node>
<StgValue><ssdm name="zext_ln37_70"/></StgValue>
</operation>

<operation id="2469" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:982 %xor_ln37_140 = xor i32 %zext_ln37_70, i32 %or_ln37_152

]]></Node>
<StgValue><ssdm name="xor_ln37_140"/></StgValue>
</operation>

<operation id="2470" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:983 %xor_ln37_141 = xor i32 %xor_ln37_140, i32 %or_ln37_35

]]></Node>
<StgValue><ssdm name="xor_ln37_141"/></StgValue>
</operation>

<operation id="2471" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:984 %lshr_ln37_191 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_36, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_191"/></StgValue>
</operation>

<operation id="2472" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="7" op_0_bw="32">
<![CDATA[
entry:985 %trunc_ln37_142 = trunc i32 %m_36

]]></Node>
<StgValue><ssdm name="trunc_ln37_142"/></StgValue>
</operation>

<operation id="2473" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:986 %or_ln37_153 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_142, i25 %lshr_ln37_191

]]></Node>
<StgValue><ssdm name="or_ln37_153"/></StgValue>
</operation>

<operation id="2474" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:987 %lshr_ln37_192 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_36, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_192"/></StgValue>
</operation>

<operation id="2475" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="18" op_0_bw="32">
<![CDATA[
entry:988 %trunc_ln37_143 = trunc i32 %m_36

]]></Node>
<StgValue><ssdm name="trunc_ln37_143"/></StgValue>
</operation>

<operation id="2476" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:989 %or_ln37_154 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_143, i14 %lshr_ln37_192

]]></Node>
<StgValue><ssdm name="or_ln37_154"/></StgValue>
</operation>

<operation id="2477" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:990 %lshr_ln37_193 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_36, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_193"/></StgValue>
</operation>

<operation id="2478" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="29">
<![CDATA[
entry:991 %zext_ln37_71 = zext i29 %lshr_ln37_193

]]></Node>
<StgValue><ssdm name="zext_ln37_71"/></StgValue>
</operation>

<operation id="2479" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:992 %xor_ln37_142 = xor i32 %zext_ln37_71, i32 %or_ln37_154

]]></Node>
<StgValue><ssdm name="xor_ln37_142"/></StgValue>
</operation>

<operation id="2480" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:993 %xor_ln37_143 = xor i32 %xor_ln37_142, i32 %or_ln37_153

]]></Node>
<StgValue><ssdm name="xor_ln37_143"/></StgValue>
</operation>

<operation id="2481" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:994 %add_ln37_105 = add i32 %m_44, i32 %m_35

]]></Node>
<StgValue><ssdm name="add_ln37_105"/></StgValue>
</operation>

<operation id="2482" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:995 %add_ln37_106 = add i32 %xor_ln37_141, i32 %xor_ln37_143

]]></Node>
<StgValue><ssdm name="add_ln37_106"/></StgValue>
</operation>

<operation id="2483" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:996 %m_51 = add i32 %add_ln37_106, i32 %add_ln37_105

]]></Node>
<StgValue><ssdm name="m_51"/></StgValue>
</operation>

<operation id="2484" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1020 %lshr_ln37_37 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_51, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_37"/></StgValue>
</operation>

<operation id="2485" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="17" op_0_bw="32">
<![CDATA[
entry:1021 %trunc_ln37_148 = trunc i32 %m_51

]]></Node>
<StgValue><ssdm name="trunc_ln37_148"/></StgValue>
</operation>

<operation id="2486" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:1022 %or_ln37_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_148, i15 %lshr_ln37_37

]]></Node>
<StgValue><ssdm name="or_ln37_37"/></StgValue>
</operation>

<operation id="2487" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1023 %lshr_ln37_199 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_51, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_199"/></StgValue>
</operation>

<operation id="2488" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="19" op_0_bw="32">
<![CDATA[
entry:1024 %trunc_ln37_149 = trunc i32 %m_51

]]></Node>
<StgValue><ssdm name="trunc_ln37_149"/></StgValue>
</operation>

<operation id="2489" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:1025 %or_ln37_158 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_149, i13 %lshr_ln37_199

]]></Node>
<StgValue><ssdm name="or_ln37_158"/></StgValue>
</operation>

<operation id="2490" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1026 %lshr_ln37_200 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_51, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_200"/></StgValue>
</operation>

<operation id="2491" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="22">
<![CDATA[
entry:1027 %zext_ln37_74 = zext i22 %lshr_ln37_200

]]></Node>
<StgValue><ssdm name="zext_ln37_74"/></StgValue>
</operation>

<operation id="2492" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1028 %xor_ln37_148 = xor i32 %zext_ln37_74, i32 %or_ln37_158

]]></Node>
<StgValue><ssdm name="xor_ln37_148"/></StgValue>
</operation>

<operation id="2493" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1029 %xor_ln37_149 = xor i32 %xor_ln37_148, i32 %or_ln37_37

]]></Node>
<StgValue><ssdm name="xor_ln37_149"/></StgValue>
</operation>

<operation id="2494" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1030 %lshr_ln37_201 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_38, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_201"/></StgValue>
</operation>

<operation id="2495" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="7" op_0_bw="32">
<![CDATA[
entry:1031 %trunc_ln37_150 = trunc i32 %m_38

]]></Node>
<StgValue><ssdm name="trunc_ln37_150"/></StgValue>
</operation>

<operation id="2496" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:1032 %or_ln37_159 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_150, i25 %lshr_ln37_201

]]></Node>
<StgValue><ssdm name="or_ln37_159"/></StgValue>
</operation>

<operation id="2497" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1033 %lshr_ln37_202 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_38, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_202"/></StgValue>
</operation>

<operation id="2498" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="18" op_0_bw="32">
<![CDATA[
entry:1034 %trunc_ln37_151 = trunc i32 %m_38

]]></Node>
<StgValue><ssdm name="trunc_ln37_151"/></StgValue>
</operation>

<operation id="2499" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:1035 %or_ln37_160 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_151, i14 %lshr_ln37_202

]]></Node>
<StgValue><ssdm name="or_ln37_160"/></StgValue>
</operation>

<operation id="2500" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1036 %lshr_ln37_203 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_38, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_203"/></StgValue>
</operation>

<operation id="2501" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="29">
<![CDATA[
entry:1037 %zext_ln37_75 = zext i29 %lshr_ln37_203

]]></Node>
<StgValue><ssdm name="zext_ln37_75"/></StgValue>
</operation>

<operation id="2502" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1038 %xor_ln37_150 = xor i32 %zext_ln37_75, i32 %or_ln37_160

]]></Node>
<StgValue><ssdm name="xor_ln37_150"/></StgValue>
</operation>

<operation id="2503" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1039 %xor_ln37_151 = xor i32 %xor_ln37_150, i32 %or_ln37_159

]]></Node>
<StgValue><ssdm name="xor_ln37_151"/></StgValue>
</operation>

<operation id="2504" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1040 %add_ln37_111 = add i32 %m_46, i32 %m_37

]]></Node>
<StgValue><ssdm name="add_ln37_111"/></StgValue>
</operation>

<operation id="2505" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1041 %add_ln37_112 = add i32 %xor_ln37_149, i32 %xor_ln37_151

]]></Node>
<StgValue><ssdm name="add_ln37_112"/></StgValue>
</operation>

<operation id="2506" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1042 %m_53 = add i32 %add_ln37_112, i32 %add_ln37_111

]]></Node>
<StgValue><ssdm name="m_53"/></StgValue>
</operation>

<operation id="2507" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1066 %lshr_ln37_39 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_53, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_39"/></StgValue>
</operation>

<operation id="2508" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="17" op_0_bw="32">
<![CDATA[
entry:1067 %trunc_ln37_156 = trunc i32 %m_53

]]></Node>
<StgValue><ssdm name="trunc_ln37_156"/></StgValue>
</operation>

<operation id="2509" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:1068 %or_ln37_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_156, i15 %lshr_ln37_39

]]></Node>
<StgValue><ssdm name="or_ln37_39"/></StgValue>
</operation>

<operation id="2510" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1069 %lshr_ln37_209 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_53, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_209"/></StgValue>
</operation>

<operation id="2511" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="19" op_0_bw="32">
<![CDATA[
entry:1070 %trunc_ln37_157 = trunc i32 %m_53

]]></Node>
<StgValue><ssdm name="trunc_ln37_157"/></StgValue>
</operation>

<operation id="2512" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:1071 %or_ln37_164 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_157, i13 %lshr_ln37_209

]]></Node>
<StgValue><ssdm name="or_ln37_164"/></StgValue>
</operation>

<operation id="2513" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1072 %lshr_ln37_210 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_53, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_210"/></StgValue>
</operation>

<operation id="2514" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="22">
<![CDATA[
entry:1073 %zext_ln37_78 = zext i22 %lshr_ln37_210

]]></Node>
<StgValue><ssdm name="zext_ln37_78"/></StgValue>
</operation>

<operation id="2515" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1074 %xor_ln37_156 = xor i32 %zext_ln37_78, i32 %or_ln37_164

]]></Node>
<StgValue><ssdm name="xor_ln37_156"/></StgValue>
</operation>

<operation id="2516" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1075 %xor_ln37_157 = xor i32 %xor_ln37_156, i32 %or_ln37_39

]]></Node>
<StgValue><ssdm name="xor_ln37_157"/></StgValue>
</operation>

<operation id="2517" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1076 %lshr_ln37_211 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_40, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_211"/></StgValue>
</operation>

<operation id="2518" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="7" op_0_bw="32">
<![CDATA[
entry:1077 %trunc_ln37_158 = trunc i32 %m_40

]]></Node>
<StgValue><ssdm name="trunc_ln37_158"/></StgValue>
</operation>

<operation id="2519" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:1078 %or_ln37_165 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_158, i25 %lshr_ln37_211

]]></Node>
<StgValue><ssdm name="or_ln37_165"/></StgValue>
</operation>

<operation id="2520" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1079 %lshr_ln37_212 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_40, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_212"/></StgValue>
</operation>

<operation id="2521" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="18" op_0_bw="32">
<![CDATA[
entry:1080 %trunc_ln37_159 = trunc i32 %m_40

]]></Node>
<StgValue><ssdm name="trunc_ln37_159"/></StgValue>
</operation>

<operation id="2522" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:1081 %or_ln37_166 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_159, i14 %lshr_ln37_212

]]></Node>
<StgValue><ssdm name="or_ln37_166"/></StgValue>
</operation>

<operation id="2523" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1082 %lshr_ln37_213 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_40, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_213"/></StgValue>
</operation>

<operation id="2524" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="29">
<![CDATA[
entry:1083 %zext_ln37_79 = zext i29 %lshr_ln37_213

]]></Node>
<StgValue><ssdm name="zext_ln37_79"/></StgValue>
</operation>

<operation id="2525" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1084 %xor_ln37_158 = xor i32 %zext_ln37_79, i32 %or_ln37_166

]]></Node>
<StgValue><ssdm name="xor_ln37_158"/></StgValue>
</operation>

<operation id="2526" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1085 %xor_ln37_159 = xor i32 %xor_ln37_158, i32 %or_ln37_165

]]></Node>
<StgValue><ssdm name="xor_ln37_159"/></StgValue>
</operation>

<operation id="2527" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1087 %add_ln37_118 = add i32 %xor_ln37_157, i32 %xor_ln37_159

]]></Node>
<StgValue><ssdm name="add_ln37_118"/></StgValue>
</operation>

<operation id="2528" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1237 %lshr_ln37_246 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_47, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_246"/></StgValue>
</operation>

<operation id="2529" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="7" op_0_bw="32">
<![CDATA[
entry:1238 %trunc_ln37_186 = trunc i32 %m_47

]]></Node>
<StgValue><ssdm name="trunc_ln37_186"/></StgValue>
</operation>

<operation id="2530" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:1239 %or_ln37_186 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_186, i25 %lshr_ln37_246

]]></Node>
<StgValue><ssdm name="or_ln37_186"/></StgValue>
</operation>

<operation id="2531" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1240 %lshr_ln37_247 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_47, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_247"/></StgValue>
</operation>

<operation id="2532" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="18" op_0_bw="32">
<![CDATA[
entry:1241 %trunc_ln37_187 = trunc i32 %m_47

]]></Node>
<StgValue><ssdm name="trunc_ln37_187"/></StgValue>
</operation>

<operation id="2533" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:1242 %or_ln37_187 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_187, i14 %lshr_ln37_247

]]></Node>
<StgValue><ssdm name="or_ln37_187"/></StgValue>
</operation>

<operation id="2534" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1243 %lshr_ln37_248 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_47, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_248"/></StgValue>
</operation>

<operation id="2535" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="29">
<![CDATA[
entry:1244 %zext_ln37_93 = zext i29 %lshr_ln37_248

]]></Node>
<StgValue><ssdm name="zext_ln37_93"/></StgValue>
</operation>

<operation id="2536" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1245 %xor_ln37_186 = xor i32 %zext_ln37_93, i32 %or_ln37_187

]]></Node>
<StgValue><ssdm name="xor_ln37_186"/></StgValue>
</operation>

<operation id="2537" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1246 %xor_ln37_187 = xor i32 %xor_ln37_186, i32 %or_ln37_186

]]></Node>
<StgValue><ssdm name="xor_ln37_187"/></StgValue>
</operation>

<operation id="2538" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2573 %and_ln49_35 = and i32 %add_ln54_33, i32 %add_ln54_34

]]></Node>
<StgValue><ssdm name="and_ln49_35"/></StgValue>
</operation>

<operation id="2539" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2574 %xor_ln49_142 = xor i32 %add_ln54_34, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_142"/></StgValue>
</operation>

<operation id="2540" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2575 %and_ln49_99 = and i32 %add_ln54_32, i32 %xor_ln49_142

]]></Node>
<StgValue><ssdm name="and_ln49_99"/></StgValue>
</operation>

<operation id="2541" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2576 %xor_ln49_143 = xor i32 %and_ln49_99, i32 %and_ln49_35

]]></Node>
<StgValue><ssdm name="xor_ln49_143"/></StgValue>
</operation>

<operation id="2542" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2577 %add_ln49_140 = add i32 %xor_ln49_143, i32 %add_ln54_31

]]></Node>
<StgValue><ssdm name="add_ln49_140"/></StgValue>
</operation>

<operation id="2543" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2578 %add_ln49_141 = add i32 %m_35, i32 1396182291

]]></Node>
<StgValue><ssdm name="add_ln49_141"/></StgValue>
</operation>

<operation id="2544" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2579 %add_ln49_142 = add i32 %add_ln49_141, i32 %xor_ln49_141

]]></Node>
<StgValue><ssdm name="add_ln49_142"/></StgValue>
</operation>

<operation id="2545" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2580 %add_ln49_143 = add i32 %add_ln49_142, i32 %add_ln49_140

]]></Node>
<StgValue><ssdm name="add_ln49_143"/></StgValue>
</operation>

<operation id="2546" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2592 %xor_ln50_142 = xor i32 %add_ln58_32, i32 %add_ln58_33

]]></Node>
<StgValue><ssdm name="xor_ln50_142"/></StgValue>
</operation>

<operation id="2547" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2593 %and_ln50_35 = and i32 %xor_ln50_142, i32 %add_ln58_34

]]></Node>
<StgValue><ssdm name="and_ln50_35"/></StgValue>
</operation>

<operation id="2548" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2594 %and_ln50_99 = and i32 %add_ln58_32, i32 %add_ln58_33

]]></Node>
<StgValue><ssdm name="and_ln50_99"/></StgValue>
</operation>

<operation id="2549" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2595 %xor_ln50_143 = xor i32 %and_ln50_35, i32 %and_ln50_99

]]></Node>
<StgValue><ssdm name="xor_ln50_143"/></StgValue>
</operation>

<operation id="2550" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2596 %add_ln54_35 = add i32 %add_ln49_143, i32 %add_ln58_31

]]></Node>
<StgValue><ssdm name="add_ln54_35"/></StgValue>
</operation>

<operation id="2551" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2597 %add_ln58_98 = add i32 %xor_ln50_141, i32 %add_ln49_143

]]></Node>
<StgValue><ssdm name="add_ln58_98"/></StgValue>
</operation>

<operation id="2552" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2598 %add_ln58_35 = add i32 %add_ln58_98, i32 %xor_ln50_143

]]></Node>
<StgValue><ssdm name="add_ln58_35"/></StgValue>
</operation>

<operation id="2553" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2599 %lshr_ln49_36 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_35, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_36"/></StgValue>
</operation>

<operation id="2554" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="6" op_0_bw="32">
<![CDATA[
entry:2600 %trunc_ln49_108 = trunc i32 %add_ln54_35

]]></Node>
<StgValue><ssdm name="trunc_ln49_108"/></StgValue>
</operation>

<operation id="2555" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2601 %or_ln49_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_108, i26 %lshr_ln49_36

]]></Node>
<StgValue><ssdm name="or_ln49_36"/></StgValue>
</operation>

<operation id="2556" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2602 %lshr_ln49_135 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_35, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_135"/></StgValue>
</operation>

<operation id="2557" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="11" op_0_bw="32">
<![CDATA[
entry:2603 %trunc_ln49_109 = trunc i32 %add_ln54_35

]]></Node>
<StgValue><ssdm name="trunc_ln49_109"/></StgValue>
</operation>

<operation id="2558" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2604 %or_ln49_135 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_109, i21 %lshr_ln49_135

]]></Node>
<StgValue><ssdm name="or_ln49_135"/></StgValue>
</operation>

<operation id="2559" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2605 %lshr_ln49_136 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_35, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_136"/></StgValue>
</operation>

<operation id="2560" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="25" op_0_bw="32">
<![CDATA[
entry:2606 %trunc_ln49_110 = trunc i32 %add_ln54_35

]]></Node>
<StgValue><ssdm name="trunc_ln49_110"/></StgValue>
</operation>

<operation id="2561" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2607 %or_ln49_136 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_110, i7 %lshr_ln49_136

]]></Node>
<StgValue><ssdm name="or_ln49_136"/></StgValue>
</operation>

<operation id="2562" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2608 %xor_ln49_144 = xor i32 %or_ln49_36, i32 %or_ln49_135

]]></Node>
<StgValue><ssdm name="xor_ln49_144"/></StgValue>
</operation>

<operation id="2563" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2609 %xor_ln49_145 = xor i32 %xor_ln49_144, i32 %or_ln49_136

]]></Node>
<StgValue><ssdm name="xor_ln49_145"/></StgValue>
</operation>

<operation id="2564" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2610 %and_ln49_36 = and i32 %add_ln54_34, i32 %add_ln54_35

]]></Node>
<StgValue><ssdm name="and_ln49_36"/></StgValue>
</operation>

<operation id="2565" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2611 %xor_ln49_146 = xor i32 %add_ln54_35, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_146"/></StgValue>
</operation>

<operation id="2566" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2612 %and_ln49_100 = and i32 %add_ln54_33, i32 %xor_ln49_146

]]></Node>
<StgValue><ssdm name="and_ln49_100"/></StgValue>
</operation>

<operation id="2567" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2613 %xor_ln49_147 = xor i32 %and_ln49_100, i32 %and_ln49_36

]]></Node>
<StgValue><ssdm name="xor_ln49_147"/></StgValue>
</operation>

<operation id="2568" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2614 %add_ln49_144 = add i32 %xor_ln49_147, i32 %add_ln54_32

]]></Node>
<StgValue><ssdm name="add_ln49_144"/></StgValue>
</operation>

<operation id="2569" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2615 %add_ln49_145 = add i32 %m_36, i32 1695183700

]]></Node>
<StgValue><ssdm name="add_ln49_145"/></StgValue>
</operation>

<operation id="2570" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2616 %add_ln49_146 = add i32 %add_ln49_145, i32 %xor_ln49_145

]]></Node>
<StgValue><ssdm name="add_ln49_146"/></StgValue>
</operation>

<operation id="2571" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2617 %add_ln49_147 = add i32 %add_ln49_146, i32 %add_ln49_144

]]></Node>
<StgValue><ssdm name="add_ln49_147"/></StgValue>
</operation>

<operation id="2572" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2618 %lshr_ln50_36 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_35, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_36"/></StgValue>
</operation>

<operation id="2573" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="2" op_0_bw="32">
<![CDATA[
entry:2619 %trunc_ln50_108 = trunc i32 %add_ln58_35

]]></Node>
<StgValue><ssdm name="trunc_ln50_108"/></StgValue>
</operation>

<operation id="2574" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2620 %or_ln50_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_108, i30 %lshr_ln50_36

]]></Node>
<StgValue><ssdm name="or_ln50_36"/></StgValue>
</operation>

<operation id="2575" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2621 %lshr_ln50_135 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_35, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_135"/></StgValue>
</operation>

<operation id="2576" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="13" op_0_bw="32">
<![CDATA[
entry:2622 %trunc_ln50_109 = trunc i32 %add_ln58_35

]]></Node>
<StgValue><ssdm name="trunc_ln50_109"/></StgValue>
</operation>

<operation id="2577" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2623 %or_ln50_135 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_109, i19 %lshr_ln50_135

]]></Node>
<StgValue><ssdm name="or_ln50_135"/></StgValue>
</operation>

<operation id="2578" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2624 %lshr_ln50_136 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_35, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_136"/></StgValue>
</operation>

<operation id="2579" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="22" op_0_bw="32">
<![CDATA[
entry:2625 %trunc_ln50_110 = trunc i32 %add_ln58_35

]]></Node>
<StgValue><ssdm name="trunc_ln50_110"/></StgValue>
</operation>

<operation id="2580" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2626 %or_ln50_136 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_110, i10 %lshr_ln50_136

]]></Node>
<StgValue><ssdm name="or_ln50_136"/></StgValue>
</operation>

<operation id="2581" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2627 %xor_ln50_144 = xor i32 %or_ln50_36, i32 %or_ln50_135

]]></Node>
<StgValue><ssdm name="xor_ln50_144"/></StgValue>
</operation>

<operation id="2582" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2628 %xor_ln50_145 = xor i32 %xor_ln50_144, i32 %or_ln50_136

]]></Node>
<StgValue><ssdm name="xor_ln50_145"/></StgValue>
</operation>

<operation id="2583" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2633 %add_ln54_36 = add i32 %add_ln49_147, i32 %add_ln58_32

]]></Node>
<StgValue><ssdm name="add_ln54_36"/></StgValue>
</operation>

<operation id="2584" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2636 %lshr_ln49_37 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_36, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_37"/></StgValue>
</operation>

<operation id="2585" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="6" op_0_bw="32">
<![CDATA[
entry:2637 %trunc_ln49_111 = trunc i32 %add_ln54_36

]]></Node>
<StgValue><ssdm name="trunc_ln49_111"/></StgValue>
</operation>

<operation id="2586" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2638 %or_ln49_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_111, i26 %lshr_ln49_37

]]></Node>
<StgValue><ssdm name="or_ln49_37"/></StgValue>
</operation>

<operation id="2587" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2639 %lshr_ln49_137 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_36, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_137"/></StgValue>
</operation>

<operation id="2588" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="11" op_0_bw="32">
<![CDATA[
entry:2640 %trunc_ln49_112 = trunc i32 %add_ln54_36

]]></Node>
<StgValue><ssdm name="trunc_ln49_112"/></StgValue>
</operation>

<operation id="2589" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2641 %or_ln49_137 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_112, i21 %lshr_ln49_137

]]></Node>
<StgValue><ssdm name="or_ln49_137"/></StgValue>
</operation>

<operation id="2590" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2642 %lshr_ln49_138 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_36, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_138"/></StgValue>
</operation>

<operation id="2591" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="25" op_0_bw="32">
<![CDATA[
entry:2643 %trunc_ln49_113 = trunc i32 %add_ln54_36

]]></Node>
<StgValue><ssdm name="trunc_ln49_113"/></StgValue>
</operation>

<operation id="2592" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2644 %or_ln49_138 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_113, i7 %lshr_ln49_138

]]></Node>
<StgValue><ssdm name="or_ln49_138"/></StgValue>
</operation>

<operation id="2593" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2645 %xor_ln49_148 = xor i32 %or_ln49_37, i32 %or_ln49_137

]]></Node>
<StgValue><ssdm name="xor_ln49_148"/></StgValue>
</operation>

<operation id="2594" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2646 %xor_ln49_149 = xor i32 %xor_ln49_148, i32 %or_ln49_138

]]></Node>
<StgValue><ssdm name="xor_ln49_149"/></StgValue>
</operation>

<operation id="2595" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2647 %and_ln49_37 = and i32 %add_ln54_35, i32 %add_ln54_36

]]></Node>
<StgValue><ssdm name="and_ln49_37"/></StgValue>
</operation>

<operation id="2596" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2648 %xor_ln49_150 = xor i32 %add_ln54_36, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_150"/></StgValue>
</operation>

<operation id="2597" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2649 %and_ln49_101 = and i32 %add_ln54_34, i32 %xor_ln49_150

]]></Node>
<StgValue><ssdm name="and_ln49_101"/></StgValue>
</operation>

<operation id="2598" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2650 %xor_ln49_151 = xor i32 %and_ln49_101, i32 %and_ln49_37

]]></Node>
<StgValue><ssdm name="xor_ln49_151"/></StgValue>
</operation>

<operation id="2599" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2651 %add_ln49_148 = add i32 %xor_ln49_151, i32 %add_ln54_33

]]></Node>
<StgValue><ssdm name="add_ln49_148"/></StgValue>
</operation>

<operation id="2600" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2652 %add_ln49_149 = add i32 %m_37, i32 1986661051

]]></Node>
<StgValue><ssdm name="add_ln49_149"/></StgValue>
</operation>

<operation id="2601" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2653 %add_ln49_150 = add i32 %add_ln49_149, i32 %xor_ln49_149

]]></Node>
<StgValue><ssdm name="add_ln49_150"/></StgValue>
</operation>

<operation id="2602" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2654 %add_ln49_151 = add i32 %add_ln49_150, i32 %add_ln49_148

]]></Node>
<StgValue><ssdm name="add_ln49_151"/></StgValue>
</operation>

<operation id="2603" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3580 %add_ln49_253 = add i32 %xor_ln37_187, i32 %m_46

]]></Node>
<StgValue><ssdm name="add_ln49_253"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="2604" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2629 %xor_ln50_146 = xor i32 %add_ln58_33, i32 %add_ln58_34

]]></Node>
<StgValue><ssdm name="xor_ln50_146"/></StgValue>
</operation>

<operation id="2605" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2630 %and_ln50_36 = and i32 %xor_ln50_146, i32 %add_ln58_35

]]></Node>
<StgValue><ssdm name="and_ln50_36"/></StgValue>
</operation>

<operation id="2606" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2631 %and_ln50_100 = and i32 %add_ln58_33, i32 %add_ln58_34

]]></Node>
<StgValue><ssdm name="and_ln50_100"/></StgValue>
</operation>

<operation id="2607" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2632 %xor_ln50_147 = xor i32 %and_ln50_36, i32 %and_ln50_100

]]></Node>
<StgValue><ssdm name="xor_ln50_147"/></StgValue>
</operation>

<operation id="2608" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2634 %add_ln58_99 = add i32 %xor_ln50_145, i32 %add_ln49_147

]]></Node>
<StgValue><ssdm name="add_ln58_99"/></StgValue>
</operation>

<operation id="2609" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2635 %add_ln58_36 = add i32 %add_ln58_99, i32 %xor_ln50_147

]]></Node>
<StgValue><ssdm name="add_ln58_36"/></StgValue>
</operation>

<operation id="2610" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2655 %lshr_ln50_37 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_36, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_37"/></StgValue>
</operation>

<operation id="2611" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="2" op_0_bw="32">
<![CDATA[
entry:2656 %trunc_ln50_111 = trunc i32 %add_ln58_36

]]></Node>
<StgValue><ssdm name="trunc_ln50_111"/></StgValue>
</operation>

<operation id="2612" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2657 %or_ln50_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_111, i30 %lshr_ln50_37

]]></Node>
<StgValue><ssdm name="or_ln50_37"/></StgValue>
</operation>

<operation id="2613" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2658 %lshr_ln50_137 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_36, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_137"/></StgValue>
</operation>

<operation id="2614" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="13" op_0_bw="32">
<![CDATA[
entry:2659 %trunc_ln50_112 = trunc i32 %add_ln58_36

]]></Node>
<StgValue><ssdm name="trunc_ln50_112"/></StgValue>
</operation>

<operation id="2615" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2660 %or_ln50_137 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_112, i19 %lshr_ln50_137

]]></Node>
<StgValue><ssdm name="or_ln50_137"/></StgValue>
</operation>

<operation id="2616" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2661 %lshr_ln50_138 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_36, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_138"/></StgValue>
</operation>

<operation id="2617" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="22" op_0_bw="32">
<![CDATA[
entry:2662 %trunc_ln50_113 = trunc i32 %add_ln58_36

]]></Node>
<StgValue><ssdm name="trunc_ln50_113"/></StgValue>
</operation>

<operation id="2618" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2663 %or_ln50_138 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_113, i10 %lshr_ln50_138

]]></Node>
<StgValue><ssdm name="or_ln50_138"/></StgValue>
</operation>

<operation id="2619" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2664 %xor_ln50_148 = xor i32 %or_ln50_37, i32 %or_ln50_137

]]></Node>
<StgValue><ssdm name="xor_ln50_148"/></StgValue>
</operation>

<operation id="2620" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2665 %xor_ln50_149 = xor i32 %xor_ln50_148, i32 %or_ln50_138

]]></Node>
<StgValue><ssdm name="xor_ln50_149"/></StgValue>
</operation>

<operation id="2621" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2666 %xor_ln50_150 = xor i32 %add_ln58_34, i32 %add_ln58_35

]]></Node>
<StgValue><ssdm name="xor_ln50_150"/></StgValue>
</operation>

<operation id="2622" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2667 %and_ln50_37 = and i32 %xor_ln50_150, i32 %add_ln58_36

]]></Node>
<StgValue><ssdm name="and_ln50_37"/></StgValue>
</operation>

<operation id="2623" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2668 %and_ln50_101 = and i32 %add_ln58_34, i32 %add_ln58_35

]]></Node>
<StgValue><ssdm name="and_ln50_101"/></StgValue>
</operation>

<operation id="2624" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2669 %xor_ln50_151 = xor i32 %and_ln50_37, i32 %and_ln50_101

]]></Node>
<StgValue><ssdm name="xor_ln50_151"/></StgValue>
</operation>

<operation id="2625" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2670 %add_ln54_37 = add i32 %add_ln49_151, i32 %add_ln58_33

]]></Node>
<StgValue><ssdm name="add_ln54_37"/></StgValue>
</operation>

<operation id="2626" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2671 %add_ln58_100 = add i32 %xor_ln50_149, i32 %add_ln49_151

]]></Node>
<StgValue><ssdm name="add_ln58_100"/></StgValue>
</operation>

<operation id="2627" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2672 %add_ln58_37 = add i32 %add_ln58_100, i32 %xor_ln50_151

]]></Node>
<StgValue><ssdm name="add_ln58_37"/></StgValue>
</operation>

<operation id="2628" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2673 %lshr_ln49_38 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_37, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_38"/></StgValue>
</operation>

<operation id="2629" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="6" op_0_bw="32">
<![CDATA[
entry:2674 %trunc_ln49_114 = trunc i32 %add_ln54_37

]]></Node>
<StgValue><ssdm name="trunc_ln49_114"/></StgValue>
</operation>

<operation id="2630" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2675 %or_ln49_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_114, i26 %lshr_ln49_38

]]></Node>
<StgValue><ssdm name="or_ln49_38"/></StgValue>
</operation>

<operation id="2631" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2676 %lshr_ln49_139 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_37, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_139"/></StgValue>
</operation>

<operation id="2632" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="11" op_0_bw="32">
<![CDATA[
entry:2677 %trunc_ln49_115 = trunc i32 %add_ln54_37

]]></Node>
<StgValue><ssdm name="trunc_ln49_115"/></StgValue>
</operation>

<operation id="2633" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2678 %or_ln49_139 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_115, i21 %lshr_ln49_139

]]></Node>
<StgValue><ssdm name="or_ln49_139"/></StgValue>
</operation>

<operation id="2634" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2679 %lshr_ln49_140 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_37, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_140"/></StgValue>
</operation>

<operation id="2635" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="25" op_0_bw="32">
<![CDATA[
entry:2680 %trunc_ln49_116 = trunc i32 %add_ln54_37

]]></Node>
<StgValue><ssdm name="trunc_ln49_116"/></StgValue>
</operation>

<operation id="2636" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2681 %or_ln49_140 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_116, i7 %lshr_ln49_140

]]></Node>
<StgValue><ssdm name="or_ln49_140"/></StgValue>
</operation>

<operation id="2637" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2682 %xor_ln49_152 = xor i32 %or_ln49_38, i32 %or_ln49_139

]]></Node>
<StgValue><ssdm name="xor_ln49_152"/></StgValue>
</operation>

<operation id="2638" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2683 %xor_ln49_153 = xor i32 %xor_ln49_152, i32 %or_ln49_140

]]></Node>
<StgValue><ssdm name="xor_ln49_153"/></StgValue>
</operation>

<operation id="2639" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2684 %and_ln49_38 = and i32 %add_ln54_36, i32 %add_ln54_37

]]></Node>
<StgValue><ssdm name="and_ln49_38"/></StgValue>
</operation>

<operation id="2640" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2685 %xor_ln49_154 = xor i32 %add_ln54_37, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_154"/></StgValue>
</operation>

<operation id="2641" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2686 %and_ln49_102 = and i32 %add_ln54_35, i32 %xor_ln49_154

]]></Node>
<StgValue><ssdm name="and_ln49_102"/></StgValue>
</operation>

<operation id="2642" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2687 %xor_ln49_155 = xor i32 %and_ln49_102, i32 %and_ln49_38

]]></Node>
<StgValue><ssdm name="xor_ln49_155"/></StgValue>
</operation>

<operation id="2643" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2688 %add_ln49_152 = add i32 %xor_ln49_155, i32 2177026350

]]></Node>
<StgValue><ssdm name="add_ln49_152"/></StgValue>
</operation>

<operation id="2644" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2689 %add_ln49_153 = add i32 %xor_ln49_153, i32 %m_38

]]></Node>
<StgValue><ssdm name="add_ln49_153"/></StgValue>
</operation>

<operation id="2645" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2690 %add_ln49_154 = add i32 %add_ln49_153, i32 %add_ln54_34

]]></Node>
<StgValue><ssdm name="add_ln49_154"/></StgValue>
</operation>

<operation id="2646" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2691 %add_ln49_155 = add i32 %add_ln49_154, i32 %add_ln49_152

]]></Node>
<StgValue><ssdm name="add_ln49_155"/></StgValue>
</operation>

<operation id="2647" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2692 %lshr_ln50_38 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_37, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_38"/></StgValue>
</operation>

<operation id="2648" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="2" op_0_bw="32">
<![CDATA[
entry:2693 %trunc_ln50_114 = trunc i32 %add_ln58_37

]]></Node>
<StgValue><ssdm name="trunc_ln50_114"/></StgValue>
</operation>

<operation id="2649" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2694 %or_ln50_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_114, i30 %lshr_ln50_38

]]></Node>
<StgValue><ssdm name="or_ln50_38"/></StgValue>
</operation>

<operation id="2650" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2695 %lshr_ln50_139 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_37, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_139"/></StgValue>
</operation>

<operation id="2651" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="13" op_0_bw="32">
<![CDATA[
entry:2696 %trunc_ln50_115 = trunc i32 %add_ln58_37

]]></Node>
<StgValue><ssdm name="trunc_ln50_115"/></StgValue>
</operation>

<operation id="2652" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2697 %or_ln50_139 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_115, i19 %lshr_ln50_139

]]></Node>
<StgValue><ssdm name="or_ln50_139"/></StgValue>
</operation>

<operation id="2653" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2698 %lshr_ln50_140 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_37, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_140"/></StgValue>
</operation>

<operation id="2654" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="22" op_0_bw="32">
<![CDATA[
entry:2699 %trunc_ln50_116 = trunc i32 %add_ln58_37

]]></Node>
<StgValue><ssdm name="trunc_ln50_116"/></StgValue>
</operation>

<operation id="2655" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2700 %or_ln50_140 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_116, i10 %lshr_ln50_140

]]></Node>
<StgValue><ssdm name="or_ln50_140"/></StgValue>
</operation>

<operation id="2656" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2701 %xor_ln50_152 = xor i32 %or_ln50_38, i32 %or_ln50_139

]]></Node>
<StgValue><ssdm name="xor_ln50_152"/></StgValue>
</operation>

<operation id="2657" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2702 %xor_ln50_153 = xor i32 %xor_ln50_152, i32 %or_ln50_140

]]></Node>
<StgValue><ssdm name="xor_ln50_153"/></StgValue>
</operation>

<operation id="2658" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2703 %xor_ln50_154 = xor i32 %add_ln58_35, i32 %add_ln58_36

]]></Node>
<StgValue><ssdm name="xor_ln50_154"/></StgValue>
</operation>

<operation id="2659" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2704 %and_ln50_38 = and i32 %xor_ln50_154, i32 %add_ln58_37

]]></Node>
<StgValue><ssdm name="and_ln50_38"/></StgValue>
</operation>

<operation id="2660" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2705 %and_ln50_102 = and i32 %add_ln58_35, i32 %add_ln58_36

]]></Node>
<StgValue><ssdm name="and_ln50_102"/></StgValue>
</operation>

<operation id="2661" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2706 %xor_ln50_155 = xor i32 %and_ln50_38, i32 %and_ln50_102

]]></Node>
<StgValue><ssdm name="xor_ln50_155"/></StgValue>
</operation>

<operation id="2662" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2707 %add_ln54_38 = add i32 %add_ln49_155, i32 %add_ln58_34

]]></Node>
<StgValue><ssdm name="add_ln54_38"/></StgValue>
</operation>

<operation id="2663" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2708 %add_ln58_101 = add i32 %xor_ln50_153, i32 %add_ln49_155

]]></Node>
<StgValue><ssdm name="add_ln58_101"/></StgValue>
</operation>

<operation id="2664" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2709 %add_ln58_38 = add i32 %add_ln58_101, i32 %xor_ln50_155

]]></Node>
<StgValue><ssdm name="add_ln58_38"/></StgValue>
</operation>

<operation id="2665" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2710 %lshr_ln49_39 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_38, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_39"/></StgValue>
</operation>

<operation id="2666" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="6" op_0_bw="32">
<![CDATA[
entry:2711 %trunc_ln49_117 = trunc i32 %add_ln54_38

]]></Node>
<StgValue><ssdm name="trunc_ln49_117"/></StgValue>
</operation>

<operation id="2667" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2712 %or_ln49_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_117, i26 %lshr_ln49_39

]]></Node>
<StgValue><ssdm name="or_ln49_39"/></StgValue>
</operation>

<operation id="2668" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2713 %lshr_ln49_141 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_38, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_141"/></StgValue>
</operation>

<operation id="2669" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="11" op_0_bw="32">
<![CDATA[
entry:2714 %trunc_ln49_118 = trunc i32 %add_ln54_38

]]></Node>
<StgValue><ssdm name="trunc_ln49_118"/></StgValue>
</operation>

<operation id="2670" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2715 %or_ln49_141 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_118, i21 %lshr_ln49_141

]]></Node>
<StgValue><ssdm name="or_ln49_141"/></StgValue>
</operation>

<operation id="2671" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2716 %lshr_ln49_142 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_38, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_142"/></StgValue>
</operation>

<operation id="2672" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="25" op_0_bw="32">
<![CDATA[
entry:2717 %trunc_ln49_119 = trunc i32 %add_ln54_38

]]></Node>
<StgValue><ssdm name="trunc_ln49_119"/></StgValue>
</operation>

<operation id="2673" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2718 %or_ln49_142 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_119, i7 %lshr_ln49_142

]]></Node>
<StgValue><ssdm name="or_ln49_142"/></StgValue>
</operation>

<operation id="2674" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2719 %xor_ln49_156 = xor i32 %or_ln49_39, i32 %or_ln49_141

]]></Node>
<StgValue><ssdm name="xor_ln49_156"/></StgValue>
</operation>

<operation id="2675" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2720 %xor_ln49_157 = xor i32 %xor_ln49_156, i32 %or_ln49_142

]]></Node>
<StgValue><ssdm name="xor_ln49_157"/></StgValue>
</operation>

<operation id="2676" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2721 %and_ln49_39 = and i32 %add_ln54_37, i32 %add_ln54_38

]]></Node>
<StgValue><ssdm name="and_ln49_39"/></StgValue>
</operation>

<operation id="2677" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2722 %xor_ln49_158 = xor i32 %add_ln54_38, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_158"/></StgValue>
</operation>

<operation id="2678" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2723 %and_ln49_103 = and i32 %add_ln54_36, i32 %xor_ln49_158

]]></Node>
<StgValue><ssdm name="and_ln49_103"/></StgValue>
</operation>

<operation id="2679" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2724 %xor_ln49_159 = xor i32 %and_ln49_103, i32 %and_ln49_39

]]></Node>
<StgValue><ssdm name="xor_ln49_159"/></StgValue>
</operation>

<operation id="2680" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2725 %add_ln49_156 = add i32 %xor_ln49_159, i32 2456956037

]]></Node>
<StgValue><ssdm name="add_ln49_156"/></StgValue>
</operation>

<operation id="2681" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2726 %add_ln49_157 = add i32 %xor_ln49_157, i32 %m_39

]]></Node>
<StgValue><ssdm name="add_ln49_157"/></StgValue>
</operation>

<operation id="2682" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2727 %add_ln49_158 = add i32 %add_ln49_157, i32 %add_ln54_35

]]></Node>
<StgValue><ssdm name="add_ln49_158"/></StgValue>
</operation>

<operation id="2683" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2728 %add_ln49_159 = add i32 %add_ln49_158, i32 %add_ln49_156

]]></Node>
<StgValue><ssdm name="add_ln49_159"/></StgValue>
</operation>

<operation id="2684" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2729 %lshr_ln50_39 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_38, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_39"/></StgValue>
</operation>

<operation id="2685" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="2" op_0_bw="32">
<![CDATA[
entry:2730 %trunc_ln50_117 = trunc i32 %add_ln58_38

]]></Node>
<StgValue><ssdm name="trunc_ln50_117"/></StgValue>
</operation>

<operation id="2686" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2731 %or_ln50_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_117, i30 %lshr_ln50_39

]]></Node>
<StgValue><ssdm name="or_ln50_39"/></StgValue>
</operation>

<operation id="2687" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2732 %lshr_ln50_141 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_38, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_141"/></StgValue>
</operation>

<operation id="2688" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="13" op_0_bw="32">
<![CDATA[
entry:2733 %trunc_ln50_118 = trunc i32 %add_ln58_38

]]></Node>
<StgValue><ssdm name="trunc_ln50_118"/></StgValue>
</operation>

<operation id="2689" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2734 %or_ln50_141 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_118, i19 %lshr_ln50_141

]]></Node>
<StgValue><ssdm name="or_ln50_141"/></StgValue>
</operation>

<operation id="2690" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2735 %lshr_ln50_142 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_38, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_142"/></StgValue>
</operation>

<operation id="2691" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="22" op_0_bw="32">
<![CDATA[
entry:2736 %trunc_ln50_119 = trunc i32 %add_ln58_38

]]></Node>
<StgValue><ssdm name="trunc_ln50_119"/></StgValue>
</operation>

<operation id="2692" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2737 %or_ln50_142 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_119, i10 %lshr_ln50_142

]]></Node>
<StgValue><ssdm name="or_ln50_142"/></StgValue>
</operation>

<operation id="2693" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2738 %xor_ln50_156 = xor i32 %or_ln50_39, i32 %or_ln50_141

]]></Node>
<StgValue><ssdm name="xor_ln50_156"/></StgValue>
</operation>

<operation id="2694" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2739 %xor_ln50_157 = xor i32 %xor_ln50_156, i32 %or_ln50_142

]]></Node>
<StgValue><ssdm name="xor_ln50_157"/></StgValue>
</operation>

<operation id="2695" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2744 %add_ln54_39 = add i32 %add_ln49_159, i32 %add_ln58_35

]]></Node>
<StgValue><ssdm name="add_ln54_39"/></StgValue>
</operation>

<operation id="2696" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2747 %lshr_ln49_40 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_39, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_40"/></StgValue>
</operation>

<operation id="2697" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="6" op_0_bw="32">
<![CDATA[
entry:2748 %trunc_ln49_120 = trunc i32 %add_ln54_39

]]></Node>
<StgValue><ssdm name="trunc_ln49_120"/></StgValue>
</operation>

<operation id="2698" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2749 %or_ln49_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_120, i26 %lshr_ln49_40

]]></Node>
<StgValue><ssdm name="or_ln49_40"/></StgValue>
</operation>

<operation id="2699" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2750 %lshr_ln49_143 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_39, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_143"/></StgValue>
</operation>

<operation id="2700" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="11" op_0_bw="32">
<![CDATA[
entry:2751 %trunc_ln49_121 = trunc i32 %add_ln54_39

]]></Node>
<StgValue><ssdm name="trunc_ln49_121"/></StgValue>
</operation>

<operation id="2701" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2752 %or_ln49_143 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_121, i21 %lshr_ln49_143

]]></Node>
<StgValue><ssdm name="or_ln49_143"/></StgValue>
</operation>

<operation id="2702" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2753 %lshr_ln49_144 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_39, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_144"/></StgValue>
</operation>

<operation id="2703" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="25" op_0_bw="32">
<![CDATA[
entry:2754 %trunc_ln49_122 = trunc i32 %add_ln54_39

]]></Node>
<StgValue><ssdm name="trunc_ln49_122"/></StgValue>
</operation>

<operation id="2704" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2755 %or_ln49_144 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_122, i7 %lshr_ln49_144

]]></Node>
<StgValue><ssdm name="or_ln49_144"/></StgValue>
</operation>

<operation id="2705" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2756 %xor_ln49_160 = xor i32 %or_ln49_40, i32 %or_ln49_143

]]></Node>
<StgValue><ssdm name="xor_ln49_160"/></StgValue>
</operation>

<operation id="2706" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2757 %xor_ln49_161 = xor i32 %xor_ln49_160, i32 %or_ln49_144

]]></Node>
<StgValue><ssdm name="xor_ln49_161"/></StgValue>
</operation>

<operation id="2707" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2763 %add_ln49_161 = add i32 %xor_ln49_161, i32 %m_40

]]></Node>
<StgValue><ssdm name="add_ln49_161"/></StgValue>
</operation>

<operation id="2708" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2764 %add_ln49_162 = add i32 %add_ln49_161, i32 %add_ln54_36

]]></Node>
<StgValue><ssdm name="add_ln49_162"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2709" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1063 %add_ln37_114 = add i32 %m_47, i32 %m_38

]]></Node>
<StgValue><ssdm name="add_ln37_114"/></StgValue>
</operation>

<operation id="2710" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1065 %m_54 = add i32 %add_ln37_115, i32 %add_ln37_114

]]></Node>
<StgValue><ssdm name="m_54"/></StgValue>
</operation>

<operation id="2711" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1086 %add_ln37_117 = add i32 %m_48, i32 %m_39

]]></Node>
<StgValue><ssdm name="add_ln37_117"/></StgValue>
</operation>

<operation id="2712" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1088 %m_55 = add i32 %add_ln37_118, i32 %add_ln37_117

]]></Node>
<StgValue><ssdm name="m_55"/></StgValue>
</operation>

<operation id="2713" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1089 %lshr_ln37_40 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_54, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_40"/></StgValue>
</operation>

<operation id="2714" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="17" op_0_bw="32">
<![CDATA[
entry:1090 %trunc_ln37_160 = trunc i32 %m_54

]]></Node>
<StgValue><ssdm name="trunc_ln37_160"/></StgValue>
</operation>

<operation id="2715" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:1091 %or_ln37_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_160, i15 %lshr_ln37_40

]]></Node>
<StgValue><ssdm name="or_ln37_40"/></StgValue>
</operation>

<operation id="2716" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1092 %lshr_ln37_214 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_54, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_214"/></StgValue>
</operation>

<operation id="2717" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="19" op_0_bw="32">
<![CDATA[
entry:1093 %trunc_ln37_161 = trunc i32 %m_54

]]></Node>
<StgValue><ssdm name="trunc_ln37_161"/></StgValue>
</operation>

<operation id="2718" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:1094 %or_ln37_167 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_161, i13 %lshr_ln37_214

]]></Node>
<StgValue><ssdm name="or_ln37_167"/></StgValue>
</operation>

<operation id="2719" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1095 %lshr_ln37_215 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_54, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_215"/></StgValue>
</operation>

<operation id="2720" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="22">
<![CDATA[
entry:1096 %zext_ln37_80 = zext i22 %lshr_ln37_215

]]></Node>
<StgValue><ssdm name="zext_ln37_80"/></StgValue>
</operation>

<operation id="2721" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1097 %xor_ln37_160 = xor i32 %zext_ln37_80, i32 %or_ln37_167

]]></Node>
<StgValue><ssdm name="xor_ln37_160"/></StgValue>
</operation>

<operation id="2722" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1098 %xor_ln37_161 = xor i32 %xor_ln37_160, i32 %or_ln37_40

]]></Node>
<StgValue><ssdm name="xor_ln37_161"/></StgValue>
</operation>

<operation id="2723" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1099 %lshr_ln37_216 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_41, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_216"/></StgValue>
</operation>

<operation id="2724" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="7" op_0_bw="32">
<![CDATA[
entry:1100 %trunc_ln37_162 = trunc i32 %m_41

]]></Node>
<StgValue><ssdm name="trunc_ln37_162"/></StgValue>
</operation>

<operation id="2725" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:1101 %or_ln37_168 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_162, i25 %lshr_ln37_216

]]></Node>
<StgValue><ssdm name="or_ln37_168"/></StgValue>
</operation>

<operation id="2726" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1102 %lshr_ln37_217 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_41, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_217"/></StgValue>
</operation>

<operation id="2727" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="18" op_0_bw="32">
<![CDATA[
entry:1103 %trunc_ln37_163 = trunc i32 %m_41

]]></Node>
<StgValue><ssdm name="trunc_ln37_163"/></StgValue>
</operation>

<operation id="2728" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:1104 %or_ln37_169 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_163, i14 %lshr_ln37_217

]]></Node>
<StgValue><ssdm name="or_ln37_169"/></StgValue>
</operation>

<operation id="2729" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1105 %lshr_ln37_218 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_41, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_218"/></StgValue>
</operation>

<operation id="2730" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="29">
<![CDATA[
entry:1106 %zext_ln37_81 = zext i29 %lshr_ln37_218

]]></Node>
<StgValue><ssdm name="zext_ln37_81"/></StgValue>
</operation>

<operation id="2731" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1107 %xor_ln37_162 = xor i32 %zext_ln37_81, i32 %or_ln37_169

]]></Node>
<StgValue><ssdm name="xor_ln37_162"/></StgValue>
</operation>

<operation id="2732" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1108 %xor_ln37_163 = xor i32 %xor_ln37_162, i32 %or_ln37_168

]]></Node>
<StgValue><ssdm name="xor_ln37_163"/></StgValue>
</operation>

<operation id="2733" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1109 %add_ln37_120 = add i32 %m_49, i32 %m_40

]]></Node>
<StgValue><ssdm name="add_ln37_120"/></StgValue>
</operation>

<operation id="2734" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1110 %add_ln37_121 = add i32 %xor_ln37_161, i32 %xor_ln37_163

]]></Node>
<StgValue><ssdm name="add_ln37_121"/></StgValue>
</operation>

<operation id="2735" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1111 %m_56 = add i32 %add_ln37_121, i32 %add_ln37_120

]]></Node>
<StgValue><ssdm name="m_56"/></StgValue>
</operation>

<operation id="2736" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1112 %lshr_ln37_41 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_55, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_41"/></StgValue>
</operation>

<operation id="2737" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="17" op_0_bw="32">
<![CDATA[
entry:1113 %trunc_ln37_164 = trunc i32 %m_55

]]></Node>
<StgValue><ssdm name="trunc_ln37_164"/></StgValue>
</operation>

<operation id="2738" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:1114 %or_ln37_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_164, i15 %lshr_ln37_41

]]></Node>
<StgValue><ssdm name="or_ln37_41"/></StgValue>
</operation>

<operation id="2739" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1115 %lshr_ln37_219 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_55, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_219"/></StgValue>
</operation>

<operation id="2740" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="19" op_0_bw="32">
<![CDATA[
entry:1116 %trunc_ln37_165 = trunc i32 %m_55

]]></Node>
<StgValue><ssdm name="trunc_ln37_165"/></StgValue>
</operation>

<operation id="2741" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:1117 %or_ln37_170 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_165, i13 %lshr_ln37_219

]]></Node>
<StgValue><ssdm name="or_ln37_170"/></StgValue>
</operation>

<operation id="2742" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1118 %lshr_ln37_220 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_55, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_220"/></StgValue>
</operation>

<operation id="2743" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="22">
<![CDATA[
entry:1119 %zext_ln37_82 = zext i22 %lshr_ln37_220

]]></Node>
<StgValue><ssdm name="zext_ln37_82"/></StgValue>
</operation>

<operation id="2744" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1120 %xor_ln37_164 = xor i32 %zext_ln37_82, i32 %or_ln37_170

]]></Node>
<StgValue><ssdm name="xor_ln37_164"/></StgValue>
</operation>

<operation id="2745" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1121 %xor_ln37_165 = xor i32 %xor_ln37_164, i32 %or_ln37_41

]]></Node>
<StgValue><ssdm name="xor_ln37_165"/></StgValue>
</operation>

<operation id="2746" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1122 %lshr_ln37_221 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_42, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_221"/></StgValue>
</operation>

<operation id="2747" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="7" op_0_bw="32">
<![CDATA[
entry:1123 %trunc_ln37_166 = trunc i32 %m_42

]]></Node>
<StgValue><ssdm name="trunc_ln37_166"/></StgValue>
</operation>

<operation id="2748" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:1124 %or_ln37_171 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_166, i25 %lshr_ln37_221

]]></Node>
<StgValue><ssdm name="or_ln37_171"/></StgValue>
</operation>

<operation id="2749" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1125 %lshr_ln37_222 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_42, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_222"/></StgValue>
</operation>

<operation id="2750" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="18" op_0_bw="32">
<![CDATA[
entry:1126 %trunc_ln37_167 = trunc i32 %m_42

]]></Node>
<StgValue><ssdm name="trunc_ln37_167"/></StgValue>
</operation>

<operation id="2751" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:1127 %or_ln37_172 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_167, i14 %lshr_ln37_222

]]></Node>
<StgValue><ssdm name="or_ln37_172"/></StgValue>
</operation>

<operation id="2752" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1128 %lshr_ln37_223 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_42, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_223"/></StgValue>
</operation>

<operation id="2753" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="29">
<![CDATA[
entry:1129 %zext_ln37_83 = zext i29 %lshr_ln37_223

]]></Node>
<StgValue><ssdm name="zext_ln37_83"/></StgValue>
</operation>

<operation id="2754" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1130 %xor_ln37_166 = xor i32 %zext_ln37_83, i32 %or_ln37_172

]]></Node>
<StgValue><ssdm name="xor_ln37_166"/></StgValue>
</operation>

<operation id="2755" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1131 %xor_ln37_167 = xor i32 %xor_ln37_166, i32 %or_ln37_171

]]></Node>
<StgValue><ssdm name="xor_ln37_167"/></StgValue>
</operation>

<operation id="2756" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1133 %add_ln37_124 = add i32 %xor_ln37_165, i32 %xor_ln37_167

]]></Node>
<StgValue><ssdm name="add_ln37_124"/></StgValue>
</operation>

<operation id="2757" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1135 %lshr_ln37_42 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_56, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_42"/></StgValue>
</operation>

<operation id="2758" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="17" op_0_bw="32">
<![CDATA[
entry:1136 %trunc_ln37_168 = trunc i32 %m_56

]]></Node>
<StgValue><ssdm name="trunc_ln37_168"/></StgValue>
</operation>

<operation id="2759" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:1137 %or_ln37_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_168, i15 %lshr_ln37_42

]]></Node>
<StgValue><ssdm name="or_ln37_42"/></StgValue>
</operation>

<operation id="2760" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1138 %lshr_ln37_224 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_56, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_224"/></StgValue>
</operation>

<operation id="2761" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="19" op_0_bw="32">
<![CDATA[
entry:1139 %trunc_ln37_169 = trunc i32 %m_56

]]></Node>
<StgValue><ssdm name="trunc_ln37_169"/></StgValue>
</operation>

<operation id="2762" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:1140 %or_ln37_173 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_169, i13 %lshr_ln37_224

]]></Node>
<StgValue><ssdm name="or_ln37_173"/></StgValue>
</operation>

<operation id="2763" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1141 %lshr_ln37_225 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_56, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_225"/></StgValue>
</operation>

<operation id="2764" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="22">
<![CDATA[
entry:1142 %zext_ln37_84 = zext i22 %lshr_ln37_225

]]></Node>
<StgValue><ssdm name="zext_ln37_84"/></StgValue>
</operation>

<operation id="2765" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1143 %xor_ln37_168 = xor i32 %zext_ln37_84, i32 %or_ln37_173

]]></Node>
<StgValue><ssdm name="xor_ln37_168"/></StgValue>
</operation>

<operation id="2766" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1144 %xor_ln37_169 = xor i32 %xor_ln37_168, i32 %or_ln37_42

]]></Node>
<StgValue><ssdm name="xor_ln37_169"/></StgValue>
</operation>

<operation id="2767" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1145 %lshr_ln37_226 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_43, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_226"/></StgValue>
</operation>

<operation id="2768" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="7" op_0_bw="32">
<![CDATA[
entry:1146 %trunc_ln37_170 = trunc i32 %m_43

]]></Node>
<StgValue><ssdm name="trunc_ln37_170"/></StgValue>
</operation>

<operation id="2769" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:1147 %or_ln37_174 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_170, i25 %lshr_ln37_226

]]></Node>
<StgValue><ssdm name="or_ln37_174"/></StgValue>
</operation>

<operation id="2770" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1148 %lshr_ln37_227 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_43, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_227"/></StgValue>
</operation>

<operation id="2771" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="18" op_0_bw="32">
<![CDATA[
entry:1149 %trunc_ln37_171 = trunc i32 %m_43

]]></Node>
<StgValue><ssdm name="trunc_ln37_171"/></StgValue>
</operation>

<operation id="2772" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:1150 %or_ln37_175 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_171, i14 %lshr_ln37_227

]]></Node>
<StgValue><ssdm name="or_ln37_175"/></StgValue>
</operation>

<operation id="2773" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1151 %lshr_ln37_228 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_43, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_228"/></StgValue>
</operation>

<operation id="2774" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="29">
<![CDATA[
entry:1152 %zext_ln37_85 = zext i29 %lshr_ln37_228

]]></Node>
<StgValue><ssdm name="zext_ln37_85"/></StgValue>
</operation>

<operation id="2775" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1153 %xor_ln37_170 = xor i32 %zext_ln37_85, i32 %or_ln37_175

]]></Node>
<StgValue><ssdm name="xor_ln37_170"/></StgValue>
</operation>

<operation id="2776" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1154 %xor_ln37_171 = xor i32 %xor_ln37_170, i32 %or_ln37_174

]]></Node>
<StgValue><ssdm name="xor_ln37_171"/></StgValue>
</operation>

<operation id="2777" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1155 %add_ln37_126 = add i32 %m_51, i32 %m_42

]]></Node>
<StgValue><ssdm name="add_ln37_126"/></StgValue>
</operation>

<operation id="2778" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1156 %add_ln37_127 = add i32 %xor_ln37_169, i32 %xor_ln37_171

]]></Node>
<StgValue><ssdm name="add_ln37_127"/></StgValue>
</operation>

<operation id="2779" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1157 %m_58 = add i32 %add_ln37_127, i32 %add_ln37_126

]]></Node>
<StgValue><ssdm name="m_58"/></StgValue>
</operation>

<operation id="2780" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1181 %lshr_ln37_44 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_58, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_44"/></StgValue>
</operation>

<operation id="2781" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="17" op_0_bw="32">
<![CDATA[
entry:1182 %trunc_ln37_176 = trunc i32 %m_58

]]></Node>
<StgValue><ssdm name="trunc_ln37_176"/></StgValue>
</operation>

<operation id="2782" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:1183 %or_ln37_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_176, i15 %lshr_ln37_44

]]></Node>
<StgValue><ssdm name="or_ln37_44"/></StgValue>
</operation>

<operation id="2783" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1184 %lshr_ln37_234 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_58, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_234"/></StgValue>
</operation>

<operation id="2784" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="19" op_0_bw="32">
<![CDATA[
entry:1185 %trunc_ln37_177 = trunc i32 %m_58

]]></Node>
<StgValue><ssdm name="trunc_ln37_177"/></StgValue>
</operation>

<operation id="2785" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:1186 %or_ln37_179 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_177, i13 %lshr_ln37_234

]]></Node>
<StgValue><ssdm name="or_ln37_179"/></StgValue>
</operation>

<operation id="2786" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1187 %lshr_ln37_235 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_58, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_235"/></StgValue>
</operation>

<operation id="2787" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="22">
<![CDATA[
entry:1188 %zext_ln37_88 = zext i22 %lshr_ln37_235

]]></Node>
<StgValue><ssdm name="zext_ln37_88"/></StgValue>
</operation>

<operation id="2788" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1189 %xor_ln37_176 = xor i32 %zext_ln37_88, i32 %or_ln37_179

]]></Node>
<StgValue><ssdm name="xor_ln37_176"/></StgValue>
</operation>

<operation id="2789" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1190 %xor_ln37_177 = xor i32 %xor_ln37_176, i32 %or_ln37_44

]]></Node>
<StgValue><ssdm name="xor_ln37_177"/></StgValue>
</operation>

<operation id="2790" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1191 %lshr_ln37_236 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_45, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_236"/></StgValue>
</operation>

<operation id="2791" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="7" op_0_bw="32">
<![CDATA[
entry:1192 %trunc_ln37_178 = trunc i32 %m_45

]]></Node>
<StgValue><ssdm name="trunc_ln37_178"/></StgValue>
</operation>

<operation id="2792" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:1193 %or_ln37_180 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_178, i25 %lshr_ln37_236

]]></Node>
<StgValue><ssdm name="or_ln37_180"/></StgValue>
</operation>

<operation id="2793" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1194 %lshr_ln37_237 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_45, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_237"/></StgValue>
</operation>

<operation id="2794" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="18" op_0_bw="32">
<![CDATA[
entry:1195 %trunc_ln37_179 = trunc i32 %m_45

]]></Node>
<StgValue><ssdm name="trunc_ln37_179"/></StgValue>
</operation>

<operation id="2795" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:1196 %or_ln37_181 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_179, i14 %lshr_ln37_237

]]></Node>
<StgValue><ssdm name="or_ln37_181"/></StgValue>
</operation>

<operation id="2796" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1197 %lshr_ln37_238 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_45, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_238"/></StgValue>
</operation>

<operation id="2797" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="29">
<![CDATA[
entry:1198 %zext_ln37_89 = zext i29 %lshr_ln37_238

]]></Node>
<StgValue><ssdm name="zext_ln37_89"/></StgValue>
</operation>

<operation id="2798" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1199 %xor_ln37_178 = xor i32 %zext_ln37_89, i32 %or_ln37_181

]]></Node>
<StgValue><ssdm name="xor_ln37_178"/></StgValue>
</operation>

<operation id="2799" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1200 %xor_ln37_179 = xor i32 %xor_ln37_178, i32 %or_ln37_180

]]></Node>
<StgValue><ssdm name="xor_ln37_179"/></StgValue>
</operation>

<operation id="2800" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1201 %add_ln37_132 = add i32 %m_53, i32 %m_44

]]></Node>
<StgValue><ssdm name="add_ln37_132"/></StgValue>
</operation>

<operation id="2801" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1202 %add_ln37_133 = add i32 %xor_ln37_177, i32 %xor_ln37_179

]]></Node>
<StgValue><ssdm name="add_ln37_133"/></StgValue>
</operation>

<operation id="2802" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1203 %m_60 = add i32 %add_ln37_133, i32 %add_ln37_132

]]></Node>
<StgValue><ssdm name="m_60"/></StgValue>
</operation>

<operation id="2803" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1227 %lshr_ln37_46 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_60, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_46"/></StgValue>
</operation>

<operation id="2804" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="17" op_0_bw="32">
<![CDATA[
entry:1228 %trunc_ln37_184 = trunc i32 %m_60

]]></Node>
<StgValue><ssdm name="trunc_ln37_184"/></StgValue>
</operation>

<operation id="2805" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:1229 %or_ln37_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_184, i15 %lshr_ln37_46

]]></Node>
<StgValue><ssdm name="or_ln37_46"/></StgValue>
</operation>

<operation id="2806" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1230 %lshr_ln37_244 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_60, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_244"/></StgValue>
</operation>

<operation id="2807" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="19" op_0_bw="32">
<![CDATA[
entry:1231 %trunc_ln37_185 = trunc i32 %m_60

]]></Node>
<StgValue><ssdm name="trunc_ln37_185"/></StgValue>
</operation>

<operation id="2808" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:1232 %or_ln37_185 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_185, i13 %lshr_ln37_244

]]></Node>
<StgValue><ssdm name="or_ln37_185"/></StgValue>
</operation>

<operation id="2809" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1233 %lshr_ln37_245 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_60, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_245"/></StgValue>
</operation>

<operation id="2810" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="22">
<![CDATA[
entry:1234 %zext_ln37_92 = zext i22 %lshr_ln37_245

]]></Node>
<StgValue><ssdm name="zext_ln37_92"/></StgValue>
</operation>

<operation id="2811" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1235 %xor_ln37_184 = xor i32 %zext_ln37_92, i32 %or_ln37_185

]]></Node>
<StgValue><ssdm name="xor_ln37_184"/></StgValue>
</operation>

<operation id="2812" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1236 %xor_ln37_185 = xor i32 %xor_ln37_184, i32 %or_ln37_46

]]></Node>
<StgValue><ssdm name="xor_ln37_185"/></StgValue>
</operation>

<operation id="2813" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2740 %xor_ln50_158 = xor i32 %add_ln58_36, i32 %add_ln58_37

]]></Node>
<StgValue><ssdm name="xor_ln50_158"/></StgValue>
</operation>

<operation id="2814" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2741 %and_ln50_39 = and i32 %xor_ln50_158, i32 %add_ln58_38

]]></Node>
<StgValue><ssdm name="and_ln50_39"/></StgValue>
</operation>

<operation id="2815" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2742 %and_ln50_103 = and i32 %add_ln58_36, i32 %add_ln58_37

]]></Node>
<StgValue><ssdm name="and_ln50_103"/></StgValue>
</operation>

<operation id="2816" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2743 %xor_ln50_159 = xor i32 %and_ln50_39, i32 %and_ln50_103

]]></Node>
<StgValue><ssdm name="xor_ln50_159"/></StgValue>
</operation>

<operation id="2817" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2745 %add_ln58_102 = add i32 %xor_ln50_157, i32 %add_ln49_159

]]></Node>
<StgValue><ssdm name="add_ln58_102"/></StgValue>
</operation>

<operation id="2818" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2746 %add_ln58_39 = add i32 %add_ln58_102, i32 %xor_ln50_159

]]></Node>
<StgValue><ssdm name="add_ln58_39"/></StgValue>
</operation>

<operation id="2819" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2758 %and_ln49_40 = and i32 %add_ln54_38, i32 %add_ln54_39

]]></Node>
<StgValue><ssdm name="and_ln49_40"/></StgValue>
</operation>

<operation id="2820" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2759 %xor_ln49_162 = xor i32 %add_ln54_39, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_162"/></StgValue>
</operation>

<operation id="2821" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2760 %and_ln49_104 = and i32 %add_ln54_37, i32 %xor_ln49_162

]]></Node>
<StgValue><ssdm name="and_ln49_104"/></StgValue>
</operation>

<operation id="2822" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2761 %xor_ln49_163 = xor i32 %and_ln49_104, i32 %and_ln49_40

]]></Node>
<StgValue><ssdm name="xor_ln49_163"/></StgValue>
</operation>

<operation id="2823" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2762 %add_ln49_160 = add i32 %xor_ln49_163, i32 2730485921

]]></Node>
<StgValue><ssdm name="add_ln49_160"/></StgValue>
</operation>

<operation id="2824" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2765 %add_ln49_163 = add i32 %add_ln49_162, i32 %add_ln49_160

]]></Node>
<StgValue><ssdm name="add_ln49_163"/></StgValue>
</operation>

<operation id="2825" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2766 %lshr_ln50_40 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_39, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_40"/></StgValue>
</operation>

<operation id="2826" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="2" op_0_bw="32">
<![CDATA[
entry:2767 %trunc_ln50_120 = trunc i32 %add_ln58_39

]]></Node>
<StgValue><ssdm name="trunc_ln50_120"/></StgValue>
</operation>

<operation id="2827" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2768 %or_ln50_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_120, i30 %lshr_ln50_40

]]></Node>
<StgValue><ssdm name="or_ln50_40"/></StgValue>
</operation>

<operation id="2828" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2769 %lshr_ln50_143 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_39, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_143"/></StgValue>
</operation>

<operation id="2829" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="13" op_0_bw="32">
<![CDATA[
entry:2770 %trunc_ln50_121 = trunc i32 %add_ln58_39

]]></Node>
<StgValue><ssdm name="trunc_ln50_121"/></StgValue>
</operation>

<operation id="2830" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2771 %or_ln50_143 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_121, i19 %lshr_ln50_143

]]></Node>
<StgValue><ssdm name="or_ln50_143"/></StgValue>
</operation>

<operation id="2831" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2772 %lshr_ln50_144 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_39, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_144"/></StgValue>
</operation>

<operation id="2832" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="22" op_0_bw="32">
<![CDATA[
entry:2773 %trunc_ln50_122 = trunc i32 %add_ln58_39

]]></Node>
<StgValue><ssdm name="trunc_ln50_122"/></StgValue>
</operation>

<operation id="2833" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2774 %or_ln50_144 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_122, i10 %lshr_ln50_144

]]></Node>
<StgValue><ssdm name="or_ln50_144"/></StgValue>
</operation>

<operation id="2834" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2775 %xor_ln50_160 = xor i32 %or_ln50_40, i32 %or_ln50_143

]]></Node>
<StgValue><ssdm name="xor_ln50_160"/></StgValue>
</operation>

<operation id="2835" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2776 %xor_ln50_161 = xor i32 %xor_ln50_160, i32 %or_ln50_144

]]></Node>
<StgValue><ssdm name="xor_ln50_161"/></StgValue>
</operation>

<operation id="2836" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2777 %xor_ln50_162 = xor i32 %add_ln58_37, i32 %add_ln58_38

]]></Node>
<StgValue><ssdm name="xor_ln50_162"/></StgValue>
</operation>

<operation id="2837" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2778 %and_ln50_40 = and i32 %xor_ln50_162, i32 %add_ln58_39

]]></Node>
<StgValue><ssdm name="and_ln50_40"/></StgValue>
</operation>

<operation id="2838" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2779 %and_ln50_104 = and i32 %add_ln58_37, i32 %add_ln58_38

]]></Node>
<StgValue><ssdm name="and_ln50_104"/></StgValue>
</operation>

<operation id="2839" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2780 %xor_ln50_163 = xor i32 %and_ln50_40, i32 %and_ln50_104

]]></Node>
<StgValue><ssdm name="xor_ln50_163"/></StgValue>
</operation>

<operation id="2840" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2781 %add_ln54_40 = add i32 %add_ln49_163, i32 %add_ln58_36

]]></Node>
<StgValue><ssdm name="add_ln54_40"/></StgValue>
</operation>

<operation id="2841" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2782 %add_ln58_103 = add i32 %xor_ln50_161, i32 %add_ln49_163

]]></Node>
<StgValue><ssdm name="add_ln58_103"/></StgValue>
</operation>

<operation id="2842" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2783 %add_ln58_40 = add i32 %add_ln58_103, i32 %xor_ln50_163

]]></Node>
<StgValue><ssdm name="add_ln58_40"/></StgValue>
</operation>

<operation id="2843" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2784 %lshr_ln49_41 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_40, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_41"/></StgValue>
</operation>

<operation id="2844" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="6" op_0_bw="32">
<![CDATA[
entry:2785 %trunc_ln49_123 = trunc i32 %add_ln54_40

]]></Node>
<StgValue><ssdm name="trunc_ln49_123"/></StgValue>
</operation>

<operation id="2845" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2786 %or_ln49_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_123, i26 %lshr_ln49_41

]]></Node>
<StgValue><ssdm name="or_ln49_41"/></StgValue>
</operation>

<operation id="2846" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2787 %lshr_ln49_145 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_40, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_145"/></StgValue>
</operation>

<operation id="2847" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="11" op_0_bw="32">
<![CDATA[
entry:2788 %trunc_ln49_124 = trunc i32 %add_ln54_40

]]></Node>
<StgValue><ssdm name="trunc_ln49_124"/></StgValue>
</operation>

<operation id="2848" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2789 %or_ln49_145 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_124, i21 %lshr_ln49_145

]]></Node>
<StgValue><ssdm name="or_ln49_145"/></StgValue>
</operation>

<operation id="2849" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2790 %lshr_ln49_146 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_40, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_146"/></StgValue>
</operation>

<operation id="2850" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="25" op_0_bw="32">
<![CDATA[
entry:2791 %trunc_ln49_125 = trunc i32 %add_ln54_40

]]></Node>
<StgValue><ssdm name="trunc_ln49_125"/></StgValue>
</operation>

<operation id="2851" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2792 %or_ln49_146 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_125, i7 %lshr_ln49_146

]]></Node>
<StgValue><ssdm name="or_ln49_146"/></StgValue>
</operation>

<operation id="2852" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2793 %xor_ln49_164 = xor i32 %or_ln49_41, i32 %or_ln49_145

]]></Node>
<StgValue><ssdm name="xor_ln49_164"/></StgValue>
</operation>

<operation id="2853" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2794 %xor_ln49_165 = xor i32 %xor_ln49_164, i32 %or_ln49_146

]]></Node>
<StgValue><ssdm name="xor_ln49_165"/></StgValue>
</operation>

<operation id="2854" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2795 %and_ln49_41 = and i32 %add_ln54_39, i32 %add_ln54_40

]]></Node>
<StgValue><ssdm name="and_ln49_41"/></StgValue>
</operation>

<operation id="2855" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2796 %xor_ln49_166 = xor i32 %add_ln54_40, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_166"/></StgValue>
</operation>

<operation id="2856" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2797 %and_ln49_105 = and i32 %add_ln54_38, i32 %xor_ln49_166

]]></Node>
<StgValue><ssdm name="and_ln49_105"/></StgValue>
</operation>

<operation id="2857" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2798 %xor_ln49_167 = xor i32 %and_ln49_105, i32 %and_ln49_41

]]></Node>
<StgValue><ssdm name="xor_ln49_167"/></StgValue>
</operation>

<operation id="2858" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2799 %add_ln49_164 = add i32 %xor_ln49_167, i32 2820302411

]]></Node>
<StgValue><ssdm name="add_ln49_164"/></StgValue>
</operation>

<operation id="2859" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2800 %add_ln49_165 = add i32 %xor_ln49_165, i32 %m_41

]]></Node>
<StgValue><ssdm name="add_ln49_165"/></StgValue>
</operation>

<operation id="2860" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2801 %add_ln49_166 = add i32 %add_ln49_165, i32 %add_ln54_37

]]></Node>
<StgValue><ssdm name="add_ln49_166"/></StgValue>
</operation>

<operation id="2861" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2802 %add_ln49_167 = add i32 %add_ln49_166, i32 %add_ln49_164

]]></Node>
<StgValue><ssdm name="add_ln49_167"/></StgValue>
</operation>

<operation id="2862" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2803 %lshr_ln50_41 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_40, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_41"/></StgValue>
</operation>

<operation id="2863" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="2" op_0_bw="32">
<![CDATA[
entry:2804 %trunc_ln50_123 = trunc i32 %add_ln58_40

]]></Node>
<StgValue><ssdm name="trunc_ln50_123"/></StgValue>
</operation>

<operation id="2864" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2805 %or_ln50_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_123, i30 %lshr_ln50_41

]]></Node>
<StgValue><ssdm name="or_ln50_41"/></StgValue>
</operation>

<operation id="2865" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2806 %lshr_ln50_145 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_40, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_145"/></StgValue>
</operation>

<operation id="2866" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="13" op_0_bw="32">
<![CDATA[
entry:2807 %trunc_ln50_124 = trunc i32 %add_ln58_40

]]></Node>
<StgValue><ssdm name="trunc_ln50_124"/></StgValue>
</operation>

<operation id="2867" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2808 %or_ln50_145 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_124, i19 %lshr_ln50_145

]]></Node>
<StgValue><ssdm name="or_ln50_145"/></StgValue>
</operation>

<operation id="2868" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2809 %lshr_ln50_146 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_40, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_146"/></StgValue>
</operation>

<operation id="2869" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="22" op_0_bw="32">
<![CDATA[
entry:2810 %trunc_ln50_125 = trunc i32 %add_ln58_40

]]></Node>
<StgValue><ssdm name="trunc_ln50_125"/></StgValue>
</operation>

<operation id="2870" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2811 %or_ln50_146 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_125, i10 %lshr_ln50_146

]]></Node>
<StgValue><ssdm name="or_ln50_146"/></StgValue>
</operation>

<operation id="2871" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2812 %xor_ln50_164 = xor i32 %or_ln50_41, i32 %or_ln50_145

]]></Node>
<StgValue><ssdm name="xor_ln50_164"/></StgValue>
</operation>

<operation id="2872" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2813 %xor_ln50_165 = xor i32 %xor_ln50_164, i32 %or_ln50_146

]]></Node>
<StgValue><ssdm name="xor_ln50_165"/></StgValue>
</operation>

<operation id="2873" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2814 %xor_ln50_166 = xor i32 %add_ln58_38, i32 %add_ln58_39

]]></Node>
<StgValue><ssdm name="xor_ln50_166"/></StgValue>
</operation>

<operation id="2874" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2815 %and_ln50_41 = and i32 %xor_ln50_166, i32 %add_ln58_40

]]></Node>
<StgValue><ssdm name="and_ln50_41"/></StgValue>
</operation>

<operation id="2875" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2816 %and_ln50_105 = and i32 %add_ln58_38, i32 %add_ln58_39

]]></Node>
<StgValue><ssdm name="and_ln50_105"/></StgValue>
</operation>

<operation id="2876" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2817 %xor_ln50_167 = xor i32 %and_ln50_41, i32 %and_ln50_105

]]></Node>
<StgValue><ssdm name="xor_ln50_167"/></StgValue>
</operation>

<operation id="2877" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2818 %add_ln54_41 = add i32 %add_ln49_167, i32 %add_ln58_37

]]></Node>
<StgValue><ssdm name="add_ln54_41"/></StgValue>
</operation>

<operation id="2878" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2819 %add_ln58_104 = add i32 %xor_ln50_165, i32 %add_ln49_167

]]></Node>
<StgValue><ssdm name="add_ln58_104"/></StgValue>
</operation>

<operation id="2879" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2820 %add_ln58_41 = add i32 %add_ln58_104, i32 %xor_ln50_167

]]></Node>
<StgValue><ssdm name="add_ln58_41"/></StgValue>
</operation>

<operation id="2880" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2821 %lshr_ln49_42 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_41, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_42"/></StgValue>
</operation>

<operation id="2881" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="6" op_0_bw="32">
<![CDATA[
entry:2822 %trunc_ln49_126 = trunc i32 %add_ln54_41

]]></Node>
<StgValue><ssdm name="trunc_ln49_126"/></StgValue>
</operation>

<operation id="2882" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2823 %or_ln49_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_126, i26 %lshr_ln49_42

]]></Node>
<StgValue><ssdm name="or_ln49_42"/></StgValue>
</operation>

<operation id="2883" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2824 %lshr_ln49_147 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_41, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_147"/></StgValue>
</operation>

<operation id="2884" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="11" op_0_bw="32">
<![CDATA[
entry:2825 %trunc_ln49_127 = trunc i32 %add_ln54_41

]]></Node>
<StgValue><ssdm name="trunc_ln49_127"/></StgValue>
</operation>

<operation id="2885" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2826 %or_ln49_147 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_127, i21 %lshr_ln49_147

]]></Node>
<StgValue><ssdm name="or_ln49_147"/></StgValue>
</operation>

<operation id="2886" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2827 %lshr_ln49_148 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_41, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_148"/></StgValue>
</operation>

<operation id="2887" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="25" op_0_bw="32">
<![CDATA[
entry:2828 %trunc_ln49_128 = trunc i32 %add_ln54_41

]]></Node>
<StgValue><ssdm name="trunc_ln49_128"/></StgValue>
</operation>

<operation id="2888" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2829 %or_ln49_148 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_128, i7 %lshr_ln49_148

]]></Node>
<StgValue><ssdm name="or_ln49_148"/></StgValue>
</operation>

<operation id="2889" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2830 %xor_ln49_168 = xor i32 %or_ln49_42, i32 %or_ln49_147

]]></Node>
<StgValue><ssdm name="xor_ln49_168"/></StgValue>
</operation>

<operation id="2890" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2831 %xor_ln49_169 = xor i32 %xor_ln49_168, i32 %or_ln49_148

]]></Node>
<StgValue><ssdm name="xor_ln49_169"/></StgValue>
</operation>

<operation id="2891" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2832 %and_ln49_42 = and i32 %add_ln54_40, i32 %add_ln54_41

]]></Node>
<StgValue><ssdm name="and_ln49_42"/></StgValue>
</operation>

<operation id="2892" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2833 %xor_ln49_170 = xor i32 %add_ln54_41, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_170"/></StgValue>
</operation>

<operation id="2893" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2834 %and_ln49_106 = and i32 %add_ln54_39, i32 %xor_ln49_170

]]></Node>
<StgValue><ssdm name="and_ln49_106"/></StgValue>
</operation>

<operation id="2894" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2835 %xor_ln49_171 = xor i32 %and_ln49_106, i32 %and_ln49_42

]]></Node>
<StgValue><ssdm name="xor_ln49_171"/></StgValue>
</operation>

<operation id="2895" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2836 %add_ln49_168 = add i32 %xor_ln49_171, i32 %add_ln54_38

]]></Node>
<StgValue><ssdm name="add_ln49_168"/></StgValue>
</operation>

<operation id="2896" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2837 %add_ln49_169 = add i32 %m_42, i32 3259730800

]]></Node>
<StgValue><ssdm name="add_ln49_169"/></StgValue>
</operation>

<operation id="2897" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2838 %add_ln49_170 = add i32 %add_ln49_169, i32 %xor_ln49_169

]]></Node>
<StgValue><ssdm name="add_ln49_170"/></StgValue>
</operation>

<operation id="2898" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2839 %add_ln49_171 = add i32 %add_ln49_170, i32 %add_ln49_168

]]></Node>
<StgValue><ssdm name="add_ln49_171"/></StgValue>
</operation>

<operation id="2899" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2840 %lshr_ln50_42 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_41, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_42"/></StgValue>
</operation>

<operation id="2900" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="2" op_0_bw="32">
<![CDATA[
entry:2841 %trunc_ln50_126 = trunc i32 %add_ln58_41

]]></Node>
<StgValue><ssdm name="trunc_ln50_126"/></StgValue>
</operation>

<operation id="2901" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2842 %or_ln50_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_126, i30 %lshr_ln50_42

]]></Node>
<StgValue><ssdm name="or_ln50_42"/></StgValue>
</operation>

<operation id="2902" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2843 %lshr_ln50_147 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_41, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_147"/></StgValue>
</operation>

<operation id="2903" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="13" op_0_bw="32">
<![CDATA[
entry:2844 %trunc_ln50_127 = trunc i32 %add_ln58_41

]]></Node>
<StgValue><ssdm name="trunc_ln50_127"/></StgValue>
</operation>

<operation id="2904" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2845 %or_ln50_147 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_127, i19 %lshr_ln50_147

]]></Node>
<StgValue><ssdm name="or_ln50_147"/></StgValue>
</operation>

<operation id="2905" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2846 %lshr_ln50_148 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_41, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_148"/></StgValue>
</operation>

<operation id="2906" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="22" op_0_bw="32">
<![CDATA[
entry:2847 %trunc_ln50_128 = trunc i32 %add_ln58_41

]]></Node>
<StgValue><ssdm name="trunc_ln50_128"/></StgValue>
</operation>

<operation id="2907" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2848 %or_ln50_148 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_128, i10 %lshr_ln50_148

]]></Node>
<StgValue><ssdm name="or_ln50_148"/></StgValue>
</operation>

<operation id="2908" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2849 %xor_ln50_168 = xor i32 %or_ln50_42, i32 %or_ln50_147

]]></Node>
<StgValue><ssdm name="xor_ln50_168"/></StgValue>
</operation>

<operation id="2909" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2850 %xor_ln50_169 = xor i32 %xor_ln50_168, i32 %or_ln50_148

]]></Node>
<StgValue><ssdm name="xor_ln50_169"/></StgValue>
</operation>

<operation id="2910" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2851 %xor_ln50_170 = xor i32 %add_ln58_39, i32 %add_ln58_40

]]></Node>
<StgValue><ssdm name="xor_ln50_170"/></StgValue>
</operation>

<operation id="2911" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2852 %and_ln50_42 = and i32 %xor_ln50_170, i32 %add_ln58_41

]]></Node>
<StgValue><ssdm name="and_ln50_42"/></StgValue>
</operation>

<operation id="2912" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2853 %and_ln50_106 = and i32 %add_ln58_39, i32 %add_ln58_40

]]></Node>
<StgValue><ssdm name="and_ln50_106"/></StgValue>
</operation>

<operation id="2913" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2854 %xor_ln50_171 = xor i32 %and_ln50_42, i32 %and_ln50_106

]]></Node>
<StgValue><ssdm name="xor_ln50_171"/></StgValue>
</operation>

<operation id="2914" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2855 %add_ln54_42 = add i32 %add_ln49_171, i32 %add_ln58_38

]]></Node>
<StgValue><ssdm name="add_ln54_42"/></StgValue>
</operation>

<operation id="2915" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2856 %add_ln58_105 = add i32 %xor_ln50_169, i32 %add_ln49_171

]]></Node>
<StgValue><ssdm name="add_ln58_105"/></StgValue>
</operation>

<operation id="2916" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2857 %add_ln58_42 = add i32 %add_ln58_105, i32 %xor_ln50_171

]]></Node>
<StgValue><ssdm name="add_ln58_42"/></StgValue>
</operation>

<operation id="2917" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2858 %lshr_ln49_43 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_42, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_43"/></StgValue>
</operation>

<operation id="2918" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="6" op_0_bw="32">
<![CDATA[
entry:2859 %trunc_ln49_129 = trunc i32 %add_ln54_42

]]></Node>
<StgValue><ssdm name="trunc_ln49_129"/></StgValue>
</operation>

<operation id="2919" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2860 %or_ln49_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_129, i26 %lshr_ln49_43

]]></Node>
<StgValue><ssdm name="or_ln49_43"/></StgValue>
</operation>

<operation id="2920" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2861 %lshr_ln49_149 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_42, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_149"/></StgValue>
</operation>

<operation id="2921" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="11" op_0_bw="32">
<![CDATA[
entry:2862 %trunc_ln49_130 = trunc i32 %add_ln54_42

]]></Node>
<StgValue><ssdm name="trunc_ln49_130"/></StgValue>
</operation>

<operation id="2922" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2863 %or_ln49_149 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_130, i21 %lshr_ln49_149

]]></Node>
<StgValue><ssdm name="or_ln49_149"/></StgValue>
</operation>

<operation id="2923" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2864 %lshr_ln49_150 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_42, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_150"/></StgValue>
</operation>

<operation id="2924" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="25" op_0_bw="32">
<![CDATA[
entry:2865 %trunc_ln49_131 = trunc i32 %add_ln54_42

]]></Node>
<StgValue><ssdm name="trunc_ln49_131"/></StgValue>
</operation>

<operation id="2925" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2866 %or_ln49_150 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_131, i7 %lshr_ln49_150

]]></Node>
<StgValue><ssdm name="or_ln49_150"/></StgValue>
</operation>

<operation id="2926" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2867 %xor_ln49_172 = xor i32 %or_ln49_43, i32 %or_ln49_149

]]></Node>
<StgValue><ssdm name="xor_ln49_172"/></StgValue>
</operation>

<operation id="2927" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2868 %xor_ln49_173 = xor i32 %xor_ln49_172, i32 %or_ln49_150

]]></Node>
<StgValue><ssdm name="xor_ln49_173"/></StgValue>
</operation>

<operation id="2928" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2877 %lshr_ln50_43 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_42, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_43"/></StgValue>
</operation>

<operation id="2929" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="2" op_0_bw="32">
<![CDATA[
entry:2878 %trunc_ln50_129 = trunc i32 %add_ln58_42

]]></Node>
<StgValue><ssdm name="trunc_ln50_129"/></StgValue>
</operation>

<operation id="2930" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2879 %or_ln50_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_129, i30 %lshr_ln50_43

]]></Node>
<StgValue><ssdm name="or_ln50_43"/></StgValue>
</operation>

<operation id="2931" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2880 %lshr_ln50_149 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_42, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_149"/></StgValue>
</operation>

<operation id="2932" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="13" op_0_bw="32">
<![CDATA[
entry:2881 %trunc_ln50_130 = trunc i32 %add_ln58_42

]]></Node>
<StgValue><ssdm name="trunc_ln50_130"/></StgValue>
</operation>

<operation id="2933" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2882 %or_ln50_149 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_130, i19 %lshr_ln50_149

]]></Node>
<StgValue><ssdm name="or_ln50_149"/></StgValue>
</operation>

<operation id="2934" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2883 %lshr_ln50_150 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_42, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_150"/></StgValue>
</operation>

<operation id="2935" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="22" op_0_bw="32">
<![CDATA[
entry:2884 %trunc_ln50_131 = trunc i32 %add_ln58_42

]]></Node>
<StgValue><ssdm name="trunc_ln50_131"/></StgValue>
</operation>

<operation id="2936" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2885 %or_ln50_150 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_131, i10 %lshr_ln50_150

]]></Node>
<StgValue><ssdm name="or_ln50_150"/></StgValue>
</operation>

<operation id="2937" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2886 %xor_ln50_172 = xor i32 %or_ln50_43, i32 %or_ln50_149

]]></Node>
<StgValue><ssdm name="xor_ln50_172"/></StgValue>
</operation>

<operation id="2938" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2887 %xor_ln50_173 = xor i32 %xor_ln50_172, i32 %or_ln50_150

]]></Node>
<StgValue><ssdm name="xor_ln50_173"/></StgValue>
</operation>

<operation id="2939" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3579 %add_ln49_251 = add i32 %m_55, i32 %xor_ln37_185

]]></Node>
<StgValue><ssdm name="add_ln49_251"/></StgValue>
</operation>

<operation id="2940" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3581 %add_ln49_254 = add i32 %add_ln49_253, i32 %add_ln49_251

]]></Node>
<StgValue><ssdm name="add_ln49_254"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2941" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1132 %add_ln37_123 = add i32 %m_50, i32 %m_41

]]></Node>
<StgValue><ssdm name="add_ln37_123"/></StgValue>
</operation>

<operation id="2942" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1134 %m_57 = add i32 %add_ln37_124, i32 %add_ln37_123

]]></Node>
<StgValue><ssdm name="m_57"/></StgValue>
</operation>

<operation id="2943" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1158 %lshr_ln37_43 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_57, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_43"/></StgValue>
</operation>

<operation id="2944" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="17" op_0_bw="32">
<![CDATA[
entry:1159 %trunc_ln37_172 = trunc i32 %m_57

]]></Node>
<StgValue><ssdm name="trunc_ln37_172"/></StgValue>
</operation>

<operation id="2945" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:1160 %or_ln37_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_172, i15 %lshr_ln37_43

]]></Node>
<StgValue><ssdm name="or_ln37_43"/></StgValue>
</operation>

<operation id="2946" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1161 %lshr_ln37_229 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_57, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_229"/></StgValue>
</operation>

<operation id="2947" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="19" op_0_bw="32">
<![CDATA[
entry:1162 %trunc_ln37_173 = trunc i32 %m_57

]]></Node>
<StgValue><ssdm name="trunc_ln37_173"/></StgValue>
</operation>

<operation id="2948" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:1163 %or_ln37_176 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_173, i13 %lshr_ln37_229

]]></Node>
<StgValue><ssdm name="or_ln37_176"/></StgValue>
</operation>

<operation id="2949" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1164 %lshr_ln37_230 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_57, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_230"/></StgValue>
</operation>

<operation id="2950" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="22">
<![CDATA[
entry:1165 %zext_ln37_86 = zext i22 %lshr_ln37_230

]]></Node>
<StgValue><ssdm name="zext_ln37_86"/></StgValue>
</operation>

<operation id="2951" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1166 %xor_ln37_172 = xor i32 %zext_ln37_86, i32 %or_ln37_176

]]></Node>
<StgValue><ssdm name="xor_ln37_172"/></StgValue>
</operation>

<operation id="2952" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1167 %xor_ln37_173 = xor i32 %xor_ln37_172, i32 %or_ln37_43

]]></Node>
<StgValue><ssdm name="xor_ln37_173"/></StgValue>
</operation>

<operation id="2953" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1168 %lshr_ln37_231 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_44, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_231"/></StgValue>
</operation>

<operation id="2954" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="7" op_0_bw="32">
<![CDATA[
entry:1169 %trunc_ln37_174 = trunc i32 %m_44

]]></Node>
<StgValue><ssdm name="trunc_ln37_174"/></StgValue>
</operation>

<operation id="2955" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:1170 %or_ln37_177 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_174, i25 %lshr_ln37_231

]]></Node>
<StgValue><ssdm name="or_ln37_177"/></StgValue>
</operation>

<operation id="2956" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1171 %lshr_ln37_232 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_44, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_232"/></StgValue>
</operation>

<operation id="2957" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="18" op_0_bw="32">
<![CDATA[
entry:1172 %trunc_ln37_175 = trunc i32 %m_44

]]></Node>
<StgValue><ssdm name="trunc_ln37_175"/></StgValue>
</operation>

<operation id="2958" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:1173 %or_ln37_178 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_175, i14 %lshr_ln37_232

]]></Node>
<StgValue><ssdm name="or_ln37_178"/></StgValue>
</operation>

<operation id="2959" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1174 %lshr_ln37_233 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_44, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_233"/></StgValue>
</operation>

<operation id="2960" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="29">
<![CDATA[
entry:1175 %zext_ln37_87 = zext i29 %lshr_ln37_233

]]></Node>
<StgValue><ssdm name="zext_ln37_87"/></StgValue>
</operation>

<operation id="2961" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1176 %xor_ln37_174 = xor i32 %zext_ln37_87, i32 %or_ln37_178

]]></Node>
<StgValue><ssdm name="xor_ln37_174"/></StgValue>
</operation>

<operation id="2962" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1177 %xor_ln37_175 = xor i32 %xor_ln37_174, i32 %or_ln37_177

]]></Node>
<StgValue><ssdm name="xor_ln37_175"/></StgValue>
</operation>

<operation id="2963" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1178 %add_ln37_129 = add i32 %m_52, i32 %m_43

]]></Node>
<StgValue><ssdm name="add_ln37_129"/></StgValue>
</operation>

<operation id="2964" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1179 %add_ln37_130 = add i32 %xor_ln37_173, i32 %xor_ln37_175

]]></Node>
<StgValue><ssdm name="add_ln37_130"/></StgValue>
</operation>

<operation id="2965" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1180 %m_59 = add i32 %add_ln37_130, i32 %add_ln37_129

]]></Node>
<StgValue><ssdm name="m_59"/></StgValue>
</operation>

<operation id="2966" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1204 %lshr_ln37_45 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_59, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_45"/></StgValue>
</operation>

<operation id="2967" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="17" op_0_bw="32">
<![CDATA[
entry:1205 %trunc_ln37_180 = trunc i32 %m_59

]]></Node>
<StgValue><ssdm name="trunc_ln37_180"/></StgValue>
</operation>

<operation id="2968" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:1206 %or_ln37_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_180, i15 %lshr_ln37_45

]]></Node>
<StgValue><ssdm name="or_ln37_45"/></StgValue>
</operation>

<operation id="2969" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1207 %lshr_ln37_239 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_59, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_239"/></StgValue>
</operation>

<operation id="2970" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="19" op_0_bw="32">
<![CDATA[
entry:1208 %trunc_ln37_181 = trunc i32 %m_59

]]></Node>
<StgValue><ssdm name="trunc_ln37_181"/></StgValue>
</operation>

<operation id="2971" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:1209 %or_ln37_182 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_181, i13 %lshr_ln37_239

]]></Node>
<StgValue><ssdm name="or_ln37_182"/></StgValue>
</operation>

<operation id="2972" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1210 %lshr_ln37_240 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_59, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_240"/></StgValue>
</operation>

<operation id="2973" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="22">
<![CDATA[
entry:1211 %zext_ln37_90 = zext i22 %lshr_ln37_240

]]></Node>
<StgValue><ssdm name="zext_ln37_90"/></StgValue>
</operation>

<operation id="2974" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1212 %xor_ln37_180 = xor i32 %zext_ln37_90, i32 %or_ln37_182

]]></Node>
<StgValue><ssdm name="xor_ln37_180"/></StgValue>
</operation>

<operation id="2975" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1213 %xor_ln37_181 = xor i32 %xor_ln37_180, i32 %or_ln37_45

]]></Node>
<StgValue><ssdm name="xor_ln37_181"/></StgValue>
</operation>

<operation id="2976" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1214 %lshr_ln37_241 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_46, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_241"/></StgValue>
</operation>

<operation id="2977" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="7" op_0_bw="32">
<![CDATA[
entry:1215 %trunc_ln37_182 = trunc i32 %m_46

]]></Node>
<StgValue><ssdm name="trunc_ln37_182"/></StgValue>
</operation>

<operation id="2978" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
entry:1216 %or_ln37_183 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln37_182, i25 %lshr_ln37_241

]]></Node>
<StgValue><ssdm name="or_ln37_183"/></StgValue>
</operation>

<operation id="2979" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1217 %lshr_ln37_242 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_46, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_242"/></StgValue>
</operation>

<operation id="2980" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="18" op_0_bw="32">
<![CDATA[
entry:1218 %trunc_ln37_183 = trunc i32 %m_46

]]></Node>
<StgValue><ssdm name="trunc_ln37_183"/></StgValue>
</operation>

<operation id="2981" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
entry:1219 %or_ln37_184 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln37_183, i14 %lshr_ln37_242

]]></Node>
<StgValue><ssdm name="or_ln37_184"/></StgValue>
</operation>

<operation id="2982" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1220 %lshr_ln37_243 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_46, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_243"/></StgValue>
</operation>

<operation id="2983" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="29">
<![CDATA[
entry:1221 %zext_ln37_91 = zext i29 %lshr_ln37_243

]]></Node>
<StgValue><ssdm name="zext_ln37_91"/></StgValue>
</operation>

<operation id="2984" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1222 %xor_ln37_182 = xor i32 %zext_ln37_91, i32 %or_ln37_184

]]></Node>
<StgValue><ssdm name="xor_ln37_182"/></StgValue>
</operation>

<operation id="2985" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1223 %xor_ln37_183 = xor i32 %xor_ln37_182, i32 %or_ln37_183

]]></Node>
<StgValue><ssdm name="xor_ln37_183"/></StgValue>
</operation>

<operation id="2986" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1224 %add_ln37_135 = add i32 %m_54, i32 %m_45

]]></Node>
<StgValue><ssdm name="add_ln37_135"/></StgValue>
</operation>

<operation id="2987" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1225 %add_ln37_136 = add i32 %xor_ln37_181, i32 %xor_ln37_183

]]></Node>
<StgValue><ssdm name="add_ln37_136"/></StgValue>
</operation>

<operation id="2988" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1226 %m_61 = add i32 %add_ln37_136, i32 %add_ln37_135

]]></Node>
<StgValue><ssdm name="m_61"/></StgValue>
</operation>

<operation id="2989" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1247 %lshr_ln37_47 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_61, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_47"/></StgValue>
</operation>

<operation id="2990" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="17" op_0_bw="32">
<![CDATA[
entry:1248 %trunc_ln37_188 = trunc i32 %m_61

]]></Node>
<StgValue><ssdm name="trunc_ln37_188"/></StgValue>
</operation>

<operation id="2991" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
entry:1249 %or_ln37_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37_188, i15 %lshr_ln37_47

]]></Node>
<StgValue><ssdm name="or_ln37_47"/></StgValue>
</operation>

<operation id="2992" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1250 %lshr_ln37_249 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_61, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_249"/></StgValue>
</operation>

<operation id="2993" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="19" op_0_bw="32">
<![CDATA[
entry:1251 %trunc_ln37_189 = trunc i32 %m_61

]]></Node>
<StgValue><ssdm name="trunc_ln37_189"/></StgValue>
</operation>

<operation id="2994" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
entry:1252 %or_ln37_188 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln37_189, i13 %lshr_ln37_249

]]></Node>
<StgValue><ssdm name="or_ln37_188"/></StgValue>
</operation>

<operation id="2995" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1253 %lshr_ln37_250 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_61, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln37_250"/></StgValue>
</operation>

<operation id="2996" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="22">
<![CDATA[
entry:1254 %zext_ln37_94 = zext i22 %lshr_ln37_250

]]></Node>
<StgValue><ssdm name="zext_ln37_94"/></StgValue>
</operation>

<operation id="2997" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1255 %xor_ln37_188 = xor i32 %zext_ln37_94, i32 %or_ln37_188

]]></Node>
<StgValue><ssdm name="xor_ln37_188"/></StgValue>
</operation>

<operation id="2998" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1256 %xor_ln37_189 = xor i32 %xor_ln37_188, i32 %or_ln37_47

]]></Node>
<StgValue><ssdm name="xor_ln37_189"/></StgValue>
</operation>

<operation id="2999" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2869 %and_ln49_43 = and i32 %add_ln54_41, i32 %add_ln54_42

]]></Node>
<StgValue><ssdm name="and_ln49_43"/></StgValue>
</operation>

<operation id="3000" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2870 %xor_ln49_174 = xor i32 %add_ln54_42, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_174"/></StgValue>
</operation>

<operation id="3001" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2871 %and_ln49_107 = and i32 %add_ln54_40, i32 %xor_ln49_174

]]></Node>
<StgValue><ssdm name="and_ln49_107"/></StgValue>
</operation>

<operation id="3002" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2872 %xor_ln49_175 = xor i32 %and_ln49_107, i32 %and_ln49_43

]]></Node>
<StgValue><ssdm name="xor_ln49_175"/></StgValue>
</operation>

<operation id="3003" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2873 %add_ln49_172 = add i32 %xor_ln49_175, i32 %add_ln54_39

]]></Node>
<StgValue><ssdm name="add_ln49_172"/></StgValue>
</operation>

<operation id="3004" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2874 %add_ln49_173 = add i32 %m_43, i32 3345764771

]]></Node>
<StgValue><ssdm name="add_ln49_173"/></StgValue>
</operation>

<operation id="3005" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2875 %add_ln49_174 = add i32 %add_ln49_173, i32 %xor_ln49_173

]]></Node>
<StgValue><ssdm name="add_ln49_174"/></StgValue>
</operation>

<operation id="3006" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2876 %add_ln49_175 = add i32 %add_ln49_174, i32 %add_ln49_172

]]></Node>
<StgValue><ssdm name="add_ln49_175"/></StgValue>
</operation>

<operation id="3007" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2888 %xor_ln50_174 = xor i32 %add_ln58_40, i32 %add_ln58_41

]]></Node>
<StgValue><ssdm name="xor_ln50_174"/></StgValue>
</operation>

<operation id="3008" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2889 %and_ln50_43 = and i32 %xor_ln50_174, i32 %add_ln58_42

]]></Node>
<StgValue><ssdm name="and_ln50_43"/></StgValue>
</operation>

<operation id="3009" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2890 %and_ln50_107 = and i32 %add_ln58_40, i32 %add_ln58_41

]]></Node>
<StgValue><ssdm name="and_ln50_107"/></StgValue>
</operation>

<operation id="3010" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2891 %xor_ln50_175 = xor i32 %and_ln50_43, i32 %and_ln50_107

]]></Node>
<StgValue><ssdm name="xor_ln50_175"/></StgValue>
</operation>

<operation id="3011" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2892 %add_ln54_43 = add i32 %add_ln49_175, i32 %add_ln58_39

]]></Node>
<StgValue><ssdm name="add_ln54_43"/></StgValue>
</operation>

<operation id="3012" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2893 %add_ln58_106 = add i32 %xor_ln50_173, i32 %add_ln49_175

]]></Node>
<StgValue><ssdm name="add_ln58_106"/></StgValue>
</operation>

<operation id="3013" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2894 %add_ln58_43 = add i32 %add_ln58_106, i32 %xor_ln50_175

]]></Node>
<StgValue><ssdm name="add_ln58_43"/></StgValue>
</operation>

<operation id="3014" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2895 %lshr_ln49_44 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_43, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_44"/></StgValue>
</operation>

<operation id="3015" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="6" op_0_bw="32">
<![CDATA[
entry:2896 %trunc_ln49_132 = trunc i32 %add_ln54_43

]]></Node>
<StgValue><ssdm name="trunc_ln49_132"/></StgValue>
</operation>

<operation id="3016" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2897 %or_ln49_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_132, i26 %lshr_ln49_44

]]></Node>
<StgValue><ssdm name="or_ln49_44"/></StgValue>
</operation>

<operation id="3017" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2898 %lshr_ln49_151 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_43, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_151"/></StgValue>
</operation>

<operation id="3018" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="11" op_0_bw="32">
<![CDATA[
entry:2899 %trunc_ln49_133 = trunc i32 %add_ln54_43

]]></Node>
<StgValue><ssdm name="trunc_ln49_133"/></StgValue>
</operation>

<operation id="3019" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2900 %or_ln49_151 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_133, i21 %lshr_ln49_151

]]></Node>
<StgValue><ssdm name="or_ln49_151"/></StgValue>
</operation>

<operation id="3020" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2901 %lshr_ln49_152 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_43, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_152"/></StgValue>
</operation>

<operation id="3021" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="25" op_0_bw="32">
<![CDATA[
entry:2902 %trunc_ln49_134 = trunc i32 %add_ln54_43

]]></Node>
<StgValue><ssdm name="trunc_ln49_134"/></StgValue>
</operation>

<operation id="3022" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2903 %or_ln49_152 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_134, i7 %lshr_ln49_152

]]></Node>
<StgValue><ssdm name="or_ln49_152"/></StgValue>
</operation>

<operation id="3023" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2904 %xor_ln49_176 = xor i32 %or_ln49_44, i32 %or_ln49_151

]]></Node>
<StgValue><ssdm name="xor_ln49_176"/></StgValue>
</operation>

<operation id="3024" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2905 %xor_ln49_177 = xor i32 %xor_ln49_176, i32 %or_ln49_152

]]></Node>
<StgValue><ssdm name="xor_ln49_177"/></StgValue>
</operation>

<operation id="3025" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2906 %and_ln49_44 = and i32 %add_ln54_42, i32 %add_ln54_43

]]></Node>
<StgValue><ssdm name="and_ln49_44"/></StgValue>
</operation>

<operation id="3026" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2907 %xor_ln49_178 = xor i32 %add_ln54_43, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_178"/></StgValue>
</operation>

<operation id="3027" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2908 %and_ln49_108 = and i32 %add_ln54_41, i32 %xor_ln49_178

]]></Node>
<StgValue><ssdm name="and_ln49_108"/></StgValue>
</operation>

<operation id="3028" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2909 %xor_ln49_179 = xor i32 %and_ln49_108, i32 %and_ln49_44

]]></Node>
<StgValue><ssdm name="xor_ln49_179"/></StgValue>
</operation>

<operation id="3029" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2910 %add_ln49_176 = add i32 %xor_ln49_179, i32 %add_ln54_40

]]></Node>
<StgValue><ssdm name="add_ln49_176"/></StgValue>
</operation>

<operation id="3030" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2911 %add_ln49_177 = add i32 %m_44, i32 3516065817

]]></Node>
<StgValue><ssdm name="add_ln49_177"/></StgValue>
</operation>

<operation id="3031" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2912 %add_ln49_178 = add i32 %add_ln49_177, i32 %xor_ln49_177

]]></Node>
<StgValue><ssdm name="add_ln49_178"/></StgValue>
</operation>

<operation id="3032" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2913 %add_ln49_179 = add i32 %add_ln49_178, i32 %add_ln49_176

]]></Node>
<StgValue><ssdm name="add_ln49_179"/></StgValue>
</operation>

<operation id="3033" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2914 %lshr_ln50_44 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_43, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_44"/></StgValue>
</operation>

<operation id="3034" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="2" op_0_bw="32">
<![CDATA[
entry:2915 %trunc_ln50_132 = trunc i32 %add_ln58_43

]]></Node>
<StgValue><ssdm name="trunc_ln50_132"/></StgValue>
</operation>

<operation id="3035" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2916 %or_ln50_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_132, i30 %lshr_ln50_44

]]></Node>
<StgValue><ssdm name="or_ln50_44"/></StgValue>
</operation>

<operation id="3036" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2917 %lshr_ln50_151 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_43, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_151"/></StgValue>
</operation>

<operation id="3037" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="13" op_0_bw="32">
<![CDATA[
entry:2918 %trunc_ln50_133 = trunc i32 %add_ln58_43

]]></Node>
<StgValue><ssdm name="trunc_ln50_133"/></StgValue>
</operation>

<operation id="3038" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2919 %or_ln50_151 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_133, i19 %lshr_ln50_151

]]></Node>
<StgValue><ssdm name="or_ln50_151"/></StgValue>
</operation>

<operation id="3039" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2920 %lshr_ln50_152 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_43, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_152"/></StgValue>
</operation>

<operation id="3040" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="22" op_0_bw="32">
<![CDATA[
entry:2921 %trunc_ln50_134 = trunc i32 %add_ln58_43

]]></Node>
<StgValue><ssdm name="trunc_ln50_134"/></StgValue>
</operation>

<operation id="3041" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2922 %or_ln50_152 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_134, i10 %lshr_ln50_152

]]></Node>
<StgValue><ssdm name="or_ln50_152"/></StgValue>
</operation>

<operation id="3042" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2923 %xor_ln50_176 = xor i32 %or_ln50_44, i32 %or_ln50_151

]]></Node>
<StgValue><ssdm name="xor_ln50_176"/></StgValue>
</operation>

<operation id="3043" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2924 %xor_ln50_177 = xor i32 %xor_ln50_176, i32 %or_ln50_152

]]></Node>
<StgValue><ssdm name="xor_ln50_177"/></StgValue>
</operation>

<operation id="3044" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2929 %add_ln54_44 = add i32 %add_ln49_179, i32 %add_ln58_40

]]></Node>
<StgValue><ssdm name="add_ln54_44"/></StgValue>
</operation>

<operation id="3045" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2932 %lshr_ln49_45 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_44, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_45"/></StgValue>
</operation>

<operation id="3046" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="6" op_0_bw="32">
<![CDATA[
entry:2933 %trunc_ln49_135 = trunc i32 %add_ln54_44

]]></Node>
<StgValue><ssdm name="trunc_ln49_135"/></StgValue>
</operation>

<operation id="3047" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2934 %or_ln49_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_135, i26 %lshr_ln49_45

]]></Node>
<StgValue><ssdm name="or_ln49_45"/></StgValue>
</operation>

<operation id="3048" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2935 %lshr_ln49_153 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_44, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_153"/></StgValue>
</operation>

<operation id="3049" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="11" op_0_bw="32">
<![CDATA[
entry:2936 %trunc_ln49_136 = trunc i32 %add_ln54_44

]]></Node>
<StgValue><ssdm name="trunc_ln49_136"/></StgValue>
</operation>

<operation id="3050" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2937 %or_ln49_153 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_136, i21 %lshr_ln49_153

]]></Node>
<StgValue><ssdm name="or_ln49_153"/></StgValue>
</operation>

<operation id="3051" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2938 %lshr_ln49_154 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_44, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_154"/></StgValue>
</operation>

<operation id="3052" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="25" op_0_bw="32">
<![CDATA[
entry:2939 %trunc_ln49_137 = trunc i32 %add_ln54_44

]]></Node>
<StgValue><ssdm name="trunc_ln49_137"/></StgValue>
</operation>

<operation id="3053" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2940 %or_ln49_154 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_137, i7 %lshr_ln49_154

]]></Node>
<StgValue><ssdm name="or_ln49_154"/></StgValue>
</operation>

<operation id="3054" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2941 %xor_ln49_180 = xor i32 %or_ln49_45, i32 %or_ln49_153

]]></Node>
<StgValue><ssdm name="xor_ln49_180"/></StgValue>
</operation>

<operation id="3055" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2942 %xor_ln49_181 = xor i32 %xor_ln49_180, i32 %or_ln49_154

]]></Node>
<StgValue><ssdm name="xor_ln49_181"/></StgValue>
</operation>

<operation id="3056" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2943 %and_ln49_45 = and i32 %add_ln54_43, i32 %add_ln54_44

]]></Node>
<StgValue><ssdm name="and_ln49_45"/></StgValue>
</operation>

<operation id="3057" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2944 %xor_ln49_182 = xor i32 %add_ln54_44, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_182"/></StgValue>
</operation>

<operation id="3058" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2945 %and_ln49_109 = and i32 %add_ln54_42, i32 %xor_ln49_182

]]></Node>
<StgValue><ssdm name="and_ln49_109"/></StgValue>
</operation>

<operation id="3059" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2946 %xor_ln49_183 = xor i32 %and_ln49_109, i32 %and_ln49_45

]]></Node>
<StgValue><ssdm name="xor_ln49_183"/></StgValue>
</operation>

<operation id="3060" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2947 %add_ln49_180 = add i32 %xor_ln49_183, i32 %add_ln54_41

]]></Node>
<StgValue><ssdm name="add_ln49_180"/></StgValue>
</operation>

<operation id="3061" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2948 %add_ln49_181 = add i32 %m_45, i32 3600352804

]]></Node>
<StgValue><ssdm name="add_ln49_181"/></StgValue>
</operation>

<operation id="3062" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2949 %add_ln49_182 = add i32 %add_ln49_181, i32 %xor_ln49_181

]]></Node>
<StgValue><ssdm name="add_ln49_182"/></StgValue>
</operation>

<operation id="3063" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2950 %add_ln49_183 = add i32 %add_ln49_182, i32 %add_ln49_180

]]></Node>
<StgValue><ssdm name="add_ln49_183"/></StgValue>
</operation>

<operation id="3064" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3619 %add_ln49_259 = add i32 %xor_ln37_189, i32 %xor_ln37_191

]]></Node>
<StgValue><ssdm name="add_ln49_259"/></StgValue>
</operation>

<operation id="3065" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3620 %add_ln49_260 = add i32 %m_47, i32 3329325298

]]></Node>
<StgValue><ssdm name="add_ln49_260"/></StgValue>
</operation>

<operation id="3066" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3621 %add_ln49_261 = add i32 %add_ln49_260, i32 %add_ln49_259

]]></Node>
<StgValue><ssdm name="add_ln49_261"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="3067" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2925 %xor_ln50_178 = xor i32 %add_ln58_41, i32 %add_ln58_42

]]></Node>
<StgValue><ssdm name="xor_ln50_178"/></StgValue>
</operation>

<operation id="3068" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2926 %and_ln50_44 = and i32 %xor_ln50_178, i32 %add_ln58_43

]]></Node>
<StgValue><ssdm name="and_ln50_44"/></StgValue>
</operation>

<operation id="3069" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2927 %and_ln50_108 = and i32 %add_ln58_41, i32 %add_ln58_42

]]></Node>
<StgValue><ssdm name="and_ln50_108"/></StgValue>
</operation>

<operation id="3070" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2928 %xor_ln50_179 = xor i32 %and_ln50_44, i32 %and_ln50_108

]]></Node>
<StgValue><ssdm name="xor_ln50_179"/></StgValue>
</operation>

<operation id="3071" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2930 %add_ln58_107 = add i32 %xor_ln50_177, i32 %add_ln49_179

]]></Node>
<StgValue><ssdm name="add_ln58_107"/></StgValue>
</operation>

<operation id="3072" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2931 %add_ln58_44 = add i32 %add_ln58_107, i32 %xor_ln50_179

]]></Node>
<StgValue><ssdm name="add_ln58_44"/></StgValue>
</operation>

<operation id="3073" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2951 %lshr_ln50_45 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_44, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_45"/></StgValue>
</operation>

<operation id="3074" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="2" op_0_bw="32">
<![CDATA[
entry:2952 %trunc_ln50_135 = trunc i32 %add_ln58_44

]]></Node>
<StgValue><ssdm name="trunc_ln50_135"/></StgValue>
</operation>

<operation id="3075" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2953 %or_ln50_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_135, i30 %lshr_ln50_45

]]></Node>
<StgValue><ssdm name="or_ln50_45"/></StgValue>
</operation>

<operation id="3076" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2954 %lshr_ln50_153 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_44, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_153"/></StgValue>
</operation>

<operation id="3077" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="13" op_0_bw="32">
<![CDATA[
entry:2955 %trunc_ln50_136 = trunc i32 %add_ln58_44

]]></Node>
<StgValue><ssdm name="trunc_ln50_136"/></StgValue>
</operation>

<operation id="3078" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2956 %or_ln50_153 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_136, i19 %lshr_ln50_153

]]></Node>
<StgValue><ssdm name="or_ln50_153"/></StgValue>
</operation>

<operation id="3079" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2957 %lshr_ln50_154 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_44, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_154"/></StgValue>
</operation>

<operation id="3080" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="22" op_0_bw="32">
<![CDATA[
entry:2958 %trunc_ln50_137 = trunc i32 %add_ln58_44

]]></Node>
<StgValue><ssdm name="trunc_ln50_137"/></StgValue>
</operation>

<operation id="3081" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2959 %or_ln50_154 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_137, i10 %lshr_ln50_154

]]></Node>
<StgValue><ssdm name="or_ln50_154"/></StgValue>
</operation>

<operation id="3082" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2960 %xor_ln50_180 = xor i32 %or_ln50_45, i32 %or_ln50_153

]]></Node>
<StgValue><ssdm name="xor_ln50_180"/></StgValue>
</operation>

<operation id="3083" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2961 %xor_ln50_181 = xor i32 %xor_ln50_180, i32 %or_ln50_154

]]></Node>
<StgValue><ssdm name="xor_ln50_181"/></StgValue>
</operation>

<operation id="3084" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2962 %xor_ln50_182 = xor i32 %add_ln58_42, i32 %add_ln58_43

]]></Node>
<StgValue><ssdm name="xor_ln50_182"/></StgValue>
</operation>

<operation id="3085" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2963 %and_ln50_45 = and i32 %xor_ln50_182, i32 %add_ln58_44

]]></Node>
<StgValue><ssdm name="and_ln50_45"/></StgValue>
</operation>

<operation id="3086" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2964 %and_ln50_109 = and i32 %add_ln58_42, i32 %add_ln58_43

]]></Node>
<StgValue><ssdm name="and_ln50_109"/></StgValue>
</operation>

<operation id="3087" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2965 %xor_ln50_183 = xor i32 %and_ln50_45, i32 %and_ln50_109

]]></Node>
<StgValue><ssdm name="xor_ln50_183"/></StgValue>
</operation>

<operation id="3088" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2966 %add_ln54_45 = add i32 %add_ln49_183, i32 %add_ln58_41

]]></Node>
<StgValue><ssdm name="add_ln54_45"/></StgValue>
</operation>

<operation id="3089" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2967 %add_ln58_108 = add i32 %xor_ln50_181, i32 %add_ln49_183

]]></Node>
<StgValue><ssdm name="add_ln58_108"/></StgValue>
</operation>

<operation id="3090" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2968 %add_ln58_45 = add i32 %add_ln58_108, i32 %xor_ln50_183

]]></Node>
<StgValue><ssdm name="add_ln58_45"/></StgValue>
</operation>

<operation id="3091" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2969 %lshr_ln49_46 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_45, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_46"/></StgValue>
</operation>

<operation id="3092" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="6" op_0_bw="32">
<![CDATA[
entry:2970 %trunc_ln49_138 = trunc i32 %add_ln54_45

]]></Node>
<StgValue><ssdm name="trunc_ln49_138"/></StgValue>
</operation>

<operation id="3093" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:2971 %or_ln49_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_138, i26 %lshr_ln49_46

]]></Node>
<StgValue><ssdm name="or_ln49_46"/></StgValue>
</operation>

<operation id="3094" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2972 %lshr_ln49_155 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_45, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_155"/></StgValue>
</operation>

<operation id="3095" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="11" op_0_bw="32">
<![CDATA[
entry:2973 %trunc_ln49_139 = trunc i32 %add_ln54_45

]]></Node>
<StgValue><ssdm name="trunc_ln49_139"/></StgValue>
</operation>

<operation id="3096" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:2974 %or_ln49_155 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_139, i21 %lshr_ln49_155

]]></Node>
<StgValue><ssdm name="or_ln49_155"/></StgValue>
</operation>

<operation id="3097" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2975 %lshr_ln49_156 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_45, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_156"/></StgValue>
</operation>

<operation id="3098" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="25" op_0_bw="32">
<![CDATA[
entry:2976 %trunc_ln49_140 = trunc i32 %add_ln54_45

]]></Node>
<StgValue><ssdm name="trunc_ln49_140"/></StgValue>
</operation>

<operation id="3099" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:2977 %or_ln49_156 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_140, i7 %lshr_ln49_156

]]></Node>
<StgValue><ssdm name="or_ln49_156"/></StgValue>
</operation>

<operation id="3100" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2978 %xor_ln49_184 = xor i32 %or_ln49_46, i32 %or_ln49_155

]]></Node>
<StgValue><ssdm name="xor_ln49_184"/></StgValue>
</operation>

<operation id="3101" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2979 %xor_ln49_185 = xor i32 %xor_ln49_184, i32 %or_ln49_156

]]></Node>
<StgValue><ssdm name="xor_ln49_185"/></StgValue>
</operation>

<operation id="3102" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2980 %and_ln49_46 = and i32 %add_ln54_44, i32 %add_ln54_45

]]></Node>
<StgValue><ssdm name="and_ln49_46"/></StgValue>
</operation>

<operation id="3103" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2981 %xor_ln49_186 = xor i32 %add_ln54_45, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_186"/></StgValue>
</operation>

<operation id="3104" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2982 %and_ln49_110 = and i32 %add_ln54_43, i32 %xor_ln49_186

]]></Node>
<StgValue><ssdm name="and_ln49_110"/></StgValue>
</operation>

<operation id="3105" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2983 %xor_ln49_187 = xor i32 %and_ln49_110, i32 %and_ln49_46

]]></Node>
<StgValue><ssdm name="xor_ln49_187"/></StgValue>
</operation>

<operation id="3106" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2984 %add_ln49_184 = add i32 %xor_ln49_187, i32 %add_ln54_42

]]></Node>
<StgValue><ssdm name="add_ln49_184"/></StgValue>
</operation>

<operation id="3107" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2985 %add_ln49_185 = add i32 %m_46, i32 4094571909

]]></Node>
<StgValue><ssdm name="add_ln49_185"/></StgValue>
</operation>

<operation id="3108" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2986 %add_ln49_186 = add i32 %add_ln49_185, i32 %xor_ln49_185

]]></Node>
<StgValue><ssdm name="add_ln49_186"/></StgValue>
</operation>

<operation id="3109" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2987 %add_ln49_187 = add i32 %add_ln49_186, i32 %add_ln49_184

]]></Node>
<StgValue><ssdm name="add_ln49_187"/></StgValue>
</operation>

<operation id="3110" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2988 %lshr_ln50_46 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_45, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_46"/></StgValue>
</operation>

<operation id="3111" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="2" op_0_bw="32">
<![CDATA[
entry:2989 %trunc_ln50_138 = trunc i32 %add_ln58_45

]]></Node>
<StgValue><ssdm name="trunc_ln50_138"/></StgValue>
</operation>

<operation id="3112" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:2990 %or_ln50_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_138, i30 %lshr_ln50_46

]]></Node>
<StgValue><ssdm name="or_ln50_46"/></StgValue>
</operation>

<operation id="3113" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2991 %lshr_ln50_155 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_45, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_155"/></StgValue>
</operation>

<operation id="3114" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="13" op_0_bw="32">
<![CDATA[
entry:2992 %trunc_ln50_139 = trunc i32 %add_ln58_45

]]></Node>
<StgValue><ssdm name="trunc_ln50_139"/></StgValue>
</operation>

<operation id="3115" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:2993 %or_ln50_155 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_139, i19 %lshr_ln50_155

]]></Node>
<StgValue><ssdm name="or_ln50_155"/></StgValue>
</operation>

<operation id="3116" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2994 %lshr_ln50_156 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_45, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_156"/></StgValue>
</operation>

<operation id="3117" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="22" op_0_bw="32">
<![CDATA[
entry:2995 %trunc_ln50_140 = trunc i32 %add_ln58_45

]]></Node>
<StgValue><ssdm name="trunc_ln50_140"/></StgValue>
</operation>

<operation id="3118" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:2996 %or_ln50_156 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_140, i10 %lshr_ln50_156

]]></Node>
<StgValue><ssdm name="or_ln50_156"/></StgValue>
</operation>

<operation id="3119" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2997 %xor_ln50_184 = xor i32 %or_ln50_46, i32 %or_ln50_155

]]></Node>
<StgValue><ssdm name="xor_ln50_184"/></StgValue>
</operation>

<operation id="3120" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2998 %xor_ln50_185 = xor i32 %xor_ln50_184, i32 %or_ln50_156

]]></Node>
<StgValue><ssdm name="xor_ln50_185"/></StgValue>
</operation>

<operation id="3121" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2999 %xor_ln50_186 = xor i32 %add_ln58_43, i32 %add_ln58_44

]]></Node>
<StgValue><ssdm name="xor_ln50_186"/></StgValue>
</operation>

<operation id="3122" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3000 %and_ln50_46 = and i32 %xor_ln50_186, i32 %add_ln58_45

]]></Node>
<StgValue><ssdm name="and_ln50_46"/></StgValue>
</operation>

<operation id="3123" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3001 %and_ln50_110 = and i32 %add_ln58_43, i32 %add_ln58_44

]]></Node>
<StgValue><ssdm name="and_ln50_110"/></StgValue>
</operation>

<operation id="3124" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3002 %xor_ln50_187 = xor i32 %and_ln50_46, i32 %and_ln50_110

]]></Node>
<StgValue><ssdm name="xor_ln50_187"/></StgValue>
</operation>

<operation id="3125" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3003 %add_ln54_46 = add i32 %add_ln49_187, i32 %add_ln58_42

]]></Node>
<StgValue><ssdm name="add_ln54_46"/></StgValue>
</operation>

<operation id="3126" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3004 %add_ln58_109 = add i32 %xor_ln50_185, i32 %add_ln49_187

]]></Node>
<StgValue><ssdm name="add_ln58_109"/></StgValue>
</operation>

<operation id="3127" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3005 %add_ln58_46 = add i32 %add_ln58_109, i32 %xor_ln50_187

]]></Node>
<StgValue><ssdm name="add_ln58_46"/></StgValue>
</operation>

<operation id="3128" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3006 %lshr_ln49_47 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_46, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_47"/></StgValue>
</operation>

<operation id="3129" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="6" op_0_bw="32">
<![CDATA[
entry:3007 %trunc_ln49_141 = trunc i32 %add_ln54_46

]]></Node>
<StgValue><ssdm name="trunc_ln49_141"/></StgValue>
</operation>

<operation id="3130" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3008 %or_ln49_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_141, i26 %lshr_ln49_47

]]></Node>
<StgValue><ssdm name="or_ln49_47"/></StgValue>
</operation>

<operation id="3131" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3009 %lshr_ln49_157 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_46, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_157"/></StgValue>
</operation>

<operation id="3132" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="11" op_0_bw="32">
<![CDATA[
entry:3010 %trunc_ln49_142 = trunc i32 %add_ln54_46

]]></Node>
<StgValue><ssdm name="trunc_ln49_142"/></StgValue>
</operation>

<operation id="3133" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3011 %or_ln49_157 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_142, i21 %lshr_ln49_157

]]></Node>
<StgValue><ssdm name="or_ln49_157"/></StgValue>
</operation>

<operation id="3134" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3012 %lshr_ln49_158 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_46, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_158"/></StgValue>
</operation>

<operation id="3135" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="25" op_0_bw="32">
<![CDATA[
entry:3013 %trunc_ln49_143 = trunc i32 %add_ln54_46

]]></Node>
<StgValue><ssdm name="trunc_ln49_143"/></StgValue>
</operation>

<operation id="3136" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3014 %or_ln49_158 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_143, i7 %lshr_ln49_158

]]></Node>
<StgValue><ssdm name="or_ln49_158"/></StgValue>
</operation>

<operation id="3137" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3015 %xor_ln49_188 = xor i32 %or_ln49_47, i32 %or_ln49_157

]]></Node>
<StgValue><ssdm name="xor_ln49_188"/></StgValue>
</operation>

<operation id="3138" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3016 %xor_ln49_189 = xor i32 %xor_ln49_188, i32 %or_ln49_158

]]></Node>
<StgValue><ssdm name="xor_ln49_189"/></StgValue>
</operation>

<operation id="3139" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3017 %and_ln49_47 = and i32 %add_ln54_45, i32 %add_ln54_46

]]></Node>
<StgValue><ssdm name="and_ln49_47"/></StgValue>
</operation>

<operation id="3140" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3018 %xor_ln49_190 = xor i32 %add_ln54_46, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_190"/></StgValue>
</operation>

<operation id="3141" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3019 %and_ln49_111 = and i32 %add_ln54_44, i32 %xor_ln49_190

]]></Node>
<StgValue><ssdm name="and_ln49_111"/></StgValue>
</operation>

<operation id="3142" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3020 %xor_ln49_191 = xor i32 %and_ln49_111, i32 %and_ln49_47

]]></Node>
<StgValue><ssdm name="xor_ln49_191"/></StgValue>
</operation>

<operation id="3143" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3021 %add_ln49_188 = add i32 %xor_ln49_191, i32 %add_ln54_43

]]></Node>
<StgValue><ssdm name="add_ln49_188"/></StgValue>
</operation>

<operation id="3144" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3022 %add_ln49_189 = add i32 %m_47, i32 275423344

]]></Node>
<StgValue><ssdm name="add_ln49_189"/></StgValue>
</operation>

<operation id="3145" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3023 %add_ln49_190 = add i32 %add_ln49_189, i32 %xor_ln49_189

]]></Node>
<StgValue><ssdm name="add_ln49_190"/></StgValue>
</operation>

<operation id="3146" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3024 %add_ln49_191 = add i32 %add_ln49_190, i32 %add_ln49_188

]]></Node>
<StgValue><ssdm name="add_ln49_191"/></StgValue>
</operation>

<operation id="3147" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3025 %lshr_ln50_47 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_46, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_47"/></StgValue>
</operation>

<operation id="3148" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="2" op_0_bw="32">
<![CDATA[
entry:3026 %trunc_ln50_141 = trunc i32 %add_ln58_46

]]></Node>
<StgValue><ssdm name="trunc_ln50_141"/></StgValue>
</operation>

<operation id="3149" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3027 %or_ln50_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_141, i30 %lshr_ln50_47

]]></Node>
<StgValue><ssdm name="or_ln50_47"/></StgValue>
</operation>

<operation id="3150" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3028 %lshr_ln50_157 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_46, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_157"/></StgValue>
</operation>

<operation id="3151" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="13" op_0_bw="32">
<![CDATA[
entry:3029 %trunc_ln50_142 = trunc i32 %add_ln58_46

]]></Node>
<StgValue><ssdm name="trunc_ln50_142"/></StgValue>
</operation>

<operation id="3152" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3030 %or_ln50_157 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_142, i19 %lshr_ln50_157

]]></Node>
<StgValue><ssdm name="or_ln50_157"/></StgValue>
</operation>

<operation id="3153" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3031 %lshr_ln50_158 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_46, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_158"/></StgValue>
</operation>

<operation id="3154" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="22" op_0_bw="32">
<![CDATA[
entry:3032 %trunc_ln50_143 = trunc i32 %add_ln58_46

]]></Node>
<StgValue><ssdm name="trunc_ln50_143"/></StgValue>
</operation>

<operation id="3155" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3033 %or_ln50_158 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_143, i10 %lshr_ln50_158

]]></Node>
<StgValue><ssdm name="or_ln50_158"/></StgValue>
</operation>

<operation id="3156" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3034 %xor_ln50_188 = xor i32 %or_ln50_47, i32 %or_ln50_157

]]></Node>
<StgValue><ssdm name="xor_ln50_188"/></StgValue>
</operation>

<operation id="3157" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3035 %xor_ln50_189 = xor i32 %xor_ln50_188, i32 %or_ln50_158

]]></Node>
<StgValue><ssdm name="xor_ln50_189"/></StgValue>
</operation>

<operation id="3158" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3036 %xor_ln50_190 = xor i32 %add_ln58_44, i32 %add_ln58_45

]]></Node>
<StgValue><ssdm name="xor_ln50_190"/></StgValue>
</operation>

<operation id="3159" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3037 %and_ln50_47 = and i32 %xor_ln50_190, i32 %add_ln58_46

]]></Node>
<StgValue><ssdm name="and_ln50_47"/></StgValue>
</operation>

<operation id="3160" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3038 %and_ln50_111 = and i32 %add_ln58_44, i32 %add_ln58_45

]]></Node>
<StgValue><ssdm name="and_ln50_111"/></StgValue>
</operation>

<operation id="3161" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3039 %xor_ln50_191 = xor i32 %and_ln50_47, i32 %and_ln50_111

]]></Node>
<StgValue><ssdm name="xor_ln50_191"/></StgValue>
</operation>

<operation id="3162" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3040 %add_ln54_47 = add i32 %add_ln49_191, i32 %add_ln58_43

]]></Node>
<StgValue><ssdm name="add_ln54_47"/></StgValue>
</operation>

<operation id="3163" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3041 %add_ln58_110 = add i32 %xor_ln50_189, i32 %add_ln49_191

]]></Node>
<StgValue><ssdm name="add_ln58_110"/></StgValue>
</operation>

<operation id="3164" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3042 %add_ln58_47 = add i32 %add_ln58_110, i32 %xor_ln50_191

]]></Node>
<StgValue><ssdm name="add_ln58_47"/></StgValue>
</operation>

<operation id="3165" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3043 %lshr_ln49_48 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_47, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_48"/></StgValue>
</operation>

<operation id="3166" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="6" op_0_bw="32">
<![CDATA[
entry:3044 %trunc_ln49_144 = trunc i32 %add_ln54_47

]]></Node>
<StgValue><ssdm name="trunc_ln49_144"/></StgValue>
</operation>

<operation id="3167" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3045 %or_ln49_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_144, i26 %lshr_ln49_48

]]></Node>
<StgValue><ssdm name="or_ln49_48"/></StgValue>
</operation>

<operation id="3168" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3046 %lshr_ln49_159 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_47, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_159"/></StgValue>
</operation>

<operation id="3169" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="11" op_0_bw="32">
<![CDATA[
entry:3047 %trunc_ln49_145 = trunc i32 %add_ln54_47

]]></Node>
<StgValue><ssdm name="trunc_ln49_145"/></StgValue>
</operation>

<operation id="3170" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3048 %or_ln49_159 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_145, i21 %lshr_ln49_159

]]></Node>
<StgValue><ssdm name="or_ln49_159"/></StgValue>
</operation>

<operation id="3171" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3049 %lshr_ln49_160 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_47, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_160"/></StgValue>
</operation>

<operation id="3172" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="25" op_0_bw="32">
<![CDATA[
entry:3050 %trunc_ln49_146 = trunc i32 %add_ln54_47

]]></Node>
<StgValue><ssdm name="trunc_ln49_146"/></StgValue>
</operation>

<operation id="3173" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3051 %or_ln49_160 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_146, i7 %lshr_ln49_160

]]></Node>
<StgValue><ssdm name="or_ln49_160"/></StgValue>
</operation>

<operation id="3174" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3052 %xor_ln49_192 = xor i32 %or_ln49_48, i32 %or_ln49_159

]]></Node>
<StgValue><ssdm name="xor_ln49_192"/></StgValue>
</operation>

<operation id="3175" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3053 %xor_ln49_193 = xor i32 %xor_ln49_192, i32 %or_ln49_160

]]></Node>
<StgValue><ssdm name="xor_ln49_193"/></StgValue>
</operation>

<operation id="3176" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3059 %add_ln49_193 = add i32 %m_48, i32 430227734

]]></Node>
<StgValue><ssdm name="add_ln49_193"/></StgValue>
</operation>

<operation id="3177" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3060 %add_ln49_194 = add i32 %add_ln49_193, i32 %xor_ln49_193

]]></Node>
<StgValue><ssdm name="add_ln49_194"/></StgValue>
</operation>

<operation id="3178" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3062 %lshr_ln50_48 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_47, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_48"/></StgValue>
</operation>

<operation id="3179" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="2" op_0_bw="32">
<![CDATA[
entry:3063 %trunc_ln50_144 = trunc i32 %add_ln58_47

]]></Node>
<StgValue><ssdm name="trunc_ln50_144"/></StgValue>
</operation>

<operation id="3180" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3064 %or_ln50_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_144, i30 %lshr_ln50_48

]]></Node>
<StgValue><ssdm name="or_ln50_48"/></StgValue>
</operation>

<operation id="3181" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3065 %lshr_ln50_159 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_47, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_159"/></StgValue>
</operation>

<operation id="3182" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="13" op_0_bw="32">
<![CDATA[
entry:3066 %trunc_ln50_145 = trunc i32 %add_ln58_47

]]></Node>
<StgValue><ssdm name="trunc_ln50_145"/></StgValue>
</operation>

<operation id="3183" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3067 %or_ln50_159 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_145, i19 %lshr_ln50_159

]]></Node>
<StgValue><ssdm name="or_ln50_159"/></StgValue>
</operation>

<operation id="3184" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3068 %lshr_ln50_160 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_47, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_160"/></StgValue>
</operation>

<operation id="3185" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="22" op_0_bw="32">
<![CDATA[
entry:3069 %trunc_ln50_146 = trunc i32 %add_ln58_47

]]></Node>
<StgValue><ssdm name="trunc_ln50_146"/></StgValue>
</operation>

<operation id="3186" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3070 %or_ln50_160 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_146, i10 %lshr_ln50_160

]]></Node>
<StgValue><ssdm name="or_ln50_160"/></StgValue>
</operation>

<operation id="3187" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3071 %xor_ln50_192 = xor i32 %or_ln50_48, i32 %or_ln50_159

]]></Node>
<StgValue><ssdm name="xor_ln50_192"/></StgValue>
</operation>

<operation id="3188" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3072 %xor_ln50_193 = xor i32 %xor_ln50_192, i32 %or_ln50_160

]]></Node>
<StgValue><ssdm name="xor_ln50_193"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="3189" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3054 %and_ln49_48 = and i32 %add_ln54_46, i32 %add_ln54_47

]]></Node>
<StgValue><ssdm name="and_ln49_48"/></StgValue>
</operation>

<operation id="3190" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3055 %xor_ln49_194 = xor i32 %add_ln54_47, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_194"/></StgValue>
</operation>

<operation id="3191" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3056 %and_ln49_112 = and i32 %add_ln54_45, i32 %xor_ln49_194

]]></Node>
<StgValue><ssdm name="and_ln49_112"/></StgValue>
</operation>

<operation id="3192" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3057 %xor_ln49_195 = xor i32 %and_ln49_112, i32 %and_ln49_48

]]></Node>
<StgValue><ssdm name="xor_ln49_195"/></StgValue>
</operation>

<operation id="3193" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3058 %add_ln49_192 = add i32 %xor_ln49_195, i32 %add_ln54_44

]]></Node>
<StgValue><ssdm name="add_ln49_192"/></StgValue>
</operation>

<operation id="3194" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3061 %add_ln49_195 = add i32 %add_ln49_194, i32 %add_ln49_192

]]></Node>
<StgValue><ssdm name="add_ln49_195"/></StgValue>
</operation>

<operation id="3195" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3073 %xor_ln50_194 = xor i32 %add_ln58_45, i32 %add_ln58_46

]]></Node>
<StgValue><ssdm name="xor_ln50_194"/></StgValue>
</operation>

<operation id="3196" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3074 %and_ln50_48 = and i32 %xor_ln50_194, i32 %add_ln58_47

]]></Node>
<StgValue><ssdm name="and_ln50_48"/></StgValue>
</operation>

<operation id="3197" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3075 %and_ln50_112 = and i32 %add_ln58_45, i32 %add_ln58_46

]]></Node>
<StgValue><ssdm name="and_ln50_112"/></StgValue>
</operation>

<operation id="3198" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3076 %xor_ln50_195 = xor i32 %and_ln50_48, i32 %and_ln50_112

]]></Node>
<StgValue><ssdm name="xor_ln50_195"/></StgValue>
</operation>

<operation id="3199" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3077 %add_ln54_48 = add i32 %add_ln49_195, i32 %add_ln58_44

]]></Node>
<StgValue><ssdm name="add_ln54_48"/></StgValue>
</operation>

<operation id="3200" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3078 %add_ln58_111 = add i32 %xor_ln50_193, i32 %add_ln49_195

]]></Node>
<StgValue><ssdm name="add_ln58_111"/></StgValue>
</operation>

<operation id="3201" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3079 %add_ln58_48 = add i32 %add_ln58_111, i32 %xor_ln50_195

]]></Node>
<StgValue><ssdm name="add_ln58_48"/></StgValue>
</operation>

<operation id="3202" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3080 %lshr_ln49_49 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_48, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_49"/></StgValue>
</operation>

<operation id="3203" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="6" op_0_bw="32">
<![CDATA[
entry:3081 %trunc_ln49_147 = trunc i32 %add_ln54_48

]]></Node>
<StgValue><ssdm name="trunc_ln49_147"/></StgValue>
</operation>

<operation id="3204" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3082 %or_ln49_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_147, i26 %lshr_ln49_49

]]></Node>
<StgValue><ssdm name="or_ln49_49"/></StgValue>
</operation>

<operation id="3205" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3083 %lshr_ln49_161 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_48, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_161"/></StgValue>
</operation>

<operation id="3206" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="11" op_0_bw="32">
<![CDATA[
entry:3084 %trunc_ln49_148 = trunc i32 %add_ln54_48

]]></Node>
<StgValue><ssdm name="trunc_ln49_148"/></StgValue>
</operation>

<operation id="3207" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3085 %or_ln49_161 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_148, i21 %lshr_ln49_161

]]></Node>
<StgValue><ssdm name="or_ln49_161"/></StgValue>
</operation>

<operation id="3208" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3086 %lshr_ln49_162 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_48, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_162"/></StgValue>
</operation>

<operation id="3209" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="25" op_0_bw="32">
<![CDATA[
entry:3087 %trunc_ln49_149 = trunc i32 %add_ln54_48

]]></Node>
<StgValue><ssdm name="trunc_ln49_149"/></StgValue>
</operation>

<operation id="3210" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3088 %or_ln49_162 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_149, i7 %lshr_ln49_162

]]></Node>
<StgValue><ssdm name="or_ln49_162"/></StgValue>
</operation>

<operation id="3211" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3089 %xor_ln49_196 = xor i32 %or_ln49_49, i32 %or_ln49_161

]]></Node>
<StgValue><ssdm name="xor_ln49_196"/></StgValue>
</operation>

<operation id="3212" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3090 %xor_ln49_197 = xor i32 %xor_ln49_196, i32 %or_ln49_162

]]></Node>
<StgValue><ssdm name="xor_ln49_197"/></StgValue>
</operation>

<operation id="3213" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3091 %and_ln49_49 = and i32 %add_ln54_47, i32 %add_ln54_48

]]></Node>
<StgValue><ssdm name="and_ln49_49"/></StgValue>
</operation>

<operation id="3214" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3092 %xor_ln49_198 = xor i32 %add_ln54_48, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_198"/></StgValue>
</operation>

<operation id="3215" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3093 %and_ln49_113 = and i32 %add_ln54_46, i32 %xor_ln49_198

]]></Node>
<StgValue><ssdm name="and_ln49_113"/></StgValue>
</operation>

<operation id="3216" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3094 %xor_ln49_199 = xor i32 %and_ln49_113, i32 %and_ln49_49

]]></Node>
<StgValue><ssdm name="xor_ln49_199"/></StgValue>
</operation>

<operation id="3217" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3095 %add_ln49_196 = add i32 %xor_ln49_199, i32 %add_ln54_45

]]></Node>
<StgValue><ssdm name="add_ln49_196"/></StgValue>
</operation>

<operation id="3218" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3096 %add_ln49_197 = add i32 %m_49, i32 506948616

]]></Node>
<StgValue><ssdm name="add_ln49_197"/></StgValue>
</operation>

<operation id="3219" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3097 %add_ln49_198 = add i32 %add_ln49_197, i32 %xor_ln49_197

]]></Node>
<StgValue><ssdm name="add_ln49_198"/></StgValue>
</operation>

<operation id="3220" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3098 %add_ln49_199 = add i32 %add_ln49_198, i32 %add_ln49_196

]]></Node>
<StgValue><ssdm name="add_ln49_199"/></StgValue>
</operation>

<operation id="3221" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3099 %lshr_ln50_49 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_48, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_49"/></StgValue>
</operation>

<operation id="3222" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="2" op_0_bw="32">
<![CDATA[
entry:3100 %trunc_ln50_147 = trunc i32 %add_ln58_48

]]></Node>
<StgValue><ssdm name="trunc_ln50_147"/></StgValue>
</operation>

<operation id="3223" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3101 %or_ln50_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_147, i30 %lshr_ln50_49

]]></Node>
<StgValue><ssdm name="or_ln50_49"/></StgValue>
</operation>

<operation id="3224" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3102 %lshr_ln50_161 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_48, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_161"/></StgValue>
</operation>

<operation id="3225" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="13" op_0_bw="32">
<![CDATA[
entry:3103 %trunc_ln50_148 = trunc i32 %add_ln58_48

]]></Node>
<StgValue><ssdm name="trunc_ln50_148"/></StgValue>
</operation>

<operation id="3226" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3104 %or_ln50_161 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_148, i19 %lshr_ln50_161

]]></Node>
<StgValue><ssdm name="or_ln50_161"/></StgValue>
</operation>

<operation id="3227" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3105 %lshr_ln50_162 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_48, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_162"/></StgValue>
</operation>

<operation id="3228" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="22" op_0_bw="32">
<![CDATA[
entry:3106 %trunc_ln50_149 = trunc i32 %add_ln58_48

]]></Node>
<StgValue><ssdm name="trunc_ln50_149"/></StgValue>
</operation>

<operation id="3229" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3107 %or_ln50_162 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_149, i10 %lshr_ln50_162

]]></Node>
<StgValue><ssdm name="or_ln50_162"/></StgValue>
</operation>

<operation id="3230" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3108 %xor_ln50_196 = xor i32 %or_ln50_49, i32 %or_ln50_161

]]></Node>
<StgValue><ssdm name="xor_ln50_196"/></StgValue>
</operation>

<operation id="3231" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3109 %xor_ln50_197 = xor i32 %xor_ln50_196, i32 %or_ln50_162

]]></Node>
<StgValue><ssdm name="xor_ln50_197"/></StgValue>
</operation>

<operation id="3232" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3110 %xor_ln50_198 = xor i32 %add_ln58_46, i32 %add_ln58_47

]]></Node>
<StgValue><ssdm name="xor_ln50_198"/></StgValue>
</operation>

<operation id="3233" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3111 %and_ln50_49 = and i32 %xor_ln50_198, i32 %add_ln58_48

]]></Node>
<StgValue><ssdm name="and_ln50_49"/></StgValue>
</operation>

<operation id="3234" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3112 %and_ln50_113 = and i32 %add_ln58_46, i32 %add_ln58_47

]]></Node>
<StgValue><ssdm name="and_ln50_113"/></StgValue>
</operation>

<operation id="3235" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3113 %xor_ln50_199 = xor i32 %and_ln50_49, i32 %and_ln50_113

]]></Node>
<StgValue><ssdm name="xor_ln50_199"/></StgValue>
</operation>

<operation id="3236" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3114 %add_ln54_49 = add i32 %add_ln49_199, i32 %add_ln58_45

]]></Node>
<StgValue><ssdm name="add_ln54_49"/></StgValue>
</operation>

<operation id="3237" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3115 %add_ln58_112 = add i32 %xor_ln50_197, i32 %add_ln49_199

]]></Node>
<StgValue><ssdm name="add_ln58_112"/></StgValue>
</operation>

<operation id="3238" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3116 %add_ln58_49 = add i32 %add_ln58_112, i32 %xor_ln50_199

]]></Node>
<StgValue><ssdm name="add_ln58_49"/></StgValue>
</operation>

<operation id="3239" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3117 %lshr_ln49_50 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_49, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_50"/></StgValue>
</operation>

<operation id="3240" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="6" op_0_bw="32">
<![CDATA[
entry:3118 %trunc_ln49_150 = trunc i32 %add_ln54_49

]]></Node>
<StgValue><ssdm name="trunc_ln49_150"/></StgValue>
</operation>

<operation id="3241" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3119 %or_ln49_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_150, i26 %lshr_ln49_50

]]></Node>
<StgValue><ssdm name="or_ln49_50"/></StgValue>
</operation>

<operation id="3242" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3120 %lshr_ln49_163 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_49, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_163"/></StgValue>
</operation>

<operation id="3243" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="11" op_0_bw="32">
<![CDATA[
entry:3121 %trunc_ln49_151 = trunc i32 %add_ln54_49

]]></Node>
<StgValue><ssdm name="trunc_ln49_151"/></StgValue>
</operation>

<operation id="3244" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3122 %or_ln49_163 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_151, i21 %lshr_ln49_163

]]></Node>
<StgValue><ssdm name="or_ln49_163"/></StgValue>
</operation>

<operation id="3245" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3123 %lshr_ln49_164 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_49, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_164"/></StgValue>
</operation>

<operation id="3246" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="25" op_0_bw="32">
<![CDATA[
entry:3124 %trunc_ln49_152 = trunc i32 %add_ln54_49

]]></Node>
<StgValue><ssdm name="trunc_ln49_152"/></StgValue>
</operation>

<operation id="3247" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3125 %or_ln49_164 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_152, i7 %lshr_ln49_164

]]></Node>
<StgValue><ssdm name="or_ln49_164"/></StgValue>
</operation>

<operation id="3248" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3126 %xor_ln49_200 = xor i32 %or_ln49_50, i32 %or_ln49_163

]]></Node>
<StgValue><ssdm name="xor_ln49_200"/></StgValue>
</operation>

<operation id="3249" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3127 %xor_ln49_201 = xor i32 %xor_ln49_200, i32 %or_ln49_164

]]></Node>
<StgValue><ssdm name="xor_ln49_201"/></StgValue>
</operation>

<operation id="3250" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3128 %and_ln49_50 = and i32 %add_ln54_48, i32 %add_ln54_49

]]></Node>
<StgValue><ssdm name="and_ln49_50"/></StgValue>
</operation>

<operation id="3251" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3129 %xor_ln49_202 = xor i32 %add_ln54_49, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_202"/></StgValue>
</operation>

<operation id="3252" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3130 %and_ln49_114 = and i32 %add_ln54_47, i32 %xor_ln49_202

]]></Node>
<StgValue><ssdm name="and_ln49_114"/></StgValue>
</operation>

<operation id="3253" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3131 %xor_ln49_203 = xor i32 %and_ln49_114, i32 %and_ln49_50

]]></Node>
<StgValue><ssdm name="xor_ln49_203"/></StgValue>
</operation>

<operation id="3254" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3132 %add_ln49_200 = add i32 %xor_ln49_203, i32 %add_ln54_46

]]></Node>
<StgValue><ssdm name="add_ln49_200"/></StgValue>
</operation>

<operation id="3255" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3133 %add_ln49_201 = add i32 %m_50, i32 659060556

]]></Node>
<StgValue><ssdm name="add_ln49_201"/></StgValue>
</operation>

<operation id="3256" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3134 %add_ln49_202 = add i32 %add_ln49_201, i32 %xor_ln49_201

]]></Node>
<StgValue><ssdm name="add_ln49_202"/></StgValue>
</operation>

<operation id="3257" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3135 %add_ln49_203 = add i32 %add_ln49_202, i32 %add_ln49_200

]]></Node>
<StgValue><ssdm name="add_ln49_203"/></StgValue>
</operation>

<operation id="3258" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3136 %lshr_ln50_50 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_49, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_50"/></StgValue>
</operation>

<operation id="3259" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="2" op_0_bw="32">
<![CDATA[
entry:3137 %trunc_ln50_150 = trunc i32 %add_ln58_49

]]></Node>
<StgValue><ssdm name="trunc_ln50_150"/></StgValue>
</operation>

<operation id="3260" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3138 %or_ln50_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_150, i30 %lshr_ln50_50

]]></Node>
<StgValue><ssdm name="or_ln50_50"/></StgValue>
</operation>

<operation id="3261" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3139 %lshr_ln50_163 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_49, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_163"/></StgValue>
</operation>

<operation id="3262" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="13" op_0_bw="32">
<![CDATA[
entry:3140 %trunc_ln50_151 = trunc i32 %add_ln58_49

]]></Node>
<StgValue><ssdm name="trunc_ln50_151"/></StgValue>
</operation>

<operation id="3263" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3141 %or_ln50_163 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_151, i19 %lshr_ln50_163

]]></Node>
<StgValue><ssdm name="or_ln50_163"/></StgValue>
</operation>

<operation id="3264" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3142 %lshr_ln50_164 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_49, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_164"/></StgValue>
</operation>

<operation id="3265" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="22" op_0_bw="32">
<![CDATA[
entry:3143 %trunc_ln50_152 = trunc i32 %add_ln58_49

]]></Node>
<StgValue><ssdm name="trunc_ln50_152"/></StgValue>
</operation>

<operation id="3266" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3144 %or_ln50_164 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_152, i10 %lshr_ln50_164

]]></Node>
<StgValue><ssdm name="or_ln50_164"/></StgValue>
</operation>

<operation id="3267" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3145 %xor_ln50_200 = xor i32 %or_ln50_50, i32 %or_ln50_163

]]></Node>
<StgValue><ssdm name="xor_ln50_200"/></StgValue>
</operation>

<operation id="3268" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3146 %xor_ln50_201 = xor i32 %xor_ln50_200, i32 %or_ln50_164

]]></Node>
<StgValue><ssdm name="xor_ln50_201"/></StgValue>
</operation>

<operation id="3269" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3147 %xor_ln50_202 = xor i32 %add_ln58_47, i32 %add_ln58_48

]]></Node>
<StgValue><ssdm name="xor_ln50_202"/></StgValue>
</operation>

<operation id="3270" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3148 %and_ln50_50 = and i32 %xor_ln50_202, i32 %add_ln58_49

]]></Node>
<StgValue><ssdm name="and_ln50_50"/></StgValue>
</operation>

<operation id="3271" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3149 %and_ln50_114 = and i32 %add_ln58_47, i32 %add_ln58_48

]]></Node>
<StgValue><ssdm name="and_ln50_114"/></StgValue>
</operation>

<operation id="3272" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3150 %xor_ln50_203 = xor i32 %and_ln50_50, i32 %and_ln50_114

]]></Node>
<StgValue><ssdm name="xor_ln50_203"/></StgValue>
</operation>

<operation id="3273" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3151 %add_ln54_50 = add i32 %add_ln49_203, i32 %add_ln58_46

]]></Node>
<StgValue><ssdm name="add_ln54_50"/></StgValue>
</operation>

<operation id="3274" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3152 %add_ln58_113 = add i32 %xor_ln50_201, i32 %add_ln49_203

]]></Node>
<StgValue><ssdm name="add_ln58_113"/></StgValue>
</operation>

<operation id="3275" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3153 %add_ln58_50 = add i32 %add_ln58_113, i32 %xor_ln50_203

]]></Node>
<StgValue><ssdm name="add_ln58_50"/></StgValue>
</operation>

<operation id="3276" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3154 %lshr_ln49_51 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_50, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_51"/></StgValue>
</operation>

<operation id="3277" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="6" op_0_bw="32">
<![CDATA[
entry:3155 %trunc_ln49_153 = trunc i32 %add_ln54_50

]]></Node>
<StgValue><ssdm name="trunc_ln49_153"/></StgValue>
</operation>

<operation id="3278" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3156 %or_ln49_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_153, i26 %lshr_ln49_51

]]></Node>
<StgValue><ssdm name="or_ln49_51"/></StgValue>
</operation>

<operation id="3279" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3157 %lshr_ln49_165 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_50, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_165"/></StgValue>
</operation>

<operation id="3280" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="11" op_0_bw="32">
<![CDATA[
entry:3158 %trunc_ln49_154 = trunc i32 %add_ln54_50

]]></Node>
<StgValue><ssdm name="trunc_ln49_154"/></StgValue>
</operation>

<operation id="3281" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3159 %or_ln49_165 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_154, i21 %lshr_ln49_165

]]></Node>
<StgValue><ssdm name="or_ln49_165"/></StgValue>
</operation>

<operation id="3282" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3160 %lshr_ln49_166 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_50, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_166"/></StgValue>
</operation>

<operation id="3283" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="25" op_0_bw="32">
<![CDATA[
entry:3161 %trunc_ln49_155 = trunc i32 %add_ln54_50

]]></Node>
<StgValue><ssdm name="trunc_ln49_155"/></StgValue>
</operation>

<operation id="3284" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3162 %or_ln49_166 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_155, i7 %lshr_ln49_166

]]></Node>
<StgValue><ssdm name="or_ln49_166"/></StgValue>
</operation>

<operation id="3285" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3163 %xor_ln49_204 = xor i32 %or_ln49_51, i32 %or_ln49_165

]]></Node>
<StgValue><ssdm name="xor_ln49_204"/></StgValue>
</operation>

<operation id="3286" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3164 %xor_ln49_205 = xor i32 %xor_ln49_204, i32 %or_ln49_166

]]></Node>
<StgValue><ssdm name="xor_ln49_205"/></StgValue>
</operation>

<operation id="3287" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3173 %lshr_ln50_51 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_50, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_51"/></StgValue>
</operation>

<operation id="3288" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="2" op_0_bw="32">
<![CDATA[
entry:3174 %trunc_ln50_153 = trunc i32 %add_ln58_50

]]></Node>
<StgValue><ssdm name="trunc_ln50_153"/></StgValue>
</operation>

<operation id="3289" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3175 %or_ln50_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_153, i30 %lshr_ln50_51

]]></Node>
<StgValue><ssdm name="or_ln50_51"/></StgValue>
</operation>

<operation id="3290" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3176 %lshr_ln50_165 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_50, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_165"/></StgValue>
</operation>

<operation id="3291" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="13" op_0_bw="32">
<![CDATA[
entry:3177 %trunc_ln50_154 = trunc i32 %add_ln58_50

]]></Node>
<StgValue><ssdm name="trunc_ln50_154"/></StgValue>
</operation>

<operation id="3292" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3178 %or_ln50_165 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_154, i19 %lshr_ln50_165

]]></Node>
<StgValue><ssdm name="or_ln50_165"/></StgValue>
</operation>

<operation id="3293" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3179 %lshr_ln50_166 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_50, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_166"/></StgValue>
</operation>

<operation id="3294" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="22" op_0_bw="32">
<![CDATA[
entry:3180 %trunc_ln50_155 = trunc i32 %add_ln58_50

]]></Node>
<StgValue><ssdm name="trunc_ln50_155"/></StgValue>
</operation>

<operation id="3295" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3181 %or_ln50_166 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_155, i10 %lshr_ln50_166

]]></Node>
<StgValue><ssdm name="or_ln50_166"/></StgValue>
</operation>

<operation id="3296" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3182 %xor_ln50_204 = xor i32 %or_ln50_51, i32 %or_ln50_165

]]></Node>
<StgValue><ssdm name="xor_ln50_204"/></StgValue>
</operation>

<operation id="3297" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3183 %xor_ln50_205 = xor i32 %xor_ln50_204, i32 %or_ln50_166

]]></Node>
<StgValue><ssdm name="xor_ln50_205"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="3298" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3165 %and_ln49_51 = and i32 %add_ln54_49, i32 %add_ln54_50

]]></Node>
<StgValue><ssdm name="and_ln49_51"/></StgValue>
</operation>

<operation id="3299" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3166 %xor_ln49_206 = xor i32 %add_ln54_50, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_206"/></StgValue>
</operation>

<operation id="3300" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3167 %and_ln49_115 = and i32 %add_ln54_48, i32 %xor_ln49_206

]]></Node>
<StgValue><ssdm name="and_ln49_115"/></StgValue>
</operation>

<operation id="3301" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3168 %xor_ln49_207 = xor i32 %and_ln49_115, i32 %and_ln49_51

]]></Node>
<StgValue><ssdm name="xor_ln49_207"/></StgValue>
</operation>

<operation id="3302" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3169 %add_ln49_204 = add i32 %xor_ln49_207, i32 %add_ln54_47

]]></Node>
<StgValue><ssdm name="add_ln49_204"/></StgValue>
</operation>

<operation id="3303" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3170 %add_ln49_205 = add i32 %m_51, i32 883997877

]]></Node>
<StgValue><ssdm name="add_ln49_205"/></StgValue>
</operation>

<operation id="3304" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3171 %add_ln49_206 = add i32 %add_ln49_205, i32 %xor_ln49_205

]]></Node>
<StgValue><ssdm name="add_ln49_206"/></StgValue>
</operation>

<operation id="3305" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3172 %add_ln49_207 = add i32 %add_ln49_206, i32 %add_ln49_204

]]></Node>
<StgValue><ssdm name="add_ln49_207"/></StgValue>
</operation>

<operation id="3306" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3184 %xor_ln50_206 = xor i32 %add_ln58_48, i32 %add_ln58_49

]]></Node>
<StgValue><ssdm name="xor_ln50_206"/></StgValue>
</operation>

<operation id="3307" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3185 %and_ln50_51 = and i32 %xor_ln50_206, i32 %add_ln58_50

]]></Node>
<StgValue><ssdm name="and_ln50_51"/></StgValue>
</operation>

<operation id="3308" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3186 %and_ln50_115 = and i32 %add_ln58_48, i32 %add_ln58_49

]]></Node>
<StgValue><ssdm name="and_ln50_115"/></StgValue>
</operation>

<operation id="3309" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3187 %xor_ln50_207 = xor i32 %and_ln50_51, i32 %and_ln50_115

]]></Node>
<StgValue><ssdm name="xor_ln50_207"/></StgValue>
</operation>

<operation id="3310" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3188 %add_ln54_51 = add i32 %add_ln49_207, i32 %add_ln58_47

]]></Node>
<StgValue><ssdm name="add_ln54_51"/></StgValue>
</operation>

<operation id="3311" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3189 %add_ln58_114 = add i32 %xor_ln50_205, i32 %add_ln49_207

]]></Node>
<StgValue><ssdm name="add_ln58_114"/></StgValue>
</operation>

<operation id="3312" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3190 %add_ln58_51 = add i32 %add_ln58_114, i32 %xor_ln50_207

]]></Node>
<StgValue><ssdm name="add_ln58_51"/></StgValue>
</operation>

<operation id="3313" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3191 %lshr_ln49_52 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_51, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_52"/></StgValue>
</operation>

<operation id="3314" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="6" op_0_bw="32">
<![CDATA[
entry:3192 %trunc_ln49_156 = trunc i32 %add_ln54_51

]]></Node>
<StgValue><ssdm name="trunc_ln49_156"/></StgValue>
</operation>

<operation id="3315" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3193 %or_ln49_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_156, i26 %lshr_ln49_52

]]></Node>
<StgValue><ssdm name="or_ln49_52"/></StgValue>
</operation>

<operation id="3316" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3194 %lshr_ln49_167 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_51, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_167"/></StgValue>
</operation>

<operation id="3317" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="11" op_0_bw="32">
<![CDATA[
entry:3195 %trunc_ln49_157 = trunc i32 %add_ln54_51

]]></Node>
<StgValue><ssdm name="trunc_ln49_157"/></StgValue>
</operation>

<operation id="3318" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3196 %or_ln49_167 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_157, i21 %lshr_ln49_167

]]></Node>
<StgValue><ssdm name="or_ln49_167"/></StgValue>
</operation>

<operation id="3319" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3197 %lshr_ln49_168 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_51, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_168"/></StgValue>
</operation>

<operation id="3320" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="25" op_0_bw="32">
<![CDATA[
entry:3198 %trunc_ln49_158 = trunc i32 %add_ln54_51

]]></Node>
<StgValue><ssdm name="trunc_ln49_158"/></StgValue>
</operation>

<operation id="3321" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3199 %or_ln49_168 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_158, i7 %lshr_ln49_168

]]></Node>
<StgValue><ssdm name="or_ln49_168"/></StgValue>
</operation>

<operation id="3322" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3200 %xor_ln49_208 = xor i32 %or_ln49_52, i32 %or_ln49_167

]]></Node>
<StgValue><ssdm name="xor_ln49_208"/></StgValue>
</operation>

<operation id="3323" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3201 %xor_ln49_209 = xor i32 %xor_ln49_208, i32 %or_ln49_168

]]></Node>
<StgValue><ssdm name="xor_ln49_209"/></StgValue>
</operation>

<operation id="3324" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3202 %and_ln49_52 = and i32 %add_ln54_50, i32 %add_ln54_51

]]></Node>
<StgValue><ssdm name="and_ln49_52"/></StgValue>
</operation>

<operation id="3325" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3203 %xor_ln49_210 = xor i32 %add_ln54_51, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_210"/></StgValue>
</operation>

<operation id="3326" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3204 %and_ln49_116 = and i32 %add_ln54_49, i32 %xor_ln49_210

]]></Node>
<StgValue><ssdm name="and_ln49_116"/></StgValue>
</operation>

<operation id="3327" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3205 %xor_ln49_211 = xor i32 %and_ln49_116, i32 %and_ln49_52

]]></Node>
<StgValue><ssdm name="xor_ln49_211"/></StgValue>
</operation>

<operation id="3328" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3206 %add_ln49_208 = add i32 %xor_ln49_211, i32 %add_ln54_48

]]></Node>
<StgValue><ssdm name="add_ln49_208"/></StgValue>
</operation>

<operation id="3329" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3207 %add_ln49_209 = add i32 %m_52, i32 958139571

]]></Node>
<StgValue><ssdm name="add_ln49_209"/></StgValue>
</operation>

<operation id="3330" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3208 %add_ln49_210 = add i32 %add_ln49_209, i32 %xor_ln49_209

]]></Node>
<StgValue><ssdm name="add_ln49_210"/></StgValue>
</operation>

<operation id="3331" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3209 %add_ln49_211 = add i32 %add_ln49_210, i32 %add_ln49_208

]]></Node>
<StgValue><ssdm name="add_ln49_211"/></StgValue>
</operation>

<operation id="3332" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3210 %lshr_ln50_52 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_51, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_52"/></StgValue>
</operation>

<operation id="3333" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="2" op_0_bw="32">
<![CDATA[
entry:3211 %trunc_ln50_156 = trunc i32 %add_ln58_51

]]></Node>
<StgValue><ssdm name="trunc_ln50_156"/></StgValue>
</operation>

<operation id="3334" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3212 %or_ln50_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_156, i30 %lshr_ln50_52

]]></Node>
<StgValue><ssdm name="or_ln50_52"/></StgValue>
</operation>

<operation id="3335" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3213 %lshr_ln50_167 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_51, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_167"/></StgValue>
</operation>

<operation id="3336" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="13" op_0_bw="32">
<![CDATA[
entry:3214 %trunc_ln50_157 = trunc i32 %add_ln58_51

]]></Node>
<StgValue><ssdm name="trunc_ln50_157"/></StgValue>
</operation>

<operation id="3337" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3215 %or_ln50_167 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_157, i19 %lshr_ln50_167

]]></Node>
<StgValue><ssdm name="or_ln50_167"/></StgValue>
</operation>

<operation id="3338" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3216 %lshr_ln50_168 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_51, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_168"/></StgValue>
</operation>

<operation id="3339" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="22" op_0_bw="32">
<![CDATA[
entry:3217 %trunc_ln50_158 = trunc i32 %add_ln58_51

]]></Node>
<StgValue><ssdm name="trunc_ln50_158"/></StgValue>
</operation>

<operation id="3340" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3218 %or_ln50_168 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_158, i10 %lshr_ln50_168

]]></Node>
<StgValue><ssdm name="or_ln50_168"/></StgValue>
</operation>

<operation id="3341" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3219 %xor_ln50_208 = xor i32 %or_ln50_52, i32 %or_ln50_167

]]></Node>
<StgValue><ssdm name="xor_ln50_208"/></StgValue>
</operation>

<operation id="3342" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3220 %xor_ln50_209 = xor i32 %xor_ln50_208, i32 %or_ln50_168

]]></Node>
<StgValue><ssdm name="xor_ln50_209"/></StgValue>
</operation>

<operation id="3343" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3225 %add_ln54_52 = add i32 %add_ln49_211, i32 %add_ln58_48

]]></Node>
<StgValue><ssdm name="add_ln54_52"/></StgValue>
</operation>

<operation id="3344" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3228 %lshr_ln49_53 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_52, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_53"/></StgValue>
</operation>

<operation id="3345" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="6" op_0_bw="32">
<![CDATA[
entry:3229 %trunc_ln49_159 = trunc i32 %add_ln54_52

]]></Node>
<StgValue><ssdm name="trunc_ln49_159"/></StgValue>
</operation>

<operation id="3346" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3230 %or_ln49_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_159, i26 %lshr_ln49_53

]]></Node>
<StgValue><ssdm name="or_ln49_53"/></StgValue>
</operation>

<operation id="3347" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3231 %lshr_ln49_169 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_52, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_169"/></StgValue>
</operation>

<operation id="3348" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="11" op_0_bw="32">
<![CDATA[
entry:3232 %trunc_ln49_160 = trunc i32 %add_ln54_52

]]></Node>
<StgValue><ssdm name="trunc_ln49_160"/></StgValue>
</operation>

<operation id="3349" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3233 %or_ln49_169 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_160, i21 %lshr_ln49_169

]]></Node>
<StgValue><ssdm name="or_ln49_169"/></StgValue>
</operation>

<operation id="3350" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3234 %lshr_ln49_170 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_52, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_170"/></StgValue>
</operation>

<operation id="3351" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="25" op_0_bw="32">
<![CDATA[
entry:3235 %trunc_ln49_161 = trunc i32 %add_ln54_52

]]></Node>
<StgValue><ssdm name="trunc_ln49_161"/></StgValue>
</operation>

<operation id="3352" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3236 %or_ln49_170 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_161, i7 %lshr_ln49_170

]]></Node>
<StgValue><ssdm name="or_ln49_170"/></StgValue>
</operation>

<operation id="3353" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3237 %xor_ln49_212 = xor i32 %or_ln49_53, i32 %or_ln49_169

]]></Node>
<StgValue><ssdm name="xor_ln49_212"/></StgValue>
</operation>

<operation id="3354" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3238 %xor_ln49_213 = xor i32 %xor_ln49_212, i32 %or_ln49_170

]]></Node>
<StgValue><ssdm name="xor_ln49_213"/></StgValue>
</operation>

<operation id="3355" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3239 %and_ln49_53 = and i32 %add_ln54_51, i32 %add_ln54_52

]]></Node>
<StgValue><ssdm name="and_ln49_53"/></StgValue>
</operation>

<operation id="3356" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3240 %xor_ln49_214 = xor i32 %add_ln54_52, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_214"/></StgValue>
</operation>

<operation id="3357" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3241 %and_ln49_117 = and i32 %add_ln54_50, i32 %xor_ln49_214

]]></Node>
<StgValue><ssdm name="and_ln49_117"/></StgValue>
</operation>

<operation id="3358" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3242 %xor_ln49_215 = xor i32 %and_ln49_117, i32 %and_ln49_53

]]></Node>
<StgValue><ssdm name="xor_ln49_215"/></StgValue>
</operation>

<operation id="3359" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3243 %add_ln49_212 = add i32 %xor_ln49_215, i32 %add_ln54_49

]]></Node>
<StgValue><ssdm name="add_ln49_212"/></StgValue>
</operation>

<operation id="3360" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3244 %add_ln49_213 = add i32 %m_53, i32 1322822218

]]></Node>
<StgValue><ssdm name="add_ln49_213"/></StgValue>
</operation>

<operation id="3361" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3245 %add_ln49_214 = add i32 %add_ln49_213, i32 %xor_ln49_213

]]></Node>
<StgValue><ssdm name="add_ln49_214"/></StgValue>
</operation>

<operation id="3362" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3246 %add_ln49_215 = add i32 %add_ln49_214, i32 %add_ln49_212

]]></Node>
<StgValue><ssdm name="add_ln49_215"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="3363" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3221 %xor_ln50_210 = xor i32 %add_ln58_49, i32 %add_ln58_50

]]></Node>
<StgValue><ssdm name="xor_ln50_210"/></StgValue>
</operation>

<operation id="3364" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3222 %and_ln50_52 = and i32 %xor_ln50_210, i32 %add_ln58_51

]]></Node>
<StgValue><ssdm name="and_ln50_52"/></StgValue>
</operation>

<operation id="3365" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3223 %and_ln50_116 = and i32 %add_ln58_49, i32 %add_ln58_50

]]></Node>
<StgValue><ssdm name="and_ln50_116"/></StgValue>
</operation>

<operation id="3366" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3224 %xor_ln50_211 = xor i32 %and_ln50_52, i32 %and_ln50_116

]]></Node>
<StgValue><ssdm name="xor_ln50_211"/></StgValue>
</operation>

<operation id="3367" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3226 %add_ln58_115 = add i32 %xor_ln50_209, i32 %add_ln49_211

]]></Node>
<StgValue><ssdm name="add_ln58_115"/></StgValue>
</operation>

<operation id="3368" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3227 %add_ln58_52 = add i32 %add_ln58_115, i32 %xor_ln50_211

]]></Node>
<StgValue><ssdm name="add_ln58_52"/></StgValue>
</operation>

<operation id="3369" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3247 %lshr_ln50_53 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_52, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_53"/></StgValue>
</operation>

<operation id="3370" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="2" op_0_bw="32">
<![CDATA[
entry:3248 %trunc_ln50_159 = trunc i32 %add_ln58_52

]]></Node>
<StgValue><ssdm name="trunc_ln50_159"/></StgValue>
</operation>

<operation id="3371" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3249 %or_ln50_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_159, i30 %lshr_ln50_53

]]></Node>
<StgValue><ssdm name="or_ln50_53"/></StgValue>
</operation>

<operation id="3372" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3250 %lshr_ln50_169 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_52, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_169"/></StgValue>
</operation>

<operation id="3373" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="13" op_0_bw="32">
<![CDATA[
entry:3251 %trunc_ln50_160 = trunc i32 %add_ln58_52

]]></Node>
<StgValue><ssdm name="trunc_ln50_160"/></StgValue>
</operation>

<operation id="3374" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3252 %or_ln50_169 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_160, i19 %lshr_ln50_169

]]></Node>
<StgValue><ssdm name="or_ln50_169"/></StgValue>
</operation>

<operation id="3375" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3253 %lshr_ln50_170 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_52, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_170"/></StgValue>
</operation>

<operation id="3376" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="22" op_0_bw="32">
<![CDATA[
entry:3254 %trunc_ln50_161 = trunc i32 %add_ln58_52

]]></Node>
<StgValue><ssdm name="trunc_ln50_161"/></StgValue>
</operation>

<operation id="3377" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3255 %or_ln50_170 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_161, i10 %lshr_ln50_170

]]></Node>
<StgValue><ssdm name="or_ln50_170"/></StgValue>
</operation>

<operation id="3378" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3256 %xor_ln50_212 = xor i32 %or_ln50_53, i32 %or_ln50_169

]]></Node>
<StgValue><ssdm name="xor_ln50_212"/></StgValue>
</operation>

<operation id="3379" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3257 %xor_ln50_213 = xor i32 %xor_ln50_212, i32 %or_ln50_170

]]></Node>
<StgValue><ssdm name="xor_ln50_213"/></StgValue>
</operation>

<operation id="3380" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3258 %xor_ln50_214 = xor i32 %add_ln58_50, i32 %add_ln58_51

]]></Node>
<StgValue><ssdm name="xor_ln50_214"/></StgValue>
</operation>

<operation id="3381" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3259 %and_ln50_53 = and i32 %xor_ln50_214, i32 %add_ln58_52

]]></Node>
<StgValue><ssdm name="and_ln50_53"/></StgValue>
</operation>

<operation id="3382" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3260 %and_ln50_117 = and i32 %add_ln58_50, i32 %add_ln58_51

]]></Node>
<StgValue><ssdm name="and_ln50_117"/></StgValue>
</operation>

<operation id="3383" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3261 %xor_ln50_215 = xor i32 %and_ln50_53, i32 %and_ln50_117

]]></Node>
<StgValue><ssdm name="xor_ln50_215"/></StgValue>
</operation>

<operation id="3384" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3262 %add_ln54_53 = add i32 %add_ln49_215, i32 %add_ln58_49

]]></Node>
<StgValue><ssdm name="add_ln54_53"/></StgValue>
</operation>

<operation id="3385" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3263 %add_ln58_116 = add i32 %xor_ln50_213, i32 %add_ln49_215

]]></Node>
<StgValue><ssdm name="add_ln58_116"/></StgValue>
</operation>

<operation id="3386" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3264 %add_ln58_53 = add i32 %add_ln58_116, i32 %xor_ln50_215

]]></Node>
<StgValue><ssdm name="add_ln58_53"/></StgValue>
</operation>

<operation id="3387" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3265 %lshr_ln49_54 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_53, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_54"/></StgValue>
</operation>

<operation id="3388" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="6" op_0_bw="32">
<![CDATA[
entry:3266 %trunc_ln49_162 = trunc i32 %add_ln54_53

]]></Node>
<StgValue><ssdm name="trunc_ln49_162"/></StgValue>
</operation>

<operation id="3389" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3267 %or_ln49_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_162, i26 %lshr_ln49_54

]]></Node>
<StgValue><ssdm name="or_ln49_54"/></StgValue>
</operation>

<operation id="3390" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3268 %lshr_ln49_171 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_53, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_171"/></StgValue>
</operation>

<operation id="3391" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="11" op_0_bw="32">
<![CDATA[
entry:3269 %trunc_ln49_163 = trunc i32 %add_ln54_53

]]></Node>
<StgValue><ssdm name="trunc_ln49_163"/></StgValue>
</operation>

<operation id="3392" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3270 %or_ln49_171 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_163, i21 %lshr_ln49_171

]]></Node>
<StgValue><ssdm name="or_ln49_171"/></StgValue>
</operation>

<operation id="3393" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3271 %lshr_ln49_172 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_53, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_172"/></StgValue>
</operation>

<operation id="3394" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="25" op_0_bw="32">
<![CDATA[
entry:3272 %trunc_ln49_164 = trunc i32 %add_ln54_53

]]></Node>
<StgValue><ssdm name="trunc_ln49_164"/></StgValue>
</operation>

<operation id="3395" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3273 %or_ln49_172 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_164, i7 %lshr_ln49_172

]]></Node>
<StgValue><ssdm name="or_ln49_172"/></StgValue>
</operation>

<operation id="3396" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3274 %xor_ln49_216 = xor i32 %or_ln49_54, i32 %or_ln49_171

]]></Node>
<StgValue><ssdm name="xor_ln49_216"/></StgValue>
</operation>

<operation id="3397" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3275 %xor_ln49_217 = xor i32 %xor_ln49_216, i32 %or_ln49_172

]]></Node>
<StgValue><ssdm name="xor_ln49_217"/></StgValue>
</operation>

<operation id="3398" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3276 %and_ln49_54 = and i32 %add_ln54_52, i32 %add_ln54_53

]]></Node>
<StgValue><ssdm name="and_ln49_54"/></StgValue>
</operation>

<operation id="3399" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3277 %xor_ln49_218 = xor i32 %add_ln54_53, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_218"/></StgValue>
</operation>

<operation id="3400" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3278 %and_ln49_118 = and i32 %add_ln54_51, i32 %xor_ln49_218

]]></Node>
<StgValue><ssdm name="and_ln49_118"/></StgValue>
</operation>

<operation id="3401" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3279 %xor_ln49_219 = xor i32 %and_ln49_118, i32 %and_ln49_54

]]></Node>
<StgValue><ssdm name="xor_ln49_219"/></StgValue>
</operation>

<operation id="3402" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3280 %add_ln49_216 = add i32 %xor_ln49_219, i32 %add_ln54_50

]]></Node>
<StgValue><ssdm name="add_ln49_216"/></StgValue>
</operation>

<operation id="3403" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3281 %add_ln49_217 = add i32 %m_54, i32 1537002063

]]></Node>
<StgValue><ssdm name="add_ln49_217"/></StgValue>
</operation>

<operation id="3404" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3282 %add_ln49_218 = add i32 %add_ln49_217, i32 %xor_ln49_217

]]></Node>
<StgValue><ssdm name="add_ln49_218"/></StgValue>
</operation>

<operation id="3405" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3283 %add_ln49_219 = add i32 %add_ln49_218, i32 %add_ln49_216

]]></Node>
<StgValue><ssdm name="add_ln49_219"/></StgValue>
</operation>

<operation id="3406" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3284 %lshr_ln50_54 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_53, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_54"/></StgValue>
</operation>

<operation id="3407" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="2" op_0_bw="32">
<![CDATA[
entry:3285 %trunc_ln50_162 = trunc i32 %add_ln58_53

]]></Node>
<StgValue><ssdm name="trunc_ln50_162"/></StgValue>
</operation>

<operation id="3408" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3286 %or_ln50_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_162, i30 %lshr_ln50_54

]]></Node>
<StgValue><ssdm name="or_ln50_54"/></StgValue>
</operation>

<operation id="3409" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3287 %lshr_ln50_171 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_53, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_171"/></StgValue>
</operation>

<operation id="3410" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="13" op_0_bw="32">
<![CDATA[
entry:3288 %trunc_ln50_163 = trunc i32 %add_ln58_53

]]></Node>
<StgValue><ssdm name="trunc_ln50_163"/></StgValue>
</operation>

<operation id="3411" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3289 %or_ln50_171 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_163, i19 %lshr_ln50_171

]]></Node>
<StgValue><ssdm name="or_ln50_171"/></StgValue>
</operation>

<operation id="3412" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3290 %lshr_ln50_172 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_53, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_172"/></StgValue>
</operation>

<operation id="3413" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="22" op_0_bw="32">
<![CDATA[
entry:3291 %trunc_ln50_164 = trunc i32 %add_ln58_53

]]></Node>
<StgValue><ssdm name="trunc_ln50_164"/></StgValue>
</operation>

<operation id="3414" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3292 %or_ln50_172 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_164, i10 %lshr_ln50_172

]]></Node>
<StgValue><ssdm name="or_ln50_172"/></StgValue>
</operation>

<operation id="3415" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3293 %xor_ln50_216 = xor i32 %or_ln50_54, i32 %or_ln50_171

]]></Node>
<StgValue><ssdm name="xor_ln50_216"/></StgValue>
</operation>

<operation id="3416" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3294 %xor_ln50_217 = xor i32 %xor_ln50_216, i32 %or_ln50_172

]]></Node>
<StgValue><ssdm name="xor_ln50_217"/></StgValue>
</operation>

<operation id="3417" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3295 %xor_ln50_218 = xor i32 %add_ln58_51, i32 %add_ln58_52

]]></Node>
<StgValue><ssdm name="xor_ln50_218"/></StgValue>
</operation>

<operation id="3418" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3296 %and_ln50_54 = and i32 %xor_ln50_218, i32 %add_ln58_53

]]></Node>
<StgValue><ssdm name="and_ln50_54"/></StgValue>
</operation>

<operation id="3419" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3297 %and_ln50_118 = and i32 %add_ln58_51, i32 %add_ln58_52

]]></Node>
<StgValue><ssdm name="and_ln50_118"/></StgValue>
</operation>

<operation id="3420" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3298 %xor_ln50_219 = xor i32 %and_ln50_54, i32 %and_ln50_118

]]></Node>
<StgValue><ssdm name="xor_ln50_219"/></StgValue>
</operation>

<operation id="3421" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3299 %add_ln54_54 = add i32 %add_ln49_219, i32 %add_ln58_50

]]></Node>
<StgValue><ssdm name="add_ln54_54"/></StgValue>
</operation>

<operation id="3422" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3300 %add_ln58_117 = add i32 %xor_ln50_217, i32 %add_ln49_219

]]></Node>
<StgValue><ssdm name="add_ln58_117"/></StgValue>
</operation>

<operation id="3423" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3301 %add_ln58_54 = add i32 %add_ln58_117, i32 %xor_ln50_219

]]></Node>
<StgValue><ssdm name="add_ln58_54"/></StgValue>
</operation>

<operation id="3424" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3302 %lshr_ln49_55 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_54, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_55"/></StgValue>
</operation>

<operation id="3425" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="6" op_0_bw="32">
<![CDATA[
entry:3303 %trunc_ln49_165 = trunc i32 %add_ln54_54

]]></Node>
<StgValue><ssdm name="trunc_ln49_165"/></StgValue>
</operation>

<operation id="3426" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3304 %or_ln49_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_165, i26 %lshr_ln49_55

]]></Node>
<StgValue><ssdm name="or_ln49_55"/></StgValue>
</operation>

<operation id="3427" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3305 %lshr_ln49_173 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_54, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_173"/></StgValue>
</operation>

<operation id="3428" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="11" op_0_bw="32">
<![CDATA[
entry:3306 %trunc_ln49_166 = trunc i32 %add_ln54_54

]]></Node>
<StgValue><ssdm name="trunc_ln49_166"/></StgValue>
</operation>

<operation id="3429" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3307 %or_ln49_173 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_166, i21 %lshr_ln49_173

]]></Node>
<StgValue><ssdm name="or_ln49_173"/></StgValue>
</operation>

<operation id="3430" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3308 %lshr_ln49_174 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_54, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_174"/></StgValue>
</operation>

<operation id="3431" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="25" op_0_bw="32">
<![CDATA[
entry:3309 %trunc_ln49_167 = trunc i32 %add_ln54_54

]]></Node>
<StgValue><ssdm name="trunc_ln49_167"/></StgValue>
</operation>

<operation id="3432" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3310 %or_ln49_174 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_167, i7 %lshr_ln49_174

]]></Node>
<StgValue><ssdm name="or_ln49_174"/></StgValue>
</operation>

<operation id="3433" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3311 %xor_ln49_220 = xor i32 %or_ln49_55, i32 %or_ln49_173

]]></Node>
<StgValue><ssdm name="xor_ln49_220"/></StgValue>
</operation>

<operation id="3434" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3312 %xor_ln49_221 = xor i32 %xor_ln49_220, i32 %or_ln49_174

]]></Node>
<StgValue><ssdm name="xor_ln49_221"/></StgValue>
</operation>

<operation id="3435" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3313 %and_ln49_55 = and i32 %add_ln54_53, i32 %add_ln54_54

]]></Node>
<StgValue><ssdm name="and_ln49_55"/></StgValue>
</operation>

<operation id="3436" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3314 %xor_ln49_222 = xor i32 %add_ln54_54, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_222"/></StgValue>
</operation>

<operation id="3437" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3315 %and_ln49_119 = and i32 %add_ln54_52, i32 %xor_ln49_222

]]></Node>
<StgValue><ssdm name="and_ln49_119"/></StgValue>
</operation>

<operation id="3438" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3316 %xor_ln49_223 = xor i32 %and_ln49_119, i32 %and_ln49_55

]]></Node>
<StgValue><ssdm name="xor_ln49_223"/></StgValue>
</operation>

<operation id="3439" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3317 %add_ln49_220 = add i32 %xor_ln49_223, i32 %add_ln54_51

]]></Node>
<StgValue><ssdm name="add_ln49_220"/></StgValue>
</operation>

<operation id="3440" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3318 %add_ln49_221 = add i32 %m_55, i32 1747873779

]]></Node>
<StgValue><ssdm name="add_ln49_221"/></StgValue>
</operation>

<operation id="3441" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3319 %add_ln49_222 = add i32 %add_ln49_221, i32 %xor_ln49_221

]]></Node>
<StgValue><ssdm name="add_ln49_222"/></StgValue>
</operation>

<operation id="3442" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3320 %add_ln49_223 = add i32 %add_ln49_222, i32 %add_ln49_220

]]></Node>
<StgValue><ssdm name="add_ln49_223"/></StgValue>
</operation>

<operation id="3443" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3321 %lshr_ln50_55 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_54, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_55"/></StgValue>
</operation>

<operation id="3444" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="2" op_0_bw="32">
<![CDATA[
entry:3322 %trunc_ln50_165 = trunc i32 %add_ln58_54

]]></Node>
<StgValue><ssdm name="trunc_ln50_165"/></StgValue>
</operation>

<operation id="3445" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3323 %or_ln50_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_165, i30 %lshr_ln50_55

]]></Node>
<StgValue><ssdm name="or_ln50_55"/></StgValue>
</operation>

<operation id="3446" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3324 %lshr_ln50_173 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_54, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_173"/></StgValue>
</operation>

<operation id="3447" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="13" op_0_bw="32">
<![CDATA[
entry:3325 %trunc_ln50_166 = trunc i32 %add_ln58_54

]]></Node>
<StgValue><ssdm name="trunc_ln50_166"/></StgValue>
</operation>

<operation id="3448" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3326 %or_ln50_173 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_166, i19 %lshr_ln50_173

]]></Node>
<StgValue><ssdm name="or_ln50_173"/></StgValue>
</operation>

<operation id="3449" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3327 %lshr_ln50_174 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_54, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_174"/></StgValue>
</operation>

<operation id="3450" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="22" op_0_bw="32">
<![CDATA[
entry:3328 %trunc_ln50_167 = trunc i32 %add_ln58_54

]]></Node>
<StgValue><ssdm name="trunc_ln50_167"/></StgValue>
</operation>

<operation id="3451" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3329 %or_ln50_174 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_167, i10 %lshr_ln50_174

]]></Node>
<StgValue><ssdm name="or_ln50_174"/></StgValue>
</operation>

<operation id="3452" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3330 %xor_ln50_220 = xor i32 %or_ln50_55, i32 %or_ln50_173

]]></Node>
<StgValue><ssdm name="xor_ln50_220"/></StgValue>
</operation>

<operation id="3453" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3331 %xor_ln50_221 = xor i32 %xor_ln50_220, i32 %or_ln50_174

]]></Node>
<StgValue><ssdm name="xor_ln50_221"/></StgValue>
</operation>

<operation id="3454" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3336 %add_ln54_55 = add i32 %add_ln49_223, i32 %add_ln58_51

]]></Node>
<StgValue><ssdm name="add_ln54_55"/></StgValue>
</operation>

<operation id="3455" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3339 %lshr_ln49_56 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_55, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_56"/></StgValue>
</operation>

<operation id="3456" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="6" op_0_bw="32">
<![CDATA[
entry:3340 %trunc_ln49_168 = trunc i32 %add_ln54_55

]]></Node>
<StgValue><ssdm name="trunc_ln49_168"/></StgValue>
</operation>

<operation id="3457" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3341 %or_ln49_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_168, i26 %lshr_ln49_56

]]></Node>
<StgValue><ssdm name="or_ln49_56"/></StgValue>
</operation>

<operation id="3458" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3342 %lshr_ln49_175 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_55, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_175"/></StgValue>
</operation>

<operation id="3459" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="11" op_0_bw="32">
<![CDATA[
entry:3343 %trunc_ln49_169 = trunc i32 %add_ln54_55

]]></Node>
<StgValue><ssdm name="trunc_ln49_169"/></StgValue>
</operation>

<operation id="3460" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3344 %or_ln49_175 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_169, i21 %lshr_ln49_175

]]></Node>
<StgValue><ssdm name="or_ln49_175"/></StgValue>
</operation>

<operation id="3461" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3345 %lshr_ln49_176 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_55, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_176"/></StgValue>
</operation>

<operation id="3462" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="25" op_0_bw="32">
<![CDATA[
entry:3346 %trunc_ln49_170 = trunc i32 %add_ln54_55

]]></Node>
<StgValue><ssdm name="trunc_ln49_170"/></StgValue>
</operation>

<operation id="3463" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3347 %or_ln49_176 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_170, i7 %lshr_ln49_176

]]></Node>
<StgValue><ssdm name="or_ln49_176"/></StgValue>
</operation>

<operation id="3464" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3348 %xor_ln49_224 = xor i32 %or_ln49_56, i32 %or_ln49_175

]]></Node>
<StgValue><ssdm name="xor_ln49_224"/></StgValue>
</operation>

<operation id="3465" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3349 %xor_ln49_225 = xor i32 %xor_ln49_224, i32 %or_ln49_176

]]></Node>
<StgValue><ssdm name="xor_ln49_225"/></StgValue>
</operation>

<operation id="3466" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3355 %add_ln49_225 = add i32 %m_56, i32 1955562222

]]></Node>
<StgValue><ssdm name="add_ln49_225"/></StgValue>
</operation>

<operation id="3467" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3356 %add_ln49_226 = add i32 %add_ln49_225, i32 %xor_ln49_225

]]></Node>
<StgValue><ssdm name="add_ln49_226"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="3468" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3332 %xor_ln50_222 = xor i32 %add_ln58_52, i32 %add_ln58_53

]]></Node>
<StgValue><ssdm name="xor_ln50_222"/></StgValue>
</operation>

<operation id="3469" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3333 %and_ln50_55 = and i32 %xor_ln50_222, i32 %add_ln58_54

]]></Node>
<StgValue><ssdm name="and_ln50_55"/></StgValue>
</operation>

<operation id="3470" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3334 %and_ln50_119 = and i32 %add_ln58_52, i32 %add_ln58_53

]]></Node>
<StgValue><ssdm name="and_ln50_119"/></StgValue>
</operation>

<operation id="3471" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3335 %xor_ln50_223 = xor i32 %and_ln50_55, i32 %and_ln50_119

]]></Node>
<StgValue><ssdm name="xor_ln50_223"/></StgValue>
</operation>

<operation id="3472" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3337 %add_ln58_118 = add i32 %xor_ln50_221, i32 %add_ln49_223

]]></Node>
<StgValue><ssdm name="add_ln58_118"/></StgValue>
</operation>

<operation id="3473" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3338 %add_ln58_55 = add i32 %add_ln58_118, i32 %xor_ln50_223

]]></Node>
<StgValue><ssdm name="add_ln58_55"/></StgValue>
</operation>

<operation id="3474" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3350 %and_ln49_56 = and i32 %add_ln54_54, i32 %add_ln54_55

]]></Node>
<StgValue><ssdm name="and_ln49_56"/></StgValue>
</operation>

<operation id="3475" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3351 %xor_ln49_226 = xor i32 %add_ln54_55, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_226"/></StgValue>
</operation>

<operation id="3476" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3352 %and_ln49_120 = and i32 %add_ln54_53, i32 %xor_ln49_226

]]></Node>
<StgValue><ssdm name="and_ln49_120"/></StgValue>
</operation>

<operation id="3477" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3353 %xor_ln49_227 = xor i32 %and_ln49_120, i32 %and_ln49_56

]]></Node>
<StgValue><ssdm name="xor_ln49_227"/></StgValue>
</operation>

<operation id="3478" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3354 %add_ln49_224 = add i32 %xor_ln49_227, i32 %add_ln54_52

]]></Node>
<StgValue><ssdm name="add_ln49_224"/></StgValue>
</operation>

<operation id="3479" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3357 %add_ln49_227 = add i32 %add_ln49_226, i32 %add_ln49_224

]]></Node>
<StgValue><ssdm name="add_ln49_227"/></StgValue>
</operation>

<operation id="3480" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3358 %lshr_ln50_56 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_55, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_56"/></StgValue>
</operation>

<operation id="3481" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="2" op_0_bw="32">
<![CDATA[
entry:3359 %trunc_ln50_168 = trunc i32 %add_ln58_55

]]></Node>
<StgValue><ssdm name="trunc_ln50_168"/></StgValue>
</operation>

<operation id="3482" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3360 %or_ln50_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_168, i30 %lshr_ln50_56

]]></Node>
<StgValue><ssdm name="or_ln50_56"/></StgValue>
</operation>

<operation id="3483" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3361 %lshr_ln50_175 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_55, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_175"/></StgValue>
</operation>

<operation id="3484" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="13" op_0_bw="32">
<![CDATA[
entry:3362 %trunc_ln50_169 = trunc i32 %add_ln58_55

]]></Node>
<StgValue><ssdm name="trunc_ln50_169"/></StgValue>
</operation>

<operation id="3485" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3363 %or_ln50_175 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_169, i19 %lshr_ln50_175

]]></Node>
<StgValue><ssdm name="or_ln50_175"/></StgValue>
</operation>

<operation id="3486" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3364 %lshr_ln50_176 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_55, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_176"/></StgValue>
</operation>

<operation id="3487" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="22" op_0_bw="32">
<![CDATA[
entry:3365 %trunc_ln50_170 = trunc i32 %add_ln58_55

]]></Node>
<StgValue><ssdm name="trunc_ln50_170"/></StgValue>
</operation>

<operation id="3488" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3366 %or_ln50_176 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_170, i10 %lshr_ln50_176

]]></Node>
<StgValue><ssdm name="or_ln50_176"/></StgValue>
</operation>

<operation id="3489" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3367 %xor_ln50_224 = xor i32 %or_ln50_56, i32 %or_ln50_175

]]></Node>
<StgValue><ssdm name="xor_ln50_224"/></StgValue>
</operation>

<operation id="3490" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3368 %xor_ln50_225 = xor i32 %xor_ln50_224, i32 %or_ln50_176

]]></Node>
<StgValue><ssdm name="xor_ln50_225"/></StgValue>
</operation>

<operation id="3491" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3369 %xor_ln50_226 = xor i32 %add_ln58_53, i32 %add_ln58_54

]]></Node>
<StgValue><ssdm name="xor_ln50_226"/></StgValue>
</operation>

<operation id="3492" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3370 %and_ln50_56 = and i32 %xor_ln50_226, i32 %add_ln58_55

]]></Node>
<StgValue><ssdm name="and_ln50_56"/></StgValue>
</operation>

<operation id="3493" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3371 %and_ln50_120 = and i32 %add_ln58_53, i32 %add_ln58_54

]]></Node>
<StgValue><ssdm name="and_ln50_120"/></StgValue>
</operation>

<operation id="3494" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3372 %xor_ln50_227 = xor i32 %and_ln50_56, i32 %and_ln50_120

]]></Node>
<StgValue><ssdm name="xor_ln50_227"/></StgValue>
</operation>

<operation id="3495" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3373 %add_ln54_56 = add i32 %add_ln49_227, i32 %add_ln58_52

]]></Node>
<StgValue><ssdm name="add_ln54_56"/></StgValue>
</operation>

<operation id="3496" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3374 %add_ln58_119 = add i32 %xor_ln50_225, i32 %add_ln49_227

]]></Node>
<StgValue><ssdm name="add_ln58_119"/></StgValue>
</operation>

<operation id="3497" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3375 %add_ln58_56 = add i32 %add_ln58_119, i32 %xor_ln50_227

]]></Node>
<StgValue><ssdm name="add_ln58_56"/></StgValue>
</operation>

<operation id="3498" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3376 %lshr_ln49_57 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_56, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_57"/></StgValue>
</operation>

<operation id="3499" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="6" op_0_bw="32">
<![CDATA[
entry:3377 %trunc_ln49_171 = trunc i32 %add_ln54_56

]]></Node>
<StgValue><ssdm name="trunc_ln49_171"/></StgValue>
</operation>

<operation id="3500" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3378 %or_ln49_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_171, i26 %lshr_ln49_57

]]></Node>
<StgValue><ssdm name="or_ln49_57"/></StgValue>
</operation>

<operation id="3501" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3379 %lshr_ln49_177 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_56, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_177"/></StgValue>
</operation>

<operation id="3502" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="11" op_0_bw="32">
<![CDATA[
entry:3380 %trunc_ln49_172 = trunc i32 %add_ln54_56

]]></Node>
<StgValue><ssdm name="trunc_ln49_172"/></StgValue>
</operation>

<operation id="3503" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3381 %or_ln49_177 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_172, i21 %lshr_ln49_177

]]></Node>
<StgValue><ssdm name="or_ln49_177"/></StgValue>
</operation>

<operation id="3504" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3382 %lshr_ln49_178 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_56, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_178"/></StgValue>
</operation>

<operation id="3505" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="25" op_0_bw="32">
<![CDATA[
entry:3383 %trunc_ln49_173 = trunc i32 %add_ln54_56

]]></Node>
<StgValue><ssdm name="trunc_ln49_173"/></StgValue>
</operation>

<operation id="3506" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3384 %or_ln49_178 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_173, i7 %lshr_ln49_178

]]></Node>
<StgValue><ssdm name="or_ln49_178"/></StgValue>
</operation>

<operation id="3507" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3385 %xor_ln49_228 = xor i32 %or_ln49_57, i32 %or_ln49_177

]]></Node>
<StgValue><ssdm name="xor_ln49_228"/></StgValue>
</operation>

<operation id="3508" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3386 %xor_ln49_229 = xor i32 %xor_ln49_228, i32 %or_ln49_178

]]></Node>
<StgValue><ssdm name="xor_ln49_229"/></StgValue>
</operation>

<operation id="3509" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3387 %and_ln49_57 = and i32 %add_ln54_55, i32 %add_ln54_56

]]></Node>
<StgValue><ssdm name="and_ln49_57"/></StgValue>
</operation>

<operation id="3510" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3388 %xor_ln49_230 = xor i32 %add_ln54_56, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_230"/></StgValue>
</operation>

<operation id="3511" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3389 %and_ln49_121 = and i32 %add_ln54_54, i32 %xor_ln49_230

]]></Node>
<StgValue><ssdm name="and_ln49_121"/></StgValue>
</operation>

<operation id="3512" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3390 %xor_ln49_231 = xor i32 %and_ln49_121, i32 %and_ln49_57

]]></Node>
<StgValue><ssdm name="xor_ln49_231"/></StgValue>
</operation>

<operation id="3513" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3391 %add_ln49_228 = add i32 %xor_ln49_231, i32 %add_ln54_53

]]></Node>
<StgValue><ssdm name="add_ln49_228"/></StgValue>
</operation>

<operation id="3514" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3392 %add_ln49_229 = add i32 %m_57, i32 2024104815

]]></Node>
<StgValue><ssdm name="add_ln49_229"/></StgValue>
</operation>

<operation id="3515" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3393 %add_ln49_230 = add i32 %add_ln49_229, i32 %xor_ln49_229

]]></Node>
<StgValue><ssdm name="add_ln49_230"/></StgValue>
</operation>

<operation id="3516" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3394 %add_ln49_231 = add i32 %add_ln49_230, i32 %add_ln49_228

]]></Node>
<StgValue><ssdm name="add_ln49_231"/></StgValue>
</operation>

<operation id="3517" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3395 %lshr_ln50_57 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_56, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_57"/></StgValue>
</operation>

<operation id="3518" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="2" op_0_bw="32">
<![CDATA[
entry:3396 %trunc_ln50_171 = trunc i32 %add_ln58_56

]]></Node>
<StgValue><ssdm name="trunc_ln50_171"/></StgValue>
</operation>

<operation id="3519" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3397 %or_ln50_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_171, i30 %lshr_ln50_57

]]></Node>
<StgValue><ssdm name="or_ln50_57"/></StgValue>
</operation>

<operation id="3520" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3398 %lshr_ln50_177 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_56, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_177"/></StgValue>
</operation>

<operation id="3521" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="13" op_0_bw="32">
<![CDATA[
entry:3399 %trunc_ln50_172 = trunc i32 %add_ln58_56

]]></Node>
<StgValue><ssdm name="trunc_ln50_172"/></StgValue>
</operation>

<operation id="3522" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3400 %or_ln50_177 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_172, i19 %lshr_ln50_177

]]></Node>
<StgValue><ssdm name="or_ln50_177"/></StgValue>
</operation>

<operation id="3523" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3401 %lshr_ln50_178 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_56, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_178"/></StgValue>
</operation>

<operation id="3524" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="22" op_0_bw="32">
<![CDATA[
entry:3402 %trunc_ln50_173 = trunc i32 %add_ln58_56

]]></Node>
<StgValue><ssdm name="trunc_ln50_173"/></StgValue>
</operation>

<operation id="3525" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3403 %or_ln50_178 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_173, i10 %lshr_ln50_178

]]></Node>
<StgValue><ssdm name="or_ln50_178"/></StgValue>
</operation>

<operation id="3526" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3404 %xor_ln50_228 = xor i32 %or_ln50_57, i32 %or_ln50_177

]]></Node>
<StgValue><ssdm name="xor_ln50_228"/></StgValue>
</operation>

<operation id="3527" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3405 %xor_ln50_229 = xor i32 %xor_ln50_228, i32 %or_ln50_178

]]></Node>
<StgValue><ssdm name="xor_ln50_229"/></StgValue>
</operation>

<operation id="3528" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3406 %xor_ln50_230 = xor i32 %add_ln58_54, i32 %add_ln58_55

]]></Node>
<StgValue><ssdm name="xor_ln50_230"/></StgValue>
</operation>

<operation id="3529" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3407 %and_ln50_57 = and i32 %xor_ln50_230, i32 %add_ln58_56

]]></Node>
<StgValue><ssdm name="and_ln50_57"/></StgValue>
</operation>

<operation id="3530" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3408 %and_ln50_121 = and i32 %add_ln58_54, i32 %add_ln58_55

]]></Node>
<StgValue><ssdm name="and_ln50_121"/></StgValue>
</operation>

<operation id="3531" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3409 %xor_ln50_231 = xor i32 %and_ln50_57, i32 %and_ln50_121

]]></Node>
<StgValue><ssdm name="xor_ln50_231"/></StgValue>
</operation>

<operation id="3532" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3410 %add_ln54_57 = add i32 %add_ln49_231, i32 %add_ln58_53

]]></Node>
<StgValue><ssdm name="add_ln54_57"/></StgValue>
</operation>

<operation id="3533" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3411 %add_ln58_120 = add i32 %xor_ln50_229, i32 %add_ln49_231

]]></Node>
<StgValue><ssdm name="add_ln58_120"/></StgValue>
</operation>

<operation id="3534" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3412 %add_ln58_57 = add i32 %add_ln58_120, i32 %xor_ln50_231

]]></Node>
<StgValue><ssdm name="add_ln58_57"/></StgValue>
</operation>

<operation id="3535" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3413 %lshr_ln49_58 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_57, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_58"/></StgValue>
</operation>

<operation id="3536" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="6" op_0_bw="32">
<![CDATA[
entry:3414 %trunc_ln49_174 = trunc i32 %add_ln54_57

]]></Node>
<StgValue><ssdm name="trunc_ln49_174"/></StgValue>
</operation>

<operation id="3537" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3415 %or_ln49_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_174, i26 %lshr_ln49_58

]]></Node>
<StgValue><ssdm name="or_ln49_58"/></StgValue>
</operation>

<operation id="3538" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3416 %lshr_ln49_179 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_57, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_179"/></StgValue>
</operation>

<operation id="3539" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="11" op_0_bw="32">
<![CDATA[
entry:3417 %trunc_ln49_175 = trunc i32 %add_ln54_57

]]></Node>
<StgValue><ssdm name="trunc_ln49_175"/></StgValue>
</operation>

<operation id="3540" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3418 %or_ln49_179 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_175, i21 %lshr_ln49_179

]]></Node>
<StgValue><ssdm name="or_ln49_179"/></StgValue>
</operation>

<operation id="3541" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3419 %lshr_ln49_180 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_57, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_180"/></StgValue>
</operation>

<operation id="3542" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="25" op_0_bw="32">
<![CDATA[
entry:3420 %trunc_ln49_176 = trunc i32 %add_ln54_57

]]></Node>
<StgValue><ssdm name="trunc_ln49_176"/></StgValue>
</operation>

<operation id="3543" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3421 %or_ln49_180 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_176, i7 %lshr_ln49_180

]]></Node>
<StgValue><ssdm name="or_ln49_180"/></StgValue>
</operation>

<operation id="3544" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3422 %xor_ln49_232 = xor i32 %or_ln49_58, i32 %or_ln49_179

]]></Node>
<StgValue><ssdm name="xor_ln49_232"/></StgValue>
</operation>

<operation id="3545" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3423 %xor_ln49_233 = xor i32 %xor_ln49_232, i32 %or_ln49_180

]]></Node>
<StgValue><ssdm name="xor_ln49_233"/></StgValue>
</operation>

<operation id="3546" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3424 %and_ln49_58 = and i32 %add_ln54_56, i32 %add_ln54_57

]]></Node>
<StgValue><ssdm name="and_ln49_58"/></StgValue>
</operation>

<operation id="3547" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3425 %xor_ln49_234 = xor i32 %add_ln54_57, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_234"/></StgValue>
</operation>

<operation id="3548" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3426 %and_ln49_122 = and i32 %add_ln54_55, i32 %xor_ln49_234

]]></Node>
<StgValue><ssdm name="and_ln49_122"/></StgValue>
</operation>

<operation id="3549" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3427 %xor_ln49_235 = xor i32 %and_ln49_122, i32 %and_ln49_58

]]></Node>
<StgValue><ssdm name="xor_ln49_235"/></StgValue>
</operation>

<operation id="3550" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3428 %add_ln49_232 = add i32 %xor_ln49_235, i32 2227730452

]]></Node>
<StgValue><ssdm name="add_ln49_232"/></StgValue>
</operation>

<operation id="3551" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3429 %add_ln49_233 = add i32 %xor_ln49_233, i32 %m_58

]]></Node>
<StgValue><ssdm name="add_ln49_233"/></StgValue>
</operation>

<operation id="3552" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3430 %add_ln49_234 = add i32 %add_ln49_233, i32 %add_ln54_54

]]></Node>
<StgValue><ssdm name="add_ln49_234"/></StgValue>
</operation>

<operation id="3553" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3431 %add_ln49_235 = add i32 %add_ln49_234, i32 %add_ln49_232

]]></Node>
<StgValue><ssdm name="add_ln49_235"/></StgValue>
</operation>

<operation id="3554" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3432 %lshr_ln50_58 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_57, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_58"/></StgValue>
</operation>

<operation id="3555" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="2" op_0_bw="32">
<![CDATA[
entry:3433 %trunc_ln50_174 = trunc i32 %add_ln58_57

]]></Node>
<StgValue><ssdm name="trunc_ln50_174"/></StgValue>
</operation>

<operation id="3556" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3434 %or_ln50_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_174, i30 %lshr_ln50_58

]]></Node>
<StgValue><ssdm name="or_ln50_58"/></StgValue>
</operation>

<operation id="3557" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3435 %lshr_ln50_179 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_57, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_179"/></StgValue>
</operation>

<operation id="3558" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="13" op_0_bw="32">
<![CDATA[
entry:3436 %trunc_ln50_175 = trunc i32 %add_ln58_57

]]></Node>
<StgValue><ssdm name="trunc_ln50_175"/></StgValue>
</operation>

<operation id="3559" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3437 %or_ln50_179 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_175, i19 %lshr_ln50_179

]]></Node>
<StgValue><ssdm name="or_ln50_179"/></StgValue>
</operation>

<operation id="3560" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3438 %lshr_ln50_180 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_57, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_180"/></StgValue>
</operation>

<operation id="3561" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="22" op_0_bw="32">
<![CDATA[
entry:3439 %trunc_ln50_176 = trunc i32 %add_ln58_57

]]></Node>
<StgValue><ssdm name="trunc_ln50_176"/></StgValue>
</operation>

<operation id="3562" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3440 %or_ln50_180 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_176, i10 %lshr_ln50_180

]]></Node>
<StgValue><ssdm name="or_ln50_180"/></StgValue>
</operation>

<operation id="3563" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3441 %xor_ln50_232 = xor i32 %or_ln50_58, i32 %or_ln50_179

]]></Node>
<StgValue><ssdm name="xor_ln50_232"/></StgValue>
</operation>

<operation id="3564" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3442 %xor_ln50_233 = xor i32 %xor_ln50_232, i32 %or_ln50_180

]]></Node>
<StgValue><ssdm name="xor_ln50_233"/></StgValue>
</operation>

<operation id="3565" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3443 %xor_ln50_234 = xor i32 %add_ln58_55, i32 %add_ln58_56

]]></Node>
<StgValue><ssdm name="xor_ln50_234"/></StgValue>
</operation>

<operation id="3566" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3444 %and_ln50_58 = and i32 %xor_ln50_234, i32 %add_ln58_57

]]></Node>
<StgValue><ssdm name="and_ln50_58"/></StgValue>
</operation>

<operation id="3567" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3445 %and_ln50_122 = and i32 %add_ln58_55, i32 %add_ln58_56

]]></Node>
<StgValue><ssdm name="and_ln50_122"/></StgValue>
</operation>

<operation id="3568" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3446 %xor_ln50_235 = xor i32 %and_ln50_58, i32 %and_ln50_122

]]></Node>
<StgValue><ssdm name="xor_ln50_235"/></StgValue>
</operation>

<operation id="3569" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3447 %add_ln54_58 = add i32 %add_ln49_235, i32 %add_ln58_54

]]></Node>
<StgValue><ssdm name="add_ln54_58"/></StgValue>
</operation>

<operation id="3570" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3448 %add_ln58_121 = add i32 %xor_ln50_233, i32 %add_ln49_235

]]></Node>
<StgValue><ssdm name="add_ln58_121"/></StgValue>
</operation>

<operation id="3571" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3449 %add_ln58_58 = add i32 %add_ln58_121, i32 %xor_ln50_235

]]></Node>
<StgValue><ssdm name="add_ln58_58"/></StgValue>
</operation>

<operation id="3572" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3450 %lshr_ln49_59 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_58, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_59"/></StgValue>
</operation>

<operation id="3573" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="6" op_0_bw="32">
<![CDATA[
entry:3451 %trunc_ln49_177 = trunc i32 %add_ln54_58

]]></Node>
<StgValue><ssdm name="trunc_ln49_177"/></StgValue>
</operation>

<operation id="3574" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3452 %or_ln49_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_177, i26 %lshr_ln49_59

]]></Node>
<StgValue><ssdm name="or_ln49_59"/></StgValue>
</operation>

<operation id="3575" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3453 %lshr_ln49_181 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_58, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_181"/></StgValue>
</operation>

<operation id="3576" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="11" op_0_bw="32">
<![CDATA[
entry:3454 %trunc_ln49_178 = trunc i32 %add_ln54_58

]]></Node>
<StgValue><ssdm name="trunc_ln49_178"/></StgValue>
</operation>

<operation id="3577" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3455 %or_ln49_181 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_178, i21 %lshr_ln49_181

]]></Node>
<StgValue><ssdm name="or_ln49_181"/></StgValue>
</operation>

<operation id="3578" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3456 %lshr_ln49_182 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_58, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_182"/></StgValue>
</operation>

<operation id="3579" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="25" op_0_bw="32">
<![CDATA[
entry:3457 %trunc_ln49_179 = trunc i32 %add_ln54_58

]]></Node>
<StgValue><ssdm name="trunc_ln49_179"/></StgValue>
</operation>

<operation id="3580" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3458 %or_ln49_182 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_179, i7 %lshr_ln49_182

]]></Node>
<StgValue><ssdm name="or_ln49_182"/></StgValue>
</operation>

<operation id="3581" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3459 %xor_ln49_236 = xor i32 %or_ln49_59, i32 %or_ln49_181

]]></Node>
<StgValue><ssdm name="xor_ln49_236"/></StgValue>
</operation>

<operation id="3582" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3460 %xor_ln49_237 = xor i32 %xor_ln49_236, i32 %or_ln49_182

]]></Node>
<StgValue><ssdm name="xor_ln49_237"/></StgValue>
</operation>

<operation id="3583" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3469 %lshr_ln50_59 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_58, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_59"/></StgValue>
</operation>

<operation id="3584" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="2" op_0_bw="32">
<![CDATA[
entry:3470 %trunc_ln50_177 = trunc i32 %add_ln58_58

]]></Node>
<StgValue><ssdm name="trunc_ln50_177"/></StgValue>
</operation>

<operation id="3585" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3471 %or_ln50_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_177, i30 %lshr_ln50_59

]]></Node>
<StgValue><ssdm name="or_ln50_59"/></StgValue>
</operation>

<operation id="3586" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3472 %lshr_ln50_181 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_58, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_181"/></StgValue>
</operation>

<operation id="3587" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="13" op_0_bw="32">
<![CDATA[
entry:3473 %trunc_ln50_178 = trunc i32 %add_ln58_58

]]></Node>
<StgValue><ssdm name="trunc_ln50_178"/></StgValue>
</operation>

<operation id="3588" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3474 %or_ln50_181 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_178, i19 %lshr_ln50_181

]]></Node>
<StgValue><ssdm name="or_ln50_181"/></StgValue>
</operation>

<operation id="3589" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3475 %lshr_ln50_182 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_58, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_182"/></StgValue>
</operation>

<operation id="3590" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="22" op_0_bw="32">
<![CDATA[
entry:3476 %trunc_ln50_179 = trunc i32 %add_ln58_58

]]></Node>
<StgValue><ssdm name="trunc_ln50_179"/></StgValue>
</operation>

<operation id="3591" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3477 %or_ln50_182 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_179, i10 %lshr_ln50_182

]]></Node>
<StgValue><ssdm name="or_ln50_182"/></StgValue>
</operation>

<operation id="3592" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3478 %xor_ln50_236 = xor i32 %or_ln50_59, i32 %or_ln50_181

]]></Node>
<StgValue><ssdm name="xor_ln50_236"/></StgValue>
</operation>

<operation id="3593" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3479 %xor_ln50_237 = xor i32 %xor_ln50_236, i32 %or_ln50_182

]]></Node>
<StgValue><ssdm name="xor_ln50_237"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="3594" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3461 %and_ln49_59 = and i32 %add_ln54_57, i32 %add_ln54_58

]]></Node>
<StgValue><ssdm name="and_ln49_59"/></StgValue>
</operation>

<operation id="3595" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3462 %xor_ln49_238 = xor i32 %add_ln54_58, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_238"/></StgValue>
</operation>

<operation id="3596" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3463 %and_ln49_123 = and i32 %add_ln54_56, i32 %xor_ln49_238

]]></Node>
<StgValue><ssdm name="and_ln49_123"/></StgValue>
</operation>

<operation id="3597" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3464 %xor_ln49_239 = xor i32 %and_ln49_123, i32 %and_ln49_59

]]></Node>
<StgValue><ssdm name="xor_ln49_239"/></StgValue>
</operation>

<operation id="3598" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3465 %add_ln49_236 = add i32 %xor_ln49_239, i32 2361852424

]]></Node>
<StgValue><ssdm name="add_ln49_236"/></StgValue>
</operation>

<operation id="3599" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3466 %add_ln49_237 = add i32 %xor_ln49_237, i32 %m_59

]]></Node>
<StgValue><ssdm name="add_ln49_237"/></StgValue>
</operation>

<operation id="3600" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3467 %add_ln49_238 = add i32 %add_ln49_237, i32 %add_ln54_55

]]></Node>
<StgValue><ssdm name="add_ln49_238"/></StgValue>
</operation>

<operation id="3601" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3468 %add_ln49_239 = add i32 %add_ln49_238, i32 %add_ln49_236

]]></Node>
<StgValue><ssdm name="add_ln49_239"/></StgValue>
</operation>

<operation id="3602" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3480 %xor_ln50_238 = xor i32 %add_ln58_56, i32 %add_ln58_57

]]></Node>
<StgValue><ssdm name="xor_ln50_238"/></StgValue>
</operation>

<operation id="3603" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3481 %and_ln50_59 = and i32 %xor_ln50_238, i32 %add_ln58_58

]]></Node>
<StgValue><ssdm name="and_ln50_59"/></StgValue>
</operation>

<operation id="3604" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3482 %and_ln50_123 = and i32 %add_ln58_56, i32 %add_ln58_57

]]></Node>
<StgValue><ssdm name="and_ln50_123"/></StgValue>
</operation>

<operation id="3605" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3483 %xor_ln50_239 = xor i32 %and_ln50_59, i32 %and_ln50_123

]]></Node>
<StgValue><ssdm name="xor_ln50_239"/></StgValue>
</operation>

<operation id="3606" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3484 %add_ln54_59 = add i32 %add_ln49_239, i32 %add_ln58_55

]]></Node>
<StgValue><ssdm name="add_ln54_59"/></StgValue>
</operation>

<operation id="3607" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3485 %add_ln58_122 = add i32 %xor_ln50_237, i32 %add_ln49_239

]]></Node>
<StgValue><ssdm name="add_ln58_122"/></StgValue>
</operation>

<operation id="3608" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3486 %add_ln58_59 = add i32 %add_ln58_122, i32 %xor_ln50_239

]]></Node>
<StgValue><ssdm name="add_ln58_59"/></StgValue>
</operation>

<operation id="3609" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3487 %lshr_ln49_60 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_59, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_60"/></StgValue>
</operation>

<operation id="3610" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="6" op_0_bw="32">
<![CDATA[
entry:3488 %trunc_ln49_180 = trunc i32 %add_ln54_59

]]></Node>
<StgValue><ssdm name="trunc_ln49_180"/></StgValue>
</operation>

<operation id="3611" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3489 %or_ln49_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_180, i26 %lshr_ln49_60

]]></Node>
<StgValue><ssdm name="or_ln49_60"/></StgValue>
</operation>

<operation id="3612" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3490 %lshr_ln49_183 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_59, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_183"/></StgValue>
</operation>

<operation id="3613" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="11" op_0_bw="32">
<![CDATA[
entry:3491 %trunc_ln49_181 = trunc i32 %add_ln54_59

]]></Node>
<StgValue><ssdm name="trunc_ln49_181"/></StgValue>
</operation>

<operation id="3614" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3492 %or_ln49_183 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_181, i21 %lshr_ln49_183

]]></Node>
<StgValue><ssdm name="or_ln49_183"/></StgValue>
</operation>

<operation id="3615" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3493 %lshr_ln49_184 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_59, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_184"/></StgValue>
</operation>

<operation id="3616" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="25" op_0_bw="32">
<![CDATA[
entry:3494 %trunc_ln49_182 = trunc i32 %add_ln54_59

]]></Node>
<StgValue><ssdm name="trunc_ln49_182"/></StgValue>
</operation>

<operation id="3617" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3495 %or_ln49_184 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_182, i7 %lshr_ln49_184

]]></Node>
<StgValue><ssdm name="or_ln49_184"/></StgValue>
</operation>

<operation id="3618" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3496 %xor_ln49_240 = xor i32 %or_ln49_60, i32 %or_ln49_183

]]></Node>
<StgValue><ssdm name="xor_ln49_240"/></StgValue>
</operation>

<operation id="3619" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3497 %xor_ln49_241 = xor i32 %xor_ln49_240, i32 %or_ln49_184

]]></Node>
<StgValue><ssdm name="xor_ln49_241"/></StgValue>
</operation>

<operation id="3620" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3498 %and_ln49_60 = and i32 %add_ln54_58, i32 %add_ln54_59

]]></Node>
<StgValue><ssdm name="and_ln49_60"/></StgValue>
</operation>

<operation id="3621" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3499 %xor_ln49_242 = xor i32 %add_ln54_59, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_242"/></StgValue>
</operation>

<operation id="3622" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3500 %and_ln49_124 = and i32 %add_ln54_57, i32 %xor_ln49_242

]]></Node>
<StgValue><ssdm name="and_ln49_124"/></StgValue>
</operation>

<operation id="3623" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3501 %xor_ln49_243 = xor i32 %and_ln49_124, i32 %and_ln49_60

]]></Node>
<StgValue><ssdm name="xor_ln49_243"/></StgValue>
</operation>

<operation id="3624" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3502 %add_ln49_240 = add i32 %xor_ln49_243, i32 2428436474

]]></Node>
<StgValue><ssdm name="add_ln49_240"/></StgValue>
</operation>

<operation id="3625" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3503 %add_ln49_241 = add i32 %xor_ln49_241, i32 %m_60

]]></Node>
<StgValue><ssdm name="add_ln49_241"/></StgValue>
</operation>

<operation id="3626" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3504 %add_ln49_242 = add i32 %add_ln49_241, i32 %add_ln54_56

]]></Node>
<StgValue><ssdm name="add_ln49_242"/></StgValue>
</operation>

<operation id="3627" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3505 %add_ln49_243 = add i32 %add_ln49_242, i32 %add_ln49_240

]]></Node>
<StgValue><ssdm name="add_ln49_243"/></StgValue>
</operation>

<operation id="3628" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3506 %lshr_ln50_60 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_59, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_60"/></StgValue>
</operation>

<operation id="3629" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="2" op_0_bw="32">
<![CDATA[
entry:3507 %trunc_ln50_180 = trunc i32 %add_ln58_59

]]></Node>
<StgValue><ssdm name="trunc_ln50_180"/></StgValue>
</operation>

<operation id="3630" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3508 %or_ln50_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_180, i30 %lshr_ln50_60

]]></Node>
<StgValue><ssdm name="or_ln50_60"/></StgValue>
</operation>

<operation id="3631" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3509 %lshr_ln50_183 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_59, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_183"/></StgValue>
</operation>

<operation id="3632" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="13" op_0_bw="32">
<![CDATA[
entry:3510 %trunc_ln50_181 = trunc i32 %add_ln58_59

]]></Node>
<StgValue><ssdm name="trunc_ln50_181"/></StgValue>
</operation>

<operation id="3633" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3511 %or_ln50_183 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_181, i19 %lshr_ln50_183

]]></Node>
<StgValue><ssdm name="or_ln50_183"/></StgValue>
</operation>

<operation id="3634" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3512 %lshr_ln50_184 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_59, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_184"/></StgValue>
</operation>

<operation id="3635" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="22" op_0_bw="32">
<![CDATA[
entry:3513 %trunc_ln50_182 = trunc i32 %add_ln58_59

]]></Node>
<StgValue><ssdm name="trunc_ln50_182"/></StgValue>
</operation>

<operation id="3636" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3514 %or_ln50_184 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_182, i10 %lshr_ln50_184

]]></Node>
<StgValue><ssdm name="or_ln50_184"/></StgValue>
</operation>

<operation id="3637" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3515 %xor_ln50_240 = xor i32 %or_ln50_60, i32 %or_ln50_183

]]></Node>
<StgValue><ssdm name="xor_ln50_240"/></StgValue>
</operation>

<operation id="3638" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3516 %xor_ln50_241 = xor i32 %xor_ln50_240, i32 %or_ln50_184

]]></Node>
<StgValue><ssdm name="xor_ln50_241"/></StgValue>
</operation>

<operation id="3639" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3521 %add_ln54_60 = add i32 %add_ln49_243, i32 %add_ln58_56

]]></Node>
<StgValue><ssdm name="add_ln54_60"/></StgValue>
</operation>

<operation id="3640" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3524 %lshr_ln49_61 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_60, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_61"/></StgValue>
</operation>

<operation id="3641" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="6" op_0_bw="32">
<![CDATA[
entry:3525 %trunc_ln49_183 = trunc i32 %add_ln54_60

]]></Node>
<StgValue><ssdm name="trunc_ln49_183"/></StgValue>
</operation>

<operation id="3642" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3526 %or_ln49_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_183, i26 %lshr_ln49_61

]]></Node>
<StgValue><ssdm name="or_ln49_61"/></StgValue>
</operation>

<operation id="3643" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3527 %lshr_ln49_185 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_60, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_185"/></StgValue>
</operation>

<operation id="3644" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="11" op_0_bw="32">
<![CDATA[
entry:3528 %trunc_ln49_184 = trunc i32 %add_ln54_60

]]></Node>
<StgValue><ssdm name="trunc_ln49_184"/></StgValue>
</operation>

<operation id="3645" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3529 %or_ln49_185 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_184, i21 %lshr_ln49_185

]]></Node>
<StgValue><ssdm name="or_ln49_185"/></StgValue>
</operation>

<operation id="3646" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3530 %lshr_ln49_186 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_60, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_186"/></StgValue>
</operation>

<operation id="3647" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="25" op_0_bw="32">
<![CDATA[
entry:3531 %trunc_ln49_185 = trunc i32 %add_ln54_60

]]></Node>
<StgValue><ssdm name="trunc_ln49_185"/></StgValue>
</operation>

<operation id="3648" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3532 %or_ln49_186 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_185, i7 %lshr_ln49_186

]]></Node>
<StgValue><ssdm name="or_ln49_186"/></StgValue>
</operation>

<operation id="3649" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3533 %xor_ln49_244 = xor i32 %or_ln49_61, i32 %or_ln49_185

]]></Node>
<StgValue><ssdm name="xor_ln49_244"/></StgValue>
</operation>

<operation id="3650" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3534 %xor_ln49_245 = xor i32 %xor_ln49_244, i32 %or_ln49_186

]]></Node>
<StgValue><ssdm name="xor_ln49_245"/></StgValue>
</operation>

<operation id="3651" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3535 %and_ln49_61 = and i32 %add_ln54_59, i32 %add_ln54_60

]]></Node>
<StgValue><ssdm name="and_ln49_61"/></StgValue>
</operation>

<operation id="3652" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3536 %xor_ln49_246 = xor i32 %add_ln54_60, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_246"/></StgValue>
</operation>

<operation id="3653" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3537 %and_ln49_125 = and i32 %add_ln54_58, i32 %xor_ln49_246

]]></Node>
<StgValue><ssdm name="and_ln49_125"/></StgValue>
</operation>

<operation id="3654" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3538 %xor_ln49_247 = xor i32 %and_ln49_125, i32 %and_ln49_61

]]></Node>
<StgValue><ssdm name="xor_ln49_247"/></StgValue>
</operation>

<operation id="3655" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3539 %add_ln49_244 = add i32 %xor_ln49_247, i32 2756734187

]]></Node>
<StgValue><ssdm name="add_ln49_244"/></StgValue>
</operation>

<operation id="3656" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3540 %add_ln49_245 = add i32 %xor_ln49_245, i32 %m_61

]]></Node>
<StgValue><ssdm name="add_ln49_245"/></StgValue>
</operation>

<operation id="3657" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3541 %add_ln49_246 = add i32 %add_ln49_245, i32 %add_ln54_57

]]></Node>
<StgValue><ssdm name="add_ln49_246"/></StgValue>
</operation>

<operation id="3658" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3542 %add_ln49_247 = add i32 %add_ln49_246, i32 %add_ln49_244

]]></Node>
<StgValue><ssdm name="add_ln49_247"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="3659" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3517 %xor_ln50_242 = xor i32 %add_ln58_57, i32 %add_ln58_58

]]></Node>
<StgValue><ssdm name="xor_ln50_242"/></StgValue>
</operation>

<operation id="3660" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3518 %and_ln50_60 = and i32 %xor_ln50_242, i32 %add_ln58_59

]]></Node>
<StgValue><ssdm name="and_ln50_60"/></StgValue>
</operation>

<operation id="3661" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3519 %and_ln50_124 = and i32 %add_ln58_57, i32 %add_ln58_58

]]></Node>
<StgValue><ssdm name="and_ln50_124"/></StgValue>
</operation>

<operation id="3662" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3520 %xor_ln50_243 = xor i32 %and_ln50_60, i32 %and_ln50_124

]]></Node>
<StgValue><ssdm name="xor_ln50_243"/></StgValue>
</operation>

<operation id="3663" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3522 %add_ln58_123 = add i32 %xor_ln50_241, i32 %add_ln49_243

]]></Node>
<StgValue><ssdm name="add_ln58_123"/></StgValue>
</operation>

<operation id="3664" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3523 %add_ln58_60 = add i32 %add_ln58_123, i32 %xor_ln50_243

]]></Node>
<StgValue><ssdm name="add_ln58_60"/></StgValue>
</operation>

<operation id="3665" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3543 %lshr_ln50_61 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_60, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_61"/></StgValue>
</operation>

<operation id="3666" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="2" op_0_bw="32">
<![CDATA[
entry:3544 %trunc_ln50_183 = trunc i32 %add_ln58_60

]]></Node>
<StgValue><ssdm name="trunc_ln50_183"/></StgValue>
</operation>

<operation id="3667" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3545 %or_ln50_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_183, i30 %lshr_ln50_61

]]></Node>
<StgValue><ssdm name="or_ln50_61"/></StgValue>
</operation>

<operation id="3668" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3546 %lshr_ln50_185 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_60, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_185"/></StgValue>
</operation>

<operation id="3669" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="13" op_0_bw="32">
<![CDATA[
entry:3547 %trunc_ln50_184 = trunc i32 %add_ln58_60

]]></Node>
<StgValue><ssdm name="trunc_ln50_184"/></StgValue>
</operation>

<operation id="3670" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3548 %or_ln50_185 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_184, i19 %lshr_ln50_185

]]></Node>
<StgValue><ssdm name="or_ln50_185"/></StgValue>
</operation>

<operation id="3671" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3549 %lshr_ln50_186 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_60, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_186"/></StgValue>
</operation>

<operation id="3672" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="22" op_0_bw="32">
<![CDATA[
entry:3550 %trunc_ln50_185 = trunc i32 %add_ln58_60

]]></Node>
<StgValue><ssdm name="trunc_ln50_185"/></StgValue>
</operation>

<operation id="3673" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3551 %or_ln50_186 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_185, i10 %lshr_ln50_186

]]></Node>
<StgValue><ssdm name="or_ln50_186"/></StgValue>
</operation>

<operation id="3674" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3552 %xor_ln50_244 = xor i32 %or_ln50_61, i32 %or_ln50_185

]]></Node>
<StgValue><ssdm name="xor_ln50_244"/></StgValue>
</operation>

<operation id="3675" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3553 %xor_ln50_245 = xor i32 %xor_ln50_244, i32 %or_ln50_186

]]></Node>
<StgValue><ssdm name="xor_ln50_245"/></StgValue>
</operation>

<operation id="3676" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3554 %xor_ln50_246 = xor i32 %add_ln58_58, i32 %add_ln58_59

]]></Node>
<StgValue><ssdm name="xor_ln50_246"/></StgValue>
</operation>

<operation id="3677" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3555 %and_ln50_61 = and i32 %xor_ln50_246, i32 %add_ln58_60

]]></Node>
<StgValue><ssdm name="and_ln50_61"/></StgValue>
</operation>

<operation id="3678" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3556 %and_ln50_125 = and i32 %add_ln58_58, i32 %add_ln58_59

]]></Node>
<StgValue><ssdm name="and_ln50_125"/></StgValue>
</operation>

<operation id="3679" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3557 %xor_ln50_247 = xor i32 %and_ln50_61, i32 %and_ln50_125

]]></Node>
<StgValue><ssdm name="xor_ln50_247"/></StgValue>
</operation>

<operation id="3680" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3558 %add_ln54_61 = add i32 %add_ln49_247, i32 %add_ln58_57

]]></Node>
<StgValue><ssdm name="add_ln54_61"/></StgValue>
</operation>

<operation id="3681" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3559 %add_ln58_124 = add i32 %xor_ln50_245, i32 %add_ln49_247

]]></Node>
<StgValue><ssdm name="add_ln58_124"/></StgValue>
</operation>

<operation id="3682" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3560 %add_ln58_61 = add i32 %add_ln58_124, i32 %xor_ln50_247

]]></Node>
<StgValue><ssdm name="add_ln58_61"/></StgValue>
</operation>

<operation id="3683" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3561 %lshr_ln49_62 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_61, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_62"/></StgValue>
</operation>

<operation id="3684" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="6" op_0_bw="32">
<![CDATA[
entry:3562 %trunc_ln49_186 = trunc i32 %add_ln54_61

]]></Node>
<StgValue><ssdm name="trunc_ln49_186"/></StgValue>
</operation>

<operation id="3685" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3563 %or_ln49_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_186, i26 %lshr_ln49_62

]]></Node>
<StgValue><ssdm name="or_ln49_62"/></StgValue>
</operation>

<operation id="3686" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3564 %lshr_ln49_187 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_61, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_187"/></StgValue>
</operation>

<operation id="3687" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="11" op_0_bw="32">
<![CDATA[
entry:3565 %trunc_ln49_187 = trunc i32 %add_ln54_61

]]></Node>
<StgValue><ssdm name="trunc_ln49_187"/></StgValue>
</operation>

<operation id="3688" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3566 %or_ln49_187 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_187, i21 %lshr_ln49_187

]]></Node>
<StgValue><ssdm name="or_ln49_187"/></StgValue>
</operation>

<operation id="3689" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3567 %lshr_ln49_188 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_61, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_188"/></StgValue>
</operation>

<operation id="3690" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="25" op_0_bw="32">
<![CDATA[
entry:3568 %trunc_ln49_188 = trunc i32 %add_ln54_61

]]></Node>
<StgValue><ssdm name="trunc_ln49_188"/></StgValue>
</operation>

<operation id="3691" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3569 %or_ln49_188 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_188, i7 %lshr_ln49_188

]]></Node>
<StgValue><ssdm name="or_ln49_188"/></StgValue>
</operation>

<operation id="3692" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3570 %xor_ln49_248 = xor i32 %or_ln49_62, i32 %or_ln49_187

]]></Node>
<StgValue><ssdm name="xor_ln49_248"/></StgValue>
</operation>

<operation id="3693" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3571 %xor_ln49_249 = xor i32 %xor_ln49_248, i32 %or_ln49_188

]]></Node>
<StgValue><ssdm name="xor_ln49_249"/></StgValue>
</operation>

<operation id="3694" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3572 %and_ln49_62 = and i32 %add_ln54_60, i32 %add_ln54_61

]]></Node>
<StgValue><ssdm name="and_ln49_62"/></StgValue>
</operation>

<operation id="3695" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3573 %xor_ln49_250 = xor i32 %add_ln54_61, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_250"/></StgValue>
</operation>

<operation id="3696" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3574 %and_ln49_126 = and i32 %add_ln54_59, i32 %xor_ln49_250

]]></Node>
<StgValue><ssdm name="and_ln49_126"/></StgValue>
</operation>

<operation id="3697" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3575 %xor_ln49_251 = xor i32 %and_ln49_126, i32 %and_ln49_62

]]></Node>
<StgValue><ssdm name="xor_ln49_251"/></StgValue>
</operation>

<operation id="3698" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3576 %add_ln49_248 = add i32 %xor_ln49_251, i32 3204031479

]]></Node>
<StgValue><ssdm name="add_ln49_248"/></StgValue>
</operation>

<operation id="3699" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3577 %add_ln49_249 = add i32 %add_ln54_58, i32 %xor_ln49_249

]]></Node>
<StgValue><ssdm name="add_ln49_249"/></StgValue>
</operation>

<operation id="3700" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3578 %add_ln49_250 = add i32 %add_ln49_249, i32 %add_ln49_248

]]></Node>
<StgValue><ssdm name="add_ln49_250"/></StgValue>
</operation>

<operation id="3701" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3582 %add_ln49_252 = add i32 %add_ln49_254, i32 %add_ln49_250

]]></Node>
<StgValue><ssdm name="add_ln49_252"/></StgValue>
</operation>

<operation id="3702" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3583 %lshr_ln50_62 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_61, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_62"/></StgValue>
</operation>

<operation id="3703" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="2" op_0_bw="32">
<![CDATA[
entry:3584 %trunc_ln50_186 = trunc i32 %add_ln58_61

]]></Node>
<StgValue><ssdm name="trunc_ln50_186"/></StgValue>
</operation>

<operation id="3704" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3585 %or_ln50_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_186, i30 %lshr_ln50_62

]]></Node>
<StgValue><ssdm name="or_ln50_62"/></StgValue>
</operation>

<operation id="3705" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3586 %lshr_ln50_187 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_61, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_187"/></StgValue>
</operation>

<operation id="3706" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="13" op_0_bw="32">
<![CDATA[
entry:3587 %trunc_ln50_187 = trunc i32 %add_ln58_61

]]></Node>
<StgValue><ssdm name="trunc_ln50_187"/></StgValue>
</operation>

<operation id="3707" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3588 %or_ln50_187 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_187, i19 %lshr_ln50_187

]]></Node>
<StgValue><ssdm name="or_ln50_187"/></StgValue>
</operation>

<operation id="3708" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3589 %lshr_ln50_188 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_61, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_188"/></StgValue>
</operation>

<operation id="3709" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="22" op_0_bw="32">
<![CDATA[
entry:3590 %trunc_ln50_188 = trunc i32 %add_ln58_61

]]></Node>
<StgValue><ssdm name="trunc_ln50_188"/></StgValue>
</operation>

<operation id="3710" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3591 %or_ln50_188 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_188, i10 %lshr_ln50_188

]]></Node>
<StgValue><ssdm name="or_ln50_188"/></StgValue>
</operation>

<operation id="3711" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3592 %xor_ln50_248 = xor i32 %or_ln50_62, i32 %or_ln50_187

]]></Node>
<StgValue><ssdm name="xor_ln50_248"/></StgValue>
</operation>

<operation id="3712" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3593 %xor_ln50_249 = xor i32 %xor_ln50_248, i32 %or_ln50_188

]]></Node>
<StgValue><ssdm name="xor_ln50_249"/></StgValue>
</operation>

<operation id="3713" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3594 %xor_ln50_250 = xor i32 %add_ln58_59, i32 %add_ln58_60

]]></Node>
<StgValue><ssdm name="xor_ln50_250"/></StgValue>
</operation>

<operation id="3714" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3595 %and_ln50_62 = and i32 %xor_ln50_250, i32 %add_ln58_61

]]></Node>
<StgValue><ssdm name="and_ln50_62"/></StgValue>
</operation>

<operation id="3715" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3596 %and_ln50_126 = and i32 %add_ln58_59, i32 %add_ln58_60

]]></Node>
<StgValue><ssdm name="and_ln50_126"/></StgValue>
</operation>

<operation id="3716" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3597 %xor_ln50_251 = xor i32 %and_ln50_62, i32 %and_ln50_126

]]></Node>
<StgValue><ssdm name="xor_ln50_251"/></StgValue>
</operation>

<operation id="3717" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3598 %add_ln54_62 = add i32 %add_ln49_252, i32 %add_ln58_58

]]></Node>
<StgValue><ssdm name="add_ln54_62"/></StgValue>
</operation>

<operation id="3718" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3599 %add_ln58_125 = add i32 %xor_ln50_249, i32 %add_ln49_252

]]></Node>
<StgValue><ssdm name="add_ln58_125"/></StgValue>
</operation>

<operation id="3719" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3600 %add_ln58_62 = add i32 %add_ln58_125, i32 %xor_ln50_251

]]></Node>
<StgValue><ssdm name="add_ln58_62"/></StgValue>
</operation>

<operation id="3720" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3601 %lshr_ln49_63 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln54_62, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_63"/></StgValue>
</operation>

<operation id="3721" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="6" op_0_bw="32">
<![CDATA[
entry:3602 %trunc_ln49_189 = trunc i32 %add_ln54_62

]]></Node>
<StgValue><ssdm name="trunc_ln49_189"/></StgValue>
</operation>

<operation id="3722" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:3603 %or_ln49_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln49_189, i26 %lshr_ln49_63

]]></Node>
<StgValue><ssdm name="or_ln49_63"/></StgValue>
</operation>

<operation id="3723" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3604 %lshr_ln49_189 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %add_ln54_62, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_189"/></StgValue>
</operation>

<operation id="3724" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="11" op_0_bw="32">
<![CDATA[
entry:3605 %trunc_ln49_190 = trunc i32 %add_ln54_62

]]></Node>
<StgValue><ssdm name="trunc_ln49_190"/></StgValue>
</operation>

<operation id="3725" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:3606 %or_ln49_189 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln49_190, i21 %lshr_ln49_189

]]></Node>
<StgValue><ssdm name="or_ln49_189"/></StgValue>
</operation>

<operation id="3726" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3607 %lshr_ln49_190 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %add_ln54_62, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln49_190"/></StgValue>
</operation>

<operation id="3727" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="25" op_0_bw="32">
<![CDATA[
entry:3608 %trunc_ln49_191 = trunc i32 %add_ln54_62

]]></Node>
<StgValue><ssdm name="trunc_ln49_191"/></StgValue>
</operation>

<operation id="3728" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:3609 %or_ln49_190 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln49_191, i7 %lshr_ln49_190

]]></Node>
<StgValue><ssdm name="or_ln49_190"/></StgValue>
</operation>

<operation id="3729" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3610 %xor_ln49_252 = xor i32 %or_ln49_63, i32 %or_ln49_189

]]></Node>
<StgValue><ssdm name="xor_ln49_252"/></StgValue>
</operation>

<operation id="3730" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3611 %xor_ln49_253 = xor i32 %xor_ln49_252, i32 %or_ln49_190

]]></Node>
<StgValue><ssdm name="xor_ln49_253"/></StgValue>
</operation>

<operation id="3731" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3612 %and_ln49_63 = and i32 %add_ln54_61, i32 %add_ln54_62

]]></Node>
<StgValue><ssdm name="and_ln49_63"/></StgValue>
</operation>

<operation id="3732" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3613 %xor_ln49_254 = xor i32 %add_ln54_62, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln49_254"/></StgValue>
</operation>

<operation id="3733" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3614 %and_ln49_127 = and i32 %add_ln54_60, i32 %xor_ln49_254

]]></Node>
<StgValue><ssdm name="and_ln49_127"/></StgValue>
</operation>

<operation id="3734" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3615 %xor_ln49_255 = xor i32 %and_ln49_127, i32 %and_ln49_63

]]></Node>
<StgValue><ssdm name="xor_ln49_255"/></StgValue>
</operation>

<operation id="3735" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3616 %add_ln49_256 = add i32 %xor_ln49_255, i32 %add_ln54_59

]]></Node>
<StgValue><ssdm name="add_ln49_256"/></StgValue>
</operation>

<operation id="3736" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3617 %add_ln49_257 = add i32 %xor_ln49_253, i32 %m_56

]]></Node>
<StgValue><ssdm name="add_ln49_257"/></StgValue>
</operation>

<operation id="3737" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3618 %add_ln49_258 = add i32 %add_ln49_257, i32 %add_ln49_256

]]></Node>
<StgValue><ssdm name="add_ln49_258"/></StgValue>
</operation>

<operation id="3738" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3622 %add_ln49_255 = add i32 %add_ln49_261, i32 %add_ln49_258

]]></Node>
<StgValue><ssdm name="add_ln49_255"/></StgValue>
</operation>

<operation id="3739" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3623 %lshr_ln50_63 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln58_62, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_63"/></StgValue>
</operation>

<operation id="3740" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="2" op_0_bw="32">
<![CDATA[
entry:3624 %trunc_ln50_189 = trunc i32 %add_ln58_62

]]></Node>
<StgValue><ssdm name="trunc_ln50_189"/></StgValue>
</operation>

<operation id="3741" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:3625 %or_ln50_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln50_189, i30 %lshr_ln50_63

]]></Node>
<StgValue><ssdm name="or_ln50_63"/></StgValue>
</operation>

<operation id="3742" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3626 %lshr_ln50_189 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln58_62, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_189"/></StgValue>
</operation>

<operation id="3743" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="13" op_0_bw="32">
<![CDATA[
entry:3627 %trunc_ln50_190 = trunc i32 %add_ln58_62

]]></Node>
<StgValue><ssdm name="trunc_ln50_190"/></StgValue>
</operation>

<operation id="3744" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:3628 %or_ln50_189 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln50_190, i19 %lshr_ln50_189

]]></Node>
<StgValue><ssdm name="or_ln50_189"/></StgValue>
</operation>

<operation id="3745" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3629 %lshr_ln50_190 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %add_ln58_62, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln50_190"/></StgValue>
</operation>

<operation id="3746" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="22" op_0_bw="32">
<![CDATA[
entry:3630 %trunc_ln50_191 = trunc i32 %add_ln58_62

]]></Node>
<StgValue><ssdm name="trunc_ln50_191"/></StgValue>
</operation>

<operation id="3747" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:3631 %or_ln50_190 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln50_191, i10 %lshr_ln50_190

]]></Node>
<StgValue><ssdm name="or_ln50_190"/></StgValue>
</operation>

<operation id="3748" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3632 %xor_ln50_252 = xor i32 %or_ln50_63, i32 %or_ln50_189

]]></Node>
<StgValue><ssdm name="xor_ln50_252"/></StgValue>
</operation>

<operation id="3749" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3633 %xor_ln50_253 = xor i32 %xor_ln50_252, i32 %or_ln50_190

]]></Node>
<StgValue><ssdm name="xor_ln50_253"/></StgValue>
</operation>

<operation id="3750" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3634 %xor_ln50_254 = xor i32 %add_ln58_60, i32 %add_ln58_61

]]></Node>
<StgValue><ssdm name="xor_ln50_254"/></StgValue>
</operation>

<operation id="3751" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3635 %and_ln50_63 = and i32 %xor_ln50_254, i32 %add_ln58_62

]]></Node>
<StgValue><ssdm name="and_ln50_63"/></StgValue>
</operation>

<operation id="3752" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3636 %and_ln50_127 = and i32 %add_ln58_60, i32 %add_ln58_61

]]></Node>
<StgValue><ssdm name="and_ln50_127"/></StgValue>
</operation>

<operation id="3753" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3637 %xor_ln50_255 = xor i32 %and_ln50_63, i32 %and_ln50_127

]]></Node>
<StgValue><ssdm name="xor_ln50_255"/></StgValue>
</operation>

<operation id="3754" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3638 %add_ln61_1 = add i32 %xor_ln50_255, i32 %xor_ln50_253

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="3755" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3639 %add_ln61_2 = add i32 %add_ln49_255, i32 %ctx_state_0_read_1

]]></Node>
<StgValue><ssdm name="add_ln61_2"/></StgValue>
</operation>

<operation id="3756" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3640 %add_ln61 = add i32 %add_ln61_2, i32 %add_ln61_1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="3757" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3641 %add_ln62 = add i32 %add_ln58_62, i32 %ctx_state_1_read_1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="3758" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3642 %add_ln63 = add i32 %add_ln58_61, i32 %ctx_state_2_read_1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="3759" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3643 %add_ln64 = add i32 %add_ln58_60, i32 %ctx_state_3_read_1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="3760" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3644 %add_ln65_1 = add i32 %add_ln58_59, i32 %ctx_state_4_read_1

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="3761" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3645 %add_ln65 = add i32 %add_ln65_1, i32 %add_ln49_255

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="3762" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3646 %add_ln66 = add i32 %add_ln54_62, i32 %ctx_state_5_read_1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="3763" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3647 %add_ln67 = add i32 %add_ln54_61, i32 %ctx_state_6_read_1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="3764" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3648 %add_ln68 = add i32 %add_ln54_60, i32 %ctx_state_7_read_1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="3765" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
entry:3649 %mrv = insertvalue i256 <undef>, i32 %add_ln61

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="3766" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
entry:3650 %mrv_1 = insertvalue i256 %mrv, i32 %add_ln62

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="3767" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
entry:3651 %mrv_2 = insertvalue i256 %mrv_1, i32 %add_ln63

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="3768" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
entry:3652 %mrv_3 = insertvalue i256 %mrv_2, i32 %add_ln64

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="3769" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
entry:3653 %mrv_4 = insertvalue i256 %mrv_3, i32 %add_ln65

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="3770" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
entry:3654 %mrv_5 = insertvalue i256 %mrv_4, i32 %add_ln66

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="3771" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
entry:3655 %mrv_6 = insertvalue i256 %mrv_5, i32 %add_ln67

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="3772" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
entry:3656 %mrv_7 = insertvalue i256 %mrv_6, i32 %add_ln68

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="3773" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="0" op_0_bw="256">
<![CDATA[
entry:3657 %ret_ln69 = ret i256 %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
