Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Feb 28 21:56:35 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -max_paths 50 -file timing.rpt
| Design       : fire8_expand3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][0]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][0]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][10]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][10]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][11]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][11]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][12]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][12]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][13]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][13]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][14]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][14]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][15]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][15]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][1]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][1]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][2]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][2]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][3]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][3]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][4]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][4]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][5]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][5]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][6]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][6]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][7]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][7]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][8]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][8]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[100][9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[100][0]_i_18/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[100][0]_i_18_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[100][0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[100][0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[100][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[100][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[100][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[100][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[100][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[100][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[100][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[100][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[100][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[100][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[100][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[100][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[100][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[253][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[100][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[100][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[100][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][9]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[100][9]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][0]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][0]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][10]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][10]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][11]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][11]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][12]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][12]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][13]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][13]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][14]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][14]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][15]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][15]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][1]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][1]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][2]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][2]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][3]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][3]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][4]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][4]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][5]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][5]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][6]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][6]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][7]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][7]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][8]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][8]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[107][9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[107][1]_i_6/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[107][1]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[107][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[107][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[107][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[107][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[107][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[107][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[107][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[107][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[107][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[107][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[107][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[107][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[107][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[107][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[107][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[107][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[107][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[107][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[107][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[107][9]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[107][9]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][0]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][0]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][10]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][10]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][11]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][11]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][12]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][12]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][13]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][13]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][14]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][14]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][15]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][15]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][1]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][1]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][2]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][2]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][3]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][3]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][4]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][4]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][5]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][5]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][6]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][6]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][7]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][7]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][8]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][8]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[10][9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[10][0]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[10][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[10][0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[10][0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[10][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[10][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[10][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[10][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[10][0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[10][0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[10][14]_i_1/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[132][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[10][0]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[10][0]_i_1_n_0
                         FDRE                                         r  ofm_reg[10][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[10][9]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[10][9]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[112][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[112][1]_i_15/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[112][1]_i_15_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[112][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[112][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[112][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[112][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[112][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[112][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[112][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[112][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[112][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[112][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[112][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[112][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[112][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[112][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[112][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[112][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[112][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[112][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[112][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[112][0]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[112][0]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[112][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=298, unplaced)       0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[112][1]_i_15/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[112][1]_i_15_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[112][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[112][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[112][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[112][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[112][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[112][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[112][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[112][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[112][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[112][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[112][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[112][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[112][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[112][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[112][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[112][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[112][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[112][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[112][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=3401, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[112][10]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[112][10]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    




