$date
	Fri Nov 25 17:27:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Sequence_detector_1011_tb $end
$var wire 1 ! detector_out $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$var reg 1 $ sequence_in $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
0!
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
#25000
1"
#30000
0"
#35000
1"
#40000
0"
0#
#45000
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
1$
#75000
1"
#80000
0"
0$
#85000
1"
#90000
0"
1$
#95000
1"
#100000
0"
#105000
1!
1"
#110000
0"
0$
#115000
0!
1"
#120000
0"
#125000
1"
#130000
0"
1$
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
0"
