{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 24 08:49:35 2021 " "Info: Processing started: Mon May 24 08:49:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off port1_ram -c port1_ram --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off port1_ram -c port1_ram --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "port1_ram.vhd" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/port1_ram.vhd" 46 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock memory memory altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 163.03 MHz between source memory \"altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X23_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X23_Y7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X23_Y7; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.814 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "port1_ram.vhd" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/port1_ram.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "port1_ram.vhd" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/port1_ram.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.815 ns) 2.814 ns altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X23_Y7 0 " "Info: 3: + IC(0.756 ns) + CELL(0.815 ns) = 2.814 ns; Loc. = M4K_X23_Y7; Fanout = 0; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 68.05 % ) " "Info: Total cell delay = 1.915 ns ( 68.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 31.95 % ) " "Info: Total interconnect delay = 0.899 ns ( 31.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.814 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.833 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "port1_ram.vhd" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/port1_ram.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "port1_ram.vhd" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/port1_ram.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.834 ns) 2.833 ns altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X23_Y7 1 " "Info: 3: + IC(0.756 ns) + CELL(0.834 ns) = 2.833 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.27 % ) " "Info: Total cell delay = 1.934 ns ( 68.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 31.73 % ) " "Info: Total interconnect delay = 0.899 ns ( 31.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.814 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.814 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg7 data\[7\] clock 5.285 ns memory " "Info: tsu for memory \"altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg7\" (data pin = \"data\[7\]\", clock pin = \"clock\") is 5.285 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.072 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns data\[7\] 1 PIN PIN_75 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_75; Fanout = 1; PIN Node = 'data\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "port1_ram.vhd" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/port1_ram.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.979 ns) + CELL(0.128 ns) 8.072 ns altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg7 2 MEM M4K_X23_Y7 1 " "Info: 2: + IC(6.979 ns) + CELL(0.128 ns) = 8.072 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.107 ns" { data[7] altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.093 ns ( 13.54 % ) " "Info: Total cell delay = 1.093 ns ( 13.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.979 ns ( 86.46 % ) " "Info: Total interconnect delay = 6.979 ns ( 86.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.072 ns" { data[7] altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.072 ns" { data[7] {} data[7]~combout {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 6.979ns } { 0.000ns 0.965ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.833 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "port1_ram.vhd" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/port1_ram.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "port1_ram.vhd" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/port1_ram.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.834 ns) 2.833 ns altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X23_Y7 1 " "Info: 3: + IC(0.756 ns) + CELL(0.834 ns) = 2.833 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.27 % ) " "Info: Total cell delay = 1.934 ns ( 68.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 31.73 % ) " "Info: Total interconnect delay = 0.899 ns ( 31.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.072 ns" { data[7] altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.072 ns" { data[7] {} data[7]~combout {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 6.979ns } { 0.000ns 0.965ns 0.128ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock q\[3\] altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_we_reg 13.629 ns memory " "Info: tco from clock \"clock\" to destination pin \"q\[3\]\" through memory \"altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_we_reg\" is 13.629 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.834 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "port1_ram.vhd" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/port1_ram.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "port1_ram.vhd" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/port1_ram.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.835 ns) 2.834 ns altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X23_Y7 8 " "Info: 3: + IC(0.756 ns) + CELL(0.835 ns) = 2.834 ns; Loc. = M4K_X23_Y7; Fanout = 8; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 68.28 % ) " "Info: Total cell delay = 1.935 ns ( 68.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 31.72 % ) " "Info: Total interconnect delay = 0.899 ns ( 31.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.535 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X23_Y7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y7; Fanout = 8; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|q_a\[3\] 2 MEM M4K_X23_Y7 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.544 ns) + CELL(3.230 ns) 10.535 ns q\[3\] 3 PIN PIN_32 0 " "Info: 3: + IC(3.544 ns) + CELL(3.230 ns) = 10.535 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'q\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|q_a[3] q[3] } "NODE_NAME" } } { "port1_ram.vhd" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/port1_ram.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.991 ns ( 66.36 % ) " "Info: Total cell delay = 6.991 ns ( 66.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.544 ns ( 33.64 % ) " "Info: Total interconnect delay = 3.544 ns ( 33.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.535 ns" { altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|q_a[3] q[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.535 ns" { altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|q_a[3] {} q[3] {} } { 0.000ns 0.000ns 3.544ns } { 0.000ns 3.761ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.535 ns" { altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|q_a[3] q[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.535 ns" { altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|q_a[3] {} q[3] {} } { 0.000ns 0.000ns 3.544ns } { 0.000ns 3.761ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg3 data\[3\] clock 0.422 ns memory " "Info: th for memory \"altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg3\" (data pin = \"data\[3\]\", clock pin = \"clock\") is 0.422 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.833 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "port1_ram.vhd" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/port1_ram.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "port1_ram.vhd" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/port1_ram.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.834 ns) 2.833 ns altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg3 3 MEM M4K_X23_Y7 1 " "Info: 3: + IC(0.756 ns) + CELL(0.834 ns) = 2.833 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.27 % ) " "Info: Total cell delay = 1.934 ns ( 68.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 31.73 % ) " "Info: Total interconnect delay = 0.899 ns ( 31.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.678 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns data\[3\] 1 PIN PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'data\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "port1_ram.vhd" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/port1_ram.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.128 ns) 2.678 ns altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg3 2 MEM M4K_X23_Y7 1 " "Info: 2: + IC(1.440 ns) + CELL(0.128 ns) = 2.678 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { data[3] altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_lpa1.tdf" "" { Text "D:/1-cy/design_example/数字系统实验/硬件描述训练3（第九次实验）/port1_ram/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 46.23 % ) " "Info: Total cell delay = 1.238 ns ( 46.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.440 ns ( 53.77 % ) " "Info: Total interconnect delay = 1.440 ns ( 53.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { data[3] altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { data[3] {} data[3]~combout {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 1.440ns } { 0.000ns 1.110ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clock clock~clkctrl altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.143ns 0.756ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { data[3] altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { data[3] {} data[3]~combout {} altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 1.440ns } { 0.000ns 1.110ns 0.128ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 24 08:49:36 2021 " "Info: Processing ended: Mon May 24 08:49:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
