// Seed: 893585325
module module_0 (
    input tri id_0,
    output wand id_1,
    input wire id_2,
    output uwire id_3,
    input wor id_4,
    output wor id_5,
    input uwire id_6,
    input uwire id_7,
    output uwire id_8,
    input wor id_9,
    output supply0 id_10
);
  wire id_12;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output wand id_2,
    input tri0 module_1,
    output wand id_4,
    input tri0 id_5,
    output tri0 id_6,
    input uwire id_7,
    input uwire id_8,
    output wire id_9,
    input wand id_10
);
  tri0 id_12;
  assign id_6 = id_12 ? 1 : id_7 - 1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_7,
      id_9,
      id_7,
      id_1,
      id_10,
      id_8,
      id_2,
      id_10,
      id_2
  );
  assign modCall_1.type_15 = 0;
endmodule
