Classic Timing Analyzer report for MIPS
Tue Mar 10 19:59:00 2009
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. Clock Hold: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                              ;
+------------------------------+-----------+-----------------------------------+----------------------------------+-----------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack     ; Required Time                     ; Actual Time                      ; From                                    ; To                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-----------+-----------------------------------+----------------------------------+-----------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A       ; None                              ; 11.794 ns                        ; reset                                   ; Idecode:ID|register_array[13][17]                                                                 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A       ; None                              ; 25.011 ns                        ; Idecode:ID|DD_write_register_address[0] ; Zero_out                                                                                          ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A       ; None                              ; -4.387 ns                        ; reset                                   ; control:CTL|ALUop[0]                                                                              ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; 31.723 ns ; 10.00 MHz ( period = 100.000 ns ) ; 27.36 MHz ( period = 36.554 ns ) ; Idecode:ID|register_array[2][29]        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; 0.670 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; Ifetch:IFE|Instruction[10]              ; Idecode:ID|Sign_extend[10]                                                                        ; clock      ; clock    ; 0            ;
; Total number of failed paths ;           ;                                   ;                                  ;                                         ;                                                                                                   ;            ;          ; 0            ;
+------------------------------+-----------+-----------------------------------+----------------------------------+-----------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                ;
+-------------------------------------------------------+--------------------+------+-------+-------------+
; Option                                                ; Setting            ; From ; To    ; Entity Name ;
+-------------------------------------------------------+--------------------+------+-------+-------------+
; Device Name                                           ; EP1C20F400C6       ;      ;       ;             ;
; Timing Models                                         ; Final              ;      ;       ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;       ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;       ;             ;
; Cut off read during write signal paths                ; On                 ;      ;       ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;       ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;       ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;       ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;       ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;       ;             ;
; Enable Clock Latency                                  ; Off                ;      ;       ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;       ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;       ;             ;
; Number of paths to report                             ; 200                ;      ;       ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;       ;             ;
; Use Fast Timing Models                                ; Off                ;      ;       ;             ;
; Report IO Paths Separately                            ; Off                ;      ;       ;             ;
; Clock Settings                                        ; clock              ;      ; clock ;             ;
+-------------------------------------------------------+--------------------+------+-------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ; clock              ; User Pin ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 31.723 ns                               ; 27.36 MHz ( period = 36.554 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.966 ns               ;
; 31.728 ns                               ; 27.36 MHz ( period = 36.544 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.961 ns               ;
; 31.729 ns                               ; 27.37 MHz ( period = 36.542 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.960 ns               ;
; 31.959 ns                               ; 27.71 MHz ( period = 36.082 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.730 ns               ;
; 31.959 ns                               ; 27.71 MHz ( period = 36.082 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.730 ns               ;
; 31.994 ns                               ; 27.77 MHz ( period = 36.012 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.695 ns               ;
; 32.021 ns                               ; 27.81 MHz ( period = 35.958 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.668 ns               ;
; 32.022 ns                               ; 27.81 MHz ( period = 35.956 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.667 ns               ;
; 32.334 ns                               ; 28.30 MHz ( period = 35.332 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.355 ns               ;
; 32.340 ns                               ; 28.31 MHz ( period = 35.320 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.349 ns               ;
; 32.367 ns                               ; 28.36 MHz ( period = 35.266 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.322 ns               ;
; 32.371 ns                               ; 28.36 MHz ( period = 35.258 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.318 ns               ;
; 32.381 ns                               ; 28.38 MHz ( period = 35.238 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg2  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.308 ns               ;
; 32.384 ns                               ; 28.38 MHz ( period = 35.232 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.305 ns               ;
; 32.597 ns                               ; 28.73 MHz ( period = 34.806 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg1  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.092 ns               ;
; 32.598 ns                               ; 28.73 MHz ( period = 34.804 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 17.091 ns               ;
; 32.855 ns                               ; 29.16 MHz ( period = 34.290 ns )                    ; Idecode:ID|register_array[18][7]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.834 ns               ;
; 32.860 ns                               ; 29.17 MHz ( period = 34.280 ns )                    ; Idecode:ID|register_array[18][7]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.829 ns               ;
; 32.861 ns                               ; 29.17 MHz ( period = 34.278 ns )                    ; Idecode:ID|register_array[18][7]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.828 ns               ;
; 32.873 ns                               ; 29.19 MHz ( period = 34.254 ns )                    ; Idecode:ID|register_array[6][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.816 ns               ;
; 32.878 ns                               ; 29.20 MHz ( period = 34.244 ns )                    ; Idecode:ID|register_array[6][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.811 ns               ;
; 32.879 ns                               ; 29.20 MHz ( period = 34.242 ns )                    ; Idecode:ID|register_array[6][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.810 ns               ;
; 32.951 ns                               ; 29.33 MHz ( period = 34.098 ns )                    ; Idecode:ID|register_array[16][23] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.768 ns               ;
; 32.956 ns                               ; 29.34 MHz ( period = 34.088 ns )                    ; Idecode:ID|register_array[16][23] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.763 ns               ;
; 32.957 ns                               ; 29.34 MHz ( period = 34.086 ns )                    ; Idecode:ID|register_array[16][23] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.762 ns               ;
; 32.959 ns                               ; 29.34 MHz ( period = 34.082 ns )                    ; Idecode:ID|register_array[6][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.730 ns               ;
; 32.964 ns                               ; 29.35 MHz ( period = 34.072 ns )                    ; Idecode:ID|register_array[6][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.725 ns               ;
; 32.965 ns                               ; 29.35 MHz ( period = 34.070 ns )                    ; Idecode:ID|register_array[6][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.724 ns               ;
; 33.087 ns                               ; 29.56 MHz ( period = 33.826 ns )                    ; Idecode:ID|register_array[18][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.602 ns               ;
; 33.091 ns                               ; 29.57 MHz ( period = 33.818 ns )                    ; Idecode:ID|register_array[18][7]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.598 ns               ;
; 33.091 ns                               ; 29.57 MHz ( period = 33.818 ns )                    ; Idecode:ID|register_array[18][7]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.598 ns               ;
; 33.092 ns                               ; 29.57 MHz ( period = 33.816 ns )                    ; Idecode:ID|register_array[18][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.597 ns               ;
; 33.093 ns                               ; 29.57 MHz ( period = 33.814 ns )                    ; Idecode:ID|register_array[18][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.596 ns               ;
; 33.105 ns                               ; 29.59 MHz ( period = 33.790 ns )                    ; Idecode:ID|register_array[4][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.770 ns                 ; 16.665 ns               ;
; 33.109 ns                               ; 29.60 MHz ( period = 33.782 ns )                    ; Idecode:ID|register_array[6][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.580 ns               ;
; 33.109 ns                               ; 29.60 MHz ( period = 33.782 ns )                    ; Idecode:ID|register_array[6][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.580 ns               ;
; 33.110 ns                               ; 29.60 MHz ( period = 33.780 ns )                    ; Idecode:ID|register_array[4][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.770 ns                 ; 16.660 ns               ;
; 33.110 ns                               ; 29.60 MHz ( period = 33.780 ns )                    ; Idecode:ID|register_array[13][24] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.654 ns               ;
; 33.111 ns                               ; 29.61 MHz ( period = 33.778 ns )                    ; Idecode:ID|register_array[4][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.770 ns                 ; 16.659 ns               ;
; 33.115 ns                               ; 29.61 MHz ( period = 33.770 ns )                    ; Idecode:ID|register_array[13][24] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.649 ns               ;
; 33.116 ns                               ; 29.61 MHz ( period = 33.768 ns )                    ; Idecode:ID|register_array[13][24] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.648 ns               ;
; 33.126 ns                               ; 29.63 MHz ( period = 33.748 ns )                    ; Idecode:ID|register_array[18][7]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.563 ns               ;
; 33.140 ns                               ; 29.66 MHz ( period = 33.720 ns )                    ; Idecode:ID|register_array[17][3]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.767 ns                 ; 16.627 ns               ;
; 33.144 ns                               ; 29.66 MHz ( period = 33.712 ns )                    ; Idecode:ID|register_array[6][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.545 ns               ;
; 33.145 ns                               ; 29.66 MHz ( period = 33.710 ns )                    ; Idecode:ID|register_array[17][3]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.767 ns                 ; 16.622 ns               ;
; 33.146 ns                               ; 29.67 MHz ( period = 33.708 ns )                    ; Idecode:ID|register_array[17][3]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.767 ns                 ; 16.621 ns               ;
; 33.153 ns                               ; 29.68 MHz ( period = 33.694 ns )                    ; Idecode:ID|register_array[18][7]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.536 ns               ;
; 33.154 ns                               ; 29.68 MHz ( period = 33.692 ns )                    ; Idecode:ID|register_array[18][7]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.535 ns               ;
; 33.157 ns                               ; 29.69 MHz ( period = 33.686 ns )                    ; Idecode:ID|register_array[16][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.562 ns               ;
; 33.162 ns                               ; 29.69 MHz ( period = 33.676 ns )                    ; Idecode:ID|register_array[16][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.557 ns               ;
; 33.163 ns                               ; 29.70 MHz ( period = 33.674 ns )                    ; Idecode:ID|register_array[16][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.556 ns               ;
; 33.171 ns                               ; 29.71 MHz ( period = 33.658 ns )                    ; Idecode:ID|register_array[6][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.518 ns               ;
; 33.172 ns                               ; 29.71 MHz ( period = 33.656 ns )                    ; Idecode:ID|register_array[6][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.517 ns               ;
; 33.185 ns                               ; 29.74 MHz ( period = 33.630 ns )                    ; Idecode:ID|register_array[10][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.504 ns               ;
; 33.187 ns                               ; 29.74 MHz ( period = 33.626 ns )                    ; Idecode:ID|register_array[16][23] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.532 ns               ;
; 33.187 ns                               ; 29.74 MHz ( period = 33.626 ns )                    ; Idecode:ID|register_array[16][23] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.532 ns               ;
; 33.190 ns                               ; 29.74 MHz ( period = 33.620 ns )                    ; Idecode:ID|register_array[10][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.499 ns               ;
; 33.191 ns                               ; 29.75 MHz ( period = 33.618 ns )                    ; Idecode:ID|register_array[10][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.498 ns               ;
; 33.195 ns                               ; 29.75 MHz ( period = 33.610 ns )                    ; Idecode:ID|register_array[6][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.494 ns               ;
; 33.195 ns                               ; 29.75 MHz ( period = 33.610 ns )                    ; Idecode:ID|register_array[6][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.494 ns               ;
; 33.222 ns                               ; 29.80 MHz ( period = 33.556 ns )                    ; Idecode:ID|register_array[16][23] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.497 ns               ;
; 33.230 ns                               ; 29.82 MHz ( period = 33.540 ns )                    ; Idecode:ID|register_array[6][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.459 ns               ;
; 33.249 ns                               ; 29.85 MHz ( period = 33.502 ns )                    ; Idecode:ID|register_array[16][23] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.470 ns               ;
; 33.250 ns                               ; 29.85 MHz ( period = 33.500 ns )                    ; Idecode:ID|register_array[16][23] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.469 ns               ;
; 33.257 ns                               ; 29.86 MHz ( period = 33.486 ns )                    ; Idecode:ID|register_array[6][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.432 ns               ;
; 33.258 ns                               ; 29.87 MHz ( period = 33.484 ns )                    ; Idecode:ID|register_array[6][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.431 ns               ;
; 33.300 ns                               ; 29.94 MHz ( period = 33.400 ns )                    ; Idecode:ID|register_array[12][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.389 ns               ;
; 33.304 ns                               ; 29.95 MHz ( period = 33.392 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|PC[7]                                                                                  ; clock      ; clock    ; 50.000 ns                   ; 49.723 ns                 ; 16.419 ns               ;
; 33.304 ns                               ; 29.95 MHz ( period = 33.392 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|PC[2]                                                                                  ; clock      ; clock    ; 50.000 ns                   ; 49.723 ns                 ; 16.419 ns               ;
; 33.305 ns                               ; 29.95 MHz ( period = 33.390 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|PC[4]                                                                                  ; clock      ; clock    ; 50.000 ns                   ; 49.723 ns                 ; 16.418 ns               ;
; 33.305 ns                               ; 29.95 MHz ( period = 33.390 ns )                    ; Idecode:ID|register_array[12][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.384 ns               ;
; 33.305 ns                               ; 29.95 MHz ( period = 33.390 ns )                    ; Idecode:ID|register_array[9][12]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.459 ns               ;
; 33.306 ns                               ; 29.95 MHz ( period = 33.388 ns )                    ; Idecode:ID|register_array[12][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.383 ns               ;
; 33.308 ns                               ; 29.95 MHz ( period = 33.384 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|PC[6]                                                                                  ; clock      ; clock    ; 50.000 ns                   ; 49.723 ns                 ; 16.415 ns               ;
; 33.310 ns                               ; 29.96 MHz ( period = 33.380 ns )                    ; Idecode:ID|register_array[9][12]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.454 ns               ;
; 33.311 ns                               ; 29.96 MHz ( period = 33.378 ns )                    ; Idecode:ID|register_array[9][12]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.453 ns               ;
; 33.323 ns                               ; 29.98 MHz ( period = 33.354 ns )                    ; Idecode:ID|register_array[18][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.366 ns               ;
; 33.323 ns                               ; 29.98 MHz ( period = 33.354 ns )                    ; Idecode:ID|register_array[18][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.366 ns               ;
; 33.341 ns                               ; 30.01 MHz ( period = 33.318 ns )                    ; Idecode:ID|register_array[4][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.770 ns                 ; 16.429 ns               ;
; 33.341 ns                               ; 30.01 MHz ( period = 33.318 ns )                    ; Idecode:ID|register_array[4][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.770 ns                 ; 16.429 ns               ;
; 33.346 ns                               ; 30.02 MHz ( period = 33.308 ns )                    ; Idecode:ID|register_array[13][24] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.418 ns               ;
; 33.346 ns                               ; 30.02 MHz ( period = 33.308 ns )                    ; Idecode:ID|register_array[13][24] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.418 ns               ;
; 33.358 ns                               ; 30.04 MHz ( period = 33.284 ns )                    ; Idecode:ID|register_array[18][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.331 ns               ;
; 33.370 ns                               ; 30.07 MHz ( period = 33.260 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|Instruction[12]                                                                        ; clock      ; clock    ; 50.000 ns                   ; 49.723 ns                 ; 16.353 ns               ;
; 33.374 ns                               ; 30.07 MHz ( period = 33.252 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|Instruction[14]                                                                        ; clock      ; clock    ; 50.000 ns                   ; 49.723 ns                 ; 16.349 ns               ;
; 33.376 ns                               ; 30.08 MHz ( period = 33.248 ns )                    ; Idecode:ID|register_array[4][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.770 ns                 ; 16.394 ns               ;
; 33.376 ns                               ; 30.08 MHz ( period = 33.248 ns )                    ; Idecode:ID|register_array[17][3]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.767 ns                 ; 16.391 ns               ;
; 33.376 ns                               ; 30.08 MHz ( period = 33.248 ns )                    ; Idecode:ID|register_array[17][3]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.767 ns                 ; 16.391 ns               ;
; 33.381 ns                               ; 30.09 MHz ( period = 33.238 ns )                    ; Idecode:ID|register_array[13][24] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.383 ns               ;
; 33.385 ns                               ; 30.09 MHz ( period = 33.230 ns )                    ; Idecode:ID|register_array[18][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.304 ns               ;
; 33.386 ns                               ; 30.10 MHz ( period = 33.228 ns )                    ; Idecode:ID|register_array[18][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.303 ns               ;
; 33.391 ns                               ; 30.10 MHz ( period = 33.218 ns )                    ; Idecode:ID|register_array[14][1]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.298 ns               ;
; 33.393 ns                               ; 30.11 MHz ( period = 33.214 ns )                    ; Idecode:ID|register_array[16][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.326 ns               ;
; 33.393 ns                               ; 30.11 MHz ( period = 33.214 ns )                    ; Idecode:ID|register_array[16][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.326 ns               ;
; 33.396 ns                               ; 30.11 MHz ( period = 33.208 ns )                    ; Idecode:ID|register_array[14][1]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.293 ns               ;
; 33.397 ns                               ; 30.12 MHz ( period = 33.206 ns )                    ; Idecode:ID|register_array[14][1]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.292 ns               ;
; 33.403 ns                               ; 30.13 MHz ( period = 33.194 ns )                    ; Idecode:ID|register_array[4][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.770 ns                 ; 16.367 ns               ;
; 33.404 ns                               ; 30.13 MHz ( period = 33.192 ns )                    ; Idecode:ID|register_array[4][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.770 ns                 ; 16.366 ns               ;
; 33.408 ns                               ; 30.14 MHz ( period = 33.184 ns )                    ; Idecode:ID|register_array[13][24] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.356 ns               ;
; 33.409 ns                               ; 30.14 MHz ( period = 33.182 ns )                    ; Idecode:ID|register_array[13][24] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.355 ns               ;
; 33.411 ns                               ; 30.14 MHz ( period = 33.178 ns )                    ; Idecode:ID|register_array[17][3]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.767 ns                 ; 16.356 ns               ;
; 33.420 ns                               ; 30.16 MHz ( period = 33.160 ns )                    ; Idecode:ID|register_array[2][7]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.269 ns               ;
; 33.421 ns                               ; 30.16 MHz ( period = 33.158 ns )                    ; Idecode:ID|register_array[10][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.268 ns               ;
; 33.421 ns                               ; 30.16 MHz ( period = 33.158 ns )                    ; Idecode:ID|register_array[10][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.268 ns               ;
; 33.425 ns                               ; 30.17 MHz ( period = 33.150 ns )                    ; Idecode:ID|register_array[2][7]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.264 ns               ;
; 33.426 ns                               ; 30.17 MHz ( period = 33.148 ns )                    ; Idecode:ID|register_array[2][7]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.263 ns               ;
; 33.428 ns                               ; 30.17 MHz ( period = 33.144 ns )                    ; Idecode:ID|register_array[16][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.291 ns               ;
; 33.438 ns                               ; 30.19 MHz ( period = 33.124 ns )                    ; Idecode:ID|register_array[17][3]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.767 ns                 ; 16.329 ns               ;
; 33.439 ns                               ; 30.19 MHz ( period = 33.122 ns )                    ; Idecode:ID|register_array[17][3]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.767 ns                 ; 16.328 ns               ;
; 33.441 ns                               ; 30.20 MHz ( period = 33.118 ns )                    ; Idecode:ID|register_array[2][28]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.248 ns               ;
; 33.441 ns                               ; 30.20 MHz ( period = 33.118 ns )                    ; Idecode:ID|register_array[14][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.248 ns               ;
; 33.446 ns                               ; 30.20 MHz ( period = 33.108 ns )                    ; Idecode:ID|register_array[2][28]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.243 ns               ;
; 33.446 ns                               ; 30.20 MHz ( period = 33.108 ns )                    ; Idecode:ID|register_array[14][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.243 ns               ;
; 33.447 ns                               ; 30.21 MHz ( period = 33.106 ns )                    ; Idecode:ID|register_array[2][28]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.242 ns               ;
; 33.447 ns                               ; 30.21 MHz ( period = 33.106 ns )                    ; Idecode:ID|register_array[14][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.242 ns               ;
; 33.452 ns                               ; 30.22 MHz ( period = 33.096 ns )                    ; Idecode:ID|register_array[4][11]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.237 ns               ;
; 33.455 ns                               ; 30.22 MHz ( period = 33.090 ns )                    ; Idecode:ID|register_array[16][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.264 ns               ;
; 33.456 ns                               ; 30.22 MHz ( period = 33.088 ns )                    ; Idecode:ID|register_array[16][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.263 ns               ;
; 33.456 ns                               ; 30.22 MHz ( period = 33.088 ns )                    ; Idecode:ID|register_array[10][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.233 ns               ;
; 33.457 ns                               ; 30.22 MHz ( period = 33.086 ns )                    ; Idecode:ID|register_array[4][11]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.232 ns               ;
; 33.458 ns                               ; 30.23 MHz ( period = 33.084 ns )                    ; Idecode:ID|register_array[4][11]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.231 ns               ;
; 33.464 ns                               ; 30.24 MHz ( period = 33.072 ns )                    ; Idecode:ID|register_array[2][11]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.225 ns               ;
; 33.466 ns                               ; 30.24 MHz ( period = 33.068 ns )                    ; Idecode:ID|register_array[18][7]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.223 ns               ;
; 33.469 ns                               ; 30.25 MHz ( period = 33.062 ns )                    ; Idecode:ID|register_array[2][11]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.220 ns               ;
; 33.470 ns                               ; 30.25 MHz ( period = 33.060 ns )                    ; Idecode:ID|register_array[2][11]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.219 ns               ;
; 33.472 ns                               ; 30.25 MHz ( period = 33.056 ns )                    ; Idecode:ID|register_array[18][7]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.217 ns               ;
; 33.483 ns                               ; 30.27 MHz ( period = 33.034 ns )                    ; Idecode:ID|register_array[10][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.206 ns               ;
; 33.484 ns                               ; 30.27 MHz ( period = 33.032 ns )                    ; Idecode:ID|register_array[10][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.205 ns               ;
; 33.484 ns                               ; 30.27 MHz ( period = 33.032 ns )                    ; Idecode:ID|register_array[6][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.205 ns               ;
; 33.489 ns                               ; 30.28 MHz ( period = 33.022 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|PC[5]                                                                                  ; clock      ; clock    ; 50.000 ns                   ; 49.723 ns                 ; 16.234 ns               ;
; 33.490 ns                               ; 30.28 MHz ( period = 33.020 ns )                    ; Idecode:ID|register_array[6][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.199 ns               ;
; 33.493 ns                               ; 30.29 MHz ( period = 33.014 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|PC[3]                                                                                  ; clock      ; clock    ; 50.000 ns                   ; 49.723 ns                 ; 16.230 ns               ;
; 33.493 ns                               ; 30.29 MHz ( period = 33.014 ns )                    ; Idecode:ID|register_array[24][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.226 ns               ;
; 33.498 ns                               ; 30.30 MHz ( period = 33.004 ns )                    ; Idecode:ID|register_array[24][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.221 ns               ;
; 33.499 ns                               ; 30.30 MHz ( period = 33.002 ns )                    ; Idecode:ID|register_array[24][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.220 ns               ;
; 33.499 ns                               ; 30.30 MHz ( period = 33.002 ns )                    ; Idecode:ID|register_array[18][7]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.190 ns               ;
; 33.502 ns                               ; 30.31 MHz ( period = 32.996 ns )                    ; Idecode:ID|register_array[4][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.187 ns               ;
; 33.503 ns                               ; 30.31 MHz ( period = 32.994 ns )                    ; Idecode:ID|register_array[18][7]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.186 ns               ;
; 33.507 ns                               ; 30.32 MHz ( period = 32.986 ns )                    ; Idecode:ID|register_array[4][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.182 ns               ;
; 33.508 ns                               ; 30.32 MHz ( period = 32.984 ns )                    ; Idecode:ID|register_array[4][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.181 ns               ;
; 33.513 ns                               ; 30.33 MHz ( period = 32.974 ns )                    ; Idecode:ID|register_array[18][7]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg2  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.176 ns               ;
; 33.516 ns                               ; 30.33 MHz ( period = 32.968 ns )                    ; Idecode:ID|register_array[18][7]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.173 ns               ;
; 33.517 ns                               ; 30.33 MHz ( period = 32.966 ns )                    ; Idecode:ID|register_array[6][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.172 ns               ;
; 33.521 ns                               ; 30.34 MHz ( period = 32.958 ns )                    ; Idecode:ID|register_array[6][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.168 ns               ;
; 33.531 ns                               ; 30.36 MHz ( period = 32.938 ns )                    ; Idecode:ID|register_array[6][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg2  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.158 ns               ;
; 33.534 ns                               ; 30.37 MHz ( period = 32.932 ns )                    ; Idecode:ID|register_array[6][29]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.155 ns               ;
; 33.536 ns                               ; 30.37 MHz ( period = 32.928 ns )                    ; Idecode:ID|register_array[12][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.153 ns               ;
; 33.536 ns                               ; 30.37 MHz ( period = 32.928 ns )                    ; Idecode:ID|register_array[12][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.153 ns               ;
; 33.541 ns                               ; 30.38 MHz ( period = 32.918 ns )                    ; Idecode:ID|register_array[9][12]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.223 ns               ;
; 33.541 ns                               ; 30.38 MHz ( period = 32.918 ns )                    ; Idecode:ID|register_array[9][12]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.223 ns               ;
; 33.555 ns                               ; 30.40 MHz ( period = 32.890 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|PC[8]                                                                                  ; clock      ; clock    ; 50.000 ns                   ; 49.723 ns                 ; 16.168 ns               ;
; 33.556 ns                               ; 30.41 MHz ( period = 32.888 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|PC[9]                                                                                  ; clock      ; clock    ; 50.000 ns                   ; 49.723 ns                 ; 16.167 ns               ;
; 33.562 ns                               ; 30.42 MHz ( period = 32.876 ns )                    ; Idecode:ID|register_array[16][23] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.157 ns               ;
; 33.568 ns                               ; 30.43 MHz ( period = 32.864 ns )                    ; Idecode:ID|register_array[16][23] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.151 ns               ;
; 33.570 ns                               ; 30.43 MHz ( period = 32.860 ns )                    ; Idecode:ID|register_array[6][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg7  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.119 ns               ;
; 33.571 ns                               ; 30.43 MHz ( period = 32.858 ns )                    ; Idecode:ID|register_array[12][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.118 ns               ;
; 33.573 ns                               ; 30.44 MHz ( period = 32.854 ns )                    ; Idecode:ID|register_array[2][29]  ; Ifetch:IFE|Instruction[13]                                                                        ; clock      ; clock    ; 50.000 ns                   ; 49.723 ns                 ; 16.150 ns               ;
; 33.576 ns                               ; 30.44 MHz ( period = 32.848 ns )                    ; Idecode:ID|register_array[9][12]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.188 ns               ;
; 33.576 ns                               ; 30.44 MHz ( period = 32.848 ns )                    ; Idecode:ID|register_array[6][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg6  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.113 ns               ;
; 33.595 ns                               ; 30.48 MHz ( period = 32.810 ns )                    ; Idecode:ID|register_array[16][23] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.124 ns               ;
; 33.598 ns                               ; 30.48 MHz ( period = 32.804 ns )                    ; Idecode:ID|register_array[12][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.091 ns               ;
; 33.599 ns                               ; 30.49 MHz ( period = 32.802 ns )                    ; Idecode:ID|register_array[12][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.090 ns               ;
; 33.599 ns                               ; 30.49 MHz ( period = 32.802 ns )                    ; Idecode:ID|register_array[16][23] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.120 ns               ;
; 33.603 ns                               ; 30.49 MHz ( period = 32.794 ns )                    ; Idecode:ID|register_array[9][12]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.161 ns               ;
; 33.603 ns                               ; 30.49 MHz ( period = 32.794 ns )                    ; Idecode:ID|register_array[6][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg0  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.086 ns               ;
; 33.604 ns                               ; 30.50 MHz ( period = 32.792 ns )                    ; Idecode:ID|register_array[9][12]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.160 ns               ;
; 33.607 ns                               ; 30.50 MHz ( period = 32.786 ns )                    ; Idecode:ID|register_array[6][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg4  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.082 ns               ;
; 33.609 ns                               ; 30.50 MHz ( period = 32.782 ns )                    ; Idecode:ID|register_array[16][23] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg2  ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.110 ns               ;
; 33.612 ns                               ; 30.51 MHz ( period = 32.776 ns )                    ; Idecode:ID|register_array[16][23] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.107 ns               ;
; 33.617 ns                               ; 30.52 MHz ( period = 32.766 ns )                    ; Idecode:ID|register_array[12][9]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.102 ns               ;
; 33.617 ns                               ; 30.52 MHz ( period = 32.766 ns )                    ; Idecode:ID|register_array[6][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg2  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.072 ns               ;
; 33.620 ns                               ; 30.53 MHz ( period = 32.760 ns )                    ; Idecode:ID|register_array[6][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg5  ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.069 ns               ;
; 33.622 ns                               ; 30.53 MHz ( period = 32.756 ns )                    ; Idecode:ID|register_array[12][9]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.097 ns               ;
; 33.623 ns                               ; 30.53 MHz ( period = 32.754 ns )                    ; Idecode:ID|register_array[12][9]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.719 ns                 ; 16.096 ns               ;
; 33.627 ns                               ; 30.54 MHz ( period = 32.746 ns )                    ; Idecode:ID|register_array[14][1]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.062 ns               ;
; 33.627 ns                               ; 30.54 MHz ( period = 32.746 ns )                    ; Idecode:ID|register_array[14][1]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.062 ns               ;
; 33.637 ns                               ; 30.56 MHz ( period = 32.726 ns )                    ; Idecode:ID|register_array[2][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.770 ns                 ; 16.133 ns               ;
; 33.642 ns                               ; 30.57 MHz ( period = 32.716 ns )                    ; Idecode:ID|register_array[2][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.770 ns                 ; 16.128 ns               ;
; 33.643 ns                               ; 30.57 MHz ( period = 32.714 ns )                    ; Idecode:ID|register_array[2][1]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.770 ns                 ; 16.127 ns               ;
; 33.644 ns                               ; 30.57 MHz ( period = 32.712 ns )                    ; Idecode:ID|register_array[16][19] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.045 ns               ;
; 33.649 ns                               ; 30.58 MHz ( period = 32.702 ns )                    ; Idecode:ID|register_array[16][19] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.040 ns               ;
; 33.650 ns                               ; 30.58 MHz ( period = 32.700 ns )                    ; Idecode:ID|register_array[16][19] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.039 ns               ;
; 33.656 ns                               ; 30.59 MHz ( period = 32.688 ns )                    ; Idecode:ID|register_array[2][7]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.033 ns               ;
; 33.656 ns                               ; 30.59 MHz ( period = 32.688 ns )                    ; Idecode:ID|register_array[2][7]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.033 ns               ;
; 33.662 ns                               ; 30.60 MHz ( period = 32.676 ns )                    ; Idecode:ID|register_array[14][1]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.027 ns               ;
; 33.663 ns                               ; 30.61 MHz ( period = 32.674 ns )                    ; Idecode:ID|register_array[21][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.101 ns               ;
; 33.668 ns                               ; 30.61 MHz ( period = 32.664 ns )                    ; Idecode:ID|register_array[21][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.096 ns               ;
; 33.669 ns                               ; 30.62 MHz ( period = 32.662 ns )                    ; Idecode:ID|register_array[21][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.764 ns                 ; 16.095 ns               ;
; 33.677 ns                               ; 30.63 MHz ( period = 32.646 ns )                    ; Idecode:ID|register_array[2][28]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.012 ns               ;
; 33.677 ns                               ; 30.63 MHz ( period = 32.646 ns )                    ; Idecode:ID|register_array[14][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.012 ns               ;
; 33.677 ns                               ; 30.63 MHz ( period = 32.646 ns )                    ; Idecode:ID|register_array[2][28]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.012 ns               ;
; 33.677 ns                               ; 30.63 MHz ( period = 32.646 ns )                    ; Idecode:ID|register_array[14][29] ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.012 ns               ;
; 33.684 ns                               ; 30.64 MHz ( period = 32.632 ns )                    ; Idecode:ID|register_array[4][19]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.005 ns               ;
; 33.688 ns                               ; 30.65 MHz ( period = 32.624 ns )                    ; Idecode:ID|register_array[4][11]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.001 ns               ;
; 33.688 ns                               ; 30.65 MHz ( period = 32.624 ns )                    ; Idecode:ID|register_array[4][11]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.001 ns               ;
; 33.689 ns                               ; 30.65 MHz ( period = 32.622 ns )                    ; Idecode:ID|register_array[4][19]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.000 ns               ;
; 33.689 ns                               ; 30.65 MHz ( period = 32.622 ns )                    ; Idecode:ID|register_array[14][1]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg0 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 16.000 ns               ;
; 33.690 ns                               ; 30.66 MHz ( period = 32.620 ns )                    ; Idecode:ID|register_array[14][1]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg7 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 15.999 ns               ;
; 33.690 ns                               ; 30.66 MHz ( period = 32.620 ns )                    ; Idecode:ID|register_array[4][19]  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 15.999 ns               ;
; 33.691 ns                               ; 30.66 MHz ( period = 32.618 ns )                    ; Idecode:ID|register_array[2][7]   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock      ; clock    ; 50.000 ns                   ; 49.689 ns                 ; 15.998 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.670 ns                                ; Ifetch:IFE|Instruction[10]                          ; Idecode:ID|Sign_extend[10]              ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.670 ns                                ; Ifetch:IFE|Instruction[9]                           ; Idecode:ID|Sign_extend[9]               ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.672 ns                                ; Ifetch:IFE|Instruction[8]                           ; Idecode:ID|Sign_extend[8]               ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.511 ns                 ;
; 0.673 ns                                ; Ifetch:IFE|Instruction[6]                           ; Idecode:ID|Sign_extend[6]               ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.512 ns                 ;
; 0.677 ns                                ; Ifetch:IFE|Instruction[11]                          ; Idecode:ID|Sign_extend[11]              ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.516 ns                 ;
; 0.682 ns                                ; Execute:EXE|D_ALU_Result[13]                        ; Execute:EXE|ALU_Result_wb[13]           ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.521 ns                 ;
; 0.795 ns                                ; control:CTL|DD_MemtoReg                             ; control:CTL|D_MemtoReg                  ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.800 ns                                ; control:CTL|D_MemtoReg                              ; control:CTL|MemtoReg                    ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.840 ns                                ; Ifetch:IFE|Instruction[2]                           ; Idecode:ID|Sign_extend[2]               ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.679 ns                 ;
; 0.860 ns                                ; Idecode:ID|D_read_data_2[26]                        ; Idecode:ID|read_data_2_mem[26]          ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.699 ns                 ;
; 0.861 ns                                ; Ifetch:IFE|Instruction[4]                           ; Idecode:ID|Sign_extend[4]               ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.700 ns                 ;
; 0.861 ns                                ; Ifetch:IFE|Instruction[0]                           ; Idecode:ID|Sign_extend[0]               ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.700 ns                 ;
; 0.864 ns                                ; Ifetch:IFE|Instruction[3]                           ; Idecode:ID|Sign_extend[3]               ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.703 ns                 ;
; 0.942 ns                                ; Ifetch:IFE|Instruction[15]                          ; Idecode:ID|DD_write_register_address[4] ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.781 ns                 ;
; 0.956 ns                                ; Ifetch:IFE|Instruction[11]                          ; Idecode:ID|DD_write_register_address[0] ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.795 ns                 ;
; 1.011 ns                                ; Ifetch:IFE|PC[9]                                    ; Ifetch:IFE|PC_plus_4_out[9]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.850 ns                 ;
; 1.023 ns                                ; Ifetch:IFE|Instruction[16]                          ; Idecode:ID|DD_write_register_address[0] ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.862 ns                 ;
; 1.023 ns                                ; Idecode:ID|D_read_data_2[29]                        ; Idecode:ID|read_data_2_mem[29]          ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.862 ns                 ;
; 1.024 ns                                ; Idecode:ID|read_data_1[27]                          ; Execute:EXE|D_ALU_Result[27]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.863 ns                 ;
; 1.032 ns                                ; Idecode:ID|D_read_data_2[5]                         ; Idecode:ID|read_data_2_mem[5]           ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.871 ns                 ;
; 1.058 ns                                ; Idecode:ID|Sign_extend[9]                           ; Execute:EXE|D_ALU_Result[9]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.897 ns                 ;
; 1.131 ns                                ; Ifetch:IFE|PC[8]                                    ; Ifetch:IFE|PC_plus_4_out[8]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.970 ns                 ;
; 1.131 ns                                ; control:CTL|D_RegWrite                              ; control:CTL|RegWrite                    ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.970 ns                 ;
; 1.131 ns                                ; control:CTL|D_MemWrite                              ; control:CTL|MemWrite                    ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.970 ns                 ;
; 1.136 ns                                ; Idecode:ID|D_write_register_address[4]              ; Idecode:ID|write_register_address[4]    ; clock      ; clock    ; 0.000 ns                   ; -0.086 ns                  ; 1.050 ns                 ;
; 1.137 ns                                ; Ifetch:IFE|Instruction[20]                          ; Idecode:ID|DD_write_register_address[4] ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 0.976 ns                 ;
; 1.167 ns                                ; Execute:EXE|D_ALU_Result[14]                        ; Execute:EXE|ALU_Result_wb[14]           ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.006 ns                 ;
; 1.187 ns                                ; Execute:EXE|D_ALU_Result[26]                        ; Execute:EXE|ALU_Result_wb[26]           ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.026 ns                 ;
; 1.198 ns                                ; Ifetch:IFE|PC[5]                                    ; Ifetch:IFE|PC_plus_4_out[5]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.037 ns                 ;
; 1.198 ns                                ; Ifetch:IFE|PC[4]                                    ; Ifetch:IFE|PC_plus_4_out[4]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.037 ns                 ;
; 1.200 ns                                ; Ifetch:IFE|PC[6]                                    ; Ifetch:IFE|PC_plus_4_out[6]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.039 ns                 ;
; 1.213 ns                                ; Ifetch:IFE|PC[3]                                    ; Ifetch:IFE|PC_plus_4_out[3]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.052 ns                 ;
; 1.243 ns                                ; Ifetch:IFE|Instruction[7]                           ; Idecode:ID|Sign_extend[7]               ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.082 ns                 ;
; 1.262 ns                                ; Ifetch:IFE|PC[9]                                    ; Ifetch:IFE|PC[9]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.101 ns                 ;
; 1.265 ns                                ; Execute:EXE|D_ALU_Result[11]                        ; Execute:EXE|ALU_Result_wb[11]           ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.104 ns                 ;
; 1.270 ns                                ; Idecode:ID|D_read_data_2[4]                         ; Idecode:ID|read_data_2_mem[4]           ; clock      ; clock    ; 0.000 ns                   ; -0.164 ns                  ; 1.106 ns                 ;
; 1.295 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[10]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.134 ns                 ;
; 1.296 ns                                ; Execute:EXE|D_ALU_Result[30]                        ; Execute:EXE|ALU_Result_wb[30]           ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.135 ns                 ;
; 1.325 ns                                ; Ifetch:IFE|PC[2]                                    ; Ifetch:IFE|PC_plus_4_out[2]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.164 ns                 ;
; 1.327 ns                                ; Ifetch:IFE|PC[7]                                    ; Ifetch:IFE|PC_plus_4_out[7]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.166 ns                 ;
; 1.361 ns                                ; Idecode:ID|D_write_register_address[3]              ; Idecode:ID|write_register_address[3]    ; clock      ; clock    ; 0.000 ns                   ; -0.086 ns                  ; 1.275 ns                 ;
; 1.363 ns                                ; Idecode:ID|D_read_data_2[7]                         ; Idecode:ID|read_data_2_mem[7]           ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.202 ns                 ;
; 1.369 ns                                ; Idecode:ID|read_data_1[28]                          ; Execute:EXE|D_ALU_Result[28]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.208 ns                 ;
; 1.378 ns                                ; Idecode:ID|Sign_extend[1]                           ; Execute:EXE|ALU_Result_mem[0]           ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.217 ns                 ;
; 1.379 ns                                ; Idecode:ID|D_write_register_address[1]              ; Idecode:ID|write_register_address[1]    ; clock      ; clock    ; 0.000 ns                   ; -0.086 ns                  ; 1.293 ns                 ;
; 1.383 ns                                ; Idecode:ID|Sign_extend[10]                          ; Execute:EXE|D_ALU_Result[10]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.222 ns                 ;
; 1.397 ns                                ; Idecode:ID|D_read_data_2[14]                        ; Idecode:ID|read_data_2_mem[14]          ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.236 ns                 ;
; 1.404 ns                                ; Idecode:ID|D_read_data_2[13]                        ; Idecode:ID|read_data_2_mem[13]          ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.243 ns                 ;
; 1.412 ns                                ; Idecode:ID|D_read_data_2[28]                        ; Idecode:ID|read_data_2_mem[28]          ; clock      ; clock    ; 0.000 ns                   ; -0.164 ns                  ; 1.248 ns                 ;
; 1.431 ns                                ; Execute:EXE|D_ALU_Result[27]                        ; Execute:EXE|ALU_Result_wb[27]           ; clock      ; clock    ; 0.000 ns                   ; -0.113 ns                  ; 1.318 ns                 ;
; 1.431 ns                                ; Idecode:ID|D_read_data_2[23]                        ; Idecode:ID|read_data_2_mem[23]          ; clock      ; clock    ; 0.000 ns                   ; -0.084 ns                  ; 1.347 ns                 ;
; 1.475 ns                                ; Ifetch:IFE|Instruction[12]                          ; Idecode:ID|Sign_extend[12]              ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.314 ns                 ;
; 1.477 ns                                ; Idecode:ID|D_read_data_2[10]                        ; Idecode:ID|read_data_2_mem[10]          ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.316 ns                 ;
; 1.498 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[10]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.337 ns                 ;
; 1.512 ns                                ; Idecode:ID|DD_write_register_address[1]             ; Idecode:ID|D_write_register_address[1]  ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.351 ns                 ;
; 1.513 ns                                ; Ifetch:IFE|Instruction[15]                          ; Idecode:ID|Sign_extend[15]              ; clock      ; clock    ; 0.000 ns                   ; -0.164 ns                  ; 1.349 ns                 ;
; 1.515 ns                                ; Ifetch:IFE|Instruction[1]                           ; Idecode:ID|Sign_extend[1]               ; clock      ; clock    ; 0.000 ns                   ; -0.164 ns                  ; 1.351 ns                 ;
; 1.528 ns                                ; Execute:EXE|D_ALU_Result[17]                        ; Execute:EXE|ALU_Result_wb[17]           ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.367 ns                 ;
; 1.574 ns                                ; Ifetch:IFE|PC[8]                                    ; Ifetch:IFE|PC[8]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.413 ns                 ;
; 1.579 ns                                ; Idecode:ID|Sign_extend[4]                           ; Execute:EXE|D_ALU_Result[4]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.418 ns                 ;
; 1.580 ns                                ; Idecode:ID|Sign_extend[14]                          ; Execute:EXE|D_ALU_Result[14]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.419 ns                 ;
; 1.599 ns                                ; Idecode:ID|Sign_extend[1]                           ; Execute:EXE|D_ALU_Result[31]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.438 ns                 ;
; 1.600 ns                                ; Ifetch:IFE|PC[8]                                    ; Ifetch:IFE|PC_plus_4_out[9]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.439 ns                 ;
; 1.611 ns                                ; Idecode:ID|D_read_data_2[11]                        ; Idecode:ID|read_data_2_mem[11]          ; clock      ; clock    ; 0.000 ns                   ; -0.158 ns                  ; 1.453 ns                 ;
; 1.620 ns                                ; Idecode:ID|D_read_data_2[0]                         ; Idecode:ID|read_data_2_mem[0]           ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.459 ns                 ;
; 1.632 ns                                ; Idecode:ID|D_write_register_address[2]              ; Idecode:ID|write_register_address[2]    ; clock      ; clock    ; 0.000 ns                   ; -0.236 ns                  ; 1.396 ns                 ;
; 1.648 ns                                ; Ifetch:IFE|Instruction[31]                          ; control:CTL|ALUop[0]                    ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.487 ns                 ;
; 1.654 ns                                ; Ifetch:IFE|Instruction[31]                          ; control:CTL|ALUop[1]                    ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.493 ns                 ;
; 1.660 ns                                ; Ifetch:IFE|PC[5]                                    ; Ifetch:IFE|PC_plus_4_out[6]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.499 ns                 ;
; 1.660 ns                                ; Ifetch:IFE|PC[4]                                    ; Ifetch:IFE|PC_plus_4_out[5]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.499 ns                 ;
; 1.662 ns                                ; Idecode:ID|D_read_data_2[25]                        ; Idecode:ID|read_data_2_mem[25]          ; clock      ; clock    ; 0.000 ns                   ; -0.164 ns                  ; 1.498 ns                 ;
; 1.669 ns                                ; Idecode:ID|read_data_1[14]                          ; Execute:EXE|D_ALU_Result[14]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.508 ns                 ;
; 1.670 ns                                ; Execute:EXE|D_ALU_Result[19]                        ; Execute:EXE|ALU_Result_wb[19]           ; clock      ; clock    ; 0.000 ns                   ; -0.086 ns                  ; 1.584 ns                 ;
; 1.675 ns                                ; Ifetch:IFE|PC[3]                                    ; Ifetch:IFE|PC_plus_4_out[4]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.514 ns                 ;
; 1.683 ns                                ; Idecode:ID|D_read_data_2[20]                        ; Idecode:ID|read_data_2_mem[20]          ; clock      ; clock    ; 0.000 ns                   ; -0.164 ns                  ; 1.519 ns                 ;
; 1.690 ns                                ; Ifetch:IFE|Instruction[29]                          ; control:CTL|D_MemWrite                  ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.529 ns                 ;
; 1.691 ns                                ; Ifetch:IFE|Instruction[29]                          ; control:CTL|DD_MemtoReg                 ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.530 ns                 ;
; 1.692 ns                                ; Execute:EXE|D_ALU_Result[18]                        ; Execute:EXE|ALU_Result_wb[18]           ; clock      ; clock    ; 0.000 ns                   ; -0.086 ns                  ; 1.606 ns                 ;
; 1.694 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[4]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.533 ns                 ;
; 1.699 ns                                ; Idecode:ID|read_data_1[24]                          ; Execute:EXE|D_ALU_Result[24]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.538 ns                 ;
; 1.711 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[6]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.550 ns                 ;
; 1.716 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|ALU_Result_mem[1]           ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.555 ns                 ;
; 1.718 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[2]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.557 ns                 ;
; 1.720 ns                                ; Ifetch:IFE|PC[4]                                    ; Ifetch:IFE|PC_plus_4_out[6]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.559 ns                 ;
; 1.720 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[7]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.559 ns                 ;
; 1.732 ns                                ; Idecode:ID|Sign_extend[11]                          ; Execute:EXE|D_ALU_Result[11]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.571 ns                 ;
; 1.735 ns                                ; Ifetch:IFE|PC[3]                                    ; Ifetch:IFE|PC_plus_4_out[5]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.574 ns                 ;
; 1.749 ns                                ; Ifetch:IFE|Instruction[18]                          ; Idecode:ID|DD_write_register_address[2] ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.588 ns                 ;
; 1.752 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[12]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.591 ns                 ;
; 1.755 ns                                ; Idecode:ID|read_data_1[3]                           ; Execute:EXE|D_ALU_Result[3]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.594 ns                 ;
; 1.759 ns                                ; Ifetch:IFE|Instruction[28]                          ; control:CTL|ALUop[0]                    ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.598 ns                 ;
; 1.760 ns                                ; Ifetch:IFE|Instruction[28]                          ; control:CTL|ALUop[1]                    ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.599 ns                 ;
; 1.766 ns                                ; Idecode:ID|Sign_extend[8]                           ; Execute:EXE|D_ALU_Result[8]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.605 ns                 ;
; 1.766 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[3]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.605 ns                 ;
; 1.767 ns                                ; Ifetch:IFE|Instruction[5]                           ; Idecode:ID|Sign_extend[5]               ; clock      ; clock    ; 0.000 ns                   ; -0.164 ns                  ; 1.603 ns                 ;
; 1.781 ns                                ; Idecode:ID|D_read_data_2[9]                         ; Idecode:ID|read_data_2_mem[9]           ; clock      ; clock    ; 0.000 ns                   ; -0.158 ns                  ; 1.623 ns                 ;
; 1.786 ns                                ; Ifetch:IFE|Instruction[19]                          ; Idecode:ID|DD_write_register_address[3] ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.625 ns                 ;
; 1.794 ns                                ; Ifetch:IFE|PC[2]                                    ; Ifetch:IFE|PC_plus_4_out[3]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.633 ns                 ;
; 1.795 ns                                ; Ifetch:IFE|PC[3]                                    ; Ifetch:IFE|PC_plus_4_out[6]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.634 ns                 ;
; 1.796 ns                                ; Ifetch:IFE|PC[7]                                    ; Ifetch:IFE|PC_plus_4_out[8]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.635 ns                 ;
; 1.798 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[7]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.637 ns                 ;
; 1.801 ns                                ; Idecode:ID|read_data_1[5]                           ; Execute:EXE|D_ALU_Result[5]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.640 ns                 ;
; 1.801 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|ALU_Result_mem[1]           ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.640 ns                 ;
; 1.828 ns                                ; Ifetch:IFE|PC[6]                                    ; Ifetch:IFE|PC_plus_4_out[9]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.667 ns                 ;
; 1.828 ns                                ; Ifetch:IFE|PC[6]                                    ; Ifetch:IFE|PC_plus_4_out[8]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.667 ns                 ;
; 1.828 ns                                ; Ifetch:IFE|PC[6]                                    ; Ifetch:IFE|PC_plus_4_out[7]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.667 ns                 ;
; 1.831 ns                                ; Ifetch:IFE|PC[5]                                    ; Ifetch:IFE|PC_plus_4_out[9]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.670 ns                 ;
; 1.831 ns                                ; Ifetch:IFE|PC[5]                                    ; Ifetch:IFE|PC_plus_4_out[8]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.670 ns                 ;
; 1.831 ns                                ; Ifetch:IFE|PC[5]                                    ; Ifetch:IFE|PC_plus_4_out[7]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.670 ns                 ;
; 1.837 ns                                ; Ifetch:IFE|Instruction[31]                          ; control:CTL|DD_MemtoReg                 ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.676 ns                 ;
; 1.838 ns                                ; Ifetch:IFE|Instruction[31]                          ; control:CTL|D_MemWrite                  ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.677 ns                 ;
; 1.840 ns                                ; Ifetch:IFE|PC[8]                                    ; Ifetch:IFE|PC[9]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.679 ns                 ;
; 1.840 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[8]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.679 ns                 ;
; 1.849 ns                                ; Idecode:ID|D_read_data_2[2]                         ; Idecode:ID|read_data_2_mem[2]           ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.688 ns                 ;
; 1.854 ns                                ; Ifetch:IFE|PC[2]                                    ; Ifetch:IFE|PC_plus_4_out[4]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.693 ns                 ;
; 1.856 ns                                ; Ifetch:IFE|PC[7]                                    ; Ifetch:IFE|PC_plus_4_out[9]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.695 ns                 ;
; 1.859 ns                                ; Ifetch:IFE|PC[3]                                    ; Ifetch:IFE|PC[3]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.698 ns                 ;
; 1.867 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[2]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.706 ns                 ;
; 1.868 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[9]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.707 ns                 ;
; 1.869 ns                                ; Idecode:ID|Sign_extend[5]                           ; Execute:EXE|D_ALU_Result[5]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.708 ns                 ;
; 1.876 ns                                ; Idecode:ID|D_read_data_2[8]                         ; Idecode:ID|read_data_2_mem[8]           ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.715 ns                 ;
; 1.883 ns                                ; Execute:EXE|D_ALU_Result[16]                        ; Execute:EXE|ALU_Result_wb[16]           ; clock      ; clock    ; 0.000 ns                   ; -0.158 ns                  ; 1.725 ns                 ;
; 1.893 ns                                ; Ifetch:IFE|PC[4]                                    ; Ifetch:IFE|PC_plus_4_out[9]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.732 ns                 ;
; 1.893 ns                                ; Ifetch:IFE|PC[4]                                    ; Ifetch:IFE|PC_plus_4_out[8]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.732 ns                 ;
; 1.893 ns                                ; Ifetch:IFE|PC[4]                                    ; Ifetch:IFE|PC_plus_4_out[7]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.732 ns                 ;
; 1.894 ns                                ; Idecode:ID|Sign_extend[12]                          ; Execute:EXE|D_ALU_Result[12]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.733 ns                 ;
; 1.899 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[4]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.738 ns                 ;
; 1.900 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[9]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.739 ns                 ;
; 1.910 ns                                ; Ifetch:IFE|PC[5]                                    ; Ifetch:IFE|PC[5]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.749 ns                 ;
; 1.914 ns                                ; Ifetch:IFE|PC[2]                                    ; Ifetch:IFE|PC_plus_4_out[5]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.753 ns                 ;
; 1.925 ns                                ; Idecode:ID|Sign_extend[7]                           ; Execute:EXE|D_ALU_Result[7]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.764 ns                 ;
; 1.927 ns                                ; Idecode:ID|D_write_register_address[0]              ; Idecode:ID|write_register_address[0]    ; clock      ; clock    ; 0.000 ns                   ; -0.086 ns                  ; 1.841 ns                 ;
; 1.930 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[8]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.769 ns                 ;
; 1.961 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[3]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.800 ns                 ;
; 1.970 ns                                ; Ifetch:IFE|PC[3]                                    ; Ifetch:IFE|PC_plus_4_out[9]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.809 ns                 ;
; 1.970 ns                                ; Ifetch:IFE|PC[3]                                    ; Ifetch:IFE|PC_plus_4_out[8]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.809 ns                 ;
; 1.970 ns                                ; Ifetch:IFE|PC[3]                                    ; Ifetch:IFE|PC_plus_4_out[7]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.809 ns                 ;
; 1.970 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[12]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.809 ns                 ;
; 1.974 ns                                ; Ifetch:IFE|PC[2]                                    ; Ifetch:IFE|PC_plus_4_out[6]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.813 ns                 ;
; 2.014 ns                                ; Ifetch:IFE|Instruction[30]                          ; control:CTL|ALUop[0]                    ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.853 ns                 ;
; 2.017 ns                                ; Ifetch:IFE|Instruction[30]                          ; control:CTL|ALUop[1]                    ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.856 ns                 ;
; 2.018 ns                                ; Ifetch:IFE|Instruction[28]                          ; Idecode:ID|DD_write_register_address[4] ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.857 ns                 ;
; 2.018 ns                                ; Idecode:ID|Sign_extend[6]                           ; Execute:EXE|D_ALU_Result[6]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.857 ns                 ;
; 2.020 ns                                ; Execute:EXE|D_ALU_Result[23]                        ; Execute:EXE|ALU_Result_wb[23]           ; clock      ; clock    ; 0.000 ns                   ; -0.113 ns                  ; 1.907 ns                 ;
; 2.021 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[25]            ; clock      ; clock    ; 0.000 ns                   ; -0.164 ns                  ; 1.857 ns                 ;
; 2.024 ns                                ; Ifetch:IFE|PC[4]                                    ; Ifetch:IFE|PC[4]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.863 ns                 ;
; 2.030 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[6]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.869 ns                 ;
; 2.038 ns                                ; Ifetch:IFE|PC[6]                                    ; Ifetch:IFE|PC[9]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.877 ns                 ;
; 2.041 ns                                ; Ifetch:IFE|PC[5]                                    ; Ifetch:IFE|PC[9]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.880 ns                 ;
; 2.042 ns                                ; control:CTL|ALUop[1]                                ; Execute:EXE|D_ALU_Result[10]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.881 ns                 ;
; 2.056 ns                                ; Idecode:ID|read_data_1[7]                           ; Execute:EXE|D_ALU_Result[7]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.895 ns                 ;
; 2.063 ns                                ; Idecode:ID|DD_write_register_address[2]             ; Idecode:ID|D_write_register_address[2]  ; clock      ; clock    ; 0.000 ns                   ; -0.086 ns                  ; 1.977 ns                 ;
; 2.063 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[28]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.902 ns                 ;
; 2.078 ns                                ; Ifetch:IFE|PC[6]                                    ; Ifetch:IFE|PC[6]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.917 ns                 ;
; 2.095 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[31]            ; clock      ; clock    ; 0.000 ns                   ; -0.164 ns                  ; 1.931 ns                 ;
; 2.096 ns                                ; Ifetch:IFE|PC[7]                                    ; Ifetch:IFE|PC[9]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.935 ns                 ;
; 2.102 ns                                ; Ifetch:IFE|Instruction[29]                          ; control:CTL|ALUSrc                      ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.941 ns                 ;
; 2.103 ns                                ; Ifetch:IFE|PC[4]                                    ; Ifetch:IFE|PC[9]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.942 ns                 ;
; 2.125 ns                                ; Ifetch:IFE|PC[2]                                    ; Ifetch:IFE|PC[2]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.964 ns                 ;
; 2.127 ns                                ; Idecode:ID|read_data_1[23]                          ; Execute:EXE|D_ALU_Result[23]            ; clock      ; clock    ; 0.000 ns                   ; -0.084 ns                  ; 2.043 ns                 ;
; 2.128 ns                                ; Idecode:ID|DD_write_register_address[3]             ; Idecode:ID|D_write_register_address[3]  ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.967 ns                 ;
; 2.130 ns                                ; Idecode:ID|read_data_1[13]                          ; Execute:EXE|D_ALU_Result[13]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.969 ns                 ;
; 2.132 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[20]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.971 ns                 ;
; 2.133 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[30]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.972 ns                 ;
; 2.136 ns                                ; Ifetch:IFE|Instruction[17]                          ; Idecode:ID|DD_write_register_address[1] ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.975 ns                 ;
; 2.137 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[14]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.976 ns                 ;
; 2.140 ns                                ; Idecode:ID|Sign_extend[13]                          ; Execute:EXE|D_ALU_Result[13]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.979 ns                 ;
; 2.141 ns                                ; Idecode:ID|Sign_extend[3]                           ; Execute:EXE|D_ALU_Result[3]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.980 ns                 ;
; 2.146 ns                                ; control:CTL|ALUSrc                                  ; Execute:EXE|D_ALU_Result[9]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.985 ns                 ;
; 2.149 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[20]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.988 ns                 ;
; 2.151 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[18]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.990 ns                 ;
; 2.153 ns                                ; Ifetch:IFE|PC[2]                                    ; Ifetch:IFE|PC_plus_4_out[9]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.992 ns                 ;
; 2.153 ns                                ; Ifetch:IFE|PC[2]                                    ; Ifetch:IFE|PC_plus_4_out[8]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.992 ns                 ;
; 2.153 ns                                ; Ifetch:IFE|PC[2]                                    ; Ifetch:IFE|PC_plus_4_out[7]             ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.992 ns                 ;
; 2.153 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[30]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.992 ns                 ;
; 2.154 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[28]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.993 ns                 ;
; 2.155 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[19]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 1.994 ns                 ;
; 2.161 ns                                ; Ifetch:IFE|PC[7]                                    ; Ifetch:IFE|PC[7]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.000 ns                 ;
; 2.161 ns                                ; Ifetch:IFE|Instruction[26]                          ; control:CTL|ALUop[0]                    ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.000 ns                 ;
; 2.164 ns                                ; Ifetch:IFE|Instruction[26]                          ; control:CTL|ALUop[1]                    ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.003 ns                 ;
; 2.169 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|ALU_Result_mem[0]           ; clock      ; clock    ; 0.000 ns                   ; -0.164 ns                  ; 2.005 ns                 ;
; 2.178 ns                                ; Ifetch:IFE|PC_plus_4_out[9]                         ; Ifetch:IFE|PC[9]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.017 ns                 ;
; 2.180 ns                                ; Ifetch:IFE|PC[3]                                    ; Ifetch:IFE|PC[9]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.019 ns                 ;
; 2.201 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[11]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.040 ns                 ;
; 2.205 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[19]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.044 ns                 ;
; 2.207 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[18]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.046 ns                 ;
; 2.215 ns                                ; Ifetch:IFE|PC[7]                                    ; Ifetch:IFE|PC[8]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.054 ns                 ;
; 2.217 ns                                ; Ifetch:IFE|PC[6]                                    ; Ifetch:IFE|PC[8]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.056 ns                 ;
; 2.217 ns                                ; Idecode:ID|Sign_extend[3]                           ; Execute:EXE|D_ALU_Result[10]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.056 ns                 ;
; 2.220 ns                                ; Ifetch:IFE|PC[5]                                    ; Ifetch:IFE|PC[8]                        ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.059 ns                 ;
; 2.234 ns                                ; Idecode:ID|Sign_extend[15]                          ; Execute:EXE|D_ALU_Result[28]            ; clock      ; clock    ; 0.000 ns                   ; -0.158 ns                  ; 2.076 ns                 ;
; 2.241 ns                                ; Idecode:ID|read_data_1[29]                          ; Execute:EXE|D_ALU_Result[29]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.080 ns                 ;
; 2.251 ns                                ; Ifetch:IFE|Instruction[27]                          ; control:CTL|ALUop[0]                    ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.090 ns                 ;
; 2.254 ns                                ; Ifetch:IFE|Instruction[27]                          ; control:CTL|ALUop[1]                    ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.093 ns                 ;
; 2.255 ns                                ; Ifetch:IFE|Instruction[29]                          ; control:CTL|DD_RegWrite                 ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.094 ns                 ;
; 2.263 ns                                ; Idecode:ID|Sign_extend[2]                           ; Execute:EXE|D_ALU_Result[29]            ; clock      ; clock    ; 0.000 ns                   ; -0.164 ns                  ; 2.099 ns                 ;
; 2.267 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[14]            ; clock      ; clock    ; 0.000 ns                   ; -0.161 ns                  ; 2.106 ns                 ;
; 2.269 ns                                ; Idecode:ID|Sign_extend[0]                           ; Execute:EXE|D_ALU_Result[21]            ; clock      ; clock    ; 0.000 ns                   ; -0.164 ns                  ; 2.105 ns                 ;
; 2.271 ns                                ; Execute:EXE|D_ALU_Result[3]                         ; Execute:EXE|ALU_Result_wb[3]            ; clock      ; clock    ; 0.000 ns                   ; -0.116 ns                  ; 2.155 ns                 ;
; 2.278 ns                                ; Execute:EXE|D_ALU_Result[12]                        ; Execute:EXE|ALU_Result_wb[12]           ; clock      ; clock    ; 0.000 ns                   ; -0.116 ns                  ; 2.162 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+-----------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From  ; To                                ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+-----------------------------------+----------+
; N/A                                     ; None                                                ; 11.794 ns  ; reset ; Idecode:ID|register_array[13][17] ; clock    ;
; N/A                                     ; None                                                ; 11.763 ns  ; reset ; Idecode:ID|register_array[13][5]  ; clock    ;
; N/A                                     ; None                                                ; 11.763 ns  ; reset ; Idecode:ID|register_array[13][19] ; clock    ;
; N/A                                     ; None                                                ; 11.750 ns  ; reset ; Idecode:ID|register_array[13][25] ; clock    ;
; N/A                                     ; None                                                ; 11.750 ns  ; reset ; Idecode:ID|register_array[13][7]  ; clock    ;
; N/A                                     ; None                                                ; 11.384 ns  ; reset ; Idecode:ID|register_array[13][29] ; clock    ;
; N/A                                     ; None                                                ; 11.384 ns  ; reset ; Idecode:ID|register_array[13][27] ; clock    ;
; N/A                                     ; None                                                ; 11.321 ns  ; reset ; Idecode:ID|register_array[13][3]  ; clock    ;
; N/A                                     ; None                                                ; 11.268 ns  ; reset ; Idecode:ID|register_array[18][24] ; clock    ;
; N/A                                     ; None                                                ; 11.265 ns  ; reset ; Idecode:ID|register_array[26][24] ; clock    ;
; N/A                                     ; None                                                ; 11.119 ns  ; reset ; Idecode:ID|register_array[13][26] ; clock    ;
; N/A                                     ; None                                                ; 11.119 ns  ; reset ; Idecode:ID|register_array[13][12] ; clock    ;
; N/A                                     ; None                                                ; 11.119 ns  ; reset ; Idecode:ID|register_array[13][20] ; clock    ;
; N/A                                     ; None                                                ; 11.119 ns  ; reset ; Idecode:ID|register_array[13][18] ; clock    ;
; N/A                                     ; None                                                ; 11.119 ns  ; reset ; Idecode:ID|register_array[13][10] ; clock    ;
; N/A                                     ; None                                                ; 11.119 ns  ; reset ; Idecode:ID|register_array[13][4]  ; clock    ;
; N/A                                     ; None                                                ; 11.119 ns  ; reset ; Idecode:ID|register_array[13][11] ; clock    ;
; N/A                                     ; None                                                ; 11.019 ns  ; reset ; Idecode:ID|register_array[13][23] ; clock    ;
; N/A                                     ; None                                                ; 11.019 ns  ; reset ; Idecode:ID|register_array[13][31] ; clock    ;
; N/A                                     ; None                                                ; 11.019 ns  ; reset ; Idecode:ID|register_array[13][13] ; clock    ;
; N/A                                     ; None                                                ; 11.019 ns  ; reset ; Idecode:ID|register_array[13][15] ; clock    ;
; N/A                                     ; None                                                ; 10.930 ns  ; reset ; Idecode:ID|register_array[19][15] ; clock    ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; Idecode:ID|register_array[10][24] ; clock    ;
; N/A                                     ; None                                                ; 10.884 ns  ; reset ; Idecode:ID|register_array[9][24]  ; clock    ;
; N/A                                     ; None                                                ; 10.884 ns  ; reset ; Idecode:ID|register_array[7][24]  ; clock    ;
; N/A                                     ; None                                                ; 10.882 ns  ; reset ; Idecode:ID|register_array[3][24]  ; clock    ;
; N/A                                     ; None                                                ; 10.833 ns  ; reset ; Idecode:ID|register_array[19][23] ; clock    ;
; N/A                                     ; None                                                ; 10.833 ns  ; reset ; Idecode:ID|register_array[19][17] ; clock    ;
; N/A                                     ; None                                                ; 10.763 ns  ; reset ; Idecode:ID|register_array[7][23]  ; clock    ;
; N/A                                     ; None                                                ; 10.763 ns  ; reset ; Idecode:ID|register_array[7][31]  ; clock    ;
; N/A                                     ; None                                                ; 10.763 ns  ; reset ; Idecode:ID|register_array[7][15]  ; clock    ;
; N/A                                     ; None                                                ; 10.757 ns  ; reset ; Idecode:ID|register_array[13][21] ; clock    ;
; N/A                                     ; None                                                ; 10.757 ns  ; reset ; Idecode:ID|register_array[13][9]  ; clock    ;
; N/A                                     ; None                                                ; 10.757 ns  ; reset ; Idecode:ID|register_array[13][1]  ; clock    ;
; N/A                                     ; None                                                ; 10.668 ns  ; reset ; Idecode:ID|register_array[14][24] ; clock    ;
; N/A                                     ; None                                                ; 10.666 ns  ; reset ; Idecode:ID|register_array[30][24] ; clock    ;
; N/A                                     ; None                                                ; 10.591 ns  ; reset ; Idecode:ID|register_array[21][24] ; clock    ;
; N/A                                     ; None                                                ; 10.590 ns  ; reset ; Idecode:ID|register_array[23][24] ; clock    ;
; N/A                                     ; None                                                ; 10.535 ns  ; reset ; Idecode:ID|register_array[17][27] ; clock    ;
; N/A                                     ; None                                                ; 10.525 ns  ; reset ; Idecode:ID|register_array[17][1]  ; clock    ;
; N/A                                     ; None                                                ; 10.524 ns  ; reset ; Idecode:ID|register_array[21][1]  ; clock    ;
; N/A                                     ; None                                                ; 10.408 ns  ; reset ; Idecode:ID|register_array[1][24]  ; clock    ;
; N/A                                     ; None                                                ; 10.381 ns  ; reset ; Idecode:ID|register_array[29][23] ; clock    ;
; N/A                                     ; None                                                ; 10.381 ns  ; reset ; Idecode:ID|register_array[29][31] ; clock    ;
; N/A                                     ; None                                                ; 10.381 ns  ; reset ; Idecode:ID|register_array[29][13] ; clock    ;
; N/A                                     ; None                                                ; 10.381 ns  ; reset ; Idecode:ID|register_array[29][17] ; clock    ;
; N/A                                     ; None                                                ; 10.381 ns  ; reset ; Idecode:ID|register_array[29][15] ; clock    ;
; N/A                                     ; None                                                ; 10.280 ns  ; reset ; Idecode:ID|register_array[17][4]  ; clock    ;
; N/A                                     ; None                                                ; 10.239 ns  ; reset ; Idecode:ID|register_array[31][4]  ; clock    ;
; N/A                                     ; None                                                ; 10.239 ns  ; reset ; Idecode:ID|register_array[31][24] ; clock    ;
; N/A                                     ; None                                                ; 10.232 ns  ; reset ; Idecode:ID|register_array[25][27] ; clock    ;
; N/A                                     ; None                                                ; 10.232 ns  ; reset ; Idecode:ID|register_array[29][27] ; clock    ;
; N/A                                     ; None                                                ; 10.219 ns  ; reset ; Idecode:ID|register_array[29][16] ; clock    ;
; N/A                                     ; None                                                ; 10.217 ns  ; reset ; Idecode:ID|register_array[31][16] ; clock    ;
; N/A                                     ; None                                                ; 10.194 ns  ; reset ; Idecode:ID|register_array[11][19] ; clock    ;
; N/A                                     ; None                                                ; 10.191 ns  ; reset ; Idecode:ID|register_array[9][19]  ; clock    ;
; N/A                                     ; None                                                ; 10.188 ns  ; reset ; Idecode:ID|register_array[9][1]   ; clock    ;
; N/A                                     ; None                                                ; 10.185 ns  ; reset ; Idecode:ID|register_array[1][1]   ; clock    ;
; N/A                                     ; None                                                ; 10.174 ns  ; reset ; Idecode:ID|register_array[7][13]  ; clock    ;
; N/A                                     ; None                                                ; 10.174 ns  ; reset ; Idecode:ID|register_array[7][17]  ; clock    ;
; N/A                                     ; None                                                ; 10.174 ns  ; reset ; Idecode:ID|register_array[7][1]   ; clock    ;
; N/A                                     ; None                                                ; 10.172 ns  ; reset ; Idecode:ID|register_array[27][24] ; clock    ;
; N/A                                     ; None                                                ; 10.168 ns  ; reset ; Idecode:ID|register_array[7][7]   ; clock    ;
; N/A                                     ; None                                                ; 10.165 ns  ; reset ; Idecode:ID|register_array[5][7]   ; clock    ;
; N/A                                     ; None                                                ; 10.162 ns  ; reset ; Idecode:ID|register_array[23][27] ; clock    ;
; N/A                                     ; None                                                ; 10.162 ns  ; reset ; Idecode:ID|register_array[19][27] ; clock    ;
; N/A                                     ; None                                                ; 10.160 ns  ; reset ; Idecode:ID|register_array[25][24] ; clock    ;
; N/A                                     ; None                                                ; 10.158 ns  ; reset ; Idecode:ID|register_array[3][27]  ; clock    ;
; N/A                                     ; None                                                ; 10.156 ns  ; reset ; Idecode:ID|register_array[1][27]  ; clock    ;
; N/A                                     ; None                                                ; 10.133 ns  ; reset ; Idecode:ID|register_array[17][29] ; clock    ;
; N/A                                     ; None                                                ; 10.132 ns  ; reset ; Idecode:ID|register_array[21][29] ; clock    ;
; N/A                                     ; None                                                ; 10.126 ns  ; reset ; Idecode:ID|register_array[29][21] ; clock    ;
; N/A                                     ; None                                                ; 10.125 ns  ; reset ; Idecode:ID|register_array[25][21] ; clock    ;
; N/A                                     ; None                                                ; 10.119 ns  ; reset ; Idecode:ID|register_array[3][21]  ; clock    ;
; N/A                                     ; None                                                ; 10.118 ns  ; reset ; Idecode:ID|register_array[1][21]  ; clock    ;
; N/A                                     ; None                                                ; 10.116 ns  ; reset ; Idecode:ID|register_array[9][27]  ; clock    ;
; N/A                                     ; None                                                ; 10.113 ns  ; reset ; Idecode:ID|register_array[17][23] ; clock    ;
; N/A                                     ; None                                                ; 10.113 ns  ; reset ; Idecode:ID|register_array[17][31] ; clock    ;
; N/A                                     ; None                                                ; 10.113 ns  ; reset ; Idecode:ID|register_array[17][13] ; clock    ;
; N/A                                     ; None                                                ; 10.113 ns  ; reset ; Idecode:ID|register_array[17][17] ; clock    ;
; N/A                                     ; None                                                ; 10.113 ns  ; reset ; Idecode:ID|register_array[17][21] ; clock    ;
; N/A                                     ; None                                                ; 10.110 ns  ; reset ; Idecode:ID|register_array[3][14]  ; clock    ;
; N/A                                     ; None                                                ; 10.109 ns  ; reset ; Idecode:ID|register_array[7][14]  ; clock    ;
; N/A                                     ; None                                                ; 10.102 ns  ; reset ; Idecode:ID|register_array[23][19] ; clock    ;
; N/A                                     ; None                                                ; 10.099 ns  ; reset ; Idecode:ID|register_array[23][31] ; clock    ;
; N/A                                     ; None                                                ; 10.099 ns  ; reset ; Idecode:ID|register_array[23][13] ; clock    ;
; N/A                                     ; None                                                ; 10.099 ns  ; reset ; Idecode:ID|register_array[23][1]  ; clock    ;
; N/A                                     ; None                                                ; 10.080 ns  ; reset ; Idecode:ID|register_array[2][13]  ; clock    ;
; N/A                                     ; None                                                ; 10.080 ns  ; reset ; Idecode:ID|register_array[2][15]  ; clock    ;
; N/A                                     ; None                                                ; 10.070 ns  ; reset ; Idecode:ID|register_array[29][4]  ; clock    ;
; N/A                                     ; None                                                ; 10.059 ns  ; reset ; Idecode:ID|register_array[4][17]  ; clock    ;
; N/A                                     ; None                                                ; 10.057 ns  ; reset ; Idecode:ID|register_array[28][17] ; clock    ;
; N/A                                     ; None                                                ; 10.035 ns  ; reset ; Idecode:ID|register_array[19][21] ; clock    ;
; N/A                                     ; None                                                ; 10.035 ns  ; reset ; Idecode:ID|register_array[19][9]  ; clock    ;
; N/A                                     ; None                                                ; 10.035 ns  ; reset ; Idecode:ID|register_array[19][5]  ; clock    ;
; N/A                                     ; None                                                ; 10.035 ns  ; reset ; Idecode:ID|register_array[19][3]  ; clock    ;
; N/A                                     ; None                                                ; 10.025 ns  ; reset ; Idecode:ID|register_array[25][13] ; clock    ;
; N/A                                     ; None                                                ; 9.995 ns   ; reset ; Idecode:ID|register_array[2][17]  ; clock    ;
; N/A                                     ; None                                                ; 9.989 ns   ; reset ; Idecode:ID|register_array[25][14] ; clock    ;
; N/A                                     ; None                                                ; 9.977 ns   ; reset ; Idecode:ID|register_array[29][24] ; clock    ;
; N/A                                     ; None                                                ; 9.960 ns   ; reset ; Idecode:ID|register_array[1][19]  ; clock    ;
; N/A                                     ; None                                                ; 9.959 ns   ; reset ; Idecode:ID|register_array[3][19]  ; clock    ;
; N/A                                     ; None                                                ; 9.956 ns   ; reset ; Idecode:ID|register_array[17][24] ; clock    ;
; N/A                                     ; None                                                ; 9.954 ns   ; reset ; Idecode:ID|register_array[5][17]  ; clock    ;
; N/A                                     ; None                                                ; 9.923 ns   ; reset ; Idecode:ID|register_array[11][1]  ; clock    ;
; N/A                                     ; None                                                ; 9.916 ns   ; reset ; Idecode:ID|register_array[9][17]  ; clock    ;
; N/A                                     ; None                                                ; 9.916 ns   ; reset ; Idecode:ID|register_array[19][19] ; clock    ;
; N/A                                     ; None                                                ; 9.914 ns   ; reset ; Idecode:ID|register_array[11][17] ; clock    ;
; N/A                                     ; None                                                ; 9.906 ns   ; reset ; Idecode:ID|register_array[25][29] ; clock    ;
; N/A                                     ; None                                                ; 9.904 ns   ; reset ; Idecode:ID|register_array[29][29] ; clock    ;
; N/A                                     ; None                                                ; 9.902 ns   ; reset ; Idecode:ID|register_array[5][24]  ; clock    ;
; N/A                                     ; None                                                ; 9.899 ns   ; reset ; Idecode:ID|register_array[11][15] ; clock    ;
; N/A                                     ; None                                                ; 9.898 ns   ; reset ; Idecode:ID|register_array[15][21] ; clock    ;
; N/A                                     ; None                                                ; 9.898 ns   ; reset ; Idecode:ID|register_array[9][15]  ; clock    ;
; N/A                                     ; None                                                ; 9.891 ns   ; reset ; Idecode:ID|register_array[15][27] ; clock    ;
; N/A                                     ; None                                                ; 9.890 ns   ; reset ; Idecode:ID|register_array[11][27] ; clock    ;
; N/A                                     ; None                                                ; 9.889 ns   ; reset ; Idecode:ID|register_array[21][27] ; clock    ;
; N/A                                     ; None                                                ; 9.888 ns   ; reset ; Idecode:ID|register_array[29][9]  ; clock    ;
; N/A                                     ; None                                                ; 9.888 ns   ; reset ; Idecode:ID|register_array[29][5]  ; clock    ;
; N/A                                     ; None                                                ; 9.888 ns   ; reset ; Idecode:ID|register_array[29][1]  ; clock    ;
; N/A                                     ; None                                                ; 9.885 ns   ; reset ; Idecode:ID|register_array[25][31] ; clock    ;
; N/A                                     ; None                                                ; 9.875 ns   ; reset ; Idecode:ID|register_array[5][31]  ; clock    ;
; N/A                                     ; None                                                ; 9.875 ns   ; reset ; Idecode:ID|register_array[23][16] ; clock    ;
; N/A                                     ; None                                                ; 9.874 ns   ; reset ; Idecode:ID|register_array[11][7]  ; clock    ;
; N/A                                     ; None                                                ; 9.873 ns   ; reset ; Idecode:ID|register_array[9][7]   ; clock    ;
; N/A                                     ; None                                                ; 9.872 ns   ; reset ; Idecode:ID|register_array[21][16] ; clock    ;
; N/A                                     ; None                                                ; 9.869 ns   ; reset ; Idecode:ID|register_array[31][31] ; clock    ;
; N/A                                     ; None                                                ; 9.869 ns   ; reset ; Idecode:ID|register_array[27][31] ; clock    ;
; N/A                                     ; None                                                ; 9.862 ns   ; reset ; Idecode:ID|register_array[25][1]  ; clock    ;
; N/A                                     ; None                                                ; 9.853 ns   ; reset ; Idecode:ID|register_array[7][27]  ; clock    ;
; N/A                                     ; None                                                ; 9.853 ns   ; reset ; Idecode:ID|register_array[5][27]  ; clock    ;
; N/A                                     ; None                                                ; 9.852 ns   ; reset ; Idecode:ID|register_array[13][16] ; clock    ;
; N/A                                     ; None                                                ; 9.851 ns   ; reset ; Idecode:ID|register_array[9][16]  ; clock    ;
; N/A                                     ; None                                                ; 9.833 ns   ; reset ; Idecode:ID|register_array[3][1]   ; clock    ;
; N/A                                     ; None                                                ; 9.817 ns   ; reset ; Idecode:ID|register_array[27][1]  ; clock    ;
; N/A                                     ; None                                                ; 9.816 ns   ; reset ; Idecode:ID|register_array[23][23] ; clock    ;
; N/A                                     ; None                                                ; 9.816 ns   ; reset ; Idecode:ID|register_array[23][17] ; clock    ;
; N/A                                     ; None                                                ; 9.815 ns   ; reset ; Idecode:ID|register_array[31][1]  ; clock    ;
; N/A                                     ; None                                                ; 9.811 ns   ; reset ; Idecode:ID|register_array[8][1]   ; clock    ;
; N/A                                     ; None                                                ; 9.798 ns   ; reset ; Idecode:ID|register_array[19][31] ; clock    ;
; N/A                                     ; None                                                ; 9.798 ns   ; reset ; Idecode:ID|register_array[19][13] ; clock    ;
; N/A                                     ; None                                                ; 9.798 ns   ; reset ; Idecode:ID|register_array[19][1]  ; clock    ;
; N/A                                     ; None                                                ; 9.791 ns   ; reset ; Idecode:ID|register_array[2][23]  ; clock    ;
; N/A                                     ; None                                                ; 9.791 ns   ; reset ; Idecode:ID|register_array[2][31]  ; clock    ;
; N/A                                     ; None                                                ; 9.791 ns   ; reset ; Idecode:ID|register_array[2][4]   ; clock    ;
; N/A                                     ; None                                                ; 9.782 ns   ; reset ; Idecode:ID|register_array[7][21]  ; clock    ;
; N/A                                     ; None                                                ; 9.780 ns   ; reset ; Idecode:ID|register_array[17][25] ; clock    ;
; N/A                                     ; None                                                ; 9.780 ns   ; reset ; Idecode:ID|register_array[17][7]  ; clock    ;
; N/A                                     ; None                                                ; 9.780 ns   ; reset ; Idecode:ID|register_array[17][11] ; clock    ;
; N/A                                     ; None                                                ; 9.780 ns   ; reset ; Idecode:ID|register_array[17][19] ; clock    ;
; N/A                                     ; None                                                ; 9.780 ns   ; reset ; Idecode:ID|register_array[17][3]  ; clock    ;
; N/A                                     ; None                                                ; 9.779 ns   ; reset ; Idecode:ID|register_array[5][13]  ; clock    ;
; N/A                                     ; None                                                ; 9.776 ns   ; reset ; Idecode:ID|register_array[5][21]  ; clock    ;
; N/A                                     ; None                                                ; 9.761 ns   ; reset ; Idecode:ID|register_array[17][9]  ; clock    ;
; N/A                                     ; None                                                ; 9.761 ns   ; reset ; Idecode:ID|register_array[17][5]  ; clock    ;
; N/A                                     ; None                                                ; 9.761 ns   ; reset ; Idecode:ID|register_array[17][26] ; clock    ;
; N/A                                     ; None                                                ; 9.761 ns   ; reset ; Idecode:ID|register_array[17][12] ; clock    ;
; N/A                                     ; None                                                ; 9.761 ns   ; reset ; Idecode:ID|register_array[17][20] ; clock    ;
; N/A                                     ; None                                                ; 9.761 ns   ; reset ; Idecode:ID|register_array[17][10] ; clock    ;
; N/A                                     ; None                                                ; 9.761 ns   ; reset ; Idecode:ID|register_array[17][15] ; clock    ;
; N/A                                     ; None                                                ; 9.757 ns   ; reset ; Idecode:ID|register_array[13][14] ; clock    ;
; N/A                                     ; None                                                ; 9.755 ns   ; reset ; Idecode:ID|register_array[27][14] ; clock    ;
; N/A                                     ; None                                                ; 9.752 ns   ; reset ; Idecode:ID|register_array[27][26] ; clock    ;
; N/A                                     ; None                                                ; 9.745 ns   ; reset ; Idecode:ID|register_array[9][14]  ; clock    ;
; N/A                                     ; None                                                ; 9.739 ns   ; reset ; Idecode:ID|register_array[21][17] ; clock    ;
; N/A                                     ; None                                                ; 9.737 ns   ; reset ; Idecode:ID|register_array[23][21] ; clock    ;
; N/A                                     ; None                                                ; 9.725 ns   ; reset ; Idecode:ID|register_array[19][4]  ; clock    ;
; N/A                                     ; None                                                ; 9.725 ns   ; reset ; Idecode:ID|register_array[27][4]  ; clock    ;
; N/A                                     ; None                                                ; 9.724 ns   ; reset ; Idecode:ID|register_array[31][15] ; clock    ;
; N/A                                     ; None                                                ; 9.721 ns   ; reset ; Idecode:ID|register_array[6][26]  ; clock    ;
; N/A                                     ; None                                                ; 9.720 ns   ; reset ; Idecode:ID|register_array[23][29] ; clock    ;
; N/A                                     ; None                                                ; 9.720 ns   ; reset ; Idecode:ID|register_array[23][25] ; clock    ;
; N/A                                     ; None                                                ; 9.720 ns   ; reset ; Idecode:ID|register_array[23][7]  ; clock    ;
; N/A                                     ; None                                                ; 9.720 ns   ; reset ; Idecode:ID|register_array[23][11] ; clock    ;
; N/A                                     ; None                                                ; 9.714 ns   ; reset ; Idecode:ID|register_array[6][12]  ; clock    ;
; N/A                                     ; None                                                ; 9.714 ns   ; reset ; Idecode:ID|register_array[30][12] ; clock    ;
; N/A                                     ; None                                                ; 9.707 ns   ; reset ; Idecode:ID|register_array[25][17] ; clock    ;
; N/A                                     ; None                                                ; 9.706 ns   ; reset ; Idecode:ID|register_array[9][13]  ; clock    ;
; N/A                                     ; None                                                ; 9.704 ns   ; reset ; Idecode:ID|register_array[11][13] ; clock    ;
; N/A                                     ; None                                                ; 9.692 ns   ; reset ; Idecode:ID|register_array[22][23] ; clock    ;
; N/A                                     ; None                                                ; 9.692 ns   ; reset ; Idecode:ID|register_array[22][1]  ; clock    ;
; N/A                                     ; None                                                ; 9.685 ns   ; reset ; Idecode:ID|register_array[27][15] ; clock    ;
; N/A                                     ; None                                                ; 9.684 ns   ; reset ; Idecode:ID|register_array[25][4]  ; clock    ;
; N/A                                     ; None                                                ; 9.684 ns   ; reset ; Idecode:ID|register_array[1][14]  ; clock    ;
; N/A                                     ; None                                                ; 9.671 ns   ; reset ; Idecode:ID|register_array[14][8]  ; clock    ;
; N/A                                     ; None                                                ; 9.671 ns   ; reset ; Idecode:ID|register_array[15][30] ; clock    ;
; N/A                                     ; None                                                ; 9.668 ns   ; reset ; Idecode:ID|register_array[30][8]  ; clock    ;
; N/A                                     ; None                                                ; 9.652 ns   ; reset ; Idecode:ID|register_array[31][14] ; clock    ;
; N/A                                     ; None                                                ; 9.652 ns   ; reset ; Idecode:ID|register_array[29][14] ; clock    ;
; N/A                                     ; None                                                ; 9.651 ns   ; reset ; Idecode:ID|register_array[15][19] ; clock    ;
; N/A                                     ; None                                                ; 9.650 ns   ; reset ; Idecode:ID|register_array[6][15]  ; clock    ;
; N/A                                     ; None                                                ; 9.650 ns   ; reset ; Idecode:ID|register_array[14][15] ; clock    ;
; N/A                                     ; None                                                ; 9.650 ns   ; reset ; Idecode:ID|register_array[25][15] ; clock    ;
; N/A                                     ; None                                                ; 9.647 ns   ; reset ; Idecode:ID|register_array[27][19] ; clock    ;
; N/A                                     ; None                                                ; 9.646 ns   ; reset ; Idecode:ID|register_array[8][31]  ; clock    ;
; N/A                                     ; None                                                ; 9.646 ns   ; reset ; Idecode:ID|register_array[8][15]  ; clock    ;
; N/A                                     ; None                                                ; 9.645 ns   ; reset ; Idecode:ID|register_array[31][19] ; clock    ;
; N/A                                     ; None                                                ; 9.638 ns   ; reset ; Idecode:ID|register_array[31][23] ; clock    ;
; N/A                                     ; None                                                ; 9.638 ns   ; reset ; Idecode:ID|register_array[31][13] ; clock    ;
; N/A                                     ; None                                                ; 9.638 ns   ; reset ; Idecode:ID|register_array[31][17] ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;       ;                                   ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+-----------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 25.011 ns  ; Idecode:ID|DD_write_register_address[0] ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 24.960 ns  ; Ifetch:IFE|Instruction[17]              ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 24.716 ns  ; Idecode:ID|DD_write_register_address[4] ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 24.624 ns  ; Idecode:ID|DD_write_register_address[2] ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 24.601 ns  ; Ifetch:IFE|Instruction[20]              ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 24.546 ns  ; Ifetch:IFE|Instruction[25]              ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 24.338 ns  ; Idecode:ID|DD_write_register_address[1] ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 24.037 ns  ; Ifetch:IFE|Instruction[19]              ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 23.977 ns  ; Idecode:ID|DD_write_register_address[3] ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 23.928 ns  ; Ifetch:IFE|Instruction[21]              ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 23.775 ns  ; Ifetch:IFE|Instruction[22]              ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 23.614 ns  ; Ifetch:IFE|Instruction[24]              ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 23.412 ns  ; Ifetch:IFE|Instruction[16]              ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 23.183 ns  ; Ifetch:IFE|Instruction[18]              ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 23.039 ns  ; Idecode:ID|write_register_address[1]    ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 22.956 ns  ; Idecode:ID|write_register_address[4]    ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 22.947 ns  ; Idecode:ID|write_register_address[2]    ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 22.860 ns  ; Ifetch:IFE|Instruction[23]              ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 22.772 ns  ; control:CTL|RegWrite                    ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 22.697 ns  ; control:CTL|DD_RegWrite                 ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 22.676 ns  ; Idecode:ID|write_register_address[3]    ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 22.432 ns  ; Idecode:ID|D_write_register_address[3]  ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 22.319 ns  ; Idecode:ID|D_write_register_address[1]  ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 22.261 ns  ; Idecode:ID|D_write_register_address[0]  ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 22.189 ns  ; Idecode:ID|write_register_address[0]    ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 21.993 ns  ; Idecode:ID|D_write_register_address[4]  ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 21.398 ns  ; control:CTL|D_RegWrite                  ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 21.224 ns  ; Idecode:ID|register_array[2][29]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 21.168 ns  ; Idecode:ID|D_write_register_address[2]  ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 20.092 ns  ; Idecode:ID|register_array[18][7]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 20.074 ns  ; Idecode:ID|register_array[6][29]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.996 ns  ; Idecode:ID|register_array[16][23]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.988 ns  ; Idecode:ID|register_array[6][1]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.860 ns  ; Idecode:ID|register_array[18][29]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.842 ns  ; Idecode:ID|register_array[4][1]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.837 ns  ; Idecode:ID|register_array[13][24]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.807 ns  ; Idecode:ID|register_array[17][3]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.790 ns  ; Idecode:ID|register_array[16][29]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.762 ns  ; Idecode:ID|register_array[10][29]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.647 ns  ; Idecode:ID|register_array[12][29]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.642 ns  ; Idecode:ID|register_array[9][12]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.556 ns  ; Idecode:ID|register_array[14][1]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.527 ns  ; Idecode:ID|register_array[2][7]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.506 ns  ; Idecode:ID|register_array[14][29]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.506 ns  ; Idecode:ID|register_array[2][28]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.495 ns  ; Idecode:ID|register_array[4][11]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.483 ns  ; Idecode:ID|register_array[2][11]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.454 ns  ; Idecode:ID|register_array[24][29]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.445 ns  ; Idecode:ID|register_array[4][29]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.330 ns  ; Idecode:ID|register_array[12][9]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.310 ns  ; Idecode:ID|register_array[2][1]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.303 ns  ; Idecode:ID|register_array[16][19]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.284 ns  ; Idecode:ID|register_array[21][29]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.263 ns  ; Idecode:ID|register_array[4][19]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.251 ns  ; Idecode:ID|register_array[16][9]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.232 ns  ; Idecode:ID|register_array[21][3]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.223 ns  ; Idecode:ID|register_array[12][27]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.218 ns  ; Idecode:ID|register_array[2][19]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.137 ns  ; Idecode:ID|register_array[6][3]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.101 ns  ; Idecode:ID|register_array[12][7]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.098 ns  ; Idecode:ID|register_array[4][15]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.086 ns  ; Idecode:ID|register_array[2][27]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.060 ns  ; Idecode:ID|register_array[3][3]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.057 ns  ; Idecode:ID|register_array[30][29]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.048 ns  ; Idecode:ID|register_array[12][11]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.038 ns  ; Idecode:ID|register_array[2][9]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.023 ns  ; Idecode:ID|register_array[14][7]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 19.005 ns  ; Idecode:ID|register_array[5][24]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.971 ns  ; Idecode:ID|register_array[4][3]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.938 ns  ; Idecode:ID|register_array[16][7]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.894 ns  ; Idecode:ID|register_array[12][15]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.883 ns  ; Idecode:ID|register_array[16][11]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.880 ns  ; Idecode:ID|register_array[8][29]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.868 ns  ; Idecode:ID|register_array[1][22]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.849 ns  ; Idecode:ID|register_array[2][12]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.849 ns  ; Idecode:ID|register_array[25][12]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.849 ns  ; Idecode:ID|register_array[1][29]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.832 ns  ; Idecode:ID|register_array[16][15]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.825 ns  ; Idecode:ID|register_array[29][19]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.793 ns  ; Idecode:ID|register_array[2][0]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.788 ns  ; Idecode:ID|register_array[3][29]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.776 ns  ; Idecode:ID|register_array[8][24]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.761 ns  ; Idecode:ID|register_array[4][9]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.751 ns  ; Idecode:ID|register_array[9][9]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.749 ns  ; Idecode:ID|register_array[12][5]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.745 ns  ; Idecode:ID|register_array[5][22]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.742 ns  ; Idecode:ID|register_array[5][28]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.736 ns  ; Idecode:ID|register_array[6][9]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.734 ns  ; Idecode:ID|register_array[3][19]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.725 ns  ; Idecode:ID|register_array[10][24]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.714 ns  ; Idecode:ID|register_array[17][29]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.714 ns  ; Idecode:ID|register_array[4][7]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.704 ns  ; Idecode:ID|register_array[1][19]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.699 ns  ; Idecode:ID|register_array[14][3]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.698 ns  ; Idecode:ID|register_array[10][7]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.695 ns  ; Idecode:ID|register_array[9][24]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.690 ns  ; Idecode:ID|register_array[12][1]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.669 ns  ; Idecode:ID|register_array[25][3]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.654 ns  ; Idecode:ID|register_array[4][27]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.633 ns  ; Idecode:ID|register_array[9][22]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.633 ns  ; Idecode:ID|register_array[25][19]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.602 ns  ; Idecode:ID|register_array[10][3]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.594 ns  ; Idecode:ID|register_array[19][24]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.593 ns  ; Idecode:ID|register_array[28][15]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.579 ns  ; Idecode:ID|register_array[6][7]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.559 ns  ; Idecode:ID|register_array[11][9]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.550 ns  ; Idecode:ID|register_array[17][1]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.548 ns  ; Idecode:ID|register_array[16][17]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.540 ns  ; Idecode:ID|register_array[12][3]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.495 ns  ; Idecode:ID|register_array[1][3]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.488 ns  ; Idecode:ID|register_array[10][28]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.480 ns  ; Idecode:ID|register_array[13][12]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.476 ns  ; Idecode:ID|register_array[29][3]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.457 ns  ; Idecode:ID|register_array[9][18]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.453 ns  ; Idecode:ID|register_array[2][15]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.441 ns  ; Idecode:ID|register_array[8][7]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.434 ns  ; Idecode:ID|register_array[2][22]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.371 ns  ; Idecode:ID|register_array[23][3]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.361 ns  ; Idecode:ID|register_array[18][1]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.342 ns  ; Idecode:ID|register_array[18][11]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.339 ns  ; Idecode:ID|register_array[11][19]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.322 ns  ; Idecode:ID|register_array[12][19]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.298 ns  ; Idecode:ID|register_array[14][9]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.288 ns  ; Idecode:ID|register_array[28][29]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.268 ns  ; Idecode:ID|register_array[2][26]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.263 ns  ; Idecode:ID|register_array[10][12]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.255 ns  ; Idecode:ID|register_array[10][19]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.251 ns  ; Idecode:ID|register_array[16][31]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.247 ns  ; Idecode:ID|register_array[1][28]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.246 ns  ; Idecode:ID|register_array[6][15]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.243 ns  ; Idecode:ID|register_array[2][24]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.236 ns  ; Idecode:ID|register_array[18][3]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.229 ns  ; Idecode:ID|register_array[20][29]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.227 ns  ; Idecode:ID|register_array[18][5]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.195 ns  ; Idecode:ID|register_array[30][1]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.175 ns  ; Idecode:ID|register_array[5][18]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.173 ns  ; Idecode:ID|register_array[6][11]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.170 ns  ; Idecode:ID|register_array[24][15]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.163 ns  ; Idecode:ID|register_array[18][19]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.160 ns  ; Idecode:ID|register_array[16][3]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.160 ns  ; Idecode:ID|register_array[20][1]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.128 ns  ; Idecode:ID|register_array[12][25]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.124 ns  ; Idecode:ID|register_array[21][27]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.124 ns  ; Idecode:ID|register_array[24][11]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.121 ns  ; Idecode:ID|register_array[22][29]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.103 ns  ; Idecode:ID|register_array[14][27]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.090 ns  ; Idecode:ID|register_array[6][19]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.078 ns  ; Idecode:ID|register_array[21][1]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.074 ns  ; Idecode:ID|register_array[1][9]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.064 ns  ; Idecode:ID|register_array[16][25]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.052 ns  ; Idecode:ID|register_array[10][11]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.050 ns  ; Idecode:ID|register_array[3][21]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.042 ns  ; Idecode:ID|register_array[4][25]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.036 ns  ; Idecode:ID|register_array[4][22]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.034 ns  ; Idecode:ID|register_array[13][0]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.034 ns  ; Idecode:ID|register_array[5][0]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.030 ns  ; Idecode:ID|register_array[26][29]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.026 ns  ; Idecode:ID|register_array[9][19]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.023 ns  ; Idecode:ID|register_array[4][5]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.021 ns  ; Idecode:ID|register_array[20][18]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.019 ns  ; Idecode:ID|register_array[20][15]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.014 ns  ; Idecode:ID|register_array[30][3]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 18.007 ns  ; Idecode:ID|register_array[10][0]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.996 ns  ; Idecode:ID|register_array[8][2]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.989 ns  ; Idecode:ID|register_array[5][14]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.973 ns  ; Idecode:ID|register_array[17][28]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.956 ns  ; Idecode:ID|register_array[1][24]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.947 ns  ; Idecode:ID|register_array[10][15]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.944 ns  ; Idecode:ID|register_array[28][3]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.943 ns  ; Idecode:ID|register_array[22][24]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.925 ns  ; Idecode:ID|register_array[19][3]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.923 ns  ; Idecode:ID|register_array[17][22]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.920 ns  ; Idecode:ID|register_array[19][12]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.914 ns  ; Idecode:ID|register_array[2][25]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.910 ns  ; Idecode:ID|register_array[11][29]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.908 ns  ; Idecode:ID|register_array[6][27]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.908 ns  ; Idecode:ID|register_array[17][11]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.905 ns  ; Idecode:ID|register_array[14][19]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.903 ns  ; Idecode:ID|register_array[25][1]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.900 ns  ; Idecode:ID|register_array[14][11]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.897 ns  ; Idecode:ID|register_array[6][26]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.888 ns  ; Idecode:ID|register_array[10][1]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.886 ns  ; Idecode:ID|register_array[1][12]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.879 ns  ; Idecode:ID|register_array[16][13]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.876 ns  ; Idecode:ID|register_array[17][27]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.870 ns  ; Idecode:ID|register_array[24][13]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.864 ns  ; Idecode:ID|register_array[10][22]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.851 ns  ; Idecode:ID|register_array[13][22]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.845 ns  ; Idecode:ID|register_array[21][21]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.842 ns  ; Idecode:ID|register_array[17][0]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.842 ns  ; Idecode:ID|register_array[5][2]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.836 ns  ; Idecode:ID|register_array[4][14]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.835 ns  ; Idecode:ID|register_array[18][9]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.832 ns  ; Idecode:ID|register_array[20][14]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.829 ns  ; Idecode:ID|register_array[5][29]        ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.825 ns  ; Idecode:ID|register_array[13][18]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.814 ns  ; Idecode:ID|register_array[17][25]       ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.811 ns  ; Idecode:ID|register_array[1][1]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.810 ns  ; Idecode:ID|register_array[9][3]         ; Zero_out ; clock      ;
; N/A                                     ; None                                                ; 17.809 ns  ; Idecode:ID|register_array[24][7]        ; Zero_out ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+----------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+---------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From  ; To                                                                                                ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+---------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -4.387 ns ; reset ; control:CTL|ALUop[0]                                                                              ; clock    ;
; N/A                                     ; None                                                ; -4.392 ns ; reset ; control:CTL|ALUop[1]                                                                              ; clock    ;
; N/A                                     ; None                                                ; -4.479 ns ; reset ; Ifetch:IFE|PC[4]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.482 ns ; reset ; Ifetch:IFE|PC[7]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.487 ns ; reset ; Ifetch:IFE|PC[2]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.487 ns ; reset ; Ifetch:IFE|PC[6]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.527 ns ; reset ; control:CTL|MemWrite                                                                              ; clock    ;
; N/A                                     ; None                                                ; -4.528 ns ; reset ; control:CTL|MemtoReg                                                                              ; clock    ;
; N/A                                     ; None                                                ; -4.530 ns ; reset ; control:CTL|D_MemtoReg                                                                            ; clock    ;
; N/A                                     ; None                                                ; -4.592 ns ; reset ; control:CTL|D_MemWrite                                                                            ; clock    ;
; N/A                                     ; None                                                ; -4.594 ns ; reset ; control:CTL|DD_MemtoReg                                                                           ; clock    ;
; N/A                                     ; None                                                ; -4.815 ns ; reset ; Ifetch:IFE|PC[5]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.819 ns ; reset ; Ifetch:IFE|PC[3]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.835 ns ; reset ; Ifetch:IFE|Instruction[31]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -4.835 ns ; reset ; Ifetch:IFE|Instruction[28]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -4.835 ns ; reset ; Ifetch:IFE|Instruction[29]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -4.835 ns ; reset ; Ifetch:IFE|Instruction[27]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -4.835 ns ; reset ; Ifetch:IFE|Instruction[26]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -4.835 ns ; reset ; Ifetch:IFE|Instruction[30]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -4.835 ns ; reset ; Ifetch:IFE|Instruction[25]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -4.846 ns ; reset ; Ifetch:IFE|Instruction[0]                                                                         ; clock    ;
; N/A                                     ; None                                                ; -4.846 ns ; reset ; Ifetch:IFE|Instruction[1]                                                                         ; clock    ;
; N/A                                     ; None                                                ; -4.846 ns ; reset ; Ifetch:IFE|Instruction[2]                                                                         ; clock    ;
; N/A                                     ; None                                                ; -4.846 ns ; reset ; Ifetch:IFE|Instruction[3]                                                                         ; clock    ;
; N/A                                     ; None                                                ; -4.846 ns ; reset ; Ifetch:IFE|Instruction[10]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -4.859 ns ; reset ; Ifetch:IFE|Instruction[4]                                                                         ; clock    ;
; N/A                                     ; None                                                ; -4.859 ns ; reset ; Ifetch:IFE|Instruction[5]                                                                         ; clock    ;
; N/A                                     ; None                                                ; -4.859 ns ; reset ; Ifetch:IFE|Instruction[9]                                                                         ; clock    ;
; N/A                                     ; None                                                ; -4.932 ns ; reset ; Ifetch:IFE|Instruction[12]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -4.932 ns ; reset ; Ifetch:IFE|Instruction[13]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -4.932 ns ; reset ; Ifetch:IFE|Instruction[14]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -4.937 ns ; reset ; Ifetch:IFE|PC[8]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -4.938 ns ; reset ; Ifetch:IFE|PC[9]                                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.028 ns ; reset ; Ifetch:IFE|Instruction[11]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -5.028 ns ; reset ; Ifetch:IFE|Instruction[16]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -5.041 ns ; reset ; control:CTL|DD_RegWrite                                                                           ; clock    ;
; N/A                                     ; None                                                ; -5.041 ns ; reset ; control:CTL|ALUSrc                                                                                ; clock    ;
; N/A                                     ; None                                                ; -5.076 ns ; reset ; Ifetch:IFE|Instruction[6]                                                                         ; clock    ;
; N/A                                     ; None                                                ; -5.076 ns ; reset ; Ifetch:IFE|Instruction[7]                                                                         ; clock    ;
; N/A                                     ; None                                                ; -5.076 ns ; reset ; Ifetch:IFE|Instruction[8]                                                                         ; clock    ;
; N/A                                     ; None                                                ; -5.292 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; -5.293 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -5.314 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -5.314 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -5.612 ns ; reset ; Ifetch:IFE|Instruction[17]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -5.612 ns ; reset ; Ifetch:IFE|Instruction[18]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -5.616 ns ; reset ; Ifetch:IFE|Instruction[15]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -5.616 ns ; reset ; Ifetch:IFE|Instruction[19]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -5.616 ns ; reset ; Ifetch:IFE|Instruction[20]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -5.616 ns ; reset ; Ifetch:IFE|Instruction[21]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -5.616 ns ; reset ; Ifetch:IFE|Instruction[22]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -5.616 ns ; reset ; Ifetch:IFE|Instruction[23]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -5.616 ns ; reset ; Ifetch:IFE|Instruction[24]                                                                        ; clock    ;
; N/A                                     ; None                                                ; -5.660 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg0 ; clock    ;
; N/A                                     ; None                                                ; -5.661 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -5.670 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -5.800 ns ; reset ; Idecode:ID|register_array[12][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -5.811 ns ; reset ; Idecode:ID|register_array[12][28]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -5.947 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg5 ; clock    ;
; N/A                                     ; None                                                ; -5.951 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 ; clock    ;
; N/A                                     ; None                                                ; -5.957 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg4 ; clock    ;
; N/A                                     ; None                                                ; -6.107 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg6  ; clock    ;
; N/A                                     ; None                                                ; -6.115 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a0~porta_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; -6.256 ns ; reset ; Idecode:ID|register_array[10][11]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.271 ns ; reset ; Idecode:ID|register_array[12][8]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.280 ns ; reset ; Idecode:ID|register_array[12][24]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.300 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg3 ; clock    ;
; N/A                                     ; None                                                ; -6.308 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg1 ; clock    ;
; N/A                                     ; None                                                ; -6.325 ns ; reset ; Idecode:ID|register_array[10][13]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.326 ns ; reset ; Idecode:ID|register_array[18][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.332 ns ; reset ; Idecode:ID|register_array[10][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.333 ns ; reset ; Idecode:ID|register_array[10][23]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.334 ns ; reset ; Idecode:ID|register_array[18][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.346 ns ; reset ; Idecode:ID|register_array[12][16]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.348 ns ; reset ; Idecode:ID|register_array[12][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.349 ns ; reset ; Idecode:ID|register_array[21][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.352 ns ; reset ; Idecode:ID|register_array[12][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.354 ns ; reset ; Idecode:ID|register_array[12][22]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.384 ns ; reset ; control:CTL|RegWrite                                                                              ; clock    ;
; N/A                                     ; None                                                ; -6.385 ns ; reset ; control:CTL|D_RegWrite                                                                            ; clock    ;
; N/A                                     ; None                                                ; -6.427 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg7 ; clock    ;
; N/A                                     ; None                                                ; -6.453 ns ; reset ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg6 ; clock    ;
; N/A                                     ; None                                                ; -6.488 ns ; reset ; Idecode:ID|register_array[12][10]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.488 ns ; reset ; Idecode:ID|register_array[12][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.488 ns ; reset ; Idecode:ID|register_array[12][30]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.489 ns ; reset ; Idecode:ID|register_array[12][18]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.663 ns ; reset ; Idecode:ID|register_array[4][6]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -6.686 ns ; reset ; Idecode:ID|register_array[10][25]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.687 ns ; reset ; Idecode:ID|register_array[10][15]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.750 ns ; reset ; Idecode:ID|register_array[30][28]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.752 ns ; reset ; Idecode:ID|register_array[14][28]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.780 ns ; reset ; Idecode:ID|register_array[22][28]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.782 ns ; reset ; Idecode:ID|register_array[18][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.783 ns ; reset ; Idecode:ID|register_array[4][28]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.785 ns ; reset ; Idecode:ID|register_array[26][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.802 ns ; reset ; Idecode:ID|register_array[12][20]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.804 ns ; reset ; Idecode:ID|register_array[12][26]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.804 ns ; reset ; Idecode:ID|register_array[12][12]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.805 ns ; reset ; Idecode:ID|register_array[12][14]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.811 ns ; reset ; Idecode:ID|register_array[18][28]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.812 ns ; reset ; Idecode:ID|register_array[26][28]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -6.849 ns ; reset ; Idecode:ID|register_array[6][28]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.876 ns ; reset ; Idecode:ID|register_array[23][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.879 ns ; reset ; Idecode:ID|register_array[3][3]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -6.881 ns ; reset ; Idecode:ID|register_array[1][3]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -6.890 ns ; reset ; Idecode:ID|register_array[10][7]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.891 ns ; reset ; Idecode:ID|register_array[10][5]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.904 ns ; reset ; Idecode:ID|register_array[4][8]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -6.904 ns ; reset ; Idecode:ID|register_array[4][16]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.904 ns ; reset ; Idecode:ID|register_array[4][27]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.910 ns ; reset ; Idecode:ID|register_array[4][0]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -6.910 ns ; reset ; Idecode:ID|register_array[4][2]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -6.910 ns ; reset ; Idecode:ID|register_array[4][14]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.910 ns ; reset ; Idecode:ID|register_array[4][11]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -6.977 ns ; reset ; Idecode:ID|register_array[6][18]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.002 ns ; reset ; Idecode:ID|register_array[22][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.017 ns ; reset ; Idecode:ID|register_array[8][6]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -7.021 ns ; reset ; Idecode:ID|register_array[10][29]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.025 ns ; reset ; Idecode:ID|register_array[28][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.029 ns ; reset ; Idecode:ID|register_array[20][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.034 ns ; reset ; Idecode:ID|register_array[8][28]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.034 ns ; reset ; Idecode:ID|register_array[16][28]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.064 ns ; reset ; Idecode:ID|register_array[24][28]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.067 ns ; reset ; Idecode:ID|register_array[2][28]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.070 ns ; reset ; Idecode:ID|register_array[10][28]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.071 ns ; reset ; Idecode:ID|register_array[30][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.074 ns ; reset ; Idecode:ID|register_array[14][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.083 ns ; reset ; Idecode:ID|register_array[5][28]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.083 ns ; reset ; Idecode:ID|register_array[5][6]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -7.083 ns ; reset ; Idecode:ID|register_array[5][2]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -7.095 ns ; reset ; Idecode:ID|register_array[24][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.095 ns ; reset ; Idecode:ID|register_array[16][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.171 ns ; reset ; Idecode:ID|register_array[7][28]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.171 ns ; reset ; Idecode:ID|register_array[3][28]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.172 ns ; reset ; Idecode:ID|register_array[4][3]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -7.179 ns ; reset ; Idecode:ID|register_array[18][22]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.193 ns ; reset ; Idecode:ID|register_array[24][8]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.202 ns ; reset ; Idecode:ID|register_array[12][3]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.235 ns ; reset ; Idecode:ID|register_array[30][22]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.238 ns ; reset ; Idecode:ID|register_array[4][12]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.238 ns ; reset ; Idecode:ID|register_array[4][10]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.238 ns ; reset ; Idecode:ID|register_array[14][22]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.242 ns ; reset ; Idecode:ID|register_array[14][11]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.245 ns ; reset ; Idecode:ID|register_array[10][8]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.250 ns ; reset ; Idecode:ID|register_array[8][13]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.251 ns ; reset ; Idecode:ID|register_array[30][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.251 ns ; reset ; Idecode:ID|register_array[1][2]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -7.252 ns ; reset ; Idecode:ID|register_array[14][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.272 ns ; reset ; Idecode:ID|register_array[30][11]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.274 ns ; reset ; Idecode:ID|register_array[22][11]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.276 ns ; reset ; Idecode:ID|register_array[8][23]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.277 ns ; reset ; Idecode:ID|register_array[20][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.281 ns ; reset ; Idecode:ID|register_array[10][9]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.284 ns ; reset ; Idecode:ID|register_array[10][21]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.285 ns ; reset ; Idecode:ID|register_array[10][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.287 ns ; reset ; Idecode:ID|register_array[8][2]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -7.290 ns ; reset ; Idecode:ID|register_array[20][10]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.290 ns ; reset ; Idecode:ID|register_array[20][24]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.290 ns ; reset ; Idecode:ID|register_array[20][22]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.290 ns ; reset ; Idecode:ID|register_array[20][28]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.290 ns ; reset ; Idecode:ID|register_array[20][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.291 ns ; reset ; Idecode:ID|register_array[28][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.294 ns ; reset ; Idecode:ID|register_array[12][11]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.296 ns ; reset ; Idecode:ID|register_array[18][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.301 ns ; reset ; Idecode:ID|register_array[10][16]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.301 ns ; reset ; Idecode:ID|register_array[15][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.303 ns ; reset ; Idecode:ID|register_array[10][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.303 ns ; reset ; Idecode:ID|register_array[11][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.310 ns ; reset ; Idecode:ID|register_array[28][28]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.313 ns ; reset ; Idecode:ID|register_array[2][2]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -7.318 ns ; reset ; Idecode:ID|register_array[28][30]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.319 ns ; reset ; Idecode:ID|register_array[2][22]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.319 ns ; reset ; Idecode:ID|register_array[10][22]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.324 ns ; reset ; Idecode:ID|register_array[20][8]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.324 ns ; reset ; Idecode:ID|register_array[20][16]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.324 ns ; reset ; Idecode:ID|register_array[20][0]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.324 ns ; reset ; Idecode:ID|register_array[20][30]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.325 ns ; reset ; Idecode:ID|register_array[9][0]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -7.330 ns ; reset ; Idecode:ID|register_array[1][28]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.347 ns ; reset ; Idecode:ID|register_array[12][27]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.367 ns ; reset ; Idecode:ID|register_array[26][2]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.377 ns ; reset ; Idecode:ID|register_array[21][14]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.379 ns ; reset ; Idecode:ID|register_array[21][20]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.379 ns ; reset ; Idecode:ID|register_array[21][4]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.385 ns ; reset ; Idecode:ID|register_array[25][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.388 ns ; reset ; Idecode:ID|register_array[28][26]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.388 ns ; reset ; Idecode:ID|register_array[13][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.403 ns ; reset ; Idecode:ID|register_array[4][30]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.407 ns ; reset ; Idecode:ID|register_array[29][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.408 ns ; reset ; Idecode:ID|register_array[31][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.411 ns ; reset ; Idecode:ID|register_array[19][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.411 ns ; reset ; Idecode:ID|register_array[27][6]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.428 ns ; reset ; Idecode:ID|register_array[6][30]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.431 ns ; reset ; Idecode:ID|register_array[25][28]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.441 ns ; reset ; Idecode:ID|register_array[8][10]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.455 ns ; reset ; Idecode:ID|register_array[6][8]                                                                   ; clock    ;
; N/A                                     ; None                                                ; -7.461 ns ; reset ; Idecode:ID|register_array[8][18]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.462 ns ; reset ; Idecode:ID|register_array[18][8]                                                                  ; clock    ;
; N/A                                     ; None                                                ; -7.469 ns ; reset ; Idecode:ID|register_array[24][10]                                                                 ; clock    ;
; N/A                                     ; None                                                ; -7.471 ns ; reset ; Idecode:ID|register_array[16][10]                                                                 ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;       ;                                                                                                   ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+---------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Tue Mar 10 19:58:54 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIPS -c MIPS
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Slack time is 31.723 ns for clock "clock" between source register "Idecode:ID|register_array[2][29]" and destination memory "Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2"
    Info: Fmax is 27.36 MHz (period= 36.554 ns)
    Info: + Largest register to memory requirement is 49.689 ns
        Info: + Setup relationship between source and destination is 50.000 ns
            Info: + Latch edge is 100.000 ns
                Info: Clock period of Destination clock "clock" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 50.000 ns
                Info: Clock period of Source clock "clock" is 100.000 ns with inverted offset of 50.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.066 ns
            Info: + Shortest clock path from clock "clock" to destination memory is 2.404 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'
                Info: 2: + IC(0.718 ns) + CELL(0.556 ns) = 2.404 ns; Loc. = M4K_X49_Y19; Fanout = 14; MEM Node = 'Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2'
                Info: Total cell delay = 1.686 ns ( 70.13 % )
                Info: Total interconnect delay = 0.718 ns ( 29.87 % )
            Info: - Longest clock path from clock "clock" to source register is 2.470 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'
                Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X27_Y24_N4; Fanout = 2; REG Node = 'Idecode:ID|register_array[2][29]'
                Info: Total cell delay = 1.677 ns ( 67.89 % )
                Info: Total interconnect delay = 0.793 ns ( 32.11 % )
        Info: - Micro clock to output delay of source is 0.173 ns
        Info: - Micro setup delay of destination is 0.072 ns
    Info: - Longest register to memory delay is 17.966 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y24_N4; Fanout = 2; REG Node = 'Idecode:ID|register_array[2][29]'
        Info: 2: + IC(1.315 ns) + CELL(0.340 ns) = 1.655 ns; Loc. = LC_X27_Y19_N2; Fanout = 1; COMB Node = 'Idecode:ID|D_read_data_1[29]~6444'
        Info: 3: + IC(1.490 ns) + CELL(0.340 ns) = 3.485 ns; Loc. = LC_X27_Y24_N3; Fanout = 1; COMB Node = 'Idecode:ID|D_read_data_1[29]~6445'
        Info: 4: + IC(0.960 ns) + CELL(0.225 ns) = 4.670 ns; Loc. = LC_X28_Y21_N2; Fanout = 1; COMB Node = 'Idecode:ID|D_read_data_1[29]~6453'
        Info: 5: + IC(2.044 ns) + CELL(0.454 ns) = 7.168 ns; Loc. = LC_X39_Y28_N1; Fanout = 1; COMB Node = 'Idecode:ID|D_read_data_1[29]~6454'
        Info: 6: + IC(0.849 ns) + CELL(0.454 ns) = 8.471 ns; Loc. = LC_X39_Y28_N7; Fanout = 2; COMB Node = 'Idecode:ID|D_read_data_1[29]~6465'
        Info: 7: + IC(1.872 ns) + CELL(0.225 ns) = 10.568 ns; Loc. = LC_X42_Y17_N6; Fanout = 1; COMB Node = 'Idecode:ID|D_read_data_1[29]~6466'
        Info: 8: + IC(0.330 ns) + CELL(0.454 ns) = 11.352 ns; Loc. = LC_X42_Y17_N8; Fanout = 1; COMB Node = 'Idecode:ID|Equal15~523'
        Info: 9: + IC(0.922 ns) + CELL(0.340 ns) = 12.614 ns; Loc. = LC_X41_Y19_N5; Fanout = 1; COMB Node = 'Idecode:ID|Equal15~524'
        Info: 10: + IC(0.306 ns) + CELL(0.340 ns) = 13.260 ns; Loc. = LC_X41_Y19_N9; Fanout = 34; COMB Node = 'Idecode:ID|Equal15~535'
        Info: 11: + IC(1.482 ns) + CELL(0.088 ns) = 14.830 ns; Loc. = LC_X48_Y20_N6; Fanout = 16; COMB Node = 'Ifetch:IFE|process0~0'
        Info: 12: + IC(1.020 ns) + CELL(0.454 ns) = 16.304 ns; Loc. = LC_X51_Y20_N2; Fanout = 2; COMB Node = 'Ifetch:IFE|PC~180'
        Info: 13: + IC(1.367 ns) + CELL(0.295 ns) = 17.966 ns; Loc. = M4K_X49_Y19; Fanout = 14; MEM Node = 'Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2'
        Info: Total cell delay = 4.009 ns ( 22.31 % )
        Info: Total interconnect delay = 13.957 ns ( 77.69 % )
Info: Minimum slack time is 670 ps for clock "clock" between source register "Ifetch:IFE|Instruction[10]" and destination register "Idecode:ID|Sign_extend[10]"
    Info: + Shortest register to register delay is 0.509 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X47_Y20_N4; Fanout = 2; REG Node = 'Ifetch:IFE|Instruction[10]'
        Info: 2: + IC(0.420 ns) + CELL(0.089 ns) = 0.509 ns; Loc. = LC_X47_Y20_N6; Fanout = 1; REG Node = 'Idecode:ID|Sign_extend[10]'
        Info: Total cell delay = 0.089 ns ( 17.49 % )
        Info: Total interconnect delay = 0.420 ns ( 82.51 % )
    Info: - Smallest register to register requirement is -0.161 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clock" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clock" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clock" to destination register is 2.395 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'
                Info: 2: + IC(0.718 ns) + CELL(0.547 ns) = 2.395 ns; Loc. = LC_X47_Y20_N6; Fanout = 1; REG Node = 'Idecode:ID|Sign_extend[10]'
                Info: Total cell delay = 1.677 ns ( 70.02 % )
                Info: Total interconnect delay = 0.718 ns ( 29.98 % )
            Info: - Shortest clock path from clock "clock" to source register is 2.395 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'
                Info: 2: + IC(0.718 ns) + CELL(0.547 ns) = 2.395 ns; Loc. = LC_X47_Y20_N4; Fanout = 2; REG Node = 'Ifetch:IFE|Instruction[10]'
                Info: Total cell delay = 1.677 ns ( 70.02 % )
                Info: Total interconnect delay = 0.718 ns ( 29.98 % )
        Info: - Micro clock to output delay of source is 0.173 ns
        Info: + Micro hold delay of destination is 0.012 ns
Info: tsu for register "Idecode:ID|register_array[13][17]" (data pin = "reset", clock pin = "clock") is 11.794 ns
    Info: + Longest pin to register delay is 14.157 ns
        Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_E13; Fanout = 164; PIN Node = 'reset'
        Info: 2: + IC(7.043 ns) + CELL(0.340 ns) = 8.518 ns; Loc. = LC_X34_Y27_N6; Fanout = 32; COMB Node = 'Idecode:ID|register_array[13][17]~40333'
        Info: 3: + IC(4.972 ns) + CELL(0.667 ns) = 14.157 ns; Loc. = LC_X39_Y16_N3; Fanout = 2; REG Node = 'Idecode:ID|register_array[13][17]'
        Info: Total cell delay = 2.142 ns ( 15.13 % )
        Info: Total interconnect delay = 12.015 ns ( 84.87 % )
    Info: + Micro setup delay of destination is 0.029 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.392 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'
        Info: 2: + IC(0.715 ns) + CELL(0.547 ns) = 2.392 ns; Loc. = LC_X39_Y16_N3; Fanout = 2; REG Node = 'Idecode:ID|register_array[13][17]'
        Info: Total cell delay = 1.677 ns ( 70.11 % )
        Info: Total interconnect delay = 0.715 ns ( 29.89 % )
Info: tco from clock "clock" to destination pin "Zero_out" through register "Idecode:ID|DD_write_register_address[0]" is 25.011 ns
    Info: + Longest clock path from clock "clock" to source register is 2.395 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'
        Info: 2: + IC(0.718 ns) + CELL(0.547 ns) = 2.395 ns; Loc. = LC_X41_Y22_N4; Fanout = 5; REG Node = 'Idecode:ID|DD_write_register_address[0]'
        Info: Total cell delay = 1.677 ns ( 70.02 % )
        Info: Total interconnect delay = 0.718 ns ( 29.98 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Longest register to pin delay is 22.443 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X41_Y22_N4; Fanout = 5; REG Node = 'Idecode:ID|DD_write_register_address[0]'
        Info: 2: + IC(2.072 ns) + CELL(0.340 ns) = 2.412 ns; Loc. = LC_X35_Y27_N4; Fanout = 2; COMB Node = 'Idecode:ID|process0~365'
        Info: 3: + IC(1.775 ns) + CELL(0.340 ns) = 4.527 ns; Loc. = LC_X41_Y22_N7; Fanout = 1; COMB Node = 'Idecode:ID|process0~373'
        Info: 4: + IC(0.341 ns) + CELL(0.225 ns) = 5.093 ns; Loc. = LC_X41_Y22_N6; Fanout = 66; COMB Node = 'Idecode:ID|process0~6'
        Info: 5: + IC(1.896 ns) + CELL(0.225 ns) = 7.214 ns; Loc. = LC_X34_Y28_N6; Fanout = 48; COMB Node = 'Idecode:ID|DD_read_data_2[27]~6062'
        Info: 6: + IC(3.347 ns) + CELL(0.454 ns) = 11.015 ns; Loc. = LC_X41_Y18_N3; Fanout = 1; COMB Node = 'Idecode:ID|DD_read_data_2[22]~6408'
        Info: 7: + IC(1.568 ns) + CELL(0.088 ns) = 12.671 ns; Loc. = LC_X39_Y26_N8; Fanout = 2; COMB Node = 'Idecode:ID|DD_read_data_2[22]~6419'
        Info: 8: + IC(1.882 ns) + CELL(0.088 ns) = 14.641 ns; Loc. = LC_X42_Y17_N7; Fanout = 1; COMB Node = 'Idecode:ID|DD_read_data_2[22]~6420'
        Info: 9: + IC(0.348 ns) + CELL(0.225 ns) = 15.214 ns; Loc. = LC_X42_Y17_N8; Fanout = 1; COMB Node = 'Idecode:ID|Equal15~523'
        Info: 10: + IC(0.922 ns) + CELL(0.340 ns) = 16.476 ns; Loc. = LC_X41_Y19_N5; Fanout = 1; COMB Node = 'Idecode:ID|Equal15~524'
        Info: 11: + IC(0.306 ns) + CELL(0.340 ns) = 17.122 ns; Loc. = LC_X41_Y19_N9; Fanout = 34; COMB Node = 'Idecode:ID|Equal15~535'
        Info: 12: + IC(3.699 ns) + CELL(1.622 ns) = 22.443 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'Zero_out'
        Info: Total cell delay = 4.287 ns ( 19.10 % )
        Info: Total interconnect delay = 18.156 ns ( 80.90 % )
Info: th for register "control:CTL|ALUop[0]" (data pin = "reset", clock pin = "clock") is -4.387 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.395 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'
        Info: 2: + IC(0.718 ns) + CELL(0.547 ns) = 2.395 ns; Loc. = LC_X48_Y20_N2; Fanout = 36; REG Node = 'control:CTL|ALUop[0]'
        Info: Total cell delay = 1.677 ns ( 70.02 % )
        Info: Total interconnect delay = 0.718 ns ( 29.98 % )
    Info: + Micro hold delay of destination is 0.012 ns
    Info: - Shortest pin to register delay is 6.794 ns
        Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_E13; Fanout = 164; PIN Node = 'reset'
        Info: 2: + IC(5.421 ns) + CELL(0.238 ns) = 6.794 ns; Loc. = LC_X48_Y20_N2; Fanout = 36; REG Node = 'control:CTL|ALUop[0]'
        Info: Total cell delay = 1.373 ns ( 20.21 % )
        Info: Total interconnect delay = 5.421 ns ( 79.79 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 134 megabytes of memory during processing
    Info: Processing ended: Tue Mar 10 19:59:01 2009
    Info: Elapsed time: 00:00:07


