

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:55:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.132 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20522|    20522|  0.105 ms|  0.105 ms|  20523|  20523|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                           |                                |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_main_Pipeline_VITIS_LOOP_177_1_fu_84   |main_Pipeline_VITIS_LOOP_177_1  |     4118|     4118|  21.134 us|  21.134 us|   4118|   4118|       no|
        |grp_main_Pipeline_VITIS_LOOP_188_2_fu_104  |main_Pipeline_VITIS_LOOP_188_2  |        7|        7|  35.000 ns|  35.000 ns|      7|      7|       no|
        |grp_histogram_fu_126                       |histogram                       |    16401|    16401|  82.005 us|  82.005 us|  16401|  16401|       no|
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    6743|   7441|    -|
|Memory           |       16|    -|     288|     27|    0|
|Multiplexer      |        -|    -|       -|    825|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       16|    0|    7038|   8295|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    0|       6|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_histogram_fu_126                       |histogram                       |        0|   0|  1342|  3328|    0|
    |grp_main_Pipeline_VITIS_LOOP_177_1_fu_84   |main_Pipeline_VITIS_LOOP_177_1  |        0|   0|  5392|  4053|    0|
    |grp_main_Pipeline_VITIS_LOOP_188_2_fu_104  |main_Pipeline_VITIS_LOOP_188_2  |        0|   0|     9|    60|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                      |                                |        0|   0|  6743|  7441|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |array_0_U    |array_0_RAM_AUTO_1R1W    |        2|   0|   0|    0|  4096|    7|     1|        28672|
    |array_1_U    |array_0_RAM_AUTO_1R1W    |        2|   0|   0|    0|  4096|    7|     1|        28672|
    |array_2_U    |array_0_RAM_AUTO_1R1W    |        2|   0|   0|    0|  4096|    7|     1|        28672|
    |array_3_U    |array_0_RAM_AUTO_1R1W    |        2|   0|   0|    0|  4096|    7|     1|        28672|
    |array_4_U    |array_0_RAM_AUTO_1R1W    |        2|   0|   0|    0|  4096|    7|     1|        28672|
    |array_5_U    |array_0_RAM_AUTO_1R1W    |        2|   0|   0|    0|  4096|    7|     1|        28672|
    |array_6_U    |array_0_RAM_AUTO_1R1W    |        2|   0|   0|    0|  4096|    7|     1|        28672|
    |array_7_U    |array_0_RAM_AUTO_1R1W    |        2|   0|   0|    0|  4096|    7|     1|        28672|
    |results_0_U  |results_0_RAM_AUTO_1R1W  |        0|  32|   3|    0|     5|   32|     1|          160|
    |results_1_U  |results_0_RAM_AUTO_1R1W  |        0|  32|   3|    0|     5|   32|     1|          160|
    |results_2_U  |results_0_RAM_AUTO_1R1W  |        0|  32|   3|    0|     5|   32|     1|          160|
    |results_3_U  |results_0_RAM_AUTO_1R1W  |        0|  32|   3|    0|     5|   32|     1|          160|
    |results_4_U  |results_0_RAM_AUTO_1R1W  |        0|  32|   3|    0|     5|   32|     1|          160|
    |results_5_U  |results_0_RAM_AUTO_1R1W  |        0|  32|   3|    0|     5|   32|     1|          160|
    |results_6_U  |results_0_RAM_AUTO_1R1W  |        0|  32|   3|    0|     5|   32|     1|          160|
    |results_7_U  |results_0_RAM_AUTO_1R1W  |        0|  32|   3|    0|     5|   32|     1|          160|
    |results_U    |results_RAM_AUTO_0R0W    |        0|  32|   3|    0|     5|   32|     1|          160|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                         |       16| 288|  27|    0| 32813|  344|    17|       230816|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  25|          5|    1|          5|
    |array_0_address0    |  14|          3|   12|         36|
    |array_0_ce0         |  14|          3|    1|          3|
    |array_0_we0         |   9|          2|    1|          2|
    |array_1_address0    |  14|          3|   12|         36|
    |array_1_ce0         |  14|          3|    1|          3|
    |array_1_we0         |   9|          2|    1|          2|
    |array_2_address0    |  14|          3|   12|         36|
    |array_2_ce0         |  14|          3|    1|          3|
    |array_2_we0         |   9|          2|    1|          2|
    |array_3_address0    |  14|          3|   12|         36|
    |array_3_ce0         |  14|          3|    1|          3|
    |array_3_we0         |   9|          2|    1|          2|
    |array_4_address0    |  14|          3|   12|         36|
    |array_4_ce0         |  14|          3|    1|          3|
    |array_4_we0         |   9|          2|    1|          2|
    |array_5_address0    |  14|          3|   12|         36|
    |array_5_ce0         |  14|          3|    1|          3|
    |array_5_we0         |   9|          2|    1|          2|
    |array_6_address0    |  14|          3|   12|         36|
    |array_6_ce0         |  14|          3|    1|          3|
    |array_6_we0         |   9|          2|    1|          2|
    |array_7_address0    |  14|          3|   12|         36|
    |array_7_ce0         |  14|          3|    1|          3|
    |array_7_we0         |   9|          2|    1|          2|
    |results_0_address0  |  14|          3|    3|          9|
    |results_0_ce0       |  14|          3|    1|          3|
    |results_0_d0        |  14|          3|   32|         96|
    |results_0_we0       |  14|          3|    1|          3|
    |results_1_address0  |  14|          3|    3|          9|
    |results_1_ce0       |  14|          3|    1|          3|
    |results_1_d0        |  14|          3|   32|         96|
    |results_1_we0       |  14|          3|    1|          3|
    |results_2_address0  |  14|          3|    3|          9|
    |results_2_ce0       |  14|          3|    1|          3|
    |results_2_d0        |  14|          3|   32|         96|
    |results_2_we0       |  14|          3|    1|          3|
    |results_3_address0  |  14|          3|    3|          9|
    |results_3_ce0       |  14|          3|    1|          3|
    |results_3_d0        |  14|          3|   32|         96|
    |results_3_we0       |  14|          3|    1|          3|
    |results_4_address0  |  14|          3|    3|          9|
    |results_4_ce0       |  14|          3|    1|          3|
    |results_4_d0        |  14|          3|   32|         96|
    |results_4_we0       |  14|          3|    1|          3|
    |results_5_address0  |  14|          3|    3|          9|
    |results_5_ce0       |  14|          3|    1|          3|
    |results_5_d0        |  14|          3|   32|         96|
    |results_5_we0       |  14|          3|    1|          3|
    |results_6_address0  |  14|          3|    3|          9|
    |results_6_ce0       |  14|          3|    1|          3|
    |results_6_d0        |  14|          3|   32|         96|
    |results_6_we0       |  14|          3|    1|          3|
    |results_7_address0  |  14|          3|    3|          9|
    |results_7_ce0       |  14|          3|    1|          3|
    |results_7_d0        |  14|          3|   32|         96|
    |results_7_we0       |  14|          3|    1|          3|
    |results_address0    |  14|          3|    3|          9|
    |results_ce0         |  14|          3|    1|          3|
    |results_d0          |  14|          3|   32|         96|
    |results_we0         |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 825|        177|  446|       1332|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+---+----+-----+-----------+
    |                          Name                          | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                               |  4|   0|    4|          0|
    |grp_histogram_fu_126_ap_start_reg                       |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_177_1_fu_84_ap_start_reg   |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_188_2_fu_104_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------------+---+----+-----+-----------+
    |Total                                                   |  7|   0|    7|          0|
    +--------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

