VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c1355.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: c1355

# Loading Architecture Description
# Loading Architecture Description took 0.40 seconds (max_rss 80.1 MiB, delta_rss +65.1 MiB)

Timing analysis: ON
Circuit netlist file: c1355.net
Circuit placement file: c1355.place
Circuit routing file: c1355.route
Circuit SDC file: c1355.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 5.44 seconds (max_rss 953.6 MiB, delta_rss +873.5 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c1355.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 953.6 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 953.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 953.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 137
    .input :      41
    .output:      32
    6-LUT  :      64
  Nets  : 105
    Avg Fanout:     3.1
    Max Fanout:    22.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 429
  Timing Graph Edges: 616
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 953.6 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'c1355.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 953.6 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c1355.blif'.

After removing unused inputs...
	total blocks: 137, total nets: 105, total inputs: 41, total outputs: 32
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     5/137       3%                            1     6 x 4     
    10/137       7%                            1     6 x 4     
    15/137      10%                            1     6 x 4     
    20/137      14%                            1     6 x 4     
    25/137      18%                            2     7 x 5     
    30/137      21%                            2     7 x 5     
    35/137      25%                            2     7 x 5     
    40/137      29%                            2     7 x 5     
    45/137      32%                            3     7 x 5     
    50/137      36%                            3     7 x 5     
    55/137      40%                            3     7 x 5     
    60/137      43%                            3     7 x 5     
    65/137      47%                            4     8 x 6     
    70/137      51%                            9     9 x 7     
    75/137      54%                           14    10 x 7     
    80/137      58%                           19    11 x 8     
    85/137      62%                           24    12 x 9     
    90/137      65%                           29    12 x 9     
    95/137      69%                           34    13 x 10    
   100/137      72%                           39    13 x 10    
   105/137      76%                           44    15 x 11    
   110/137      80%                           49    15 x 11    
   115/137      83%                           54    16 x 12    
   120/137      87%                           59    16 x 12    
   125/137      91%                           64    17 x 13    
   130/137      94%                           69    18 x 13    
   135/137      98%                           74    19 x 14    
Incr Slack updates 1 in 2.875e-06 sec
Full Max Req/Worst Slack updates 1 in 2.054e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.464e-06 sec
FPGA sized to 19 x 14 (auto)
Device Utilization: 0.15 (target 1.00)
	Block Utilization: 0.96 Type: io
	Block Utilization: 0.03 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         73                               0.438356                     0.561644   
       PLL          0                                      0                            0   
       LAB          4                                  26.75                        12.25   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 15 out of 105 nets, 90 nets not absorbed.

Netlist conversion complete.

# Packing took 0.17 seconds (max_rss 953.6 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'c1355.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.026547 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.03 seconds (max_rss 976.5 MiB, delta_rss +23.0 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 73
   pad       : 73
    inpad    : 41
    outpad   : 32
  LAB        : 4
   alm       : 32
    lut      : 64
     lut6    : 64
      lut    : 64

# Create Device
## Build Device Grid
FPGA sized to 19 x 14: 266 grid tiles (auto)

Resource usage...
	Netlist
		73	blocks of type: io
	Architecture
		76	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		4	blocks of type: LAB
	Architecture
		130	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		2	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		10	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		0	blocks of type: M144K

Device Utilization: 0.15 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.96 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.03 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K

FPGA size limited by block type(s): io

## Build Device Grid took 0.00 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:27710
OPIN->CHANX/CHANY edge count before creating direct connections: 167720
OPIN->CHANX/CHANY edge count after creating direct connections: 173986
CHAN->CHAN type edge count:474182
## Build routing resource graph took 0.44 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 69836
  RR Graph Edges: 675878
# Create Device took 0.45 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.86 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.86 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.08 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.08 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)

There are 139 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 1110

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 4.43839 td_cost: 4.46124e-08
Initial placement estimated Critical Path Delay (CPD): 7.866 ns
Initial placement estimated setup Total Negative Slack (sTNS): -243.993 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -7.866 ns

Initial placement estimated setup slack histogram:
[ -7.9e-09: -7.8e-09) 2 (  6.2%) |***********
[ -7.8e-09: -7.8e-09) 1 (  3.1%) |*****
[ -7.8e-09: -7.7e-09) 3 (  9.4%) |****************
[ -7.7e-09: -7.7e-09) 3 (  9.4%) |****************
[ -7.7e-09: -7.6e-09) 9 ( 28.1%) |*************************************************
[ -7.6e-09: -7.6e-09) 5 ( 15.6%) |***************************
[ -7.6e-09: -7.5e-09) 2 (  6.2%) |***********
[ -7.5e-09: -7.5e-09) 3 (  9.4%) |****************
[ -7.5e-09: -7.4e-09) 2 (  6.2%) |***********
[ -7.4e-09: -7.4e-09) 2 (  6.2%) |***********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 163
Warning 5: Starting t: 29 of 77 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.8e-04   0.984       4.24 4.1758e-08   7.857       -242   -7.857   0.344  0.0082   18.0     1.00       163  0.200
   2    0.0 1.7e-04   0.987       4.16 3.9122e-08   7.829       -241   -7.829   0.252  0.0079   16.3     1.71       326  0.950
   3    0.0 1.6e-04   0.992       4.11 3.6153e-08   7.683       -237   -7.683   0.202  0.0034   13.2     2.98       489  0.950
   4    0.0 1.6e-04   0.989       3.99 3.4824e-08   7.629       -236   -7.629   0.196  0.0076   10.1     4.27       652  0.950
   5    0.0 1.5e-04   0.995       3.93 2.988e-08    7.911       -242   -7.911   0.141  0.0011    7.6     5.28       815  0.950
   6    0.0 1.4e-04   0.997       3.91 2.9097e-08   7.855       -241   -7.855   0.190  0.0015    5.3     6.21       978  0.950
   7    0.0 1.3e-04   0.997       3.92 2.8592e-08   7.826       -242   -7.826   0.221  0.0019    4.0     6.76      1141  0.950
   8    0.0 1.3e-04   0.998       3.92 2.8193e-08   7.768       -240   -7.768   0.104  0.0011    3.1     7.12      1304  0.950
   9    0.0 1.2e-04   0.998       3.91 2.7529e-08   7.768       -240   -7.768   0.239  0.0007    2.1     7.56      1467  0.950
  10    0.0 1.1e-04   0.995       3.91 2.7576e-08   7.759       -239   -7.759   0.227  0.0046    1.7     7.73      1630  0.950
  11    0.0 1.1e-04   0.985       3.89 2.6355e-08   7.748       -240   -7.748   0.270  0.0111    1.3     7.87      1793  0.950
  12    0.0 1.0e-04   0.998       3.89 2.7251e-08   7.544       -234   -7.544   0.252  0.0006    1.1     7.97      1956  0.950
  13    0.0 9.8e-05   0.998       3.89 2.6421e-08   7.579       -235   -7.579   0.282  0.0006    1.0     8.00      2119  0.950
  14    0.0 9.3e-05   0.998       3.89 2.526e-08    7.656       -234   -7.656   0.282  0.0015    1.0     8.00      2282  0.950
  15    0.0 8.9e-05   0.998       3.89 2.7002e-08   7.527       -234   -7.527   0.209  0.0016    1.0     8.00      2445  0.950
  16    0.0 8.4e-05   0.999       3.89 2.6708e-08   7.551       -234   -7.551   0.166  0.0004    1.0     8.00      2608  0.950
  17    0.0 8.0e-05   0.997       3.88 2.6446e-08   7.551       -234   -7.551   0.166  0.0013    1.0     8.00      2771  0.950
  18    0.0 7.6e-05   0.999       3.88 2.6771e-08   7.529       -234   -7.529   0.190  0.0003    1.0     8.00      2934  0.950
  19    0.0 7.2e-05   0.999       3.88 2.7566e-08   7.491       -234   -7.491   0.147  0.0005    1.0     8.00      3097  0.950
  20    0.0 5.8e-05   0.999       3.88 2.732e-08    7.505       -234   -7.505   0.166  0.0007    1.0     8.00      3260  0.800
Agent's 2nd state: 
  21    0.0 0.0e+00   1.000       3.88 2.7768e-08   7.491       -234   -7.491   0.067  0.0002    1.0     8.00      3423  0.950
## Placement Quench took 0.00 seconds (max_rss 976.9 MiB)
post-quench CPD = 7.49108 (ns) 

BB estimate of min-dist (placement) wire length: 971

Completed placement consistency check successfully.

Swaps called: 3500

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 7.49108 ns, Fmax: 133.492 MHz
Placement estimated setup Worst Negative Slack (sWNS): -7.49108 ns
Placement estimated setup Total Negative Slack (sTNS): -233.694 ns

Placement estimated setup slack histogram:
[ -7.5e-09: -7.5e-09)  2 (  6.2%) |******
[ -7.5e-09: -7.4e-09)  0 (  0.0%) |
[ -7.4e-09: -7.4e-09)  0 (  0.0%) |
[ -7.4e-09: -7.4e-09)  0 (  0.0%) |
[ -7.4e-09: -7.4e-09)  2 (  6.2%) |******
[ -7.4e-09: -7.3e-09)  3 (  9.4%) |********
[ -7.3e-09: -7.3e-09)  4 ( 12.5%) |***********
[ -7.3e-09: -7.3e-09)  3 (  9.4%) |********
[ -7.3e-09: -7.3e-09)  1 (  3.1%) |***
[ -7.3e-09: -7.2e-09) 17 ( 53.1%) |************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999337, bb_cost: 3.88346, td_cost: 2.76696e-08, 

Placement resource usage:
  io  implemented as io : 73
  LAB implemented as LAB: 4

Placement number of temperatures: 21
Placement total # of swap attempts: 3500
	Swaps accepted:  732 (20.9 %)
	Swaps rejected: 2575 (73.6 %)
	Swaps aborted:  193 ( 5.5 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                24.40            23.19           76.81          0.00         
                   Median                 23.71            22.05           69.40          8.55         
                   Centroid               21.77            21.65           71.39          6.96         
                   W. Centroid            23.46            21.32           71.25          7.43         
                   W. Median              0.71             12.00           64.00          24.00        
                   Crit. Uniform          0.37             7.69            92.31          0.00         
                   Feasible Region        0.20             0.00            71.43          28.57        

LAB                Uniform                1.23             0.00            100.00         0.00         
                   Median                 1.43             10.00           90.00          0.00         
                   Centroid               1.00             0.00            100.00         0.00         
                   W. Centroid            1.20             4.76            95.24          0.00         
                   W. Median              0.03             0.00            100.00         0.00         
                   Crit. Uniform          0.23             0.00            100.00         0.00         
                   Feasible Region        0.26             0.00            100.00         0.00         


Placement Quench timing analysis took 8.581e-05 seconds (7.518e-05 STA, 1.063e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00331687 seconds (0.00306671 STA, 0.000250159 slack) (23 full updates: 23 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.03 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)   0 (  0.0%) |
[      0.7:      0.8)   6 (  4.3%) |**
[      0.8:      0.9)   3 (  2.2%) |*
[      0.9:        1) 130 ( 93.5%) |***********************************************
## Initializing router criticalities took 0.00 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0  107515      90     139      50 ( 0.072%)    1190 ( 1.1%)    7.768     -241.8     -7.768      0.000      0.000      N/A
Incr Slack updates 23 in 8.0478e-05 sec
Full Max Req/Worst Slack updates 17 in 1.756e-05 sec
Incr Max Req/Worst Slack updates 6 in 6.412e-06 sec
Incr Criticality updates 3 in 1.8626e-05 sec
Full Criticality updates 20 in 9.3627e-05 sec
   2    0.0     0.5    0   46774      49      87      20 ( 0.029%)    1195 ( 1.1%)    7.768     -241.8     -7.768      0.000      0.000      N/A
   3    0.0     0.6    0   10420      23      47      10 ( 0.014%)    1204 ( 1.1%)    7.768     -241.8     -7.768      0.000      0.000      N/A
   4    0.0     0.8    0    2281      11      23       6 ( 0.009%)    1200 ( 1.1%)    7.768     -241.8     -7.768      0.000      0.000      N/A
   5    0.0     1.1    0    1954      10      20       6 ( 0.009%)    1209 ( 1.1%)    7.768     -241.8     -7.768      0.000      0.000      N/A
   6    0.0     1.4    0     977       8      17       6 ( 0.009%)    1209 ( 1.1%)    7.768     -241.8     -7.768      0.000      0.000      N/A
   7    0.0     1.9    0    1930      10      20       5 ( 0.007%)    1200 ( 1.1%)    7.769     -241.8     -7.769      0.000      0.000      N/A
   8    0.0     2.4    0     898       7      16       5 ( 0.007%)    1200 ( 1.1%)    7.769     -241.8     -7.769      0.000      0.000      N/A
   9    0.0     3.1    0     895       6      14       4 ( 0.006%)    1200 ( 1.1%)    7.769     -241.8     -7.769      0.000      0.000      N/A
  10    0.0     4.1    0    1460       5      13       2 ( 0.003%)    1200 ( 1.1%)    7.769     -241.8     -7.769      0.000      0.000       23
  11    0.0     5.3    0     776       5      13       1 ( 0.001%)    1208 ( 1.1%)    7.769     -241.8     -7.769      0.000      0.000       14
  12    0.0     6.9    0      82       1       3       1 ( 0.001%)    1208 ( 1.1%)    7.769     -241.8     -7.769      0.000      0.000       12
  13    0.0     9.0    0     272       3       8       1 ( 0.001%)    1208 ( 1.1%)    7.769     -241.8     -7.769      0.000      0.000       12
  14    0.0    11.6    0      82       1       3       1 ( 0.001%)    1208 ( 1.1%)    7.769     -241.8     -7.769      0.000      0.000       12
  15    0.0    15.1    0     280       3       8       1 ( 0.001%)    1208 ( 1.1%)    7.769     -241.8     -7.769      0.000      0.000       13
  16    0.0    19.7    0      89       1       3       1 ( 0.001%)    1208 ( 1.1%)    7.769     -241.8     -7.769      0.000      0.000       13
  17    0.0    25.6    0     157       1       3       0 ( 0.000%)    1208 ( 1.1%)    7.769     -241.8     -7.769      0.000      0.000       14
Restoring best routing
Critical path: 7.76893 ns
Successfully routed after 17 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)   0 (  0.0%) |
[      0.7:      0.8)   6 (  4.3%) |**
[      0.8:      0.9)   5 (  3.6%) |**
[      0.9:        1) 128 ( 92.1%) |***********************************************
Router Stats: total_nets_routed: 234 total_connections_routed: 437 total_heap_pushes: 176842 total_heap_pops: 30846 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 176842 total_external_heap_pops: 30846 total_external_SOURCE_pushes: 437 total_external_SOURCE_pops: 338 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 437 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 437 total_external_SINK_pushes: 3761 total_external_SINK_pops: 3577 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 3913 total_external_IPIN_pops: 3762 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 4923 total_external_OPIN_pops: 4096 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 204 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 204 total_external_CHANX_pushes: 81084 total_external_CHANX_pops: 9767 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 353 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 353 total_external_CHANY_pushes: 82724 total_external_CHANY_pops: 9306 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 263 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 263 total_number_of_adding_all_rt: 1765 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.04 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -29218249
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
Found 250 mismatches between routing and packing results.
Fixed 106 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         73                               0.438356                     0.561644   
       PLL          0                                      0                            0   
       LAB          4                                  26.75                        12.25   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 15 out of 105 nets, 90 nets not absorbed.


Average number of bends per net: 1.38889  Maximum # of bends: 4

Number of global nets: 0
Number of routed nets (nonglobal): 90
Wire length results (in units of 1 clb segments)...
	Total wirelength: 1208, average net length: 13.4222
	Maximum net length: 33

Wire length results in terms of physical segments...
	Total wiring segments used: 304, average wire segments per net: 3.37778
	Maximum segments used by a net: 9
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 2

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   8 (  1.7%) |*
[        0:      0.1) 460 ( 98.3%) |***********************************************
Maximum routing channel utilization:      0.17 at (8,8)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       6   2.211      250
                         1       5   2.421      250
                         2       1   0.421      250
                         3       1   0.263      250
                         4       3   1.158      250
                         5       6   3.368      250
                         6       1   0.421      250
                         7       0   0.000      250
                         8      42  14.526      250
                         9       5   2.474      250
                        10       3   1.895      250
                        11       8   4.842      250
                        12       2   1.000      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   2.143      250
                         1       2   0.429      250
                         2       3   1.071      250
                         3       1   0.357      250
                         4       2   1.500      250
                         5       3   1.286      250
                         6      12   5.786      250
                         7      22   8.143      250
                         8       6   2.429      250
                         9       6   2.571      250
                        10      11   4.857      250
                        11       5   2.643      250
                        12       3   1.500      250
                        13       3   1.143      250
                        14       2   0.429      250
                        15       2   0.857      250
                        16       3   1.143      250
                        17       1   0.500      250

Total tracks in x-direction: 3250, in y-direction: 4500

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 4.02388e+06, per logic tile: 15127.4

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  14040
                                                      Y      4  14580
                                                      X     16    884
                                                      Y     16   1032

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0106
                                            16      0.0113

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0094
                                            16     0.00775

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4         0.00999
                             L16         0.00939

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0     0.00999
                            L16    1     0.00939

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  5.1e-09:  5.2e-09) 2 (  6.2%) |***********
[  5.2e-09:  5.2e-09) 2 (  6.2%) |***********
[  5.2e-09:  5.3e-09) 3 (  9.4%) |****************
[  5.3e-09:  5.3e-09) 2 (  6.2%) |***********
[  5.3e-09:  5.4e-09) 3 (  9.4%) |****************
[  5.4e-09:  5.4e-09) 9 ( 28.1%) |*************************************************
[  5.4e-09:  5.5e-09) 6 ( 18.8%) |*********************************
[  5.5e-09:  5.5e-09) 2 (  6.2%) |***********
[  5.5e-09:  5.6e-09) 1 (  3.1%) |*****
[  5.6e-09:  5.6e-09) 2 (  6.2%) |***********

Final critical path delay (least slack): 7.76893 ns, Fmax: 128.718 MHz
Final setup Worst Negative Slack (sWNS): -7.76893 ns
Final setup Total Negative Slack (sTNS): -241.825 ns

Final setup slack histogram:
[ -7.8e-09: -7.7e-09) 1 (  3.1%) |********
[ -7.7e-09: -7.7e-09) 2 (  6.2%) |****************
[ -7.7e-09: -7.7e-09) 2 (  6.2%) |****************
[ -7.7e-09: -7.6e-09) 3 (  9.4%) |*************************
[ -7.6e-09: -7.6e-09) 5 ( 15.6%) |*****************************************
[ -7.6e-09: -7.5e-09) 5 ( 15.6%) |*****************************************
[ -7.5e-09: -7.5e-09) 4 ( 12.5%) |*********************************
[ -7.5e-09: -7.5e-09) 2 (  6.2%) |****************
[ -7.5e-09: -7.4e-09) 2 (  6.2%) |****************
[ -7.4e-09: -7.4e-09) 6 ( 18.8%) |*************************************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 2.836e-06 sec
Full Max Req/Worst Slack updates 1 in 2.705e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.666e-06 sec
Flow timing analysis took 0.0109285 seconds (0.0102184 STA, 0.00071006 slack) (43 full updates: 24 setup, 0 hold, 19 combined).
VPR succeeded
The entire flow of VPR took 8.06 seconds (max_rss 976.9 MiB)
Incr Slack updates 18 in 4.4714e-05 sec
Full Max Req/Worst Slack updates 1 in 3.516e-06 sec
Incr Max Req/Worst Slack updates 17 in 2.8616e-05 sec
Incr Criticality updates 15 in 6.491e-05 sec
Full Criticality updates 3 in 2.9043e-05 sec
