# âš™ï¸ femtoRV32 â€“ Pipelined RISC-V Processor

## ğŸ§  Overview
This project implements a **pipelined RV32I RISC-V processor** on the **Nexys A7 FPGA** board.  
It is developed in **two main stages**:

1. **ğŸ”¹ Single-Cycle Processor**  
   - Designed and tested in the lab.  
   - Implements all **42 RV32I base integer instructions** (excluding the acutal implementation of `ECALL`, `EBREAK`, `PAUSE`, `FENCE`, and `FENCE.TSO`, which are considered as halting instructions).  
   - Uses separate instruction and data memories for simplicity in the initial stage.

2. **ğŸ”¹ Pipelined Processor**  
   - Builds on the single-cycle design by introducing **pipeline registers** between stages.  
   - Implements **every-other-cycle instruction issuing** to handle structural hazards due to the single-ported memory design.  
   - Supports hazard handling (data, control, and structural) to ensure correct execution.  
   - Uses a **single unified memory** for both instructions and data.

---

## ğŸ§© Processor Pipeline
The processor executes each instruction in **6 clock cycles**, divided into **3 stages**, each lasting two cycles:

- **Stage 0:** Instruction Fetch (C0) and Register Read (C1)  
- **Stage 1:** ALU Operation (C0) and Memory Access (C1)  
- **Stage 2:** Write Back (C0), with C1 unused  

This structure maintains an effective CPI of 2 while ensuring correct synchronization between memory and computation.

ğŸ“¸ **Pipeline Diagram:**  
*(Insert diagram here)*

---

## ğŸš€ Features
- âœ… Full support for the **RV32I** base instruction set  
- ğŸ§® Hazard detection and forwarding logic for data dependencies  
- ğŸ’¾ Unified single-ported, byte-addressable memory  
- ğŸ§± Modular Verilog design (ALU, Control Unit, Immediate Generator, etc.)  
- ğŸ§ª Thorough test cases covering all instructions and hazards  
- âš¡ Tested on the **Nexys A7 FPGA board**

ğŸ“¸ **Datapath Diagram:**  
[![Datapath Diagram](./Assets/datapath.png)](./Assets/datapath.png)

---

## ğŸ† Bonus Features (Optional)
- â• Support for compressed instructions (**RV32IC**)  
- âœ–ï¸ Integer multiplication/division (**RV32IM**)  
- ğŸ” 2-bit dynamic branch prediction  
- â© Early branch evaluation in the ID stage  
- ğŸ§° Alternative solutions for single-memory structural hazards  
- ğŸ² Random instruction test program generator

---

## ğŸ“ Project Structure
## ğŸ“‚ Project Directory Structure

- `femtoRV32/`  
  - `Verilog/` â€” All Verilog source files  
  - `Test/` â€” Test programs and memory initialization files  
  - `Journals/` â€” Activity logs for each team member  
  - `Report.pdf` â€” Design documentation and testing proof  
  - `README.md` â€” This file


---

## ğŸ§¾ Testing and Validation
The processor is tested on the **Nexys A7 FPGA board**, using:
- Custom test programs for each instruction  
- Hazard test cases (data, control, and structural)  
- Optional RISC-V compliance tests from the official suite  

ğŸ“¸ **Testing Waveform Screenshots:**  
*(Insert simulation screenshots here)*

---

## âš ï¸ Known Issues / Assumptions
- `ECALL`, `EBREAK`, `PAUSE`, `FENCE`, and `FENCE.TSO` are treated as halting instructions  
- Every-other-cycle instruction issue is used to avoid memory access conflicts  
- CPI â‰ˆ 2 due to the structural hazard handling technique  

---

## ğŸ‘¥ Team Members
- **Marcelino Sedhum** â€“ [900231128]  
- **Mennatallah Zaid** â€“ [900232367]  

---

## ğŸ“š References
- [ğŸ“˜ The RISC-V Instruction Set Manual, Volume I: Unprivileged Architecture](https://riscv.org/specifications/ratified/)  
- [ğŸ§© RISC-V Compliance Test Suite (rv32i_m)](https://gitlab.com/incoresemi/riscof/-/tree/master/riscof/suite/rv32i_m/I)

---
âœ¨ *Designed with precision and passion for CSCE 3301 â€“ Computer Architecture (Fall 2025)* âœ¨
