Date : 2023-02-02 16:39:50
Directory : d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl
Total : 10 files,  359 codes, 0 comments, 0 blanks, all 359 lines

Languages
+----------+------------+------------+------------+------------+------------+
| language | files      | code       | comment    | blank      | total      |
+----------+------------+------------+------------+------------+------------+
| Verilog  |          9 |        222 |          0 |          0 |        222 |
| JSON     |          1 |        137 |          0 |          0 |        137 |
+----------+------------+------------+------------+------------+------------+

Directories
+---------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+
| path                                                                                              | files      | code       | comment    | blank      | total      |
+---------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+
| .                                                                                                 |         10 |        359 |          0 |          0 |        359 |
+---------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+

Files
+---------------------------------------------------------------------------------------------------+----------+------------+------------+------------+------------+
| filename                                                                                          | language | code       | comment    | blank      | total      |
+---------------------------------------------------------------------------------------------------+----------+------------+------------+------------+------------+
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\BRU.v                  | Verilog  |          5 |          0 |          0 |          5 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Back_End_With_Decode.v | Verilog  |         22 |          0 |          0 |         22 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Decoder.v              | Verilog  |          4 |          0 |          0 |          4 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Execute.v              | Verilog  |          8 |          0 |          0 |          8 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Fetch_Queue.v          | Verilog  |         24 |          0 |          0 |         24 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Front_End.v            | Verilog  |         22 |          0 |          0 |         22 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\LSU.v                  | Verilog  |          2 |          0 |          0 |          2 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Ladder.anno.json       | JSON     |        137 |          0 |          0 |        137 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Ladder.v               | Verilog  |         33 |          0 |          0 |         33 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Queue.v                | Verilog  |        102 |          0 |          0 |        102 |
| Total                                                                                             |          |        359 |          0 |          0 |        359 |
+---------------------------------------------------------------------------------------------------+----------+------------+------------+------------+------------+