// Seed: 2673459015
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_14;
  assign id_10 = id_3;
  wire id_15;
endmodule
module module_1 #(
    parameter id_3 = 32'd76
) (
    input wire id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri _id_3,
    output tri id_4
    , id_7,
    input supply1 id_5
);
  logic [-1 : id_3] id_8;
  parameter id_9 = 1;
  assign id_4 = -1 === -1;
  assign id_4 = 1'b0;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7,
      id_8,
      id_8,
      id_7,
      id_8,
      id_8,
      id_7,
      id_8,
      id_9,
      id_7
  );
endmodule
