$date
	Sun Oct 23 08:17:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#842533
b1100 !
1"
#842534
b1100 &
b1100 %
1$
#842535
0"
#842538
b110 &
b110 %
#842542
b11 &
b11 %
#842546
b1010 &
b1010 %
#842550
b101 &
b101 %
#842554
b10000 &
b10000 %
#842558
b1000 &
b1000 %
#842562
b100 &
b100 %
#842566
b10 &
b10 %
#842570
b1 &
b1 %
1#
#842574
b0 &
0#
b0 %
0$
#1909037
b10111 !
1"
#1909038
b10111 &
b10111 %
1$
#1909039
0"
#1909042
b1000110 &
b1000110 %
#1909046
b100011 &
b100011 %
#1909050
b1101010 &
b1101010 %
#1909054
b110101 &
b110101 %
#1909058
b10100000 &
b10100000 %
#1909062
b1010000 &
b1010000 %
#1909066
b101000 &
b101000 %
#1909070
b10100 &
b10100 %
#1909074
b1010 &
b1010 %
#1909078
b101 &
b101 %
#1909082
b10000 &
b10000 %
#1909086
b1000 &
b1000 %
#1909090
b100 &
b100 %
#1909094
b10 &
b10 %
#1909098
b1 &
b1 %
1#
#1909102
b0 &
0#
b0 %
0$
#2904282
b1 &
b1 %
1$
b1 !
1"
#2904283
0"
#2904286
1#
#2904290
b0 &
b0 %
0#
0$
#4500012
