#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 13 12:15:28 2019
# Process ID: 14172
# Current directory: C:/Users/KARAN/Desktop/IEEE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13524 C:\Users\KARAN\Desktop\IEEE\IEEE.xpr
# Log file: C:/Users/KARAN/Desktop/IEEE/vivado.log
# Journal file: C:/Users/KARAN/Desktop/IEEE\vivado.jou
#-----------------------------------------------------------
start_guiopen_project C:/Users/KARAN/Desktop/IEEE/IEEE.xpr
Scanning sources...
FFinished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:01:00 . Memory (MB): peak = 662.160 ; gain = 86.516
update_compile_order -fileset sources_1
olaunch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stimulus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stimulus_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2b91fa6024c40ab8158e769f3364620 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stimulus_behav xil_defaultlib.stimulus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stimulus_behav -key {Behavioral:sim_1:Functional:stimulus} -tclbatch {stimulus.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source stimulus.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 0 fs : File "C:/Users/KARAN/Downloads/tb_fp_mul.v" Line 33
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 733.520 ; gain = 9.316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stimulus_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 733.520 ; gain = 9.316
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 752.402 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stimulus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stimulus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/block_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/normalize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/ripple_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/sign_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor_sub1
INFO: [VRFC 10-311] analyzing module full_subtractor_sub0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor_9_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/tb_fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2b91fa6024c40ab8158e769f3364620 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stimulus_behav xil_defaultlib.stimulus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/stimulus_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 752.402 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stimulus' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stimulus_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/block_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/normalize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/ripple_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/sign_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor_sub1
INFO: [VRFC 10-311] analyzing module full_subtractor_sub0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/subtractor_9_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARAN/Downloads/tb_fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b2b91fa6024c40ab8158e769f3364620 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stimulus_behav xil_defaultlib.stimulus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/stimulus_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/KARAN/Desktop/IEEE/IEEE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 752.402 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
