Date: Tue, 25 Mar 2003 16:43:25 +0000
From: Dave Jones <>
Subject: Re: cacheline size detection code in 2.5.66
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2003/3/25/123

On Tue, Mar 25, 2003 at 05:39:37PM +0300, Ivan Kokshaysky wrote:
 > On Tue, Mar 25, 2003 at 02:35:25PM +0100, Andi Kleen wrote:
 > > Ivan confused me.  Either he read the application note wrong or it is wrong.
 > 
 > Ok, it's available at
 > 
http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/20734.pdf
For info, that is a reliable[*] way to detect XP/MP Athlons.
It's used in the kernel for SMP tainting, and x86info has also been
using it for some time.
		Dave
[*] AMD screwed up one stepping of XPs and enabled the MP bit even though
    they weren't actually MPs.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/