# Reading pref.tcl
# do mips_5_stage_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage {C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:48 on Jul 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage" C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv 
# -- Compiling module mips_5_stage
# 
# Top level modules:
# 	mips_5_stage
# End time: 23:51:49 on Jul 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage {C:/Users/alexa/Documents/GitHub/mips_5_stage/hazardunit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:49 on Jul 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage" C:/Users/alexa/Documents/GitHub/mips_5_stage/hazardunit.sv 
# -- Compiling module hazardunit
# 
# Top level modules:
# 	hazardunit
# End time: 23:51:49 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage {C:/Users/alexa/Documents/GitHub/mips_5_stage/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:49 on Jul 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage" C:/Users/alexa/Documents/GitHub/mips_5_stage/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 23:51:49 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage {C:/Users/alexa/Documents/GitHub/mips_5_stage/maindec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:49 on Jul 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage" C:/Users/alexa/Documents/GitHub/mips_5_stage/maindec.sv 
# -- Compiling module maindec
# 
# Top level modules:
# 	maindec
# End time: 23:51:49 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage {C:/Users/alexa/Documents/GitHub/mips_5_stage/aludec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:49 on Jul 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage" C:/Users/alexa/Documents/GitHub/mips_5_stage/aludec.sv 
# -- Compiling module aludec
# 
# Top level modules:
# 	aludec
# End time: 23:51:49 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage {C:/Users/alexa/Documents/GitHub/mips_5_stage/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:49 on Jul 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage" C:/Users/alexa/Documents/GitHub/mips_5_stage/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:51:49 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage {C:/Users/alexa/Documents/GitHub/mips_5_stage/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:49 on Jul 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage" C:/Users/alexa/Documents/GitHub/mips_5_stage/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:51:49 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage {C:/Users/alexa/Documents/GitHub/mips_5_stage/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:49 on Jul 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage" C:/Users/alexa/Documents/GitHub/mips_5_stage/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 23:51:49 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage {C:/Users/alexa/Documents/GitHub/mips_5_stage/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:49 on Jul 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage" C:/Users/alexa/Documents/GitHub/mips_5_stage/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 23:51:49 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage {C:/Users/alexa/Documents/GitHub/mips_5_stage/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:49 on Jul 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage" C:/Users/alexa/Documents/GitHub/mips_5_stage/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 23:51:49 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage {C:/Users/alexa/Documents/GitHub/mips_5_stage/mux3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:50 on Jul 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage" C:/Users/alexa/Documents/GitHub/mips_5_stage/mux3.sv 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 23:51:50 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage {C:/Users/alexa/Documents/GitHub/mips_5_stage/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:51:50 on Jul 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alexa/Documents/GitHub/mips_5_stage" C:/Users/alexa/Documents/GitHub/mips_5_stage/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 23:51:50 on Jul 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
pwd
# C:/Users/alexa/Documents/GitHub/mips_5_stage/simulation/modelsim
cd ..
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
cd ..
pwd
# C:/Users/alexa/Documents/GitHub/mips_5_stage
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:52:06 on Jul 15,2025
# vlog -reportprogress 300 adder.sv alu.sv aludec.sv controller.sv dmem.sv flopr.sv hazardunit.sv imem.sv maindec.sv mips_5_stage.sv mux2.sv mux3.sv regfile.sv signext.sv sl2.sv tb_mips.sv tb_mips_branch.sv tb_mips_load_word.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module aludec
# -- Compiling module controller
# -- Compiling module dmem
# -- Compiling module flopr
# -- Compiling module hazardunit
# -- Compiling module imem
# -- Compiling module maindec
# -- Compiling module mips_5_stage
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module regfile
# -- Compiling module signext
# -- Compiling module sl2
# -- Compiling module tb_mips_beq
# -- Compiling module tb_mips_branch
# -- Compiling module tb_mips_load_word
# 
# Top level modules:
# 	adder
# 	signext
# 	sl2
# 	tb_mips_beq
# 	tb_mips_branch
# 	tb_mips_load_word
# End time: 23:52:07 on Jul 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim tb_mips_branch
# vsim tb_mips_branch 
# Start time: 23:52:17 on Jul 15,2025
# Loading sv_std.std
# Loading work.tb_mips_branch
# Loading work.mips_5_stage
# Loading work.flopr
# Loading work.imem
# Loading work.controller
# Loading work.maindec
# Loading work.aludec
# Loading work.regfile
# Loading work.mux3
# Loading work.mux2
# Loading work.alu
# Loading work.dmem
# Loading work.hazardunit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /tb_mips_branch/dut/c File: mips_5_stage.sv Line: 75
# ** Warning: (vsim-3722) mips_5_stage.sv(75): [TFMPC] - Missing connection for port 'zeroNzero'.
run -all
# Ciclo | PC_IF      | Instr_ID   | ALUOut_MEM | Result_WB
# ------------------------------------------------------------------
#     2 | 00000004 | 20080001 | 00000000   | 00000000
#     3 | 00000008 | 20120002 | 00000000   | 00000000
#     4 | 0000000c | 02484822 | 00000001   | 00000000
#     5 | 00000010 | 11120004 | 00000002   | 00000001
#     6 | 00000014 | 11090005 | 00000001   | 00000002
#     7 | 00000018 | 20100001 | ffffffff   | 00000001
#     8 | 00000028 | 22100001 | 00000000   | ffffffff
#     9 | 0000002c | 20110005 | 00000000   | 00000000
#    10 | 00000030 | xxxxxxxx | xxxxxxxx   | 00000000
#    11 | xxxxxxxx | xxxxxxxx | 00000005   | xxxxxxxx
#    12 | xxxxxxxx | xxxxxxxx | xxxxxxxx   | 00000005
#    13 | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    14 | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    15 | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    16 | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    17 | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    18 | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    19 | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    20 | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
#    21 | xxxxxxxx | xxxxxxxx | xxxxxxxx   | xxxxxxxx
# 
# =======================================================
# --- Simulação finalizada ---
# Valores finais esperados para o teste de desvio:
# $t0=1, $t1=1, $s2=2, $s0=0 (desvio pulou), $s1=5 (alvo do desvio)
# -------------------------------------------------------
# Valores finais medidos nos registradores:
# Valor final em $t0 (R8) :          1
# Valor final em $t1 (R9) :          1
# Valor final em $s0 (R16):          x
# Valor final em $s1 (R17):          5
# Valor final em $s2 (R18):          2
# ** Note: $finish    : tb_mips_branch.sv(46)
#    Time: 215 ns  Iteration: 1  Instance: /tb_mips_branch
# 1
# Break in Module tb_mips_branch at tb_mips_branch.sv line 46
# End time: 00:20:59 on Jul 16,2025, Elapsed time: 0:28:42
# Errors: 0, Warnings: 2
