/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Thu May 11 00:36:40 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_multicore_h__
#define __mktop_multicore_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_multicore module */
class MOD_mktop_multicore : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache1_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache1_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache1_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache1_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache1_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache1_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache1_cacheD_cycle;
  MOD_Fifo<tUInt32> INST_cache1_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache1_cacheD_is_downgrade;
  MOD_Reg<tUInt8> INST_cache1_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache1_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache1_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache1_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache1_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache1_cacheD_stb;
  MOD_Fifo<tUWide> INST_cache1_cacheD_upgrades;
  MOD_Reg<tUWide> INST_cache1_cacheD_working;
  MOD_Reg<tUWide> INST_cache1_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache1_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache1_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache1_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache1_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache1_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache1_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache1_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache1_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache1_cacheI_cycle;
  MOD_Fifo<tUInt32> INST_cache1_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache1_cacheI_is_downgrade;
  MOD_Reg<tUInt8> INST_cache1_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache1_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache1_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache1_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache1_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache1_cacheI_stb;
  MOD_Fifo<tUWide> INST_cache1_cacheI_upgrades;
  MOD_Reg<tUWide> INST_cache1_cacheI_working;
  MOD_Reg<tUWide> INST_cache1_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache1_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache1_cacheI_working_v;
  MOD_Fifo<tUInt8> INST_cache1_order_req;
  MOD_Fifo<tUInt32> INST_cache1_respD;
  MOD_Fifo<tUInt32> INST_cache1_respI;
  MOD_Fifo<tUWide> INST_cache1_upreqs;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache2_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache2_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache2_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache2_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache2_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache2_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache2_cacheD_cycle;
  MOD_Fifo<tUInt32> INST_cache2_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache2_cacheD_is_downgrade;
  MOD_Reg<tUInt8> INST_cache2_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache2_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache2_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache2_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache2_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache2_cacheD_stb;
  MOD_Fifo<tUWide> INST_cache2_cacheD_upgrades;
  MOD_Reg<tUWide> INST_cache2_cacheD_working;
  MOD_Reg<tUWide> INST_cache2_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache2_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache2_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache2_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache2_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache2_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache2_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache2_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache2_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache2_cacheI_cycle;
  MOD_Fifo<tUInt32> INST_cache2_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache2_cacheI_is_downgrade;
  MOD_Reg<tUInt8> INST_cache2_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache2_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache2_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache2_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache2_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache2_cacheI_stb;
  MOD_Fifo<tUWide> INST_cache2_cacheI_upgrades;
  MOD_Reg<tUWide> INST_cache2_cacheI_working;
  MOD_Reg<tUWide> INST_cache2_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache2_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache2_cacheI_working_v;
  MOD_Fifo<tUInt8> INST_cache2_order_req;
  MOD_Fifo<tUInt32> INST_cache2_respD;
  MOD_Fifo<tUInt32> INST_cache2_respI;
  MOD_Fifo<tUWide> INST_cache2_upreqs;
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUWide> INST_dreq1;
  MOD_Reg<tUWide> INST_dreq2;
  MOD_Reg<tUWide> INST_ireq1;
  MOD_Reg<tUWide> INST_ireq2;
  MOD_Fifo<tUWide> INST_mmioreq1;
  MOD_Fifo<tUWide> INST_mmioreq2;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_ppp_cacheL2_bram_memory;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_ppp_cacheL2_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_writeWithResp;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_hitQ;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_lockL1;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_memReqQ;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_memRespQ;
  MOD_Reg<tUWide> INST_ppp_cacheL2_missReq;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_mshr;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_start_fill;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_stb;
  MOD_Reg<tUWide> INST_ppp_cacheL2_working;
  MOD_Reg<tUWide> INST_ppp_cacheL2_working_line;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_working_v;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_ppp_mainMem_bram_memory;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_ppp_mainMem_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_ppp_mainMem_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_0_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_10_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_11_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_12_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_13_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_14_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_15_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_16_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_17_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_18_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_19_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_1_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_2_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_3_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_4_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_5_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_6_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_7_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_8_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_9_rv;
  MOD_Fifo<tUInt8> INST_ppp_order_req;
  MOD_mkpipelined INST_rv_core1;
  MOD_mkpipelined INST_rv_core2;
 
 /* Constructor */
 public:
  MOD_mktop_multicore(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cache1_order_req_first____d2820;
  tUInt8 DEF_ppp_order_req_first____d2809;
  tUInt8 DEF_cache2_order_req_first____d2811;
  tUInt8 DEF_ppp_cacheL2_stb_first__419_BITS_537_TO_512_420_ETC___d2422;
  tUInt8 DEF_NOT_IF_ppp_cacheL2_bram_serverAdapter_outData__ETC___d2439;
  tUInt8 DEF_ppp_cacheL2_stb_notEmpty____d2415;
  tUInt8 DEF_NOT_ppp_cacheL2_stb_notEmpty__415___d2416;
  tUInt8 DEF_ppp_cacheL2_stb_notEmpty__415_AND_ppp_cacheL2__ETC___d2423;
  tUInt8 DEF_x__h120845;
  tUInt8 DEF_cache2_cacheI_stb_first__866_BITS_67_TO_36_867_ETC___d1869;
  tUInt8 DEF_cache2_cacheI_stb_notEmpty____d1862;
  tUInt8 DEF_NOT_IF_cache2_cacheI_bram1_serverAdapter_outDa_ETC___d1886;
  tUInt8 DEF_NOT_cache2_cacheI_stb_notEmpty__862___d1863;
  tUInt8 DEF_x__h104024;
  tUInt8 DEF_cache2_cacheI_stb_notEmpty__862_AND_cache2_cac_ETC___d1870;
  tUInt8 DEF_cache2_cacheD_stb_first__291_BITS_67_TO_36_292_ETC___d1294;
  tUInt8 DEF_cache2_cacheD_stb_notEmpty____d1287;
  tUInt8 DEF_NOT_IF_cache2_cacheD_bram1_serverAdapter_outDa_ETC___d1311;
  tUInt8 DEF_NOT_cache2_cacheD_stb_notEmpty__287___d1288;
  tUInt8 DEF_x__h74887;
  tUInt8 DEF_cache2_cacheD_stb_notEmpty__287_AND_cache2_cac_ETC___d1295;
  tUInt8 DEF_cache1_cacheI_stb_first__86_BITS_67_TO_36_87_E_ETC___d689;
  tUInt8 DEF_cache1_cacheI_stb_notEmpty____d682;
  tUInt8 DEF_NOT_IF_cache1_cacheI_bram1_serverAdapter_outDa_ETC___d706;
  tUInt8 DEF_NOT_cache1_cacheI_stb_notEmpty__82___d683;
  tUInt8 DEF_x__h44918;
  tUInt8 DEF_cache1_cacheI_stb_notEmpty__82_AND_cache1_cach_ETC___d690;
  tUInt8 DEF_cache1_cacheD_stb_first__11_BITS_67_TO_36_12_E_ETC___d114;
  tUInt8 DEF_cache1_cacheD_stb_notEmpty____d107;
  tUInt8 DEF_NOT_IF_cache1_cacheD_bram1_serverAdapter_outDa_ETC___d131;
  tUInt8 DEF_NOT_cache1_cacheD_stb_notEmpty__07___d108;
  tUInt8 DEF_x__h15776;
  tUInt8 DEF_cache1_cacheD_stb_notEmpty__07_AND_cache1_cach_ETC___d115;
  tUWide DEF_ppp_cacheL2_working___d2412;
  tUWide DEF_cache2_upreqs_first____d2795;
  tUWide DEF_cache2_cacheD_memReqQ_first____d2342;
  tUWide DEF_cache1_upreqs_first____d2764;
  tUWide DEF_cache1_cacheD_memReqQ_first____d1162;
  tUWide DEF_ppp_cacheL2_stb_first____d2419;
  tUWide DEF_ppp_cacheL2_working_line___d2472;
  tUWide DEF_ppp_cacheL2_bram_serverAdapter_outData_enqw_wget____d2368;
  tUWide DEF_ppp_cacheL2_bram_serverAdapter_outData_ff_first____d2426;
  tUWide DEF_ppp_mainMem_dl_d_19_rv_port0__read____d2736;
  tUWide DEF_ppp_mainMem_dl_d_0_rv_port1__read____d2718;
  tUWide DEF_cache2_cacheI_working___d1859;
  tUWide DEF_cache2_cacheD_working___d1284;
  tUWide DEF_cache1_cacheI_working___d679;
  tUWide DEF_cache1_cacheD_working___d104;
  tUWide DEF_cache2_cacheI_stb_first____d1866;
  tUWide DEF_cache2_cacheD_stb_first____d1291;
  tUWide DEF_cache1_cacheI_stb_first____d686;
  tUWide DEF_cache1_cacheD_stb_first____d111;
  tUInt32 DEF_cache2_cacheI_working_line___d2057;
  tUInt32 DEF_cache2_cacheI_bram1_serverAdapter_outData_enqw_ETC___d1763;
  tUInt32 DEF_cache2_cacheI_bram1_serverAdapter_outData_ff_f_ETC___d1873;
  tUInt32 DEF_cache2_cacheD_working_line___d1482;
  tUInt32 DEF_cache2_cacheD_bram1_serverAdapter_outData_enqw_ETC___d1188;
  tUInt32 DEF_cache2_cacheD_bram1_serverAdapter_outData_ff_f_ETC___d1298;
  tUInt32 DEF_cache1_cacheI_working_line___d877;
  tUInt32 DEF_cache1_cacheI_bram1_serverAdapter_outData_enqw_ETC___d583;
  tUInt32 DEF_cache1_cacheI_bram1_serverAdapter_outData_ff_f_ETC___d693;
  tUInt32 DEF_cache1_cacheD_working_line___d302;
  tUInt32 DEF_cache1_cacheD_bram1_serverAdapter_outData_enqw_ETC___d7;
  tUInt32 DEF_cache1_cacheD_bram1_serverAdapter_outData_ff_f_ETC___d118;
  tUInt8 DEF_b__h122707;
  tUInt8 DEF_b__h119230;
  tUInt8 DEF_b__h94416;
  tUInt8 DEF_b__h89232;
  tUInt8 DEF_b__h65279;
  tUInt8 DEF_b__h60095;
  tUInt8 DEF_b__h35310;
  tUInt8 DEF_b__h30126;
  tUInt8 DEF_b__h6160;
  tUInt8 DEF_b__h964;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_s1___d2547;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_s1___d2394;
  tUInt8 DEF_x__h113439;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_s1___d1837;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_s1___d1789;
  tUInt8 DEF_x__h84302;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_s1___d1262;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_s1___d1214;
  tUInt8 DEF_x__h54333;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_s1___d657;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_s1___d609;
  tUInt8 DEF_x__h25196;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_s1___d82;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_s1___d34;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_3_whas____d2526;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_2_whas____d2524;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_1_whas____d2523;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_outData_ff_i_no_ETC___d2517;
  tUInt8 DEF_ppp_cacheL2_memRespQ_notEmpty____d2497;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_3_whas____d2373;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_2_whas____d2371;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_1_whas____d2370;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_no_ETC___d2365;
  tUInt8 DEF_cache2_cacheI_memRespQ_notEmpty____d2135;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_3_whas____d1816;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_2_whas____d1814;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_1_whas____d1813;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_outData_ff_i_ETC___d1808;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_3_whas____d1768;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_2_whas____d1766;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_1_whas____d1765;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_outData_ff_i_ETC___d1760;
  tUInt8 DEF_cache2_cacheD_memRespQ_notEmpty____d1560;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_3_whas____d1241;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_2_whas____d1239;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_1_whas____d1238;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_outData_ff_i_ETC___d1233;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_3_whas____d1193;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_2_whas____d1191;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_1_whas____d1190;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_outData_ff_i_ETC___d1185;
  tUInt8 DEF_cache1_cacheI_memRespQ_notEmpty____d955;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_3_whas____d636;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_2_whas____d634;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_1_whas____d633;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_outData_ff_i_ETC___d628;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_3_whas____d588;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_2_whas____d586;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_1_whas____d585;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_outData_ff_i_ETC___d580;
  tUInt8 DEF_cache1_cacheD_memRespQ_notEmpty____d380;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_3_whas____d61;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_2_whas____d59;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_1_whas____d58;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_outData_ff_i_ETC___d53;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_3_whas____d12;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_2_whas____d10;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_1_whas____d9;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_outData_ff_i_ETC___d4;
  tUInt32 DEF__read_memReq_addr__h103980;
  tUInt32 DEF__read_memReq_addr__h74843;
  tUInt32 DEF__read_memReq_addr__h44874;
  tUInt32 DEF__read_memReq_addr__h15730;
  tUInt32 DEF__read_memReq_addr__h120802;
  tUInt32 DEF_y__h104020;
  tUInt32 DEF_x__h104050;
  tUInt32 DEF_y__h74883;
  tUInt32 DEF_x__h74913;
  tUInt32 DEF_y__h44914;
  tUInt32 DEF_x__h44944;
  tUInt32 DEF_y__h15772;
  tUInt32 DEF_x__h15802;
  tUInt32 DEF_x__h106490;
  tUInt32 DEF_x__h77353;
  tUInt32 DEF_x__h47384;
  tUInt32 DEF_x__h18245;
  tUInt32 DEF__read_tag__h106519;
  tUInt32 DEF_x_wget_tag__h88790;
  tUInt32 DEF_x_first_tag__h99903;
  tUInt32 DEF__read_tag__h77382;
  tUInt32 DEF_x_wget_tag__h59653;
  tUInt32 DEF_x_first_tag__h70766;
  tUInt32 DEF__read_tag__h47413;
  tUInt32 DEF_x_wget_tag__h29684;
  tUInt32 DEF_x_first_tag__h40797;
  tUInt32 DEF__read_tag__h18274;
  tUInt32 DEF_x_first_tag__h11653;
  tUInt32 DEF_x_wget_tag__h522;
  tUInt32 DEF_y__h120841;
  tUInt32 DEF_x__h121026;
  tUInt32 DEF__read_tag__h121055;
  tUInt32 DEF_x_first_tag__h120681;
  tUInt32 DEF_x_wget_tag__h118762;
  tUInt8 DEF_x__h104040;
  tUInt8 DEF_x__h74903;
  tUInt8 DEF_x__h44934;
  tUInt8 DEF_x__h15792;
  tUInt8 DEF_x__h121298;
  tUInt8 DEF_x_first_valid__h120680;
  tUInt8 DEF_x_wget_valid__h118761;
  tUInt8 DEF_x__h108853;
  tUInt8 DEF_x_wget_valid__h88789;
  tUInt8 DEF_x_first_valid__h99902;
  tUInt8 DEF_x__h79716;
  tUInt8 DEF_x_wget_valid__h59652;
  tUInt8 DEF_x_first_valid__h70765;
  tUInt8 DEF_x__h49747;
  tUInt8 DEF_x_wget_valid__h29683;
  tUInt8 DEF_x_first_valid__h40796;
  tUInt8 DEF_x__h20608;
  tUInt8 DEF_x_first_valid__h11652;
  tUInt8 DEF_x_wget_valid__h521;
  tUInt8 DEF_ppp_cacheL2_working_412_BIT_538___d2413;
  tUInt8 DEF_cache2_upreqs_first__795_BIT_538___d2796;
  tUInt8 DEF_cache1_upreqs_first__764_BIT_538___d2765;
  tUInt8 DEF_cache2_cacheD_memReqQ_first__342_BIT_538___d2343;
  tUInt8 DEF_cache1_cacheD_memReqQ_first__162_BIT_538___d1163;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_s1_547_BIT_0___d2548;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_s1_394_BIT_0___d2395;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_s1_837_BIT_0___d1838;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_s1_789_BIT_0___d1790;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_s1_262_BIT_0___d1263;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_s1_214_BIT_0___d1215;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_s1_57_BIT_0___d658;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_s1_09_BIT_0___d610;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_s1_2_BIT_0___d83;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_s1_4_BIT_0___d35;
  tUInt32 DEF_x__h104019;
  tUInt32 DEF_x__h74882;
  tUInt32 DEF_x__h44913;
  tUInt32 DEF_x__h15771;
  tUInt32 DEF_x__h120840;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_71_TO_68_860_EQ_0___d1861;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_71_TO_68_285_EQ_0___d1286;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_71_TO_68_80_EQ_0___d681;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_71_TO_68_05_EQ_0___d106;
  tUInt8 DEF_cache2_cacheI_stb_first__866_BITS_67_TO_49_056_ETC___d2059;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_67_TO_49_892_EQ_ETC___d1893;
  tUInt8 DEF_IF_cache2_cacheI_bram1_serverAdapter_outData_f_ETC___d1879;
  tUInt8 DEF_cache2_cacheD_stb_first__291_BITS_67_TO_49_481_ETC___d1484;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_67_TO_49_317_EQ_ETC___d1318;
  tUInt8 DEF_IF_cache2_cacheD_bram1_serverAdapter_outData_f_ETC___d1304;
  tUInt8 DEF_cache1_cacheI_stb_first__86_BITS_67_TO_49_76_E_ETC___d879;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_67_TO_49_12_EQ_I_ETC___d713;
  tUInt8 DEF_IF_cache1_cacheI_bram1_serverAdapter_outData_f_ETC___d699;
  tUInt8 DEF_cache1_cacheD_stb_first__11_BITS_67_TO_49_01_E_ETC___d304;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_67_TO_49_37_EQ_I_ETC___d138;
  tUInt8 DEF_IF_cache1_cacheD_bram1_serverAdapter_outData_f_ETC___d124;
  tUInt8 DEF_ppp_cacheL2_stb_first__419_BITS_537_TO_520_471_ETC___d2474;
  tUInt8 DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2432;
  tUInt8 DEF_ppp_cacheL2_working_line_472_BITS_531_TO_530_4_ETC___d2486;
  tUInt8 DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2438;
  tUInt8 DEF_cache2_cacheI_working_line_057_BITS_20_TO_19_0_ETC___d2099;
  tUInt8 DEF_IF_cache2_cacheI_bram1_serverAdapter_outData_f_ETC___d1885;
  tUInt8 DEF_cache2_cacheD_working_line_482_BITS_20_TO_19_5_ETC___d1524;
  tUInt8 DEF_IF_cache2_cacheD_bram1_serverAdapter_outData_f_ETC___d1310;
  tUInt8 DEF_cache1_cacheI_working_line_77_BITS_20_TO_19_18_ETC___d919;
  tUInt8 DEF_IF_cache1_cacheI_bram1_serverAdapter_outData_f_ETC___d705;
  tUInt8 DEF_cache1_cacheD_working_line_02_BITS_20_TO_19_43_ETC___d344;
  tUInt8 DEF_IF_cache1_cacheD_bram1_serverAdapter_outData_f_ETC___d130;
  tUInt8 DEF_NOT_cache1_order_req_first__820___d2823;
  tUInt8 DEF_NOT_cache2_order_req_first__811___d2814;
  tUInt8 DEF_NOT_ppp_cacheL2_stb_first__419_BITS_537_TO_520_ETC___d2475;
  tUInt8 DEF_NOT_cache2_cacheI_stb_first__866_BITS_67_TO_49_ETC___d2060;
  tUInt8 DEF_NOT_cache2_cacheD_stb_first__291_BITS_67_TO_49_ETC___d1485;
  tUInt8 DEF_NOT_cache1_cacheI_stb_first__86_BITS_67_TO_49__ETC___d880;
  tUInt8 DEF_NOT_cache1_cacheD_stb_first__11_BITS_67_TO_49__ETC___d305;
  tUInt8 DEF_NOT_ppp_cacheL2_working_412_BIT_538_413___d2455;
  tUInt8 DEF_NOT_cache2_cacheI_working_859_BITS_71_TO_68_86_ETC___d1919;
  tUInt8 DEF_NOT_cache2_cacheD_working_284_BITS_71_TO_68_28_ETC___d1344;
  tUInt8 DEF_NOT_cache1_cacheI_working_79_BITS_71_TO_68_80__ETC___d739;
  tUInt8 DEF_NOT_cache1_cacheD_working_04_BITS_71_TO_68_05__ETC___d164;
 
 /* Local definitions */
 private:
  tUInt8 DEF__read_offset__h103975;
  tUInt8 DEF__read_offset__h74838;
  tUInt8 DEF__read_offset__h44869;
  tUInt8 DEF__read_offset__h15725;
  tUWide DEF_rv_core2_getMMIOReq___d2964;
  tUWide DEF_rv_core2_getDReq___d2941;
  tUWide DEF_rv_core2_getIReq___d2916;
  tUWide DEF_rv_core1_getMMIOReq___d2893;
  tUWide DEF_rv_core1_getDReq___d2870;
  tUWide DEF_rv_core1_getIReq___d2845;
  tUWide DEF_ppp_cacheL2_memReqQ_first____d2730;
  tUWide DEF_cache2_cacheI_memReqQ_first____d2337;
  tUWide DEF_cache1_cacheI_memReqQ_first____d1157;
  tUWide DEF_ppp_cacheL2_bram_memory_read____d2401;
  tUWide DEF_ppp_mainMem_dl_d_19_rv_port1__read____d2565;
  tUWide DEF_ppp_mainMem_dl_d_18_rv_port1__read____d2574;
  tUWide DEF_ppp_mainMem_dl_d_18_rv_port0__read____d2563;
  tUWide DEF_ppp_mainMem_dl_d_17_rv_port1__read____d2582;
  tUWide DEF_ppp_mainMem_dl_d_17_rv_port0__read____d2572;
  tUWide DEF_ppp_mainMem_dl_d_16_rv_port1__read____d2590;
  tUWide DEF_ppp_mainMem_dl_d_16_rv_port0__read____d2580;
  tUWide DEF_ppp_mainMem_dl_d_15_rv_port1__read____d2598;
  tUWide DEF_ppp_mainMem_dl_d_15_rv_port0__read____d2588;
  tUWide DEF_ppp_mainMem_dl_d_14_rv_port1__read____d2606;
  tUWide DEF_ppp_mainMem_dl_d_14_rv_port0__read____d2596;
  tUWide DEF_ppp_mainMem_dl_d_13_rv_port1__read____d2614;
  tUWide DEF_ppp_mainMem_dl_d_13_rv_port0__read____d2604;
  tUWide DEF_ppp_mainMem_dl_d_12_rv_port1__read____d2622;
  tUWide DEF_ppp_mainMem_dl_d_12_rv_port0__read____d2612;
  tUWide DEF_ppp_mainMem_dl_d_11_rv_port1__read____d2630;
  tUWide DEF_ppp_mainMem_dl_d_11_rv_port0__read____d2620;
  tUWide DEF_ppp_mainMem_dl_d_10_rv_port1__read____d2638;
  tUWide DEF_ppp_mainMem_dl_d_10_rv_port0__read____d2628;
  tUWide DEF_ppp_mainMem_dl_d_9_rv_port1__read____d2646;
  tUWide DEF_ppp_mainMem_dl_d_9_rv_port0__read____d2636;
  tUWide DEF_ppp_mainMem_dl_d_8_rv_port1__read____d2654;
  tUWide DEF_ppp_mainMem_dl_d_8_rv_port0__read____d2644;
  tUWide DEF_ppp_mainMem_dl_d_7_rv_port1__read____d2662;
  tUWide DEF_ppp_mainMem_dl_d_7_rv_port0__read____d2652;
  tUWide DEF_ppp_mainMem_dl_d_6_rv_port1__read____d2670;
  tUWide DEF_ppp_mainMem_dl_d_6_rv_port0__read____d2660;
  tUWide DEF_ppp_mainMem_dl_d_5_rv_port1__read____d2678;
  tUWide DEF_ppp_mainMem_dl_d_5_rv_port0__read____d2668;
  tUWide DEF_ppp_mainMem_dl_d_4_rv_port1__read____d2686;
  tUWide DEF_ppp_mainMem_dl_d_4_rv_port0__read____d2676;
  tUWide DEF_ppp_mainMem_dl_d_3_rv_port1__read____d2694;
  tUWide DEF_ppp_mainMem_dl_d_3_rv_port0__read____d2684;
  tUWide DEF_ppp_mainMem_dl_d_2_rv_port1__read____d2702;
  tUWide DEF_ppp_mainMem_dl_d_2_rv_port0__read____d2692;
  tUWide DEF_ppp_mainMem_dl_d_1_rv_port1__read____d2710;
  tUWide DEF_ppp_mainMem_dl_d_1_rv_port0__read____d2700;
  tUWide DEF_ppp_mainMem_dl_d_0_rv_port0__read____d2708;
  tUWide DEF_x_wget__h122214;
  tUWide DEF_x_first__h122099;
  tUWide DEF_v__h123277;
  tUWide DEF_data__h121456;
  tUWide DEF_v__h139358;
  tUWide DEF_cache2_cacheI_memRespQ_first____d2148;
  tUWide DEF_cache2_cacheI_working_data__h109723;
  tUWide DEF_cache2_cacheI_bram2_serverAdapter_outData_enqw_ETC___d1811;
  tUWide DEF_cache2_cacheI_bram2_serverAdapter_outData_ff_f_ETC___d1912;
  tUWide DEF_cache2_cacheI_bram2_memory_read____d1844;
  tUWide DEF_cache2_cacheD_memRespQ_first____d1573;
  tUWide DEF_cache2_cacheD_working_data__h80586;
  tUWide DEF_cache2_cacheD_bram2_serverAdapter_outData_enqw_ETC___d1236;
  tUWide DEF_cache2_cacheD_bram2_serverAdapter_outData_ff_f_ETC___d1337;
  tUWide DEF_cache2_cacheD_bram2_memory_read____d1269;
  tUWide DEF_cache1_cacheI_memRespQ_first____d968;
  tUWide DEF_cache1_cacheI_working_data__h50617;
  tUWide DEF_cache1_cacheI_bram2_serverAdapter_outData_enqw_ETC___d631;
  tUWide DEF_cache1_cacheI_bram2_serverAdapter_outData_ff_f_ETC___d732;
  tUWide DEF_cache1_cacheI_bram2_memory_read____d664;
  tUWide DEF_cache1_cacheD_memRespQ_first____d393;
  tUWide DEF_cache1_cacheD_working_data__h21480;
  tUWide DEF_cache1_cacheD_bram2_serverAdapter_outData_enqw_ETC___d56;
  tUWide DEF_cache1_cacheD_bram2_serverAdapter_outData_ff_f_ETC___d157;
  tUWide DEF_cache1_cacheD_bram2_memory_read____d89;
  tUWide DEF_cache2_cacheD_upgrades_first____d2784;
  tUWide DEF_cache1_cacheD_upgrades_first____d2751;
  tUWide DEF_mmioreq2_first____d2981;
  tUWide DEF_dreq2___d2957;
  tUWide DEF_ireq2___d2930;
  tUWide DEF_mmioreq1_first____d2910;
  tUWide DEF_dreq1___d2886;
  tUWide DEF_ireq1___d2859;
  tUInt8 DEF_cache2_cacheI_is_downgrade__h104085;
  tUInt8 DEF_cache2_cacheD_is_downgrade__h74948;
  tUInt8 DEF_cache1_cacheI_is_downgrade__h44979;
  tUInt8 DEF_cache1_cacheD_is_downgrade__h15837;
  tUWide DEF_ppp_cacheL2_working_412_BITS_538_TO_0___d2470;
  tUWide DEF_ppp_cacheL2_working_412_BITS_537_TO_0___d2454;
  tUWide DEF_din_datain_data__h121674;
  tUWide DEF_x3__h133458;
  tUWide DEF_cache2_cacheD_memReqQ_first__342_BITS_511_TO_0___d2348;
  tUWide DEF_cache2_cacheI_memReqQ_first__337_BITS_511_TO_0___d2340;
  tUWide DEF_cache1_cacheI_memReqQ_first__157_BITS_511_TO_0___d1160;
  tUWide DEF_cache1_cacheD_memReqQ_first__162_BITS_511_TO_0___d1168;
  tUWide DEF_x__h120880;
  tUWide DEF_x_data__h121335;
  tUWide DEF_x_first_data__h120682;
  tUWide DEF_x_wget_data__h118763;
  tUWide DEF_x__h133637;
  tUWide DEF_x__h133148;
  tUWide DEF_x__h132890;
  tUWide DEF_x__h132632;
  tUWide DEF_x__h132374;
  tUWide DEF_x__h132116;
  tUWide DEF_x__h131858;
  tUWide DEF_x__h131600;
  tUWide DEF_x__h131342;
  tUWide DEF_x__h131084;
  tUWide DEF_x__h130826;
  tUWide DEF_x__h130568;
  tUWide DEF_x__h130310;
  tUWide DEF_x__h130052;
  tUWide DEF_x__h129794;
  tUWide DEF_x__h129536;
  tUWide DEF_x__h129278;
  tUWide DEF_x__h129020;
  tUWide DEF_x__h128762;
  tUWide DEF_x__h128504;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_511_TO_480___d2171;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_479_TO_448___d2170;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_447_TO_416___d2168;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_415_TO_384___d2167;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_383_TO_352___d2165;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_351_TO_320___d2164;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_319_TO_288___d2162;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_287_TO_256___d2161;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_255_TO_224___d2159;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_223_TO_192___d2158;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_191_TO_160___d2156;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_159_TO_128___d2155;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_127_TO_96___d2153;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_95_TO_64___d2152;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_63_TO_32___d2150;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__148_BITS_31_TO_0___d2149;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_511_TO_480___d1596;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_479_TO_448___d1595;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_447_TO_416___d1593;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_415_TO_384___d1592;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_383_TO_352___d1590;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_351_TO_320___d1589;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_319_TO_288___d1587;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_287_TO_256___d1586;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_255_TO_224___d1584;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_223_TO_192___d1583;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_191_TO_160___d1581;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_159_TO_128___d1580;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_127_TO_96___d1578;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_95_TO_64___d1577;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_63_TO_32___d1575;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__573_BITS_31_TO_0___d1574;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_511_TO_480___d991;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_479_TO_448___d990;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_447_TO_416___d988;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_415_TO_384___d987;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_383_TO_352___d985;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_351_TO_320___d984;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_319_TO_288___d982;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_287_TO_256___d981;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_255_TO_224___d979;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_223_TO_192___d978;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_191_TO_160___d976;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_159_TO_128___d975;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_127_TO_96___d973;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_95_TO_64___d972;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_63_TO_32___d970;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0___d969;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_511_TO_480___d416;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_479_TO_448___d415;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_447_TO_416___d413;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_415_TO_384___d412;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_383_TO_352___d410;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_351_TO_320___d409;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_319_TO_288___d407;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_287_TO_256___d406;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_255_TO_224___d404;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_223_TO_192___d403;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_191_TO_160___d401;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_159_TO_128___d400;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_127_TO_96___d398;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_95_TO_64___d397;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_63_TO_32___d395;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0___d394;
  tUInt32 DEF_x__h104116;
  tUInt32 DEF_x__h74979;
  tUInt32 DEF_x__h45010;
  tUInt32 DEF_x__h15868;
  tUInt32 DEF_x__h112284;
  tUInt32 DEF_x__h83147;
  tUInt32 DEF_x__h53178;
  tUInt32 DEF_x__h24041;
  tUInt8 DEF__read_idx__h120796;
  tUInt8 DEF__read_idx__h103973;
  tUInt8 DEF__read_idx__h74836;
  tUInt8 DEF__read_idx__h44867;
  tUInt8 DEF__read_idx__h15723;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2453;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_enqw_ETC___d2452;
  tUWide DEF_v__h133504;
  tUWide DEF_IF_ppp_mainMem_bram_serverAdapter_outData_ff_i_ETC___d2723;
  tUWide DEF_x__h122312;
  tUWide DEF_IF_ppp_cacheL2_stb_notEmpty__415_AND_ppp_cache_ETC___d2465;
  tUWide DEF_x__h120895;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_enqw_ETC___d2463;
  tUWide DEF_IF_cache2_cacheI_working_859_BIT_71_179_THEN_I_ETC___d2331;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2287;
  tUWide DEF_IF_cache2_cacheI_working_859_BIT_70_181_THEN_I_ETC___d2330;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2311;
  tUWide DEF_IF_cache2_cacheI_working_859_BIT_69_182_THEN_I_ETC___d2329;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2319;
  tUWide DEF_IF_cache2_cacheI_working_859_BIT_68_183_THEN_I_ETC___d2328;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2327;
  tUWide DEF_cache2_cacheI_memRespQ_first__148_BITS_31_TO_0_ETC___d2172;
  tUWide DEF_IF_cache2_cacheI_bram2_serverAdapter_outData_f_ETC___d1914;
  tUWide DEF_IF_cache2_cacheI_bram2_serverAdapter_outData_e_ETC___d1913;
  tUWide DEF_IF_cache2_cacheD_working_284_BIT_71_604_THEN_I_ETC___d1756;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1712;
  tUWide DEF_IF_cache2_cacheD_working_284_BIT_70_606_THEN_I_ETC___d1755;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1736;
  tUWide DEF_IF_cache2_cacheD_working_284_BIT_69_607_THEN_I_ETC___d1754;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1744;
  tUWide DEF_IF_cache2_cacheD_working_284_BIT_68_608_THEN_I_ETC___d1753;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1752;
  tUWide DEF_cache2_cacheD_memRespQ_first__573_BITS_31_TO_0_ETC___d1597;
  tUWide DEF_IF_cache2_cacheD_bram2_serverAdapter_outData_f_ETC___d1339;
  tUWide DEF_IF_cache2_cacheD_bram2_serverAdapter_outData_e_ETC___d1338;
  tUWide DEF_IF_cache1_cacheI_working_79_BIT_71_99_THEN_IF__ETC___d1151;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1107;
  tUWide DEF_IF_cache1_cacheI_working_79_BIT_70_001_THEN_IF_ETC___d1150;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1131;
  tUWide DEF_IF_cache1_cacheI_working_79_BIT_69_002_THEN_IF_ETC___d1149;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1139;
  tUWide DEF_IF_cache1_cacheI_working_79_BIT_68_003_THEN_IF_ETC___d1148;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1147;
  tUWide DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0__ETC___d992;
  tUWide DEF_IF_cache1_cacheI_bram2_serverAdapter_outData_f_ETC___d734;
  tUWide DEF_IF_cache1_cacheI_bram2_serverAdapter_outData_e_ETC___d733;
  tUWide DEF_IF_cache1_cacheD_working_04_BIT_71_24_THEN_IF__ETC___d576;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d532;
  tUWide DEF_IF_cache1_cacheD_working_04_BIT_70_26_THEN_IF__ETC___d575;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d556;
  tUWide DEF_IF_cache1_cacheD_working_04_BIT_69_27_THEN_IF__ETC___d574;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d564;
  tUWide DEF_IF_cache1_cacheD_working_04_BIT_68_28_THEN_IF__ETC___d573;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d572;
  tUWide DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0__ETC___d417;
  tUWide DEF_IF_cache1_cacheD_bram2_serverAdapter_outData_f_ETC___d159;
  tUWide DEF_IF_cache1_cacheD_bram2_serverAdapter_outData_e_ETC___d158;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_0___d2049;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_1___d2047;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_2___d2044;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_3___d2042;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_4___d2039;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_5___d2037;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_6___d2034;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_7___d2032;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_8___d2029;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_9___d2027;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_10___d2024;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_11___d2022;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_12___d2019;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_13___d2017;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_14___d2014;
  tUInt8 DEF_cache2_cacheI_working_859_BITS_3_TO_0_001_EQ_15___d2011;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_0___d1474;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_1___d1472;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_2___d1469;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_3___d1467;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_4___d1464;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_5___d1462;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_6___d1459;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_7___d1457;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_8___d1454;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_9___d1452;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_10___d1449;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_11___d1447;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_12___d1444;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_13___d1442;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_14___d1439;
  tUInt8 DEF_cache2_cacheD_working_284_BITS_3_TO_0_426_EQ_15___d1436;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_0___d869;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_1___d867;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_2___d864;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_3___d862;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_4___d859;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_5___d857;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_6___d854;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_7___d852;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_8___d849;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_9___d847;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_10___d844;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_11___d842;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_12___d839;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_13___d837;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_14___d834;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_15___d831;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_0___d294;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_1___d292;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_2___d289;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_3___d287;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_4___d284;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_5___d282;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_6___d279;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_7___d277;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_8___d274;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_9___d272;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_10___d269;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_11___d267;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_12___d264;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_13___d262;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_14___d259;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_15___d256;
  tUInt8 DEF__0_CONCAT_DONTCARE___d25;
  tUInt8 DEF_NOT_cache2_cacheI_is_downgrade_921___d1930;
  tUInt8 DEF_NOT_cache2_cacheD_is_downgrade_346___d1355;
  tUInt8 DEF_NOT_cache1_cacheI_is_downgrade_41___d750;
  tUInt8 DEF_NOT_cache1_cacheD_is_downgrade_66___d175;
  tUInt64 DEF__0_CONCAT_cache2_cacheI_working_859_BITS_71_TO__ETC___d2008;
  tUInt64 DEF__0_CONCAT_cache2_cacheD_working_284_BITS_71_TO__ETC___d1433;
  tUInt64 DEF__0_CONCAT_cache1_cacheI_working_79_BITS_71_TO_6_ETC___d828;
  tUInt64 DEF__0_CONCAT_cache1_cacheD_working_04_BITS_71_TO_6_ETC___d253;
  tUWide DEF_cache1_upreqs_first__764_BITS_537_TO_512_773_C_ETC___d2774;
  tUWide DEF_cache2_upreqs_first__795_BITS_537_TO_512_803_C_ETC___d2804;
  tUWide DEF__1_CONCAT_ppp_cacheL2_stb_first__419___d2484;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_line_472_BITS_529_ETC___d2494;
  tUWide DEF__1_CONCAT_cache2_cacheI_working_line_057_BITS_1_ETC___d2131;
  tUWide DEF_x_data__h108890;
  tUWide DEF__1_CONCAT_cache2_cacheD_working_line_482_BITS_1_ETC___d1556;
  tUWide DEF_x_data__h79753;
  tUWide DEF__1_CONCAT_cache1_cacheD_working_line_02_BITS_18_ETC___d376;
  tUWide DEF_x_data__h20647;
  tUWide DEF__1_CONCAT_cache1_cacheI_working_line_77_BITS_18_ETC___d951;
  tUWide DEF_x_data__h49784;
  tUWide DEF__0_CONCAT_cache2_cacheI_working_859_CONCAT_DONT_ETC___d2134;
  tUWide DEF__0_CONCAT_cache2_cacheD_working_284_CONCAT_DONT_ETC___d1559;
  tUWide DEF__0_CONCAT_cache1_cacheI_working_79_CONCAT_DONTCARE___d954;
  tUWide DEF__0_CONCAT_cache1_cacheD_working_04_CONCAT_DONTCARE___d379;
  tUWide DEF__2_CONCAT_ppp_cacheL2_stb_first__419_BITS_537_T_ETC___d2483;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_412_BITS_564_TO_5_ETC___d2509;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_412_BITS_564_TO_5_ETC___d2513;
  tUWide DEF__1_CONCAT_IF_ppp_mainMem_bram_serverAdapter_out_ETC___d2724;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_0_rv_port0__read__70_ETC___d2715;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_1_rv_port0__read__70_ETC___d2707;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_2_rv_port0__read__69_ETC___d2699;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_3_rv_port0__read__68_ETC___d2691;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_4_rv_port0__read__67_ETC___d2683;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_5_rv_port0__read__66_ETC___d2675;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_6_rv_port0__read__66_ETC___d2667;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_7_rv_port0__read__65_ETC___d2659;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_8_rv_port0__read__64_ETC___d2651;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_9_rv_port0__read__63_ETC___d2643;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_10_rv_port0__read__6_ETC___d2635;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_11_rv_port0__read__6_ETC___d2627;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_12_rv_port0__read__6_ETC___d2619;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_13_rv_port0__read__6_ETC___d2611;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_14_rv_port0__read__5_ETC___d2603;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_15_rv_port0__read__5_ETC___d2595;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_16_rv_port0__read__5_ETC___d2587;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_18_rv_port0__read__5_ETC___d2571;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_17_rv_port0__read__5_ETC___d2579;
  tUWide DEF__0_CONCAT_DONTCARE___d2569;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2326;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2318;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2308;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2276;
  tUWide DEF_cache2_cacheI_memRespQ_first__148_BITS_31_TO_0_ETC___d2169;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2092;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2089;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2051;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2046;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1751;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1743;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1733;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1701;
  tUWide DEF_cache2_cacheD_memRespQ_first__573_BITS_31_TO_0_ETC___d1594;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1517;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1514;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1476;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1471;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1146;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1138;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1128;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1096;
  tUWide DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0__ETC___d989;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d912;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d909;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d871;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d866;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d571;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d563;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d553;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d521;
  tUWide DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0__ETC___d414;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d296;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d291;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d337;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d334;
  tUWide DEF_cache2_cacheI_working_data_106_BITS_127_TO_96__ETC___d2129;
  tUWide DEF_cache2_cacheD_working_data_531_BITS_127_TO_96__ETC___d1554;
  tUWide DEF_cache1_cacheD_working_data_51_BITS_127_TO_96_5_ETC___d374;
  tUWide DEF_cache1_cacheI_working_data_26_BITS_127_TO_96_3_ETC___d949;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2325;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2317;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2305;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2265;
  tUWide DEF_cache2_cacheI_memRespQ_first__148_BITS_31_TO_0_ETC___d2166;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2086;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2041;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1750;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1742;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1730;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1690;
  tUWide DEF_cache2_cacheD_memRespQ_first__573_BITS_31_TO_0_ETC___d1591;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1511;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1466;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1145;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1137;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1125;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1085;
  tUWide DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0__ETC___d986;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d906;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d861;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d570;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d562;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d550;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d510;
  tUWide DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0__ETC___d411;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d286;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d331;
  tUWide DEF_cache2_cacheI_working_data_106_BITS_255_TO_224_ETC___d2128;
  tUWide DEF_cache2_cacheD_working_data_531_BITS_255_TO_224_ETC___d1553;
  tUWide DEF_cache1_cacheD_working_data_51_BITS_255_TO_224__ETC___d373;
  tUWide DEF_cache1_cacheI_working_data_26_BITS_255_TO_224__ETC___d948;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2324;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2316;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2302;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2254;
  tUWide DEF_cache2_cacheI_memRespQ_first__148_BITS_31_TO_0_ETC___d2163;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2083;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2036;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1749;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1741;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1727;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1679;
  tUWide DEF_cache2_cacheD_memRespQ_first__573_BITS_31_TO_0_ETC___d1588;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1508;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1461;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1144;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1136;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1122;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1074;
  tUWide DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0__ETC___d983;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d903;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d856;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d569;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d561;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d547;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d499;
  tUWide DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0__ETC___d408;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d281;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d328;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2323;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2315;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2299;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2243;
  tUWide DEF_cache2_cacheI_memRespQ_first__148_BITS_31_TO_0_ETC___d2160;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2080;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2031;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1748;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1740;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1724;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1668;
  tUWide DEF_cache2_cacheD_memRespQ_first__573_BITS_31_TO_0_ETC___d1585;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1505;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1456;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1143;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1135;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1119;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1063;
  tUWide DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0__ETC___d980;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d900;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d851;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d568;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d560;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d544;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d488;
  tUWide DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0__ETC___d405;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d276;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d325;
  tUWide DEF_cache2_cacheI_working_data_106_BITS_383_TO_352_ETC___d2127;
  tUWide DEF_cache2_cacheD_working_data_531_BITS_383_TO_352_ETC___d1552;
  tUWide DEF_cache1_cacheD_working_data_51_BITS_383_TO_352__ETC___d372;
  tUWide DEF_cache1_cacheI_working_data_26_BITS_383_TO_352__ETC___d947;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2322;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2314;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2296;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2232;
  tUWide DEF_cache2_cacheI_memRespQ_first__148_BITS_31_TO_0_ETC___d2157;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2077;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2026;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1747;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1739;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1721;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1657;
  tUWide DEF_cache2_cacheD_memRespQ_first__573_BITS_31_TO_0_ETC___d1582;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1502;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1451;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1142;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1134;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1116;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1052;
  tUWide DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0__ETC___d977;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d897;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d846;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d567;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d559;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d541;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d477;
  tUWide DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0__ETC___d402;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d271;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d322;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2321;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2313;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2293;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2221;
  tUWide DEF_cache2_cacheI_memRespQ_first__148_BITS_31_TO_0_ETC___d2154;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2074;
  tUWide DEF_IF_cache2_cacheI_working_859_BITS_3_TO_0_001_E_ETC___d2021;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1746;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1738;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1718;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1646;
  tUWide DEF_cache2_cacheD_memRespQ_first__573_BITS_31_TO_0_ETC___d1579;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1499;
  tUWide DEF_IF_cache2_cacheD_working_284_BITS_3_TO_0_426_E_ETC___d1446;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1141;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1133;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1113;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1041;
  tUWide DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0__ETC___d974;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d894;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d841;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d566;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d558;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d538;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d466;
  tUWide DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0__ETC___d399;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d266;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d319;
  tUWide DEF_rv_core2_getDReq_941_BITS_63_TO_38_948_CONCAT__ETC___d2951;
  tUWide DEF_rv_core2_getIReq_916_BITS_63_TO_38_921_CONCAT__ETC___d2924;
  tUWide DEF_rv_core1_getDReq_870_BITS_63_TO_38_877_CONCAT__ETC___d2880;
  tUWide DEF_rv_core1_getIReq_845_BITS_63_TO_38_850_CONCAT__ETC___d2853;
  tUWide DEF_cache1_cacheD_upgrades_first__751_BITS_63_TO_3_ETC___d2759;
  tUWide DEF_cache2_cacheD_upgrades_first__784_BITS_63_TO_3_ETC___d2792;
  tUWide DEF_cache2_cacheI_working_859_BITS_67_TO_4_004_CON_ETC___d2005;
  tUWide DEF_cache2_cacheD_working_284_BITS_67_TO_4_429_CON_ETC___d1430;
  tUWide DEF_cache1_cacheD_working_04_BITS_67_TO_4_49_CONCA_ETC___d250;
  tUWide DEF_cache1_cacheI_working_79_BITS_67_TO_4_24_CONCA_ETC___d825;
  tUWide DEF_dreq2_957_BITS_67_TO_32_958_CONCAT_cache2_resp_ETC___d2960;
  tUWide DEF_ireq2_930_BITS_67_TO_32_931_CONCAT_cache2_resp_ETC___d2933;
  tUWide DEF_ireq1_859_BITS_67_TO_32_860_CONCAT_cache1_resp_ETC___d2862;
  tUWide DEF_dreq1_886_BITS_67_TO_32_887_CONCAT_cache1_resp_ETC___d2889;
 
 /* Rules */
 public:
  void RL_cache1_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache1_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache1_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheD_bram1_serverAdapter_overRun();
  void RL_cache1_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache1_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache1_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheD_bram2_serverAdapter_overRun();
  void RL_cache1_cacheD_count();
  void RL_cache1_cacheD_req_process();
  void RL_cache1_cacheD_mvStbToL1();
  void RL_cache1_cacheD_startMiss();
  void RL_cache1_cacheD_sendFillReq();
  void RL_cache1_cacheD_waitFillResp_Ld();
  void RL_cache1_cacheD_waitFillResp_St();
  void RL_cache1_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache1_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache1_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheI_bram1_serverAdapter_overRun();
  void RL_cache1_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache1_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache1_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheI_bram2_serverAdapter_overRun();
  void RL_cache1_cacheI_count();
  void RL_cache1_cacheI_req_process();
  void RL_cache1_cacheI_mvStbToL1();
  void RL_cache1_cacheI_startMiss();
  void RL_cache1_cacheI_sendFillReq();
  void RL_cache1_cacheI_waitFillResp_Ld();
  void RL_cache1_cacheI_waitFillResp_St();
  void RL_cache1_connectCacheInstrPPP();
  void RL_cache1_connectCacheDataPPP();
  void RL_cache1_respsI();
  void RL_cache1_respsD();
  void RL_cache2_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache2_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache2_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheD_bram1_serverAdapter_overRun();
  void RL_cache2_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache2_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache2_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheD_bram2_serverAdapter_overRun();
  void RL_cache2_cacheD_count();
  void RL_cache2_cacheD_req_process();
  void RL_cache2_cacheD_mvStbToL1();
  void RL_cache2_cacheD_startMiss();
  void RL_cache2_cacheD_sendFillReq();
  void RL_cache2_cacheD_waitFillResp_Ld();
  void RL_cache2_cacheD_waitFillResp_St();
  void RL_cache2_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache2_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache2_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheI_bram1_serverAdapter_overRun();
  void RL_cache2_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache2_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache2_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheI_bram2_serverAdapter_overRun();
  void RL_cache2_cacheI_count();
  void RL_cache2_cacheI_req_process();
  void RL_cache2_cacheI_mvStbToL1();
  void RL_cache2_cacheI_startMiss();
  void RL_cache2_cacheI_sendFillReq();
  void RL_cache2_cacheI_waitFillResp_Ld();
  void RL_cache2_cacheI_waitFillResp_St();
  void RL_cache2_connectCacheInstrPPP();
  void RL_cache2_connectCacheDataPPP();
  void RL_cache2_respsI();
  void RL_cache2_respsD();
  void RL_ppp_cacheL2_bram_serverAdapter_outData_enqueue();
  void RL_ppp_cacheL2_bram_serverAdapter_outData_dequeue();
  void RL_ppp_cacheL2_bram_serverAdapter_cnt_finalAdd();
  void RL_ppp_cacheL2_bram_serverAdapter_s1__dreg_update();
  void RL_ppp_cacheL2_bram_serverAdapter_stageReadResponseAlways();
  void RL_ppp_cacheL2_bram_serverAdapter_moveToOutFIFO();
  void RL_ppp_cacheL2_bram_serverAdapter_overRun();
  void RL_ppp_cacheL2_req_process();
  void RL_ppp_cacheL2_mvStbToL1();
  void RL_ppp_cacheL2_startMiss();
  void RL_ppp_cacheL2_sendFillReq();
  void RL_ppp_cacheL2_waitFillResp_Ld();
  void RL_ppp_cacheL2_waitFillResp_St();
  void RL_ppp_mainMem_bram_serverAdapter_outData_enqueue();
  void RL_ppp_mainMem_bram_serverAdapter_outData_dequeue();
  void RL_ppp_mainMem_bram_serverAdapter_cnt_finalAdd();
  void RL_ppp_mainMem_bram_serverAdapter_s1__dreg_update();
  void RL_ppp_mainMem_bram_serverAdapter_stageReadResponseAlways();
  void RL_ppp_mainMem_bram_serverAdapter_moveToOutFIFO();
  void RL_ppp_mainMem_bram_serverAdapter_overRun();
  void RL_ppp_mainMem_dl_try_move();
  void RL_ppp_mainMem_dl_try_move_1();
  void RL_ppp_mainMem_dl_try_move_2();
  void RL_ppp_mainMem_dl_try_move_3();
  void RL_ppp_mainMem_dl_try_move_4();
  void RL_ppp_mainMem_dl_try_move_5();
  void RL_ppp_mainMem_dl_try_move_6();
  void RL_ppp_mainMem_dl_try_move_7();
  void RL_ppp_mainMem_dl_try_move_8();
  void RL_ppp_mainMem_dl_try_move_9();
  void RL_ppp_mainMem_dl_try_move_10();
  void RL_ppp_mainMem_dl_try_move_11();
  void RL_ppp_mainMem_dl_try_move_12();
  void RL_ppp_mainMem_dl_try_move_13();
  void RL_ppp_mainMem_dl_try_move_14();
  void RL_ppp_mainMem_dl_try_move_15();
  void RL_ppp_mainMem_dl_try_move_16();
  void RL_ppp_mainMem_dl_try_move_17();
  void RL_ppp_mainMem_dl_try_move_18();
  void RL_ppp_mainMem_deq();
  void RL_ppp_connectCacheDram();
  void RL_ppp_connectDramCache();
  void RL_ppp_processUpgrade1();
  void RL_ppp_processReq1();
  void RL_ppp_processUpgrade2();
  void RL_ppp_processReq2();
  void RL_ppp_processReqRes();
  void RL_tic();
  void RL_requestI1();
  void RL_responseI1();
  void RL_requestD1();
  void RL_responseD1();
  void RL_requestMMIO1();
  void RL_responseMMIO1();
  void RL_requestI2();
  void RL_responseI2();
  void RL_requestD2();
  void RL_responseD2();
  void RL_requestMMIO2();
  void RL_responseMMIO2();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
};

#endif /* ifndef __mktop_multicore_h__ */
