#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024e664c62b0 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_0000024e664c6440 .param/l "AWIDTH" 0 2 7, +C4<00000000000000000000000000000101>;
P_0000024e664c6478 .param/l "AWIDTH_INSTR" 0 2 5, +C4<00000000000000000000000000100000>;
P_0000024e664c64b0 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000100100>;
P_0000024e664c64e8 .param/l "DWIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
P_0000024e664c6520 .param/l "FUNCT_WIDTH" 0 2 8, +C4<00000000000000000000000000000011>;
P_0000024e664c6558 .param/l "IWIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0000024e664c6590 .param/l "PC_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v0000024e665cceb0_0 .var "c_clk", 0 0;
v0000024e665cd450_0 .var "c_rst", 0 0;
v0000024e665ccf50_0 .var "ds_data_in_rd", 31 0;
v0000024e665cd950_0 .net "ds_data_out_rs1", 31 0, v0000024e665bbfe0_0;  1 drivers
v0000024e665cdc70_0 .net "ds_data_out_rs2", 31 0, v0000024e665ba3c0_0;  1 drivers
v0000024e665cd270_0 .net "ds_o_addr_rd_p", 4 0, v0000024e665bbcc0_0;  1 drivers
v0000024e665cc2d0_0 .net "ds_o_addr_rs1_p", 4 0, v0000024e665babe0_0;  1 drivers
v0000024e665cd4f0_0 .net "ds_o_addr_rs2_p", 4 0, v0000024e665ba500_0;  1 drivers
v0000024e665cc550_0 .net "ds_o_alu", 13 0, v0000024e665ba820_0;  1 drivers
v0000024e665cc190_0 .net "ds_o_funct3", 2 0, v0000024e665bad20_0;  1 drivers
v0000024e665cd090_0 .net "ds_o_imm", 31 0, v0000024e665bba40_0;  1 drivers
v0000024e665cc230_0 .net "ds_o_opcode", 10 0, v0000024e665bbea0_0;  1 drivers
v0000024e665ccff0_0 .var "ds_we", 0 0;
v0000024e665cc370_0 .var "fi_i_ce", 0 0;
v0000024e665cda90_0 .var "fi_i_flush", 0 0;
v0000024e665cd130_0 .var "fi_i_stall", 0 0;
v0000024e665cd310_0 .net "fi_o_instr_fetch", 31 0, v0000024e665bda50_0;  1 drivers
v0000024e665cd810_0 .var/i "i", 31 0;
S_0000024e66521520 .scope module, "cn" "connect" 2 32, 3 6 0, S_0000024e664c62b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c_clk";
    .port_info 1 /INPUT 1 "c_rst";
    .port_info 2 /INPUT 1 "fi_i_stall";
    .port_info 3 /INPUT 1 "fi_i_flush";
    .port_info 4 /INPUT 1 "fi_i_ce";
    .port_info 5 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 6 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 7 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 8 /INPUT 32 "ds_data_in_rd";
    .port_info 9 /OUTPUT 11 "ds_o_opcode";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 32 "ds_o_imm";
    .port_info 12 /OUTPUT 3 "ds_o_funct3";
    .port_info 13 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 14 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 15 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 16 /INPUT 1 "ds_we";
P_0000024e665216b0 .param/l "AWIDTH" 0 3 11, +C4<00000000000000000000000000000101>;
P_0000024e665216e8 .param/l "AWIDTH_INSTR" 0 3 9, +C4<00000000000000000000000000100000>;
P_0000024e66521720 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000100100>;
P_0000024e66521758 .param/l "DWIDTH" 0 3 13, +C4<00000000000000000000000000100000>;
P_0000024e66521790 .param/l "FUNCT_WIDTH" 0 3 12, +C4<00000000000000000000000000000011>;
P_0000024e665217c8 .param/l "IWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_0000024e66521800 .param/l "PC_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v0000024e665c3070_0 .net "c_clk", 0 0, v0000024e665cceb0_0;  1 drivers
v0000024e665c3430_0 .net "c_rst", 0 0, v0000024e665cd450_0;  1 drivers
v0000024e665c2b70_0 .net "ds_data_in_rd", 31 0, v0000024e665ccf50_0;  1 drivers
v0000024e665c2170_0 .net "ds_data_out_rs1", 31 0, v0000024e665bbfe0_0;  alias, 1 drivers
v0000024e665c27b0_0 .net "ds_data_out_rs2", 31 0, v0000024e665ba3c0_0;  alias, 1 drivers
v0000024e665c4010_0 .net "ds_o_addr_rd_p", 4 0, v0000024e665bbcc0_0;  alias, 1 drivers
v0000024e665c25d0_0 .net "ds_o_addr_rs1_p", 4 0, v0000024e665babe0_0;  alias, 1 drivers
v0000024e665c3cf0_0 .net "ds_o_addr_rs2_p", 4 0, v0000024e665ba500_0;  alias, 1 drivers
v0000024e665c22b0_0 .net "ds_o_alu", 13 0, v0000024e665ba820_0;  alias, 1 drivers
v0000024e665c2c10_0 .net "ds_o_ce", 0 0, v0000024e665ba8c0_0;  1 drivers
v0000024e665c3110_0 .net "ds_o_exception", 3 0, v0000024e665bb9a0_0;  1 drivers
v0000024e665c3e30_0 .net "ds_o_flush", 0 0, L_0000024e6656d800;  1 drivers
v0000024e665c3250_0 .net "ds_o_funct3", 2 0, v0000024e665bad20_0;  alias, 1 drivers
v0000024e665c2350_0 .net "ds_o_imm", 31 0, v0000024e665bba40_0;  alias, 1 drivers
v0000024e665c3930_0 .net "ds_o_opcode", 10 0, v0000024e665bbea0_0;  alias, 1 drivers
v0000024e665c3b10_0 .net "ds_o_pc", 31 0, v0000024e665bb220_0;  1 drivers
v0000024e665cde50_0 .net "ds_o_stall", 0 0, L_0000024e6656dbf0;  1 drivers
v0000024e665cdbd0_0 .net "ds_we", 0 0, v0000024e665ccff0_0;  1 drivers
o0000024e66571888 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024e665cd9f0_0 .net "fi_alu_pc_value", 31 0, o0000024e66571888;  0 drivers
o0000024e665718b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024e665cd630_0 .net "fi_change_pc", 0 0, o0000024e665718b8;  0 drivers
v0000024e665ce030_0 .net "fi_i_ce", 0 0, v0000024e665cc370_0;  1 drivers
v0000024e665cdd10_0 .net "fi_i_flush", 0 0, v0000024e665cda90_0;  1 drivers
v0000024e665cd1d0_0 .net "fi_i_stall", 0 0, v0000024e665cd130_0;  1 drivers
v0000024e665cc9b0_0 .net "fi_o_addr_instr", 31 0, v0000024e665bdeb0_0;  1 drivers
v0000024e665cd3b0_0 .net "fi_o_ce", 0 0, v0000024e665bd4b0_0;  1 drivers
v0000024e665ccd70_0 .net "fi_o_flush", 0 0, v0000024e665bd730_0;  1 drivers
v0000024e665cdf90_0 .net "fi_o_instr_fetch", 31 0, v0000024e665bda50_0;  alias, 1 drivers
v0000024e665cccd0_0 .net "fi_o_stall", 0 0, v0000024e665bdaf0_0;  1 drivers
v0000024e665cca50_0 .net "fi_pc", 31 0, v0000024e665c2990_0;  1 drivers
S_0000024e66509f10 .scope module, "ds" "decoder_stage" 3 75, 4 7 0, S_0000024e66521520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ds_clk";
    .port_info 1 /INPUT 1 "ds_rst";
    .port_info 2 /INPUT 32 "ds_i_instr";
    .port_info 3 /INPUT 32 "ds_i_pc";
    .port_info 4 /OUTPUT 32 "ds_o_pc";
    .port_info 5 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 6 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 7 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 8 /OUTPUT 3 "ds_o_funct3";
    .port_info 9 /OUTPUT 32 "ds_o_imm";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 11 "ds_o_opcode";
    .port_info 12 /OUTPUT 4 "ds_o_exception";
    .port_info 13 /INPUT 1 "ds_i_ce";
    .port_info 14 /OUTPUT 1 "ds_o_ce";
    .port_info 15 /INPUT 1 "ds_i_stall";
    .port_info 16 /OUTPUT 1 "ds_o_stall";
    .port_info 17 /INPUT 1 "ds_i_flush";
    .port_info 18 /OUTPUT 1 "ds_o_flush";
    .port_info 19 /INPUT 32 "ds_data_in_rd";
    .port_info 20 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 21 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 22 /INPUT 1 "ds_we";
P_0000024e6653c010 .param/l "AWIDTH" 0 4 9, +C4<00000000000000000000000000000101>;
P_0000024e6653c048 .param/l "DWIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0000024e6653c080 .param/l "FUNCT_WIDTH" 0 4 12, +C4<00000000000000000000000000000011>;
P_0000024e6653c0b8 .param/l "IWIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
P_0000024e6653c0f0 .param/l "PC_WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
v0000024e665bc790_0 .net "ds_clk", 0 0, v0000024e665cceb0_0;  alias, 1 drivers
v0000024e665bd550_0 .net "ds_data_in_rd", 31 0, v0000024e665ccf50_0;  alias, 1 drivers
v0000024e665bd050_0 .net "ds_data_out_rs1", 31 0, v0000024e665bbfe0_0;  alias, 1 drivers
v0000024e665bd690_0 .net "ds_data_out_rs2", 31 0, v0000024e665ba3c0_0;  alias, 1 drivers
v0000024e665bca10_0 .net "ds_i_ce", 0 0, v0000024e665bd4b0_0;  alias, 1 drivers
v0000024e665bdc30_0 .net "ds_i_flush", 0 0, v0000024e665bd730_0;  alias, 1 drivers
v0000024e665bc830_0 .net "ds_i_instr", 31 0, v0000024e665bda50_0;  alias, 1 drivers
v0000024e665bdf50_0 .net "ds_i_pc", 31 0, v0000024e665c2990_0;  alias, 1 drivers
v0000024e665bc470_0 .net "ds_i_stall", 0 0, v0000024e665bdaf0_0;  alias, 1 drivers
v0000024e665bc5b0_0 .net "ds_o_addr_rd", 4 0, L_0000024e66524090;  1 drivers
v0000024e665bdff0_0 .net "ds_o_addr_rd_p", 4 0, v0000024e665bbcc0_0;  alias, 1 drivers
v0000024e665bc1f0_0 .net "ds_o_addr_rs1", 4 0, L_0000024e66523fb0;  1 drivers
v0000024e665bc330_0 .net "ds_o_addr_rs1_p", 4 0, v0000024e665babe0_0;  alias, 1 drivers
v0000024e665bd7d0_0 .net "ds_o_addr_rs2", 4 0, L_0000024e66523df0;  1 drivers
v0000024e665bcbf0_0 .net "ds_o_addr_rs2_p", 4 0, v0000024e665ba500_0;  alias, 1 drivers
v0000024e665bc510_0 .net "ds_o_alu", 13 0, v0000024e665ba820_0;  alias, 1 drivers
v0000024e665bd370_0 .net "ds_o_ce", 0 0, v0000024e665ba8c0_0;  alias, 1 drivers
v0000024e665bc290_0 .net "ds_o_exception", 3 0, v0000024e665bb9a0_0;  alias, 1 drivers
v0000024e665bc650_0 .net "ds_o_flush", 0 0, L_0000024e6656d800;  alias, 1 drivers
v0000024e665bc3d0_0 .net "ds_o_funct3", 2 0, v0000024e665bad20_0;  alias, 1 drivers
v0000024e665bcdd0_0 .net "ds_o_imm", 31 0, v0000024e665bba40_0;  alias, 1 drivers
v0000024e665bd2d0_0 .net "ds_o_opcode", 10 0, v0000024e665bbea0_0;  alias, 1 drivers
v0000024e665bc8d0_0 .net "ds_o_pc", 31 0, v0000024e665bb220_0;  alias, 1 drivers
v0000024e665bd5f0_0 .net "ds_o_stall", 0 0, L_0000024e6656dbf0;  alias, 1 drivers
v0000024e665bc970_0 .net "ds_rst", 0 0, v0000024e665cd450_0;  alias, 1 drivers
v0000024e665bdcd0_0 .net "ds_we", 0 0, v0000024e665ccff0_0;  alias, 1 drivers
S_0000024e6650a0a0 .scope module, "d" "decoder" 4 50, 5 5 0, S_0000024e66509f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d_clk";
    .port_info 1 /INPUT 1 "d_rst";
    .port_info 2 /INPUT 32 "d_i_instr";
    .port_info 3 /INPUT 32 "d_i_pc";
    .port_info 4 /OUTPUT 32 "d_o_pc";
    .port_info 5 /OUTPUT 5 "d_o_addr_rs1";
    .port_info 6 /OUTPUT 5 "d_o_addr_rs1_p";
    .port_info 7 /OUTPUT 5 "d_o_addr_rs2";
    .port_info 8 /OUTPUT 5 "d_o_addr_rs2_p";
    .port_info 9 /OUTPUT 5 "d_o_addr_rd";
    .port_info 10 /OUTPUT 5 "d_o_addr_rd_p";
    .port_info 11 /OUTPUT 32 "d_o_imm";
    .port_info 12 /OUTPUT 3 "d_o_funct3";
    .port_info 13 /OUTPUT 14 "d_o_alu";
    .port_info 14 /OUTPUT 11 "d_o_opcode";
    .port_info 15 /OUTPUT 4 "d_o_exception";
    .port_info 16 /INPUT 1 "d_i_ce";
    .port_info 17 /OUTPUT 1 "d_o_ce";
    .port_info 18 /INPUT 1 "d_i_stall";
    .port_info 19 /OUTPUT 1 "d_o_stall";
    .port_info 20 /INPUT 1 "d_i_flush";
    .port_info 21 /OUTPUT 1 "d_o_flush";
P_0000024e6653cfd0 .param/l "AWIDTH" 0 5 8, +C4<00000000000000000000000000000101>;
P_0000024e6653d008 .param/l "DWIDTH" 0 5 6, +C4<00000000000000000000000000100000>;
P_0000024e6653d040 .param/l "FUNCT_WIDTH" 0 5 10, +C4<00000000000000000000000000000011>;
P_0000024e6653d078 .param/l "IWIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0000024e6653d0b0 .param/l "PC_WIDTH" 0 5 9, +C4<00000000000000000000000000100000>;
L_0000024e66523df0 .functor BUFZ 5, v0000024e665bb7c0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000024e66523fb0 .functor BUFZ 5, v0000024e665bb540_0, C4<00000>, C4<00000>, C4<00000>;
L_0000024e66524090 .functor BUFZ 5, v0000024e665ba140_0, C4<00000>, C4<00000>, C4<00000>;
L_0000024e664c9c20 .functor OR 1, L_0000024e6656dbf0, v0000024e665bdaf0_0, C4<0>, C4<0>;
L_0000024e6656dbf0 .functor OR 1, v0000024e665bdaf0_0, L_0000024e665ccb90, C4<0>, C4<0>;
L_0000024e6656d800 .functor OR 1, v0000024e665bd730_0, L_0000024e665cd590, C4<0>, C4<0>;
v0000024e66561090_0 .net *"_ivl_13", 0 0, L_0000024e665cd590;  1 drivers
v0000024e665614f0_0 .net *"_ivl_9", 0 0, L_0000024e665ccb90;  1 drivers
v0000024e665616d0_0 .var "alu_add_d", 0 0;
v0000024e66561db0_0 .var "alu_and_d", 0 0;
v0000024e66560ff0_0 .var "alu_eq_d", 0 0;
v0000024e665613b0_0 .var "alu_ge_d", 0 0;
v0000024e66561130_0 .var "alu_geu_d", 0 0;
v0000024e665611d0_0 .var "alu_lt_d", 0 0;
v0000024e66561590_0 .var "alu_ltu_d", 0 0;
v0000024e66561270_0 .var "alu_neq_d", 0 0;
v0000024e66561770_0 .var "alu_or_d", 0 0;
v0000024e66561310_0 .var "alu_sll_d", 0 0;
v0000024e66561630_0 .var "alu_slt_d", 0 0;
v0000024e66561e50_0 .var "alu_sltu_d", 0 0;
v0000024e66561810_0 .var "alu_sra_d", 0 0;
v0000024e66561ef0_0 .var "alu_srl_d", 0 0;
v0000024e66561950_0 .var "alu_sub_d", 0 0;
v0000024e665619f0_0 .var "alu_xor_d", 0 0;
v0000024e66561a90_0 .net "d_clk", 0 0, v0000024e665cceb0_0;  alias, 1 drivers
v0000024e66561b30_0 .net "d_i_ce", 0 0, v0000024e665bd4b0_0;  alias, 1 drivers
v0000024e66561c70_0 .net "d_i_flush", 0 0, v0000024e665bd730_0;  alias, 1 drivers
v0000024e66561d10_0 .net "d_i_instr", 31 0, v0000024e665bda50_0;  alias, 1 drivers
v0000024e665ba460_0 .net "d_i_pc", 31 0, v0000024e665c2990_0;  alias, 1 drivers
v0000024e665bb900_0 .net "d_i_stall", 0 0, v0000024e665bdaf0_0;  alias, 1 drivers
v0000024e665bab40_0 .net "d_o_addr_rd", 4 0, L_0000024e66524090;  alias, 1 drivers
v0000024e665bbcc0_0 .var "d_o_addr_rd_p", 4 0;
v0000024e665bb720_0 .net "d_o_addr_rs1", 4 0, L_0000024e66523fb0;  alias, 1 drivers
v0000024e665babe0_0 .var "d_o_addr_rs1_p", 4 0;
v0000024e665bb360_0 .net "d_o_addr_rs2", 4 0, L_0000024e66523df0;  alias, 1 drivers
v0000024e665ba500_0 .var "d_o_addr_rs2_p", 4 0;
v0000024e665ba820_0 .var "d_o_alu", 13 0;
v0000024e665ba8c0_0 .var "d_o_ce", 0 0;
v0000024e665bb9a0_0 .var "d_o_exception", 3 0;
v0000024e665ba960_0 .net "d_o_flush", 0 0, L_0000024e6656d800;  alias, 1 drivers
v0000024e665bad20_0 .var "d_o_funct3", 2 0;
v0000024e665bba40_0 .var "d_o_imm", 31 0;
v0000024e665bbea0_0 .var "d_o_opcode", 10 0;
v0000024e665bb220_0 .var "d_o_pc", 31 0;
v0000024e665badc0_0 .net "d_o_stall", 0 0, L_0000024e6656dbf0;  alias, 1 drivers
v0000024e665bafa0_0 .net "d_rst", 0 0, v0000024e665cd450_0;  alias, 1 drivers
v0000024e665bb2c0_0 .var "funct3", 2 0;
v0000024e665baf00_0 .var "illegal_check", 0 0;
v0000024e665bae60_0 .var "imm_d", 31 0;
v0000024e665bb400_0 .var "opcode", 6 0;
v0000024e665bb040_0 .var "opcode_auipc_d", 0 0;
v0000024e665bbae0_0 .var "opcode_branch_d", 0 0;
v0000024e665bbb80_0 .var "opcode_fence_d", 0 0;
v0000024e665bb0e0_0 .var "opcode_itype_d", 0 0;
v0000024e665ba5a0_0 .var "opcode_jal_d", 0 0;
v0000024e665ba280_0 .var "opcode_jalr_d", 0 0;
v0000024e665bb180_0 .var "opcode_load_word_d", 0 0;
v0000024e665bb4a0_0 .var "opcode_lui_d", 0 0;
v0000024e665ba640_0 .var "opcode_rtype_d", 0 0;
v0000024e665ba1e0_0 .var "opcode_store_word_d", 0 0;
v0000024e665baa00_0 .var "opcode_system_d", 0 0;
v0000024e665bbd60_0 .net "stall_bit", 0 0, L_0000024e664c9c20;  1 drivers
v0000024e665ba6e0_0 .var "system_exeption", 0 0;
v0000024e665ba140_0 .var "temp_addr_rd", 4 0;
v0000024e665bb540_0 .var "temp_addr_rs1", 4 0;
v0000024e665bb7c0_0 .var "temp_addr_rs2", 4 0;
v0000024e665bb5e0_0 .var "valid_opcode", 0 0;
E_0000024e665538a0/0 .event anyedge, v0000024e66561d10_0, v0000024e665bb400_0, v0000024e665bb2c0_0, v0000024e665ba640_0;
E_0000024e665538a0/1 .event anyedge, v0000024e665bb0e0_0, v0000024e665bb180_0, v0000024e665ba1e0_0, v0000024e665bbae0_0;
E_0000024e665538a0/2 .event anyedge, v0000024e665ba5a0_0, v0000024e665ba280_0, v0000024e665bb4a0_0, v0000024e665bb040_0;
E_0000024e665538a0/3 .event anyedge, v0000024e665baa00_0, v0000024e665bbb80_0, v0000024e66561310_0, v0000024e66561ef0_0;
E_0000024e665538a0/4 .event anyedge, v0000024e66561810_0;
E_0000024e665538a0 .event/or E_0000024e665538a0/0, E_0000024e665538a0/1, E_0000024e665538a0/2, E_0000024e665538a0/3, E_0000024e665538a0/4;
E_0000024e66553320/0 .event negedge, v0000024e665bafa0_0;
E_0000024e66553320/1 .event posedge, v0000024e66561a90_0;
E_0000024e66553320 .event/or E_0000024e66553320/0, E_0000024e66553320/1;
L_0000024e665ccb90 .part v0000024e665bb9a0_0, 0, 1;
L_0000024e665cd590 .part v0000024e665bb9a0_0, 1, 1;
S_0000024e664d2070 .scope module, "re" "register" 4 78, 6 4 0, S_0000024e66509f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "r_rst";
    .port_info 2 /INPUT 5 "r_addr_rs_1";
    .port_info 3 /INPUT 5 "r_addr_rs_2";
    .port_info 4 /INPUT 5 "r_addr_rd";
    .port_info 5 /INPUT 32 "r_data_rd";
    .port_info 6 /OUTPUT 32 "r_data_out_rs1";
    .port_info 7 /OUTPUT 32 "r_data_out_rs2";
    .port_info 8 /INPUT 1 "r_we";
P_0000024e664a5570 .param/l "AWIDTH" 0 6 6, +C4<00000000000000000000000000000101>;
P_0000024e664a55a8 .param/l "DWIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
L_0000024e6656de90 .functor AND 1, v0000024e665ccff0_0, L_0000024e665cc410, C4<1>, C4<1>;
L_0000024e665ce158 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024e665bb860_0 .net/2u *"_ivl_0", 4 0, L_0000024e665ce158;  1 drivers
v0000024e665ba320_0 .net *"_ivl_2", 0 0, L_0000024e665cc410;  1 drivers
v0000024e665ba780 .array "data", 31 0, 31 0;
v0000024e665bbc20_0 .var/i "i", 31 0;
v0000024e665bac80_0 .net "r_addr_rd", 4 0, v0000024e665bbcc0_0;  alias, 1 drivers
v0000024e665bb680_0 .net "r_addr_rs_1", 4 0, v0000024e665babe0_0;  alias, 1 drivers
v0000024e665bbe00_0 .net "r_addr_rs_2", 4 0, v0000024e665ba500_0;  alias, 1 drivers
v0000024e665bbf40_0 .net "r_clk", 0 0, v0000024e665cceb0_0;  alias, 1 drivers
v0000024e665bbfe0_0 .var "r_data_out_rs1", 31 0;
v0000024e665ba3c0_0 .var "r_data_out_rs2", 31 0;
v0000024e665bcb50_0 .net "r_data_rd", 31 0, v0000024e665ccf50_0;  alias, 1 drivers
v0000024e665bc6f0_0 .net "r_rst", 0 0, v0000024e665cd450_0;  alias, 1 drivers
v0000024e665bc150_0 .net "r_wb", 0 0, L_0000024e6656de90;  1 drivers
v0000024e665bcab0_0 .net "r_we", 0 0, v0000024e665ccff0_0;  alias, 1 drivers
L_0000024e665cc410 .cmp/ne 5, v0000024e665bbcc0_0, L_0000024e665ce158;
S_0000024e664d2200 .scope module, "fi" "fetch_i" 3 53, 7 6 0, S_0000024e66521520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fi_clk";
    .port_info 1 /INPUT 1 "fi_rst";
    .port_info 2 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 3 /OUTPUT 32 "fi_o_addr_instr";
    .port_info 4 /INPUT 1 "fi_change_pc";
    .port_info 5 /INPUT 32 "fi_alu_pc_value";
    .port_info 6 /OUTPUT 32 "fi_pc";
    .port_info 7 /INPUT 1 "fi_i_stall";
    .port_info 8 /OUTPUT 1 "fi_o_stall";
    .port_info 9 /OUTPUT 1 "fi_o_ce";
    .port_info 10 /INPUT 1 "fi_i_flush";
    .port_info 11 /OUTPUT 1 "fi_o_flush";
    .port_info 12 /INPUT 1 "fi_i_ce";
P_0000024e66562350 .param/l "AWIDTH_INSTR" 0 7 9, +C4<00000000000000000000000000100000>;
P_0000024e66562388 .param/l "DEPTH" 0 7 8, +C4<00000000000000000000000000100100>;
P_0000024e665623c0 .param/l "IWIDTH" 0 7 7, +C4<00000000000000000000000000100000>;
P_0000024e665623f8 .param/l "PC_WIDTH" 0 7 10, +C4<00000000000000000000000000100000>;
v0000024e665c3750_0 .net "fi_alu_pc_value", 31 0, o0000024e66571888;  alias, 0 drivers
v0000024e665c2710_0 .net "fi_change_pc", 0 0, o0000024e665718b8;  alias, 0 drivers
v0000024e665c2f30_0 .net "fi_clk", 0 0, v0000024e665cceb0_0;  alias, 1 drivers
v0000024e665c3f70_0 .net "fi_i_ce", 0 0, v0000024e665cc370_0;  alias, 1 drivers
v0000024e665c2df0_0 .net "fi_i_flush", 0 0, v0000024e665cda90_0;  alias, 1 drivers
v0000024e665c2850_0 .net "fi_i_stall", 0 0, v0000024e665cd130_0;  alias, 1 drivers
v0000024e665c2e90_0 .net "fi_i_syn", 0 0, v0000024e665bdb90_0;  1 drivers
v0000024e665c3a70_0 .net "fi_o_ack", 0 0, v0000024e665c2210_0;  1 drivers
v0000024e665c2fd0_0 .net "fi_o_addr_instr", 31 0, v0000024e665bdeb0_0;  alias, 1 drivers
v0000024e665c2670_0 .net "fi_o_ce", 0 0, v0000024e665bd4b0_0;  alias, 1 drivers
v0000024e665c3c50_0 .net "fi_o_flush", 0 0, v0000024e665bd730_0;  alias, 1 drivers
v0000024e665c2ad0_0 .net "fi_o_instr_fetch", 31 0, v0000024e665bda50_0;  alias, 1 drivers
v0000024e665c28f0_0 .net "fi_o_instr_mem", 31 0, v0000024e665c36b0_0;  1 drivers
v0000024e665c3d90_0 .net "fi_o_stall", 0 0, v0000024e665bdaf0_0;  alias, 1 drivers
v0000024e665c37f0_0 .net "fi_pc", 31 0, v0000024e665c2990_0;  alias, 1 drivers
v0000024e665c3890_0 .net "fi_rst", 0 0, v0000024e665cd450_0;  alias, 1 drivers
S_0000024e665164b0 .scope module, "f" "instruction_fetch" 7 48, 8 4 0, S_0000024e664d2200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
    .port_info 16 /INPUT 1 "f_i_last";
P_0000024e66483350 .param/l "AWIDTH_INSTR" 0 8 6, +C4<00000000000000000000000000100000>;
P_0000024e66483388 .param/l "IWIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
P_0000024e664833c0 .param/l "PC_WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
L_0000024e66524480 .functor OR 1, v0000024e665bdaf0_0, v0000024e665cd130_0, C4<0>, C4<0>;
L_0000024e66523ca0 .functor AND 1, v0000024e665c2cb0_0, L_0000024e665ccaf0, C4<1>, C4<1>;
L_0000024e66523d10 .functor OR 1, L_0000024e66524480, L_0000024e66523ca0, C4<0>, C4<0>;
v0000024e665bcc90_0 .net *"_ivl_1", 0 0, L_0000024e66524480;  1 drivers
v0000024e665bdd70_0 .net *"_ivl_3", 0 0, L_0000024e665ccaf0;  1 drivers
v0000024e665bcd30_0 .net *"_ivl_5", 0 0, L_0000024e66523ca0;  1 drivers
v0000024e665bce70_0 .var "ce", 0 0;
v0000024e665bd870_0 .var "ce_d", 0 0;
v0000024e665bd910_0 .net "f_alu_pc_value", 31 0, o0000024e66571888;  alias, 0 drivers
v0000024e665bcf10_0 .net "f_change_pc", 0 0, o0000024e665718b8;  alias, 0 drivers
v0000024e665bcfb0_0 .net "f_clk", 0 0, v0000024e665cceb0_0;  alias, 1 drivers
v0000024e665bde10_0 .net "f_i_ack", 0 0, v0000024e665c2210_0;  alias, 1 drivers
v0000024e665bd0f0_0 .net "f_i_ce", 0 0, v0000024e665cc370_0;  alias, 1 drivers
v0000024e665bd9b0_0 .net "f_i_flush", 0 0, v0000024e665cda90_0;  alias, 1 drivers
v0000024e665bd190_0 .net "f_i_instr", 31 0, v0000024e665c36b0_0;  alias, 1 drivers
o0000024e665719a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024e665bd230_0 .net "f_i_last", 0 0, o0000024e665719a8;  0 drivers
v0000024e665bd410_0 .net "f_i_stall", 0 0, v0000024e665cd130_0;  alias, 1 drivers
v0000024e665bdeb0_0 .var "f_o_addr_instr", 31 0;
v0000024e665bd4b0_0 .var "f_o_ce", 0 0;
v0000024e665bd730_0 .var "f_o_flush", 0 0;
v0000024e665bda50_0 .var "f_o_instr", 31 0;
v0000024e665bdaf0_0 .var "f_o_stall", 0 0;
v0000024e665bdb90_0 .var "f_o_syn", 0 0;
v0000024e665c2cb0_0 .var "f_o_syn_r", 0 0;
v0000024e665c2990_0 .var "f_pc", 31 0;
v0000024e665c3570_0 .net "f_rst", 0 0, v0000024e665cd450_0;  alias, 1 drivers
v0000024e665c23f0_0 .var "init_done", 0 0;
v0000024e665c3610_0 .var "prev_pc", 31 0;
v0000024e665c2d50_0 .var "req", 0 0;
v0000024e665c32f0_0 .net "stall", 0 0, L_0000024e66523d10;  1 drivers
v0000024e665c3bb0_0 .var "temp_ack", 0 0;
v0000024e665c3ed0_0 .var "temp_last", 0 0;
L_0000024e665ccaf0 .reduce/nor v0000024e665c2210_0;
S_0000024e66516640 .scope module, "t" "transmit" 7 36, 9 4 0, S_0000024e664d2200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "t_rst";
    .port_info 2 /INPUT 1 "t_i_syn";
    .port_info 3 /OUTPUT 32 "t_o_instr";
    .port_info 4 /OUTPUT 1 "t_o_ack";
    .port_info 5 /OUTPUT 1 "t_o_last";
P_0000024e664d49e0 .param/l "DEPTH" 0 9 6, +C4<00000000000000000000000000100100>;
P_0000024e664d4a18 .param/l "DWIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
P_0000024e664d4a50 .param/l "IWIDTH" 0 9 5, +C4<00000000000000000000000000100000>;
v0000024e665c31b0_0 .var/i "counter", 31 0;
v0000024e665c2530 .array "mem_instr", 35 0, 31 0;
v0000024e665c39d0_0 .net "t_clk", 0 0, v0000024e665cceb0_0;  alias, 1 drivers
v0000024e665c34d0_0 .net "t_i_syn", 0 0, v0000024e665bdb90_0;  alias, 1 drivers
v0000024e665c2210_0 .var "t_o_ack", 0 0;
v0000024e665c36b0_0 .var "t_o_instr", 31 0;
v0000024e665c2a30_0 .var "t_o_last", 0 0;
v0000024e665c3390_0 .net "t_rst", 0 0, v0000024e665cd450_0;  alias, 1 drivers
v0000024e665c2490_0 .var "t_syn_r", 0 0;
S_0000024e66482da0 .scope task, "reset" "reset" 2 68, 2 68 0, S_0000024e664c62b0;
 .timescale 0 0;
v0000024e665cce10_0 .var/i "counter", 31 0;
E_0000024e66553260 .event posedge, v0000024e66561a90_0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e665cd450_0, 0, 1;
    %load/vec4 v0000024e665cce10_0;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024e66553260;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e665cd450_0, 0, 1;
    %end;
    .scope S_0000024e66516640;
T_1 ;
    %wait E_0000024e66553320;
    %load/vec4 v0000024e665c3390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024e665c31b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024e665c36b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665c2210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665c2a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665c2490_0, 0;
    %vpi_call 9 29 "$readmemh", "./source/instr.txt", v0000024e665c2530, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100011 {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024e665c34d0_0;
    %assign/vec4 v0000024e665c2490_0, 0;
    %load/vec4 v0000024e665c2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 4, v0000024e665c31b0_0;
    %load/vec4a v0000024e665c2530, 4;
    %assign/vec4 v0000024e665c36b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e665c2210_0, 0;
    %load/vec4 v0000024e665c31b0_0;
    %cmpi/s 35, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0000024e665c31b0_0;
    %addi 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %assign/vec4 v0000024e665c31b0_0, 0;
    %load/vec4 v0000024e665c31b0_0;
    %cmpi/e 35, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %pad/s 1;
    %assign/vec4 v0000024e665c2a30_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665c2a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665c2210_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024e665164b0;
T_2 ;
    %wait E_0000024e66553320;
    %load/vec4 v0000024e665c3570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665bdaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665bce70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665bd870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665bd4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665bd730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665bdaf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024e665bda50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024e665c2990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024e665c3610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024e665bdeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665c2cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665bdb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665c23f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665c3bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665c3ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665c2d50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024e665bd230_0;
    %assign/vec4 v0000024e665c3ed0_0, 0;
    %load/vec4 v0000024e665bde10_0;
    %assign/vec4 v0000024e665c3bb0_0, 0;
    %load/vec4 v0000024e665c23f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e665c23f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e665c2d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e665bdb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e665c2cb0_0, 0;
    %load/vec4 v0000024e665c2990_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000024e665c2990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e665c2d50_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000024e665bd9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665c2d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665bdb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e665bdaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e665bd730_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000024e665c2d50_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_2.10, 11;
    %load/vec4 v0000024e665bce70_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/1 T_2.11, 11;
    %load/vec4 v0000024e665bd0f0_0;
    %or;
T_2.11;
    %and;
T_2.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.9, 10;
    %load/vec4 v0000024e665bd410_0;
    %nor/r;
    %and;
T_2.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.8, 9;
    %load/vec4 v0000024e665bdaf0_0;
    %nor/r;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e665c2d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e665bdb90_0, 0;
    %load/vec4 v0000024e665c2990_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000024e665c2990_0, 0;
T_2.6 ;
    %load/vec4 v0000024e665bcf10_0;
    %flag_set/vec4 9;
    %jmp/1 T_2.15, 9;
    %load/vec4 v0000024e665bde10_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_2.15;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v0000024e665bd410_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_2.16, 9;
    %load/vec4 v0000024e665bdaf0_0;
    %or;
T_2.16;
    %nor/r;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e665bce70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665bdaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665bd730_0, 0;
T_2.12 ;
T_2.5 ;
    %load/vec4 v0000024e665c3bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0000024e665c3610_0;
    %assign/vec4 v0000024e665bdeb0_0, 0;
    %load/vec4 v0000024e665bd190_0;
    %assign/vec4 v0000024e665bda50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665bd730_0, 0;
    %load/vec4 v0000024e665c2990_0;
    %assign/vec4 v0000024e665c3610_0, 0;
    %load/vec4 v0000024e665c3ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665c2d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665bdb90_0, 0;
    %jmp T_2.20;
T_2.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e665c2d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e665bdb90_0, 0;
    %load/vec4 v0000024e665c2990_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000024e665c2990_0, 0;
T_2.20 ;
    %load/vec4 v0000024e665bcf10_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.23, 8;
    %load/vec4 v0000024e665bd9b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.23;
    %jmp/0xz  T_2.21, 8;
    %load/vec4 v0000024e665bd910_0;
    %assign/vec4 v0000024e665c2990_0, 0;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0000024e665bce70_0;
    %assign/vec4 v0000024e665bd870_0, 0;
T_2.22 ;
T_2.17 ;
    %load/vec4 v0000024e665c32f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665bd4b0_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v0000024e665bd870_0;
    %assign/vec4 v0000024e665bd4b0_0, 0;
T_2.25 ;
    %load/vec4 v0000024e665bd410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e665bdaf0_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0000024e665bd9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665bdaf0_0, 0;
T_2.28 ;
T_2.27 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024e6650a0a0;
T_3 ;
    %wait E_0000024e66553320;
    %load/vec4 v0000024e665bafa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665ba8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024e665bb220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665bb5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665baf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665ba6e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024e665babe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024e665ba500_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024e665bbcc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024e665bb9a0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000024e665ba820_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000024e665bbea0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024e665bb7c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024e665bb540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024e665ba140_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000024e66561b30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0000024e665bbd60_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000024e665ba460_0;
    %assign/vec4 v0000024e665bb220_0, 0;
    %load/vec4 v0000024e665bb540_0;
    %assign/vec4 v0000024e665babe0_0, 0;
    %load/vec4 v0000024e665bb7c0_0;
    %assign/vec4 v0000024e665ba500_0, 0;
    %load/vec4 v0000024e665ba140_0;
    %assign/vec4 v0000024e665bbcc0_0, 0;
    %load/vec4 v0000024e665bb2c0_0;
    %assign/vec4 v0000024e665bad20_0, 0;
    %load/vec4 v0000024e665bae60_0;
    %assign/vec4 v0000024e665bba40_0, 0;
    %load/vec4 v0000024e665616d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665ba820_0, 4, 5;
    %load/vec4 v0000024e66561950_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665ba820_0, 4, 5;
    %load/vec4 v0000024e66561630_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665ba820_0, 4, 5;
    %load/vec4 v0000024e66561e50_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665ba820_0, 4, 5;
    %load/vec4 v0000024e665619f0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665ba820_0, 4, 5;
    %load/vec4 v0000024e66561770_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665ba820_0, 4, 5;
    %load/vec4 v0000024e66561db0_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665ba820_0, 4, 5;
    %load/vec4 v0000024e66561310_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665ba820_0, 4, 5;
    %load/vec4 v0000024e66561ef0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665ba820_0, 4, 5;
    %load/vec4 v0000024e66561810_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665ba820_0, 4, 5;
    %load/vec4 v0000024e66560ff0_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665ba820_0, 4, 5;
    %load/vec4 v0000024e66561270_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665ba820_0, 4, 5;
    %load/vec4 v0000024e665613b0_0;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665ba820_0, 4, 5;
    %load/vec4 v0000024e66561130_0;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665ba820_0, 4, 5;
    %load/vec4 v0000024e665ba640_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665bbea0_0, 4, 5;
    %load/vec4 v0000024e665bb0e0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665bbea0_0, 4, 5;
    %load/vec4 v0000024e665bb180_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665bbea0_0, 4, 5;
    %load/vec4 v0000024e665ba1e0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665bbea0_0, 4, 5;
    %load/vec4 v0000024e665bbae0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665bbea0_0, 4, 5;
    %load/vec4 v0000024e665ba5a0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665bbea0_0, 4, 5;
    %load/vec4 v0000024e665ba280_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665bbea0_0, 4, 5;
    %load/vec4 v0000024e665bb4a0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665bbea0_0, 4, 5;
    %load/vec4 v0000024e665bb040_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665bbea0_0, 4, 5;
    %load/vec4 v0000024e665baa00_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665bbea0_0, 4, 5;
    %load/vec4 v0000024e665bbb80_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665bbea0_0, 4, 5;
T_3.2 ;
    %load/vec4 v0000024e665bb400_0;
    %pad/u 11;
    %assign/vec4 v0000024e665bbea0_0, 0;
    %load/vec4 v0000024e665bb5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_3.5, 8;
    %load/vec4 v0000024e665baf00_0;
    %or;
T_3.5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665bb9a0_0, 4, 5;
    %load/vec4 v0000024e665ba6e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665bb9a0_0, 4, 5;
    %load/vec4 v0000024e665ba6e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.11, 9;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665bb9a0_0, 4, 5;
    %load/vec4 v0000024e665ba6e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.14, 9;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024e665bb9a0_0, 4, 5;
    %load/vec4 v0000024e66561c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.17, 9;
    %load/vec4 v0000024e665bbd60_0;
    %nor/r;
    %and;
T_3.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665ba8c0_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0000024e665bbd60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v0000024e66561b30_0;
    %assign/vec4 v0000024e665ba8c0_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0000024e665bbd60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.22, 9;
    %load/vec4 v0000024e665bb900_0;
    %nor/r;
    %and;
T_3.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e665ba8c0_0, 0;
T_3.20 ;
T_3.19 ;
T_3.16 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024e6650a0a0;
T_4 ;
    %wait E_0000024e665538a0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024e665bb540_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024e665bb7c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024e665ba140_0, 0, 5;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0000024e665bb400_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024e665bb2c0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024e665bae60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e665616d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e66561950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e66561630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e66561e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e665619f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e66561770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e66561db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e66561310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e66561ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e66561810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e66560ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e66561270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e665611d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e66561590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e665613b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e66561130_0, 0, 1;
    %load/vec4 v0000024e665bb400_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000024e665ba640_0, 0, 1;
    %load/vec4 v0000024e665bb400_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000024e665bb0e0_0, 0, 1;
    %load/vec4 v0000024e665bb400_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000024e665bb180_0, 0, 1;
    %load/vec4 v0000024e665bb400_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000024e665ba1e0_0, 0, 1;
    %load/vec4 v0000024e665bb400_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000024e665bbae0_0, 0, 1;
    %load/vec4 v0000024e665bb400_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000024e665ba5a0_0, 0, 1;
    %load/vec4 v0000024e665bb400_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000024e665ba280_0, 0, 1;
    %load/vec4 v0000024e665bb400_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000024e665bb4a0_0, 0, 1;
    %load/vec4 v0000024e665bb400_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000024e665bb040_0, 0, 1;
    %load/vec4 v0000024e665bb400_0;
    %pushi/vec4 115, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000024e665baa00_0, 0, 1;
    %load/vec4 v0000024e665bb400_0;
    %pushi/vec4 15, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000024e665bbb80_0, 0, 1;
    %load/vec4 v0000024e665bb400_0;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_4.0, 4;
    %load/vec4 v0000024e665bb2c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.0;
    %store/vec4 v0000024e665ba6e0_0, 0, 1;
    %load/vec4 v0000024e665ba640_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.10, 8;
    %load/vec4 v0000024e665bb0e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.10;
    %jmp/1 T_4.9, 8;
    %load/vec4 v0000024e665bb180_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.9;
    %jmp/1 T_4.8, 8;
    %load/vec4 v0000024e665ba1e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.8;
    %jmp/1 T_4.7, 8;
    %load/vec4 v0000024e665bbae0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.7;
    %jmp/1 T_4.6, 8;
    %load/vec4 v0000024e665ba5a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.6;
    %jmp/1 T_4.5, 8;
    %load/vec4 v0000024e665ba280_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.5;
    %jmp/1 T_4.4, 8;
    %load/vec4 v0000024e665bb4a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.4;
    %jmp/1 T_4.3, 8;
    %load/vec4 v0000024e665bb040_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.3;
    %jmp/1 T_4.2, 8;
    %load/vec4 v0000024e665baa00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %flag_get/vec4 8;
    %jmp/1 T_4.1, 8;
    %load/vec4 v0000024e665bbb80_0;
    %or;
T_4.1;
    %store/vec4 v0000024e665bb5e0_0, 0, 1;
    %load/vec4 v0000024e665bb0e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.12, 9;
    %load/vec4 v0000024e66561310_0;
    %flag_set/vec4 9;
    %jmp/1 T_4.14, 9;
    %load/vec4 v0000024e66561ef0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_4.14;
    %flag_get/vec4 9;
    %jmp/1 T_4.13, 9;
    %load/vec4 v0000024e66561810_0;
    %or;
T_4.13;
    %and;
T_4.12;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.11, 8;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 1, 25, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %store/vec4 v0000024e665baf00_0, 0, 1;
    %load/vec4 v0000024e665ba640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0000024e665bb7c0_0, 0, 5;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000024e665bb540_0, 0, 5;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0000024e665ba140_0, 0, 5;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000024e665bb2c0_0, 0, 3;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0000024e665bb0e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.22, 8;
    %load/vec4 v0000024e665bb180_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.22;
    %jmp/1 T_4.21, 8;
    %load/vec4 v0000024e665ba280_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.21;
    %jmp/1 T_4.20, 8;
    %load/vec4 v0000024e665baa00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.20;
    %jmp/1 T_4.19, 8;
    %load/vec4 v0000024e665bbb80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.19;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024e665bb7c0_0, 0, 5;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000024e665bb540_0, 0, 5;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0000024e665ba140_0, 0, 5;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000024e665bb2c0_0, 0, 3;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0000024e665ba1e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.25, 8;
    %load/vec4 v0000024e665bbae0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.25;
    %jmp/0xz  T_4.23, 8;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0000024e665bb7c0_0, 0, 5;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000024e665bb540_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024e665ba140_0, 0, 5;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000024e665bb2c0_0, 0, 3;
    %jmp T_4.24;
T_4.23 ;
    %load/vec4 v0000024e665bb4a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.29, 8;
    %load/vec4 v0000024e665bb040_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.29;
    %jmp/1 T_4.28, 8;
    %load/vec4 v0000024e665ba5a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.28;
    %jmp/0xz  T_4.26, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024e665bb7c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024e665bb540_0, 0, 5;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0000024e665ba140_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024e665bb2c0_0, 0, 3;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024e665bb7c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024e665bb540_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024e665ba140_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000024e665bb400_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024e665bb2c0_0, 0, 3;
T_4.27 ;
T_4.24 ;
T_4.18 ;
T_4.16 ;
    %load/vec4 v0000024e665bb400_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024e665bae60_0, 0, 32;
    %jmp T_4.42;
T_4.30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024e665bae60_0, 0, 32;
    %jmp T_4.42;
T_4.31 ;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024e665bae60_0, 0, 32;
    %jmp T_4.42;
T_4.32 ;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024e665bae60_0, 0, 32;
    %jmp T_4.42;
T_4.33 ;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024e665bae60_0, 0, 32;
    %jmp T_4.42;
T_4.34 ;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024e66561d10_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024e665bae60_0, 0, 32;
    %jmp T_4.42;
T_4.35 ;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024e66561d10_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024e66561d10_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000024e665bae60_0, 0, 32;
    %jmp T_4.42;
T_4.36 ;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024e66561d10_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024e66561d10_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000024e665bae60_0, 0, 32;
    %jmp T_4.42;
T_4.37 ;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000024e665bae60_0, 0, 32;
    %jmp T_4.42;
T_4.38 ;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000024e665bae60_0, 0, 32;
    %jmp T_4.42;
T_4.39 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024e665bae60_0, 0, 32;
    %jmp T_4.42;
T_4.40 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024e665bae60_0, 0, 32;
    %jmp T_4.42;
T_4.42 ;
    %pop/vec4 1;
    %load/vec4 v0000024e665bb400_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_4.45, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024e665bb400_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
T_4.45;
    %jmp/0xz  T_4.43, 4;
    %load/vec4 v0000024e665bb400_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_4.46, 4;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.50, 4;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.48, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e665616d0_0, 0, 1;
    %jmp T_4.49;
T_4.48 ;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.53, 4;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.51, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e66561950_0, 0, 1;
T_4.51 ;
T_4.49 ;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.54, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.55, 8;
T_4.54 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.55, 8;
 ; End of false expr.
    %blend;
T_4.55;
    %pad/s 1;
    %store/vec4 v0000024e665616d0_0, 0, 1;
T_4.47 ;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.56, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.57, 8;
T_4.56 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.57, 8;
 ; End of false expr.
    %blend;
T_4.57;
    %pad/s 1;
    %store/vec4 v0000024e66561630_0, 0, 1;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.59, 8;
T_4.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.59, 8;
 ; End of false expr.
    %blend;
T_4.59;
    %pad/s 1;
    %store/vec4 v0000024e66561e50_0, 0, 1;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.60, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.61, 8;
T_4.60 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.61, 8;
 ; End of false expr.
    %blend;
T_4.61;
    %pad/s 1;
    %store/vec4 v0000024e665619f0_0, 0, 1;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.62, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.63, 8;
T_4.62 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.63, 8;
 ; End of false expr.
    %blend;
T_4.63;
    %pad/s 1;
    %store/vec4 v0000024e66561770_0, 0, 1;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.64, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.65, 8;
T_4.64 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.65, 8;
 ; End of false expr.
    %blend;
T_4.65;
    %pad/s 1;
    %store/vec4 v0000024e66561db0_0, 0, 1;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.67, 8;
T_4.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.67, 8;
 ; End of false expr.
    %blend;
T_4.67;
    %pad/s 1;
    %store/vec4 v0000024e66561310_0, 0, 1;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_4.68, 4;
    %load/vec4 v0000024e66561d10_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.70, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e66561ef0_0, 0, 1;
    %jmp T_4.71;
T_4.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e66561810_0, 0, 1;
T_4.71 ;
T_4.68 ;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0000024e665bb400_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_4.72, 4;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.74, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.75, 8;
T_4.74 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.75, 8;
 ; End of false expr.
    %blend;
T_4.75;
    %pad/s 1;
    %store/vec4 v0000024e66560ff0_0, 0, 1;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.76, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.77, 8;
T_4.76 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.77, 8;
 ; End of false expr.
    %blend;
T_4.77;
    %pad/s 1;
    %store/vec4 v0000024e66561270_0, 0, 1;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.78, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.79, 8;
T_4.78 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.79, 8;
 ; End of false expr.
    %blend;
T_4.79;
    %pad/s 1;
    %store/vec4 v0000024e665611d0_0, 0, 1;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.80, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.81, 8;
T_4.80 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.81, 8;
 ; End of false expr.
    %blend;
T_4.81;
    %pad/s 1;
    %store/vec4 v0000024e665613b0_0, 0, 1;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.82, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.83, 8;
T_4.82 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.83, 8;
 ; End of false expr.
    %blend;
T_4.83;
    %pad/s 1;
    %store/vec4 v0000024e66561590_0, 0, 1;
    %load/vec4 v0000024e665bb2c0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.84, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.85, 8;
T_4.84 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.85, 8;
 ; End of false expr.
    %blend;
T_4.85;
    %pad/s 1;
    %store/vec4 v0000024e66561130_0, 0, 1;
    %jmp T_4.73;
T_4.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e665616d0_0, 0, 1;
T_4.73 ;
T_4.44 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024e664d2070;
T_5 ;
    %wait E_0000024e66553320;
    %load/vec4 v0000024e665bc6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024e665bbc20_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000024e665bbc20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v0000024e665bbc20_0;
    %ix/getv/s 3, v0000024e665bbc20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024e665ba780, 0, 4;
    %load/vec4 v0000024e665bbc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024e665bbc20_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024e665bbfe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024e665ba3c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024e665bc150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000024e665bcb50_0;
    %load/vec4 v0000024e665bac80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024e665ba780, 0, 4;
T_5.4 ;
    %load/vec4 v0000024e665bc150_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.8, 9;
    %load/vec4 v0000024e665bac80_0;
    %load/vec4 v0000024e665bb680_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.8;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %load/vec4 v0000024e665bcb50_0;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %load/vec4 v0000024e665bb680_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024e665ba780, 4;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %assign/vec4 v0000024e665bbfe0_0, 0;
    %load/vec4 v0000024e665bc150_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.11, 9;
    %load/vec4 v0000024e665bac80_0;
    %load/vec4 v0000024e665bbe00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %load/vec4 v0000024e665bcb50_0;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %load/vec4 v0000024e665bbe00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024e665ba780, 4;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %assign/vec4 v0000024e665ba3c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024e664c62b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e665cceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e665cd130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e665cda90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e665cc370_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024e665ccf50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e665ccff0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024e665cd810_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000024e664c62b0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0000024e665cceb0_0;
    %inv;
    %store/vec4 v0000024e665cceb0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024e664c62b0;
T_8 ;
    %vpi_call 2 64 "$dumpfile", "./waveform/connect.vcd" {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024e664c62b0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000024e664c62b0;
T_9 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000024e665cce10_0, 0, 32;
    %fork TD_tb.reset, S_0000024e66482da0;
    %join;
    %wait E_0000024e66553260;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e665cc370_0, 0, 1;
    %wait E_0000024e66553260;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024e665cd810_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000024e665cd810_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e665ccff0_0, 0, 1;
    %load/vec4 v0000024e665cd810_0;
    %store/vec4 v0000024e665ccf50_0, 0, 32;
    %wait E_0000024e66553260;
    %load/vec4 v0000024e665cd810_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024e665cd810_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e665ccff0_0, 0, 1;
    %wait E_0000024e66553260;
    %delay 20, 0;
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000024e664c62b0;
T_10 ;
    %vpi_call 2 93 "$monitor", $time, " ", "instr = %h, ds_o_opcode = %b, ds_o_alu = %b, ds_o_funct3 = %b, ds_o_imm = %b, ds_o_addr_rs1_p = %d, ds_data_out_rs1 = %d, ds_o_addr_rs2_p = %d, ds_data_out_rs2 = %d", v0000024e665cd310_0, v0000024e665cc230_0, v0000024e665cc550_0, v0000024e665cc190_0, v0000024e665cd090_0, v0000024e665cc2d0_0, v0000024e665cd950_0, v0000024e665cd4f0_0, v0000024e665cdc70_0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    ".\test\tb_connect.v";
    "././source/connect_fet_de.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register_file.v";
    "././source/fetch_stage.v";
    "././source/fetch_instruction.v";
    "././source/transmit_instruction.v";
