######################################################################
##
## Filename: tb_top.fdo
## Created on: Wed Feb 14 10:41:34 PM JST 2018
##
##  Auto generated by Project Navigator for Behavioral Simulation
##
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##  You may want to add additional commands to control the simulation
##  in the user specific do file (<module>.udo) which is automatically
##  generated in the project directory and will not be removed on
##  subsequent simulation flows run from Project Navigator.
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##
######################################################################
#
# Create work library
#
vlib work
#
# Source XPS generated behavioral do file
#
do /home/shebalin/lom/fpga/dev/prj/system.do
#
# Compile sources
#
vcom -explicit  -93 "../vhd/constants.vhd"
vcom -explicit  -93 "../vhd/types.vhd"
vcom -explicit  -93 "../vhd/reg_utils.vhd"
vcom -explicit  -93 "../vhd/simple_deser.vhd"
vcom -explicit  -93 "../vhd/reg_map.vhd"
vcom -explicit  -93 "../vhd/mem.vhd"
vcom -explicit  -93 "../vhd/histo.vhd"
vcom -explicit  -93 "../vhd/adc_deser.vhd"
vcom -explicit  -93 "../vhd/lom_utils.vhd"
vcom -explicit  -93 "../vhd/histo_manager.vhd"
vcom -explicit  -93 "../vhd/counters_manager.vhd"
vcom -explicit  -93 "../vhd/adc_serdes_xapp.vhd"
vcom -explicit  -93 "../b2tt/b2tt/b2tt_revo.vhd"
vcom -explicit  -93 "../b2tt/b2tt/b2tt_payload.vhd"
vcom -explicit  -93 "../b2tt/b2tt/b2tt_injv.vhd"
vcom -explicit  -93 "../b2tt/b2tt/b2tt_fifo_s6.vhd"
vcom -explicit  -93 "../b2tt/b2tt/b2tt_encode.vhd"
vcom -explicit  -93 "../b2tt/b2tt/b2tt_decode.vhd"
vcom -explicit  -93 "../b2tt/b2tt/b2tt_clk_s6.vhd"
vcom -explicit  -93 "../vhd/selftest.vhd"
vcom -explicit  -93 "../vhd/reg_file.vhd"
vcom -explicit  -93 "../vhd/mem_file.vhd"
vcom -explicit  -93 "../vhd/lom.vhd"
vcom -explicit  -93 "../vhd/infrastructure_top.vhd"
vcom -explicit  -93 "../vhd/adc_ctrl.vhd"
vcom -explicit  -93 "../vhd/top.vhd"
vcom -explicit  -93 "../tb/tb_adc_8ch_12bits.vhd"
vcom -explicit  -93 "../tb/tb_top.vhd"
vlog  "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
#
# Call vsim to invoke simulator
#
vsim -novopt -t 1ps  -L xilinxcorelib_ver -L unisims_ver -L secureip +notimingchecks -lib work work.tb_top glbl
#
# Source the wave do file
#
#do {tb_top_wave.fdo}
#
# Set the window types
#
view wave
view structure
view signals
#
# Source the user do file
#
do {tb_top.udo}
#
# Run simulation for this time
#
run 20 us
#
# End
#
