{
    "code": "```verilog\nmodule serial_receiver (\n    input logic clk,\n    input logic in,\n    input logic reset,\n    output logic [7:0] out_byte,\n    output logic done\n);\n\n    typedef enum logic [1:0] {\n        IDLE = 2'b00,\n        DATA_RECEPTION = 2'b01,\n        STOP_BIT_VERIFICATION = 2'b10,\n        OUTPUT_VALID = 2'b11\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [2:0] bit_count;\n    logic [7:0] shift_reg;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n            bit_count <= 3'b000;\n            shift_reg <= 8'b00000000;\n            out_byte <= 8'b00000000;\n            done <= 1'b0;\n        end else begin\n            current_state <= next_state;\n            if (current_state == DATA_RECEPTION) begin\n                shift_reg <= {in, shift_reg[7:1]};\n                bit_count <= bit_count + 1;\n            end\n            if (current_state == OUTPUT_VALID) begin\n                out_byte <= shift_reg;\n                done <= 1'b1;\n            end else begin\n                done <= 1'b0;\n            end\n        end\n    end\n\n    always_comb begin\n        next_state = current_state;\n        case (current_state)\n            IDLE: begin\n                if (in == 1'b0) begin\n                    next_state = DATA_RECEPTION;\n                end\n            end\n            DATA_RECEPTION: begin\n                if (bit_count == 3'b111) begin\n                    next_state = STOP_BIT_VERIFICATION;\n                end\n            end\n            STOP_BIT_VERIFICATION: begin\n                if (in == 1'b1) begin\n                    next_state = OUTPUT_VALID;\n                end else begin\n                    next_state = IDLE;\n                end\n            end\n            OUTPUT_VALID: begin\n                next_state = IDLE;\n            end\n        endcase\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}