{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610903801755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610903801756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 18:16:41 2021 " "Processing started: Sun Jan 17 18:16:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610903801756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610903801756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610903801757 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1610903801900 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610903802123 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1610903802168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1610903802168 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1610903802326 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1610903802327 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_3 processor:processor_m\|clock:clo\|state.state_3 " "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_3 processor:processor_m\|clock:clo\|state.state_3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802330 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_25mhz clk_25mhz " "create_clock -period 1.000 -name clk_25mhz clk_25mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802330 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_1 processor:processor_m\|clock:clo\|state.state_1 " "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_1 processor:processor_m\|clock:clo\|state.state_1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802330 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802330 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~31\|combout " "Node \"processor_m\|sb\[7\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802332 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~31\|datab " "Node \"processor_m\|db\[7\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802332 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~31\|combout " "Node \"processor_m\|db\[7\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802332 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~21\|datac " "Node \"processor_m\|sb\[7\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802332 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~21\|combout " "Node \"processor_m\|sb\[7\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802332 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~23\|dataa " "Node \"processor_m\|sb\[7\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802332 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~23\|combout " "Node \"processor_m\|sb\[7\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802332 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~31\|dataa " "Node \"processor_m\|sb\[7\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802332 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610903802332 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~30\|combout " "Node \"processor_m\|sb\[6\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802333 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~30\|dataa " "Node \"processor_m\|db\[6\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802333 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~30\|combout " "Node \"processor_m\|db\[6\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802333 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~18\|datac " "Node \"processor_m\|sb\[6\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802333 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~18\|combout " "Node \"processor_m\|sb\[6\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802333 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~20\|datab " "Node \"processor_m\|sb\[6\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802333 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~20\|combout " "Node \"processor_m\|sb\[6\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802333 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~30\|dataa " "Node \"processor_m\|sb\[6\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802333 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610903802333 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~29\|combout " "Node \"processor_m\|db\[5\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802334 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~15\|datac " "Node \"processor_m\|sb\[5\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802334 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~15\|combout " "Node \"processor_m\|sb\[5\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802334 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~17\|dataa " "Node \"processor_m\|sb\[5\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802334 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~17\|combout " "Node \"processor_m\|sb\[5\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802334 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~29\|datab " "Node \"processor_m\|sb\[5\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802334 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~29\|combout " "Node \"processor_m\|sb\[5\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802334 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~29\|dataa " "Node \"processor_m\|db\[5\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802334 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610903802334 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~28\|combout " "Node \"processor_m\|db\[4\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~12\|datac " "Node \"processor_m\|sb\[4\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~12\|combout " "Node \"processor_m\|sb\[4\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~14\|dataa " "Node \"processor_m\|sb\[4\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~14\|combout " "Node \"processor_m\|sb\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~28\|dataa " "Node \"processor_m\|sb\[4\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~28\|combout " "Node \"processor_m\|sb\[4\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~28\|datac " "Node \"processor_m\|db\[4\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610903802335 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~27\|combout " "Node \"processor_m\|db\[3\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~9\|datac " "Node \"processor_m\|sb\[3\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~9\|combout " "Node \"processor_m\|sb\[3\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~11\|dataa " "Node \"processor_m\|sb\[3\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~11\|combout " "Node \"processor_m\|sb\[3\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~27\|datab " "Node \"processor_m\|sb\[3\]~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~27\|combout " "Node \"processor_m\|sb\[3\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~27\|dataa " "Node \"processor_m\|db\[3\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802335 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610903802335 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~25\|combout " "Node \"processor_m\|db\[1\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~3\|datac " "Node \"processor_m\|sb\[1\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~3\|combout " "Node \"processor_m\|sb\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~5\|datab " "Node \"processor_m\|sb\[1\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~5\|combout " "Node \"processor_m\|sb\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~25\|dataa " "Node \"processor_m\|sb\[1\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~25\|combout " "Node \"processor_m\|sb\[1\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~25\|dataa " "Node \"processor_m\|db\[1\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610903802336 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~26\|combout " "Node \"processor_m\|db\[2\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~6\|datac " "Node \"processor_m\|sb\[2\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~6\|combout " "Node \"processor_m\|sb\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~8\|datab " "Node \"processor_m\|sb\[2\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~8\|combout " "Node \"processor_m\|sb\[2\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~26\|datab " "Node \"processor_m\|sb\[2\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~26\|combout " "Node \"processor_m\|sb\[2\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~26\|dataa " "Node \"processor_m\|db\[2\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802336 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610903802336 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~24\|combout " "Node \"processor_m\|db\[0\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802337 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~0\|datac " "Node \"processor_m\|sb\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802337 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~0\|combout " "Node \"processor_m\|sb\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802337 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~2\|dataa " "Node \"processor_m\|sb\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802337 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~2\|combout " "Node \"processor_m\|sb\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802337 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~24\|datac " "Node \"processor_m\|sb\[0\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802337 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~24\|combout " "Node \"processor_m\|sb\[0\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802337 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~24\|dataa " "Node \"processor_m\|db\[0\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610903802337 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1610903802337 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datac  to: combout " "Cell: processor_m\|accumulator_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datad  to: combout " "Cell: processor_m\|accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802342 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1610903802342 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1610903802347 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1610903802358 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610903802375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.631 " "Worst-case setup slack is -14.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.631      -217.213 clk_25mhz  " "  -14.631      -217.213 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.257      -534.788 processor:processor_m\|clock:clo\|state.state_1  " "  -14.257      -534.788 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.754      -312.701 processor:processor_m\|clock:clo\|state.state_3  " "  -11.754      -312.701 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610903802378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.491 " "Worst-case hold slack is -2.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.491        -4.857 clk_25mhz  " "   -2.491        -4.857 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404        -0.882 processor:processor_m\|clock:clo\|state.state_1  " "   -0.404        -0.882 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172         0.000 processor:processor_m\|clock:clo\|state.state_3  " "    0.172         0.000 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610903802388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610903802394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610903802400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -37.069 clk_25mhz  " "   -1.631       -37.069 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -81.874 processor:processor_m\|clock:clo\|state.state_3  " "   -0.611       -81.874 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -59.878 processor:processor_m\|clock:clo\|state.state_1  " "   -0.611       -59.878 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610903802405 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1610903802658 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1610903802660 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datac  to: combout " "Cell: processor_m\|accumulator_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datad  to: combout " "Cell: processor_m\|accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802704 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1610903802704 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610903802712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.031 " "Worst-case setup slack is -5.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.031      -183.499 processor:processor_m\|clock:clo\|state.state_1  " "   -5.031      -183.499 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.681       -67.631 clk_25mhz  " "   -4.681       -67.631 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.798       -90.530 processor:processor_m\|clock:clo\|state.state_3  " "   -3.798       -90.530 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610903802721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.676 " "Worst-case hold slack is -1.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.676        -3.222 clk_25mhz  " "   -1.676        -3.222 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139        -0.321 processor:processor_m\|clock:clo\|state.state_1  " "   -0.139        -0.321 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 processor:processor_m\|clock:clo\|state.state_3  " "    0.215         0.000 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610903802739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610903802754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1610903802769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -30.380 clk_25mhz  " "   -1.380       -30.380 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -67.000 processor:processor_m\|clock:clo\|state.state_3  " "   -0.500       -67.000 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -49.000 processor:processor_m\|clock:clo\|state.state_1  " "   -0.500       -49.000 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610903802781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610903802781 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1610903803071 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1610903803155 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1610903803155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610903803347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 18:16:43 2021 " "Processing ended: Sun Jan 17 18:16:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610903803347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610903803347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610903803347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610903803347 ""}
