Protel Design System Design Rule Check
PCB File : D:\THUC HANH CO SO\BAI 7\BAI 7\PCB.PcbDoc
Date     : 3/3/2024
Time     : 10:17:47 AM

Processing Rule : Clearance Constraint (Gap=0.5mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.5mm) (Max=1mm) (Preferred=0.7mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.26mm > 2.54mm) Pad J1-10(97.005mm,34.303mm) on Multi-Layer Actual Hole Size = 3.26mm
   Violation between Hole Size Constraint: (3.26mm > 2.54mm) Pad J1-11(97.005mm,9.313mm) on Multi-Layer Actual Hole Size = 3.26mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad LCD-Hole 0(23.901mm,106.451mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad LCD-Hole 0(23.901mm,75.489mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad LCD-Hole 0(98.908mm,75.489mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad LCD-Hole 0(98.933mm,106.553mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :6

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (104.115mm,67.31mm) on Top Overlay And Pad C5-2(104.14mm,67.31mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (104.115mm,71.882mm) on Top Overlay And Pad C4-2(104.14mm,71.882mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (104.115mm,76.073mm) on Top Overlay And Pad C3-2(104.14mm,76.073mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (106.68mm,67.31mm) on Top Overlay And Pad C5-1(106.68mm,67.31mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (106.68mm,71.882mm) on Top Overlay And Pad C4-1(106.68mm,71.882mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (106.68mm,76.073mm) on Top Overlay And Pad C3-1(106.68mm,76.073mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Arc (107.771mm,39.782mm) on Top Overlay And Pad VR1-1(109.093mm,41.148mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (109.449mm,94.742mm) on Top Overlay And Pad C7-2(109.474mm,94.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (109.449mm,99.695mm) on Top Overlay And Pad C6-2(109.474mm,99.695mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (109.474mm,84.836mm) on Top Overlay And Pad C1-1(109.474mm,84.836mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (109.474mm,89.662mm) on Top Overlay And Pad C2-1(109.474mm,89.662mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (11.557mm,79.375mm) on Top Overlay And Pad C8-2(11.557mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Arc (11.557mm,79.375mm) on Top Overlay And Pad C8-2(11.557mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (11.557mm,80.137mm) on Top Overlay And Pad C8-2(11.557mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (11.557mm,80.137mm) on Top Overlay And Pad C8-2(11.557mm,79.756mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (112.014mm,94.742mm) on Top Overlay And Pad C7-1(112.014mm,94.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (112.014mm,99.695mm) on Top Overlay And Pad C6-1(112.014mm,99.695mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (112.039mm,84.836mm) on Top Overlay And Pad C1-2(112.014mm,84.836mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (112.039mm,89.662mm) on Top Overlay And Pad C2-2(112.014mm,89.662mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (16.231mm,100.519mm) on Top Overlay And Pad U2-1(18.796mm,100.203mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (16.231mm,100.519mm) on Top Overlay And Pad U2-3(13.716mm,100.203mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (17.653mm,89.281mm) on Top Overlay And Pad C9-2(17.653mm,89.662mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Arc (17.653mm,89.281mm) on Top Overlay And Pad C9-2(17.653mm,89.662mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (17.653mm,90.043mm) on Top Overlay And Pad C9-2(17.653mm,89.662mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (17.653mm,90.043mm) on Top Overlay And Pad C9-2(17.653mm,89.662mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (28.57mm,55mm) on Top Overlay And Pad LED1-1(27.305mm,54.991mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (28.57mm,55mm) on Top Overlay And Pad LED1-2(29.845mm,54.991mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (3.81mm,98.425mm) on Top Overlay And Pad JP2-2(3.81mm,98.425mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (36.135mm,55mm) on Top Overlay And Pad LED2-1(34.871mm,54.991mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (36.135mm,55mm) on Top Overlay And Pad LED2-2(37.411mm,54.991mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (43.711mm,55mm) on Top Overlay And Pad LED3-1(44.976mm,55.009mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (43.711mm,55mm) on Top Overlay And Pad LED3-2(42.436mm,55.009mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (51.267mm,55mm) on Top Overlay And Pad LED4-1(50.002mm,54.991mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (51.267mm,55mm) on Top Overlay And Pad LED4-2(52.542mm,54.991mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (58.832mm,55mm) on Top Overlay And Pad LED5-1(57.567mm,54.991mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (58.832mm,55mm) on Top Overlay And Pad LED5-2(60.107mm,54.991mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (66.408mm,55mm) on Top Overlay And Pad LED6-1(67.673mm,55.009mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (66.408mm,55mm) on Top Overlay And Pad LED6-2(65.133mm,55.009mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (73.963mm,55mm) on Top Overlay And Pad LED7-1(72.698mm,54.991mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (73.963mm,55mm) on Top Overlay And Pad LED7-2(75.238mm,54.991mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (8.89mm,98.425mm) on Top Overlay And Pad JP2-1(8.89mm,98.425mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (81.539mm,55mm) on Top Overlay And Pad LED8-1(82.804mm,55.009mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (81.539mm,55mm) on Top Overlay And Pad LED8-2(80.264mm,55.009mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C1-1(109.474mm,84.836mm) on Multi-Layer And Track (109.474mm,83.82mm)(112.014mm,83.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C1-1(109.474mm,84.836mm) on Multi-Layer And Track (109.474mm,85.852mm)(112.014mm,85.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C1-2(112.014mm,84.836mm) on Multi-Layer And Track (109.474mm,83.82mm)(112.014mm,83.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C1-2(112.014mm,84.836mm) on Multi-Layer And Track (109.474mm,85.852mm)(112.014mm,85.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C2-1(109.474mm,89.662mm) on Multi-Layer And Track (109.474mm,88.646mm)(112.014mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C2-1(109.474mm,89.662mm) on Multi-Layer And Track (109.474mm,90.678mm)(112.014mm,90.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C2-2(112.014mm,89.662mm) on Multi-Layer And Track (109.474mm,88.646mm)(112.014mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C2-2(112.014mm,89.662mm) on Multi-Layer And Track (109.474mm,90.678mm)(112.014mm,90.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C3-1(106.68mm,76.073mm) on Multi-Layer And Track (104.14mm,75.057mm)(106.68mm,75.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C3-1(106.68mm,76.073mm) on Multi-Layer And Track (104.14mm,77.089mm)(106.68mm,77.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C3-2(104.14mm,76.073mm) on Multi-Layer And Track (104.14mm,75.057mm)(106.68mm,75.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C3-2(104.14mm,76.073mm) on Multi-Layer And Track (104.14mm,77.089mm)(106.68mm,77.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C4-1(106.68mm,71.882mm) on Multi-Layer And Track (104.14mm,70.866mm)(106.68mm,70.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C4-1(106.68mm,71.882mm) on Multi-Layer And Track (104.14mm,72.898mm)(106.68mm,72.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C4-2(104.14mm,71.882mm) on Multi-Layer And Track (104.14mm,70.866mm)(106.68mm,70.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C4-2(104.14mm,71.882mm) on Multi-Layer And Track (104.14mm,72.898mm)(106.68mm,72.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C5-1(106.68mm,67.31mm) on Multi-Layer And Track (104.14mm,66.294mm)(106.68mm,66.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C5-1(106.68mm,67.31mm) on Multi-Layer And Track (104.14mm,68.326mm)(106.68mm,68.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C5-2(104.14mm,67.31mm) on Multi-Layer And Track (104.14mm,66.294mm)(106.68mm,66.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C5-2(104.14mm,67.31mm) on Multi-Layer And Track (104.14mm,68.326mm)(106.68mm,68.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C6-1(112.014mm,99.695mm) on Multi-Layer And Track (109.474mm,100.711mm)(112.014mm,100.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C6-1(112.014mm,99.695mm) on Multi-Layer And Track (109.474mm,98.679mm)(112.014mm,98.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C6-2(109.474mm,99.695mm) on Multi-Layer And Track (109.474mm,100.711mm)(112.014mm,100.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C6-2(109.474mm,99.695mm) on Multi-Layer And Track (109.474mm,98.679mm)(112.014mm,98.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C7-1(112.014mm,94.742mm) on Multi-Layer And Track (109.474mm,93.726mm)(112.014mm,93.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C7-1(112.014mm,94.742mm) on Multi-Layer And Track (109.474mm,95.758mm)(112.014mm,95.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C7-2(109.474mm,94.742mm) on Multi-Layer And Track (109.474mm,93.726mm)(112.014mm,93.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad C7-2(109.474mm,94.742mm) on Multi-Layer And Track (109.474mm,95.758mm)(112.014mm,95.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C8-1(7.747mm,79.756mm) on Multi-Layer And Track (5.461mm,79.756mm)(6.604mm,79.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad C8-2(11.557mm,79.756mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad C8-2(11.557mm,79.756mm) on Multi-Layer And Track (10.287mm,75.565mm)(10.287mm,83.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C8-2(11.557mm,79.756mm) on Multi-Layer And Track (10.287mm,80.391mm)(10.414mm,80.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C8-2(11.557mm,79.756mm) on Multi-Layer And Track (10.414mm,79.248mm)(10.414mm,80.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C8-2(11.557mm,79.756mm) on Multi-Layer And Track (12.7mm,79.248mm)(12.7mm,80.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C9-1(13.843mm,89.662mm) on Multi-Layer And Track (11.557mm,89.662mm)(12.7mm,89.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad C9-2(17.653mm,89.662mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad C9-2(17.653mm,89.662mm) on Multi-Layer And Track (16.383mm,85.471mm)(16.383mm,93.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C9-2(17.653mm,89.662mm) on Multi-Layer And Track (16.383mm,90.297mm)(16.51mm,90.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C9-2(17.653mm,89.662mm) on Multi-Layer And Track (16.51mm,89.154mm)(16.51mm,90.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C9-2(17.653mm,89.662mm) on Multi-Layer And Track (18.796mm,89.154mm)(18.796mm,90.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad DEL-1(74.803mm,17.018mm) on Multi-Layer And Track (75.438mm,13.843mm)(75.438mm,15.621mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad DEL-1(74.803mm,17.018mm) on Multi-Layer And Track (75.438mm,18.415mm)(75.438mm,20.701mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad DEL-2(87.503mm,22.098mm) on Multi-Layer And Track (86.868mm,18.415mm)(86.868mm,20.701mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad DEL-2(87.503mm,22.098mm) on Multi-Layer And Track (86.868mm,23.495mm)(86.868mm,25.273mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad DEL-3(87.503mm,17.018mm) on Multi-Layer And Track (86.868mm,13.843mm)(86.868mm,15.621mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad DEL-3(87.503mm,17.018mm) on Multi-Layer And Track (86.868mm,18.415mm)(86.868mm,20.701mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad DEL-4(74.803mm,22.098mm) on Multi-Layer And Track (75.438mm,18.415mm)(75.438mm,20.701mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad DEL-4(74.803mm,22.098mm) on Multi-Layer And Track (75.438mm,23.495mm)(75.438mm,25.273mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad EXIT-1(74.803mm,4.166mm) on Multi-Layer And Track (75.438mm,0.991mm)(75.438mm,2.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad EXIT-1(74.803mm,4.166mm) on Multi-Layer And Track (75.438mm,5.563mm)(75.438mm,7.849mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad EXIT-2(87.503mm,9.246mm) on Multi-Layer And Track (86.868mm,10.643mm)(86.868mm,12.421mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad EXIT-2(87.503mm,9.246mm) on Multi-Layer And Track (86.868mm,5.563mm)(86.868mm,7.849mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad EXIT-3(87.503mm,4.166mm) on Multi-Layer And Track (86.868mm,0.991mm)(86.868mm,2.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad EXIT-3(87.503mm,4.166mm) on Multi-Layer And Track (86.868mm,5.563mm)(86.868mm,7.849mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad EXIT-4(74.803mm,9.246mm) on Multi-Layer And Track (75.438mm,10.643mm)(75.438mm,12.421mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad EXIT-4(74.803mm,9.246mm) on Multi-Layer And Track (75.438mm,5.563mm)(75.438mm,7.849mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-1(28.448mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-1(28.448mm,84.836mm) on Multi-Layer And Track (28.651mm,76.429mm)(28.651mm,103.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-10(51.308mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-11(53.848mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-12(56.388mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-13(58.928mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-14(61.468mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-15(64.008mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-16(66.548mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-17(69.088mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-18(71.628mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-19(74.168mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-2(30.988mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-20(76.708mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-21(76.708mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-21(76.708mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-22(74.168mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-22(74.168mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-23(71.628mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-23(71.628mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-24(69.088mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-24(69.088mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-25(66.548mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-25(66.548mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-26(64.008mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-26(64.008mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-27(61.468mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-27(61.468mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-28(58.928mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-28(58.928mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-29(56.388mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-29(56.388mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-3(33.528mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad IC1-3(33.528mm,84.836mm) on Multi-Layer And Track (32.461mm,81.509mm)(32.461mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-30(53.848mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-30(53.848mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-31(51.308mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-31(51.308mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-32(48.768mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-32(48.768mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-33(46.228mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-33(46.228mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-34(43.688mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-34(43.688mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-35(41.148mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-35(41.148mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-36(38.608mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-36(38.608mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-37(36.068mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-37(36.068mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-38(33.528mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-38(33.528mm,100.076mm) on Multi-Layer And Track (32.461mm,99.289mm)(90.881mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-39(30.988mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-4(36.068mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-40(28.448mm,100.076mm) on Multi-Layer And Track (27.178mm,101.346mm)(77.978mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-40(28.448mm,100.076mm) on Multi-Layer And Track (28.651mm,76.429mm)(28.651mm,103.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-5(38.608mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-6(41.148mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-7(43.688mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-8(46.228mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-9(48.768mm,84.836mm) on Multi-Layer And Track (27.178mm,83.566mm)(77.978mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad J1-1(95.585mm,16.268mm) on Multi-Layer And Track (94.105mm,6.408mm)(94.105mm,37.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J1-2(95.585mm,19.038mm) on Multi-Layer And Track (94.105mm,6.408mm)(94.105mm,37.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J1-3(95.585mm,21.808mm) on Multi-Layer And Track (94.105mm,6.408mm)(94.105mm,37.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J1-4(95.585mm,24.578mm) on Multi-Layer And Track (94.105mm,6.408mm)(94.105mm,37.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J1-5(95.585mm,27.348mm) on Multi-Layer And Track (94.105mm,6.408mm)(94.105mm,37.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-1(5.334mm,55.753mm) on Multi-Layer And Track (6.782mm,36.652mm)(6.782mm,57.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-2(5.334mm,53.213mm) on Multi-Layer And Track (6.782mm,36.652mm)(6.782mm,57.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-3(5.334mm,50.673mm) on Multi-Layer And Track (6.782mm,36.652mm)(6.782mm,57.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-4(5.334mm,48.133mm) on Multi-Layer And Track (6.782mm,36.652mm)(6.782mm,57.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-5(5.334mm,45.593mm) on Multi-Layer And Track (6.782mm,36.652mm)(6.782mm,57.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-6(5.334mm,43.053mm) on Multi-Layer And Track (6.782mm,36.652mm)(6.782mm,57.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-7(5.334mm,40.513mm) on Multi-Layer And Track (6.782mm,36.652mm)(6.782mm,57.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-8(5.334mm,37.973mm) on Multi-Layer And Track (6.782mm,36.652mm)(6.782mm,57.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-1(27.305mm,54.991mm) on Multi-Layer And Track (28.169mm,54.254mm)(28.905mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-1(27.305mm,54.991mm) on Multi-Layer And Track (28.169mm,55.728mm)(28.905mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED1-2(29.845mm,54.991mm) on Multi-Layer And Track (28.169mm,54.254mm)(28.905mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED1-2(29.845mm,54.991mm) on Multi-Layer And Track (28.169mm,55.728mm)(28.905mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad LED1-2(29.845mm,54.991mm) on Multi-Layer And Track (28.88mm,56.109mm)(29.312mm,56.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED1-2(29.845mm,54.991mm) on Multi-Layer And Track (28.905mm,54.127mm)(28.905mm,55.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(29.845mm,54.991mm) on Multi-Layer And Track (30.3mm,53.992mm)(30.3mm,56.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-1(34.871mm,54.991mm) on Multi-Layer And Track (35.734mm,54.254mm)(36.471mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-1(34.871mm,54.991mm) on Multi-Layer And Track (35.734mm,55.728mm)(36.471mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED2-2(37.411mm,54.991mm) on Multi-Layer And Track (35.734mm,54.254mm)(36.471mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED2-2(37.411mm,54.991mm) on Multi-Layer And Track (35.734mm,55.728mm)(36.471mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad LED2-2(37.411mm,54.991mm) on Multi-Layer And Track (36.445mm,56.109mm)(36.877mm,56.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED2-2(37.411mm,54.991mm) on Multi-Layer And Track (36.471mm,54.127mm)(36.471mm,55.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(37.411mm,54.991mm) on Multi-Layer And Track (37.866mm,53.992mm)(37.866mm,56.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-1(44.976mm,55.009mm) on Multi-Layer And Track (43.376mm,55.009mm)(44.113mm,54.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-1(44.976mm,55.009mm) on Multi-Layer And Track (43.376mm,55.009mm)(44.113mm,55.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(42.436mm,55.009mm) on Multi-Layer And Track (41.981mm,53.997mm)(41.981mm,56.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad LED3-2(42.436mm,55.009mm) on Multi-Layer And Track (42.97mm,53.459mm)(43.401mm,53.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED3-2(42.436mm,55.009mm) on Multi-Layer And Track (43.376mm,54.196mm)(43.376mm,55.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED3-2(42.436mm,55.009mm) on Multi-Layer And Track (43.376mm,55.009mm)(44.113mm,54.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED3-2(42.436mm,55.009mm) on Multi-Layer And Track (43.376mm,55.009mm)(44.113mm,55.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-1(50.002mm,54.991mm) on Multi-Layer And Track (50.865mm,54.254mm)(51.602mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-1(50.002mm,54.991mm) on Multi-Layer And Track (50.865mm,55.728mm)(51.602mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED4-2(52.542mm,54.991mm) on Multi-Layer And Track (50.865mm,54.254mm)(51.602mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED4-2(52.542mm,54.991mm) on Multi-Layer And Track (50.865mm,55.728mm)(51.602mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad LED4-2(52.542mm,54.991mm) on Multi-Layer And Track (51.577mm,56.109mm)(52.008mm,56.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED4-2(52.542mm,54.991mm) on Multi-Layer And Track (51.602mm,54.127mm)(51.602mm,55.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-2(52.542mm,54.991mm) on Multi-Layer And Track (52.997mm,53.992mm)(52.997mm,56.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-1(57.567mm,54.991mm) on Multi-Layer And Track (58.431mm,54.254mm)(59.167mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-1(57.567mm,54.991mm) on Multi-Layer And Track (58.431mm,55.728mm)(59.167mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED5-2(60.107mm,54.991mm) on Multi-Layer And Track (58.431mm,54.254mm)(59.167mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED5-2(60.107mm,54.991mm) on Multi-Layer And Track (58.431mm,55.728mm)(59.167mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad LED5-2(60.107mm,54.991mm) on Multi-Layer And Track (59.142mm,56.109mm)(59.574mm,56.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED5-2(60.107mm,54.991mm) on Multi-Layer And Track (59.167mm,54.127mm)(59.167mm,55.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-2(60.107mm,54.991mm) on Multi-Layer And Track (60.562mm,53.992mm)(60.562mm,56.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-1(67.673mm,55.009mm) on Multi-Layer And Track (66.073mm,55.009mm)(66.809mm,54.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-1(67.673mm,55.009mm) on Multi-Layer And Track (66.073mm,55.009mm)(66.809mm,55.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-2(65.133mm,55.009mm) on Multi-Layer And Track (64.678mm,53.997mm)(64.678mm,56.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad LED6-2(65.133mm,55.009mm) on Multi-Layer And Track (65.666mm,53.459mm)(66.098mm,53.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED6-2(65.133mm,55.009mm) on Multi-Layer And Track (66.073mm,54.196mm)(66.073mm,55.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED6-2(65.133mm,55.009mm) on Multi-Layer And Track (66.073mm,55.009mm)(66.809mm,54.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED6-2(65.133mm,55.009mm) on Multi-Layer And Track (66.073mm,55.009mm)(66.809mm,55.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-1(72.698mm,54.991mm) on Multi-Layer And Track (73.562mm,54.254mm)(74.299mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-1(72.698mm,54.991mm) on Multi-Layer And Track (73.562mm,55.728mm)(74.299mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED7-2(75.238mm,54.991mm) on Multi-Layer And Track (73.562mm,54.254mm)(74.299mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED7-2(75.238mm,54.991mm) on Multi-Layer And Track (73.562mm,55.728mm)(74.299mm,54.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad LED7-2(75.238mm,54.991mm) on Multi-Layer And Track (74.273mm,56.109mm)(74.705mm,56.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED7-2(75.238mm,54.991mm) on Multi-Layer And Track (74.299mm,54.127mm)(74.299mm,55.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-2(75.238mm,54.991mm) on Multi-Layer And Track (75.694mm,53.992mm)(75.694mm,56.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-1(82.804mm,55.009mm) on Multi-Layer And Track (81.204mm,55.009mm)(81.94mm,54.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-1(82.804mm,55.009mm) on Multi-Layer And Track (81.204mm,55.009mm)(81.94mm,55.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-2(80.264mm,55.009mm) on Multi-Layer And Track (79.809mm,53.997mm)(79.809mm,56.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad LED8-2(80.264mm,55.009mm) on Multi-Layer And Track (80.797mm,53.459mm)(81.229mm,53.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED8-2(80.264mm,55.009mm) on Multi-Layer And Track (81.204mm,54.196mm)(81.204mm,55.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED8-2(80.264mm,55.009mm) on Multi-Layer And Track (81.204mm,55.009mm)(81.94mm,54.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad LED8-2(80.264mm,55.009mm) on Multi-Layer And Track (81.204mm,55.009mm)(81.94mm,55.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PRO/OK-1(75.057mm,42.291mm) on Multi-Layer And Track (75.692mm,39.116mm)(75.692mm,40.894mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PRO/OK-1(75.057mm,42.291mm) on Multi-Layer And Track (75.692mm,43.688mm)(75.692mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PRO/OK-2(87.757mm,47.371mm) on Multi-Layer And Track (87.122mm,43.688mm)(87.122mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PRO/OK-2(87.757mm,47.371mm) on Multi-Layer And Track (87.122mm,48.768mm)(87.122mm,50.546mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PRO/OK-3(87.757mm,42.291mm) on Multi-Layer And Track (87.122mm,39.116mm)(87.122mm,40.894mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PRO/OK-3(87.757mm,42.291mm) on Multi-Layer And Track (87.122mm,43.688mm)(87.122mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PRO/OK-4(75.057mm,47.371mm) on Multi-Layer And Track (75.692mm,43.688mm)(75.692mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad PRO/OK-4(75.057mm,47.371mm) on Multi-Layer And Track (75.692mm,48.768mm)(75.692mm,50.546mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R1-1(82.169mm,61.468mm) on Multi-Layer And Track (82.169mm,62.687mm)(82.169mm,63.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R1-2(82.169mm,70.358mm) on Multi-Layer And Track (82.169mm,68.275mm)(82.169mm,69.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R2-1(28.575mm,61.468mm) on Multi-Layer And Track (28.575mm,62.687mm)(28.575mm,63.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R2-2(28.575mm,70.358mm) on Multi-Layer And Track (28.575mm,68.275mm)(28.575mm,69.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R3-1(35.274mm,61.468mm) on Multi-Layer And Track (35.274mm,62.687mm)(35.274mm,63.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R3-2(35.274mm,70.358mm) on Multi-Layer And Track (35.274mm,68.275mm)(35.274mm,69.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-1(41.974mm,61.468mm) on Multi-Layer And Track (41.974mm,62.687mm)(41.974mm,63.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-2(41.974mm,70.358mm) on Multi-Layer And Track (41.974mm,68.275mm)(41.974mm,69.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R5-1(48.673mm,61.468mm) on Multi-Layer And Track (48.673mm,62.687mm)(48.673mm,63.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R5-2(48.673mm,70.358mm) on Multi-Layer And Track (48.673mm,68.275mm)(48.673mm,69.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-1(55.372mm,61.468mm) on Multi-Layer And Track (55.372mm,62.687mm)(55.372mm,63.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-2(55.372mm,70.358mm) on Multi-Layer And Track (55.372mm,68.275mm)(55.372mm,69.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R7-1(62.071mm,61.468mm) on Multi-Layer And Track (62.071mm,62.687mm)(62.071mm,63.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R7-2(62.071mm,70.358mm) on Multi-Layer And Track (62.071mm,68.275mm)(62.071mm,69.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R8-1(68.77mm,61.468mm) on Multi-Layer And Track (68.77mm,62.687mm)(68.77mm,63.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R8-2(68.77mm,70.358mm) on Multi-Layer And Track (68.77mm,68.275mm)(68.77mm,69.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R9-1(75.47mm,61.468mm) on Multi-Layer And Track (75.47mm,62.687mm)(75.47mm,63.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R9-2(75.47mm,70.358mm) on Multi-Layer And Track (75.47mm,68.275mm)(75.47mm,69.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad RESET-1(3.81mm,63.5mm) on Multi-Layer And Track (4.445mm,60.325mm)(4.445mm,62.103mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad RESET-1(3.81mm,63.5mm) on Multi-Layer And Track (4.445mm,64.897mm)(4.445mm,67.183mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad RESET-2(16.51mm,68.58mm) on Multi-Layer And Track (15.875mm,64.897mm)(15.875mm,67.183mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad RESET-2(16.51mm,68.58mm) on Multi-Layer And Track (15.875mm,69.977mm)(15.875mm,71.755mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad RESET-3(16.51mm,63.5mm) on Multi-Layer And Track (15.875mm,60.325mm)(15.875mm,62.103mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad RESET-3(16.51mm,63.5mm) on Multi-Layer And Track (15.875mm,64.897mm)(15.875mm,67.183mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad RESET-4(3.81mm,68.58mm) on Multi-Layer And Track (4.445mm,64.897mm)(4.445mm,67.183mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad RESET-4(3.81mm,68.58mm) on Multi-Layer And Track (4.445mm,69.977mm)(4.445mm,71.755mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SET-1(75.057mm,29.82mm) on Multi-Layer And Track (75.692mm,26.645mm)(75.692mm,28.423mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SET-1(75.057mm,29.82mm) on Multi-Layer And Track (75.692mm,31.217mm)(75.692mm,33.503mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SET-2(87.757mm,34.9mm) on Multi-Layer And Track (87.122mm,31.217mm)(87.122mm,33.503mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SET-2(87.757mm,34.9mm) on Multi-Layer And Track (87.122mm,36.297mm)(87.122mm,38.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SET-3(87.757mm,29.82mm) on Multi-Layer And Track (87.122mm,26.645mm)(87.122mm,28.423mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SET-3(87.757mm,29.82mm) on Multi-Layer And Track (87.122mm,31.217mm)(87.122mm,33.503mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SET-4(75.057mm,34.9mm) on Multi-Layer And Track (75.692mm,31.217mm)(75.692mm,33.503mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SET-4(75.057mm,34.9mm) on Multi-Layer And Track (75.692mm,36.297mm)(75.692mm,38.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW10-1(57.192mm,4.166mm) on Multi-Layer And Track (57.827mm,0.991mm)(57.827mm,2.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW10-1(57.192mm,4.166mm) on Multi-Layer And Track (57.827mm,5.563mm)(57.827mm,7.849mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW10-2(69.892mm,9.246mm) on Multi-Layer And Track (69.257mm,10.643mm)(69.257mm,12.421mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW10-2(69.892mm,9.246mm) on Multi-Layer And Track (69.257mm,5.563mm)(69.257mm,7.849mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW10-3(69.892mm,4.166mm) on Multi-Layer And Track (69.257mm,0.991mm)(69.257mm,2.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW10-3(69.892mm,4.166mm) on Multi-Layer And Track (69.257mm,5.563mm)(69.257mm,7.849mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW10-4(57.192mm,9.246mm) on Multi-Layer And Track (57.827mm,10.643mm)(57.827mm,12.421mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW10-4(57.192mm,9.246mm) on Multi-Layer And Track (57.827mm,5.563mm)(57.827mm,7.849mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW11-1(56.981mm,17.018mm) on Multi-Layer And Track (57.616mm,13.843mm)(57.616mm,15.621mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW11-1(56.981mm,17.018mm) on Multi-Layer And Track (57.616mm,18.415mm)(57.616mm,20.701mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW11-2(69.681mm,22.098mm) on Multi-Layer And Track (69.046mm,18.415mm)(69.046mm,20.701mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW11-2(69.681mm,22.098mm) on Multi-Layer And Track (69.046mm,23.495mm)(69.046mm,25.273mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW11-3(69.681mm,17.018mm) on Multi-Layer And Track (69.046mm,13.843mm)(69.046mm,15.621mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW11-3(69.681mm,17.018mm) on Multi-Layer And Track (69.046mm,18.415mm)(69.046mm,20.701mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW11-4(56.981mm,22.098mm) on Multi-Layer And Track (57.616mm,18.415mm)(57.616mm,20.701mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW11-4(56.981mm,22.098mm) on Multi-Layer And Track (57.616mm,23.495mm)(57.616mm,25.273mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW12-1(57.192mm,29.82mm) on Multi-Layer And Track (57.827mm,26.645mm)(57.827mm,28.423mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW12-1(57.192mm,29.82mm) on Multi-Layer And Track (57.827mm,31.217mm)(57.827mm,33.503mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW12-2(69.892mm,34.9mm) on Multi-Layer And Track (69.257mm,31.217mm)(69.257mm,33.503mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW12-2(69.892mm,34.9mm) on Multi-Layer And Track (69.257mm,36.297mm)(69.257mm,38.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW12-3(69.892mm,29.82mm) on Multi-Layer And Track (69.257mm,26.645mm)(69.257mm,28.423mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW12-3(69.892mm,29.82mm) on Multi-Layer And Track (69.257mm,31.217mm)(69.257mm,33.503mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW12-4(57.192mm,34.9mm) on Multi-Layer And Track (57.827mm,31.217mm)(57.827mm,33.503mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW12-4(57.192mm,34.9mm) on Multi-Layer And Track (57.827mm,36.297mm)(57.827mm,38.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW13-1(57.489mm,42.291mm) on Multi-Layer And Track (58.124mm,39.116mm)(58.124mm,40.894mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW13-1(57.489mm,42.291mm) on Multi-Layer And Track (58.124mm,43.688mm)(58.124mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW13-2(70.189mm,47.371mm) on Multi-Layer And Track (69.554mm,43.688mm)(69.554mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW13-2(70.189mm,47.371mm) on Multi-Layer And Track (69.554mm,48.768mm)(69.554mm,50.546mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW13-3(70.189mm,42.291mm) on Multi-Layer And Track (69.554mm,39.116mm)(69.554mm,40.894mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW13-3(70.189mm,42.291mm) on Multi-Layer And Track (69.554mm,43.688mm)(69.554mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW13-4(57.489mm,47.371mm) on Multi-Layer And Track (58.124mm,43.688mm)(58.124mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW13-4(57.489mm,47.371mm) on Multi-Layer And Track (58.124mm,48.768mm)(58.124mm,50.546mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW2-1(34.163mm,8.89mm) on Multi-Layer And Track (33.528mm,10.287mm)(33.528mm,12.065mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW2-1(34.163mm,8.89mm) on Multi-Layer And Track (33.528mm,5.207mm)(33.528mm,7.493mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW2-2(21.463mm,3.81mm) on Multi-Layer And Track (22.098mm,0.635mm)(22.098mm,2.413mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW2-2(21.463mm,3.81mm) on Multi-Layer And Track (22.098mm,5.207mm)(22.098mm,7.493mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW2-3(21.463mm,8.89mm) on Multi-Layer And Track (22.098mm,10.287mm)(22.098mm,12.065mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW2-3(21.463mm,8.89mm) on Multi-Layer And Track (22.098mm,5.207mm)(22.098mm,7.493mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW2-4(34.163mm,3.81mm) on Multi-Layer And Track (33.528mm,0.635mm)(33.528mm,2.413mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW2-4(34.163mm,3.81mm) on Multi-Layer And Track (33.528mm,5.207mm)(33.528mm,7.493mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW3-1(34.036mm,21.742mm) on Multi-Layer And Track (33.401mm,18.059mm)(33.401mm,20.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW3-1(34.036mm,21.742mm) on Multi-Layer And Track (33.401mm,23.139mm)(33.401mm,24.917mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW3-2(21.336mm,16.662mm) on Multi-Layer And Track (21.971mm,13.487mm)(21.971mm,15.265mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW3-2(21.336mm,16.662mm) on Multi-Layer And Track (21.971mm,18.059mm)(21.971mm,20.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW3-3(21.336mm,21.742mm) on Multi-Layer And Track (21.971mm,18.059mm)(21.971mm,20.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW3-3(21.336mm,21.742mm) on Multi-Layer And Track (21.971mm,23.139mm)(21.971mm,24.917mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW3-4(34.036mm,16.662mm) on Multi-Layer And Track (33.401mm,13.487mm)(33.401mm,15.265mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW3-4(34.036mm,16.662mm) on Multi-Layer And Track (33.401mm,18.059mm)(33.401mm,20.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW4-1(34.163mm,34.544mm) on Multi-Layer And Track (33.528mm,30.861mm)(33.528mm,33.147mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW4-1(34.163mm,34.544mm) on Multi-Layer And Track (33.528mm,35.941mm)(33.528mm,37.719mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW4-2(21.463mm,29.464mm) on Multi-Layer And Track (22.098mm,26.289mm)(22.098mm,28.067mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW4-2(21.463mm,29.464mm) on Multi-Layer And Track (22.098mm,30.861mm)(22.098mm,33.147mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW4-3(21.463mm,34.544mm) on Multi-Layer And Track (22.098mm,30.861mm)(22.098mm,33.147mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW4-3(21.463mm,34.544mm) on Multi-Layer And Track (22.098mm,35.941mm)(22.098mm,37.719mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW4-4(34.163mm,29.464mm) on Multi-Layer And Track (33.528mm,26.289mm)(33.528mm,28.067mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW4-4(34.163mm,29.464mm) on Multi-Layer And Track (33.528mm,30.861mm)(33.528mm,33.147mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW5-1(22.352mm,42.291mm) on Multi-Layer And Track (22.987mm,39.116mm)(22.987mm,40.894mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW5-1(22.352mm,42.291mm) on Multi-Layer And Track (22.987mm,43.688mm)(22.987mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW5-2(35.052mm,47.371mm) on Multi-Layer And Track (34.417mm,43.688mm)(34.417mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW5-2(35.052mm,47.371mm) on Multi-Layer And Track (34.417mm,48.768mm)(34.417mm,50.546mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW5-3(35.052mm,42.291mm) on Multi-Layer And Track (34.417mm,39.116mm)(34.417mm,40.894mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW5-3(35.052mm,42.291mm) on Multi-Layer And Track (34.417mm,43.688mm)(34.417mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW5-4(22.352mm,47.371mm) on Multi-Layer And Track (22.987mm,43.688mm)(22.987mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW5-4(22.352mm,47.371mm) on Multi-Layer And Track (22.987mm,48.768mm)(22.987mm,50.546mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW6-1(52.282mm,8.89mm) on Multi-Layer And Track (51.647mm,10.287mm)(51.647mm,12.065mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW6-1(52.282mm,8.89mm) on Multi-Layer And Track (51.647mm,5.207mm)(51.647mm,7.493mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW6-2(39.582mm,3.81mm) on Multi-Layer And Track (40.217mm,0.635mm)(40.217mm,2.413mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW6-2(39.582mm,3.81mm) on Multi-Layer And Track (40.217mm,5.207mm)(40.217mm,7.493mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW6-3(39.582mm,8.89mm) on Multi-Layer And Track (40.217mm,10.287mm)(40.217mm,12.065mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW6-3(39.582mm,8.89mm) on Multi-Layer And Track (40.217mm,5.207mm)(40.217mm,7.493mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW6-4(52.282mm,3.81mm) on Multi-Layer And Track (51.647mm,0.635mm)(51.647mm,2.413mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW6-4(52.282mm,3.81mm) on Multi-Layer And Track (51.647mm,5.207mm)(51.647mm,7.493mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW7-1(51.858mm,21.742mm) on Multi-Layer And Track (51.223mm,18.059mm)(51.223mm,20.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW7-1(51.858mm,21.742mm) on Multi-Layer And Track (51.223mm,23.139mm)(51.223mm,24.917mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW7-2(39.158mm,16.662mm) on Multi-Layer And Track (39.793mm,13.487mm)(39.793mm,15.265mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW7-2(39.158mm,16.662mm) on Multi-Layer And Track (39.793mm,18.059mm)(39.793mm,20.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW7-3(39.158mm,21.742mm) on Multi-Layer And Track (39.793mm,18.059mm)(39.793mm,20.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW7-3(39.158mm,21.742mm) on Multi-Layer And Track (39.793mm,23.139mm)(39.793mm,24.917mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW7-4(51.858mm,16.662mm) on Multi-Layer And Track (51.223mm,13.487mm)(51.223mm,15.265mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW7-4(51.858mm,16.662mm) on Multi-Layer And Track (51.223mm,18.059mm)(51.223mm,20.345mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW8-1(52.028mm,34.544mm) on Multi-Layer And Track (51.393mm,30.861mm)(51.393mm,33.147mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW8-1(52.028mm,34.544mm) on Multi-Layer And Track (51.393mm,35.941mm)(51.393mm,37.719mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW8-2(39.328mm,29.464mm) on Multi-Layer And Track (39.963mm,26.289mm)(39.963mm,28.067mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW8-2(39.328mm,29.464mm) on Multi-Layer And Track (39.963mm,30.861mm)(39.963mm,33.147mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW8-3(39.328mm,34.544mm) on Multi-Layer And Track (39.963mm,30.861mm)(39.963mm,33.147mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW8-3(39.328mm,34.544mm) on Multi-Layer And Track (39.963mm,35.941mm)(39.963mm,37.719mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW8-4(52.028mm,29.464mm) on Multi-Layer And Track (51.393mm,26.289mm)(51.393mm,28.067mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW8-4(52.028mm,29.464mm) on Multi-Layer And Track (51.393mm,30.861mm)(51.393mm,33.147mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW9-1(39.92mm,42.291mm) on Multi-Layer And Track (40.555mm,39.116mm)(40.555mm,40.894mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW9-1(39.92mm,42.291mm) on Multi-Layer And Track (40.555mm,43.688mm)(40.555mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW9-2(52.62mm,47.371mm) on Multi-Layer And Track (51.985mm,43.688mm)(51.985mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW9-2(52.62mm,47.371mm) on Multi-Layer And Track (51.985mm,48.768mm)(51.985mm,50.546mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW9-3(52.62mm,42.291mm) on Multi-Layer And Track (51.985mm,39.116mm)(51.985mm,40.894mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW9-3(52.62mm,42.291mm) on Multi-Layer And Track (51.985mm,43.688mm)(51.985mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW9-4(39.92mm,47.371mm) on Multi-Layer And Track (40.555mm,43.688mm)(40.555mm,45.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad SW9-4(39.92mm,47.371mm) on Multi-Layer And Track (40.555mm,48.768mm)(40.555mm,50.546mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-1(110.744mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-1(110.744mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-1(110.744mm,58.293mm) on Multi-Layer And Track (91.694mm,59.563mm)(112.014mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-10(95.504mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-10(95.504mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-10(95.504mm,50.673mm) on Multi-Layer And Track (91.694mm,49.403mm)(112.014mm,49.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-11(98.044mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-11(98.044mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-11(98.044mm,50.673mm) on Multi-Layer And Track (91.694mm,49.403mm)(112.014mm,49.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-12(100.584mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-12(100.584mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-12(100.584mm,50.673mm) on Multi-Layer And Track (91.694mm,49.403mm)(112.014mm,49.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-13(103.124mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-13(103.124mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-13(103.124mm,50.673mm) on Multi-Layer And Track (91.694mm,49.403mm)(112.014mm,49.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-14(105.664mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-14(105.664mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-14(105.664mm,50.673mm) on Multi-Layer And Track (91.694mm,49.403mm)(112.014mm,49.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-15(108.204mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-15(108.204mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-15(108.204mm,50.673mm) on Multi-Layer And Track (91.694mm,49.403mm)(112.014mm,49.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-16(110.744mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-16(110.744mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-16(110.744mm,50.673mm) on Multi-Layer And Track (91.694mm,49.403mm)(112.014mm,49.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-2(108.204mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-2(108.204mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-2(108.204mm,58.293mm) on Multi-Layer And Track (91.694mm,59.563mm)(112.014mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-3(105.664mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-3(105.664mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-3(105.664mm,58.293mm) on Multi-Layer And Track (91.694mm,59.563mm)(112.014mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-4(103.124mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-4(103.124mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-4(103.124mm,58.293mm) on Multi-Layer And Track (91.694mm,59.563mm)(112.014mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-5(100.584mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-5(100.584mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-5(100.584mm,58.293mm) on Multi-Layer And Track (91.694mm,59.563mm)(112.014mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-6(98.044mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-6(98.044mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-6(98.044mm,58.293mm) on Multi-Layer And Track (91.694mm,59.563mm)(112.014mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-7(95.504mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-7(95.504mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-7(95.504mm,58.293mm) on Multi-Layer And Track (91.694mm,59.563mm)(112.014mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-8(92.964mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-8(92.964mm,58.293mm) on Multi-Layer And Track (90.424mm,57.023mm)(113.284mm,57.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-8(92.964mm,58.293mm) on Multi-Layer And Track (91.694mm,59.563mm)(112.014mm,59.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-9(92.964mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-9(92.964mm,50.673mm) on Multi-Layer And Track (90.424mm,51.943mm)(113.284mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad U1-9(92.964mm,50.673mm) on Multi-Layer And Track (91.694mm,49.403mm)(112.014mm,49.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-1(18.796mm,100.203mm) on Multi-Layer And Track (18.745mm,101.854mm)(19.186mm,101.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(13.716mm,100.203mm) on Multi-Layer And Track (13.259mm,101.194mm)(13.589mm,101.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad Y1-1(91.821mm,68.834mm) on Multi-Layer And Track (91.796mm,66.827mm)(91.796mm,67.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad Y1-2(91.821mm,63.754mm) on Multi-Layer And Track (91.796mm,65.024mm)(91.796mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
Rule Violations :419

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "DEL" (83.184mm,25.908mm) on Bottom Overlay And Track (75.692mm,26.645mm)(87.122mm,26.645mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "EXIT" (83.946mm,13.056mm) on Bottom Overlay And Track (75.438mm,13.843mm)(86.868mm,13.843mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SET" (83.565mm,38.837mm) on Bottom Overlay And Track (75.692mm,39.116mm)(87.122mm,39.116mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW10" (66.124mm,12.929mm) on Bottom Overlay And Track (57.616mm,13.843mm)(69.046mm,13.843mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW11" (66.124mm,25.908mm) on Bottom Overlay And Track (57.827mm,26.645mm)(69.257mm,26.645mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW12" (66.462mm,38.837mm) on Bottom Overlay And Track (58.124mm,39.116mm)(69.554mm,39.116mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW2" (29.59mm,13.081mm) on Bottom Overlay And Track (21.971mm,13.487mm)(33.401mm,13.487mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW3" (30.987mm,26.06mm) on Bottom Overlay And Track (22.098mm,26.289mm)(33.528mm,26.289mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW4" (30.606mm,38.608mm) on Bottom Overlay And Track (22.987mm,39.116mm)(34.417mm,39.116mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW6" (48.598mm,12.954mm) on Bottom Overlay And Track (39.793mm,13.487mm)(51.223mm,13.487mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW7" (48.302mm,25.933mm) on Bottom Overlay And Track (39.963mm,26.289mm)(51.393mm,26.289mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW8" (48.976mm,38.797mm) on Bottom Overlay And Track (40.555mm,39.116mm)(51.985mm,39.116mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :12

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 437
Waived Violations : 0
Time Elapsed        : 00:00:02