#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Dec 21 10:35:17 2025
# Process ID         : 25880
# Current directory  : D:/Projects_Git/DMA_UART/DMA_UART_2CH
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent30028 D:\Projects_Git\DMA_UART\DMA_UART_2CH\DMA_UART_2CH.xpr
# Log file           : D:/Projects_Git/DMA_UART/DMA_UART_2CH/vivado.log
# Journal file       : D:/Projects_Git/DMA_UART/DMA_UART_2CH\vivado.jou
# Running On         : OrhunPc
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) Ultra 7 255HX
# CPU Frequency      : 2880 MHz
# CPU Physical cores : 20
# CPU Logical cores  : 20
# Host memory        : 33673 MB
# Swap memory        : 5368 MB
# Total Virtual      : 39042 MB
# Available Virtual  : 22245 MB
#-----------------------------------------------------------
start_gui
open_project D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1483.113 ; gain = 335.336
update_compile_order -fileset sources_1
add_files -norecurse {D:/Projects_Git/VHDL_lib/UART/UART_INTERFACE.vhd D:/Projects_Git/VHDL_lib/UART/UART_RX.vhd D:/Projects_Git/VHDL_lib/UART/UART_RX_INTERFACE.vhd D:/Projects_Git/VHDL_lib/UART/UART_TX.vhd D:/Projects_Git/VHDL_lib/UART/UART_TX_INTERFACE.vhd}
update_compile_order -fileset sources_1
add_files -norecurse D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd w ]
add_files -fileset sim_1 D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
update_compile_order -fileset sim_1
set_property top UART_INTERFACE_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_INTERFACE_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_INTERFACE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_INTERFACE_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [D:/Projects_Git/VHDL_lib/UART/UART_RX.vhd:186]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [D:/Projects_Git/VHDL_lib/UART/UART_RX.vhd:187]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [D:/Projects_Git/VHDL_lib/UART/UART_RX.vhd:188]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [D:/Projects_Git/VHDL_lib/UART/UART_RX.vhd:58]
INFO: [VRFC 10-8704] VHDL file 'D:/Projects_Git/VHDL_lib/UART/UART_RX.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_INTERFACE_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_INTERFACE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_INTERFACE_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_RX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_TX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE_tb'
ERROR: [VRFC 10-3156] cannot assign signal 'i_tx_fifo_data_in' from within a subprogram [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:92]
ERROR: [VRFC 10-3156] cannot assign signal 'i_tx_fifo_wr_en' from within a subprogram [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:93]
ERROR: [VRFC 10-3156] cannot assign signal 'i_tx_fifo_wr_en' from within a subprogram [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:96]
ERROR: [VRFC 10-3156] cannot assign signal 'i_rx_fifo_rd_en' from within a subprogram [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:117]
ERROR: [VRFC 10-3156] cannot assign signal 'i_rx_fifo_rd_en' from within a subprogram [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:119]
ERROR: [VRFC 10-9458] unit 'tb' is ignored due to previous errors [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:22]
INFO: [VRFC 10-8704] VHDL file 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_INTERFACE_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_INTERFACE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_INTERFACE_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_RX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_TX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE_tb'
ERROR: [VRFC 10-3462] indexed name is not a 'bit_vector' [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:146]
ERROR: [VRFC 10-1471] type error near v_rx_data ; current type std_logic_vector; expected type bit_vector [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:147]
ERROR: [VRFC 10-9458] unit 'tb' is ignored due to previous errors [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:22]
INFO: [VRFC 10-8704] VHDL file 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_INTERFACE_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_INTERFACE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_INTERFACE_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_RX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_TX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE_tb'
ERROR: [VRFC 10-2989] 'write' is not declared [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:145]
ERROR: [VRFC 10-2989] 'write' is not declared [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:146]
ERROR: [VRFC 10-2989] 'writeline' is not declared [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:147]
ERROR: [VRFC 10-9458] unit 'tb' is ignored due to previous errors [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:22]
INFO: [VRFC 10-8704] VHDL file 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_INTERFACE_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_INTERFACE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_INTERFACE_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_RX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_TX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE_tb'
ERROR: [VRFC 10-2989] 'v_line' is not declared [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:149]
ERROR: [VRFC 10-2989] 'v_line' is not declared [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:150]
ERROR: [VRFC 10-2989] 'v_line' is not declared [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:151]
ERROR: [VRFC 10-275] actual  of formal l must be a variable [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:151]
ERROR: [VRFC 10-9458] unit 'tb' is ignored due to previous errors [D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd:26]
INFO: [VRFC 10-8704] VHDL file 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_INTERFACE_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_INTERFACE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_INTERFACE_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/FIFO/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_RX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_TX_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_INTERFACE_tb_behav xil_defaultlib.UART_INTERFACE_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_INTERFACE_tb_behav xil_defaultlib.UART_INTERFACE_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [uart_rx_interface_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [uart_tx_interface_default]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [uart_interface_default]
Compiling architecture tb of entity xil_defaultlib.uart_interface_tb
Built simulation snapshot UART_INTERFACE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_INTERFACE_tb_behav -key {Behavioral:sim_1:Functional:UART_INTERFACE_tb} -tclbatch {UART_INTERFACE_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source UART_INTERFACE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: TX FIFO write not acknowledged at index 0
Time: 75 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
Error: TX FIFO write not acknowledged at index 1
Time: 95 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
Error: TX FIFO write not acknowledged at index 2
Time: 115 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
Error: TX FIFO write not acknowledged at index 3
Time: 135 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
Error: TX FIFO write not acknowledged at index 4
Time: 155 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
Error: TX FIFO write not acknowledged at index 5
Time: 175 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
Error: TX FIFO write not acknowledged at index 6
Time: 195 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
Error: TX FIFO write not acknowledged at index 7
Time: 215 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_INTERFACE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1545.250 ; gain = 19.473
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'UART_INTERFACE_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_INTERFACE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_INTERFACE_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'UART_INTERFACE_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_INTERFACE_tb_behav xil_defaultlib.UART_INTERFACE_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_INTERFACE_tb_behav xil_defaultlib.UART_INTERFACE_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [uart_rx_interface_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [uart_tx_interface_default]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [uart_interface_default]
Compiling architecture tb of entity xil_defaultlib.uart_interface_tb
Built simulation snapshot UART_INTERFACE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 1 ms
Error: RX DATA MISMATCH
Time: 3315 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
RX read : 11111111
Error: RX DATA MISMATCH
Time: 13215 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
RX read : 11111111
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'UART_INTERFACE_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_INTERFACE_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_INTERFACE_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'UART_INTERFACE_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_INTERFACE_tb_behav xil_defaultlib.UART_INTERFACE_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_INTERFACE_tb_behav xil_defaultlib.UART_INTERFACE_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [uart_rx_interface_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [uart_tx_interface_default]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [uart_interface_default]
Compiling architecture tb of entity xil_defaultlib.uart_interface_tb
Built simulation snapshot UART_INTERFACE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run 1 ms
Error: RX DATA MISMATCH
Time: 165195 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
RX read : 11111111
Error: RX DATA MISMATCH
Time: 686295 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
RX read : 11111111
save_wave_config {D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav.wcfg
set_property xsim.view D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav.wcfg [get_filesets sim_1]
create_wave_config
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 ms
Error: RX DATA MISMATCH
Time: 165195 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
RX read : 11111111
Error: RX DATA MISMATCH
Time: 686295 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
RX read : 11111111
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 ms
Error: RX DATA MISMATCH
Time: 165195 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
RX read : 11111111
Error: RX DATA MISMATCH
Time: 686295 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
RX read : 11111111
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'UART_INTERFACE_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_INTERFACE_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects_Git/VHDL_lib/UART/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'UART_INTERFACE_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_INTERFACE_tb_behav xil_defaultlib.UART_INTERFACE_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_INTERFACE_tb_behav xil_defaultlib.UART_INTERFACE_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.UART_RX [uart_rx_default]
Compiling architecture rtl of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX_INTERFACE [uart_rx_interface_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.UART_TX_INTERFACE [uart_tx_interface_default]
Compiling architecture rtl of entity xil_defaultlib.UART_INTERFACE [uart_interface_default]
Compiling architecture tb of entity xil_defaultlib.uart_interface_tb
Built simulation snapshot UART_INTERFACE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 1 ms
RX read : 01010101
RX read : 10101010
RX read : 00010001
RX read : 00100010
RX read : 00110011
RX read : 01000100
RX read : 01110111
RX read : 10001000
Note: UART LOOPBACK TEST PASSED
Time: 692815 ns  Iteration: 0  Process: /UART_INTERFACE_tb/p_stimulus  File: D:/Projects_Git/DMA_UART/DMA_UART_2CH/DMA_UART_2CH.srcs/sim_1/new/UART_INTERFACE_tb.vhd
save_wave_config {D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav1.wcfg}
add_files -fileset sim_1 -norecurse D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav1.wcfg
set_property xsim.view {D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav.wcfg D:/Projects_Git/DMA_UART/DMA_UART_2CH/UART_INTERFACE_tb_behav1.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 21 11:17:39 2025...
