<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 628</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:14px;font-family:Times;color:#0860a8;}
	.ft05{font-size:18px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:7px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft010{font-size:7px;line-height:13px;font-family:Times;color:#000000;}
	.ft011{font-size:7px;line-height:12px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page628-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce628.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">17-54&#160;Vol. 3B</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">DEBUG,&#160;BRANCH&#160;PROFILE,&#160;TSC,&#160;AND RESOURCE&#160;MONITORING&#160;FEATURES</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft08">When CDP is enabled, the&#160;existing mask space&#160;for CAT-only&#160;operation is&#160;split. As&#160;an&#160;example if the&#160;system supports&#160;<br/>16 CAT-only&#160;COS,&#160;when CDP&#160;is&#160;enabled the&#160;same MSR&#160;interfaces are&#160;used, however&#160;half of&#160;the&#160;masks&#160;correspond&#160;<br/>to code, half correspond to data, and the effective number&#160;of COS is reduced by half. Code/Data masks are defined&#160;<br/>per-COS&#160;and interleaved in&#160;the&#160;MSR space as&#160;described&#160;in&#160;subsequent&#160;sections.</p>
<p style="position:absolute;top:200px;left:68px;white-space:nowrap" class="ft03">17.17.3&#160;&#160;Enabling Cache Allocation Technology Usage Flow</p>
<p style="position:absolute;top:231px;left:68px;white-space:nowrap" class="ft08"><a href="o_fe12b1e2a880e0ce-628.html">Figure 17-30&#160;</a>illustrates the&#160;key steps for&#160;OS/VMM to&#160;detect support&#160;of Cache Allocation Technology&#160;and enable&#160;<br/>priority-based&#160;resource&#160;allocation for a&#160;CAT-capable&#160;resource.</p>
<p style="position:absolute;top:569px;left:68px;white-space:nowrap" class="ft08">Enumeration and&#160;configuration of L2 CAT is&#160;similar to&#160;L3&#160;CAT,&#160;however CPUID&#160;details&#160;and MSR&#160;addresses&#160;differ.&#160;<br/>Common CLOS&#160;are used across the features.</p>
<p style="position:absolute;top:630px;left:68px;white-space:nowrap" class="ft04">17.17.3.1 &#160;&#160;Enumeration&#160;and Detection&#160;Support of&#160;Cache Allocation Technology</p>
<p style="position:absolute;top:659px;left:68px;white-space:nowrap" class="ft08">Software can&#160;query processor support&#160;of CAT&#160;capabilities by executing CPUID&#160;instruction&#160;with&#160;EAX =&#160;07H, ECX =&#160;<br/>0H&#160;as input.&#160;If CPUID.(EAX=07H, ECX=0):EBX.PQE[bit 15] reports 1, the&#160;processor supports software control over&#160;<br/>shared&#160;processor&#160;resources. Software&#160;must use&#160;CPUID leaf 10H&#160;to enumerate additional details of&#160;available&#160;<br/>resource types, classes of services&#160;and capability bitmasks. The programming interfaces provided&#160;by Cache Alloca-<br/>tion Technology&#160;include:</p>
<p style="position:absolute;top:746px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:747px;left:93px;white-space:nowrap" class="ft08">CPUID leaf&#160;function&#160;10H&#160;(Cache Allocation&#160;Technology&#160;Enumeration&#160;leaf) and&#160;its&#160;sub-functions&#160;provide&#160;<br/>information on available resource&#160;types,&#160;and CAT capability&#160;for&#160;each&#160;resource type (see<a href="o_fe12b1e2a880e0ce-629.html">&#160;Section 17.17.3.2</a>).</p>
<p style="position:absolute;top:785px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:786px;left:93px;white-space:nowrap" class="ft08">IA32_L3_MASK_n: A&#160;range&#160;of&#160;MSRs is&#160;provided&#160;for&#160;each&#160;resource&#160;type, each MSR&#160;within&#160;that&#160;range specifying&#160;<br/>a software-configured capacity&#160;bitmask for each class of&#160;service. For L3 with Cache&#160;Allocation support,&#160;the&#160;CBM&#160;<br/>is&#160;specified using&#160;one of the&#160;IA32_L3_QOS_MASK_n&#160;MSR,&#160;where 'n' corresponds to&#160;a number&#160;within&#160;the&#160;<br/>supported range of COS,&#160;i.e.&#160;the range between 0 and CPUID.(EAX=10H,&#160;ECX=ResID):EDX[15:0], inclusive.&#160;<br/>S<a href="o_fe12b1e2a880e0ce-631.html">ee Section 17.17.3.3&#160;</a>for&#160;details.</p>
<p style="position:absolute;top:874px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:875px;left:93px;white-space:nowrap" class="ft08">IA32_L2_MASK_n: A&#160;range of&#160;MSRs&#160;is provided&#160;for&#160;L2&#160;Cache&#160;Allocation&#160;Technology, enabling software&#160;control&#160;<br/>over&#160;the amount of L2 cache available&#160;for each&#160;CLOS. Similar to&#160;L3&#160;CAT,&#160;a&#160;CBM&#160;is&#160;specified for each&#160;CLOS using&#160;<br/>the set of registers, IA32_L2_QOS_MASK_n&#160;MSR,&#160;where&#160;'n' ranges from zero&#160;to the&#160;maximum&#160;CLOS number&#160;<br/>reported for L2 CAT in&#160;CPUID.&#160;See<a href="o_fe12b1e2a880e0ce-631.html">&#160;Section&#160;17.17.3.3 for de</a>tails.<br/>The&#160;L2&#160;mask MSRs&#160;are scoped&#160;at the&#160;same level&#160;as the&#160;L2&#160;cache&#160;(similarly,&#160;the&#160;L3&#160;mask MSRs&#160;are scoped&#160;at the&#160;<br/>same level as&#160;the&#160;L3&#160;cache). Software may determine&#160;which logical&#160;processors share&#160;an&#160;MSR&#160;(for instance&#160;local&#160;<br/>to a core, or shared&#160;across multiple cores) by performing&#160;a write to one of these MSRs and noting which logical&#160;<br/>threads&#160;observe&#160;the&#160;change. Example&#160;flows for a&#160;similar&#160;method to&#160;determine register scope&#160;are described in&#160;<br/><a href="o_fe12b1e2a880e0ce-520.html">Section 15.5.2, “System Software&#160;Recommendation for Managing CMCI and Machine&#160;Check&#160;Resources”</a>.&#160;<br/>Software may&#160;also use CPUID leaf 4 to determine&#160;the&#160;maximum number of logical&#160;processor IDs that may share&#160;<br/>a&#160;given&#160;level&#160;of&#160;the&#160;cache.</p>
<p style="position:absolute;top:523px;left:266px;white-space:nowrap" class="ft06">Figure&#160;17-30.&#160;&#160;Cache Allocation Technology&#160;Usage&#160;Flow</p>
<p style="position:absolute;top:424px;left:186px;white-space:nowrap" class="ft07">CPUID.(7,0):EBX.15</p>
<p style="position:absolute;top:320px;left:169px;white-space:nowrap" class="ft00">On OS/VMM&#160;Initialization</p>
<p style="position:absolute;top:437px;left:186px;white-space:nowrap" class="ft07">CPUID.(10H,0):EBX[31:1]</p>
<p style="position:absolute;top:354px;left:183px;white-space:nowrap" class="ft07">CQE Capability</p>
<p style="position:absolute;top:369px;left:183px;white-space:nowrap" class="ft07">Enumeration</p>
<p style="position:absolute;top:425px;left:349px;white-space:nowrap" class="ft07">IA32_L3_QOS_MASK_0</p>
<p style="position:absolute;top:321px;left:340px;white-space:nowrap" class="ft00">Cache Allocation Configuration</p>
<p style="position:absolute;top:439px;left:350px;white-space:nowrap" class="ft07">...</p>
<p style="position:absolute;top:355px;left:349px;white-space:nowrap" class="ft07">Configure&#160;CBM</p>
<p style="position:absolute;top:370px;left:350px;white-space:nowrap" class="ft07">per COS</p>
<p style="position:absolute;top:320px;left:541px;white-space:nowrap" class="ft00">On Context Switch</p>
<p style="position:absolute;top:438px;left:555px;white-space:nowrap" class="ft07">IA32_PQR_ASSOC</p>
<p style="position:absolute;top:354px;left:555px;white-space:nowrap" class="ft07">Set COS&#160;for scheduled</p>
<p style="position:absolute;top:369px;left:555px;white-space:nowrap" class="ft07">thread context</p>
<p style="position:absolute;top:464px;left:349px;white-space:nowrap" class="ft07">A32_L3_QOS_MASK_n</p>
<p style="position:absolute;top:450px;left:186px;white-space:nowrap" class="ft011">CPUID.(10H,1):EAX[4:0]<br/>CPUID.(10H,1):EDX[15:0]<br/>CPUID.(10H,1):EBX[</p>
<p style="position:absolute;top:392px;left:237px;white-space:nowrap" class="ft07">CPUID[</p>
<p style="position:absolute;top:392px;left:420px;white-space:nowrap" class="ft07">WRMSR</p>
<p style="position:absolute;top:392px;left:597px;white-space:nowrap" class="ft07">WRMSR</p>
</div>
</body>
</html>
