Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 1271848d1da64f2184fbfed3fbafafc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uproc_top_level_wrapper_tb_behav xil_defaultlib.uproc_top_level_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.dvi_constants
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavior of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture uproc_top_level_clock_div_0_0_arch of entity xil_defaultlib.uproc_top_level_clock_div_0_0 [uproc_top_level_clock_div_0_0_de...]
Compiling architecture behavior of entity xil_defaultlib.clock_div_25 [clock_div_25_default]
Compiling architecture uproc_top_level_clock_div_25_0_0_arch of entity xil_defaultlib.uproc_top_level_clock_div_25_0_0 [uproc_top_level_clock_div_25_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.controls [controls_default]
Compiling architecture uproc_top_level_controls_0_0_arch of entity xil_defaultlib.uproc_top_level_controls_0_0 [uproc_top_level_controls_0_0_def...]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_2_bindec [uproc_top_level_blk_mem_gen_0_2_...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_mux [uproc_top_level_blk_mem_gen_0_2_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_00="000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper_init [uproc_top_level_blk_mem_gen_0_2_...]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_width [uproc_top_level_blk_mem_gen_0_2_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(rdaddr_collision_hwcon...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper_init__parameterized9\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_width__parameterized9\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper_init__parameterized10\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_width__parameterized10\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper_init__parameterized11\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_width__parameterized11\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper_init__parameterized12\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_width__parameterized12\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper_init__parameterized13\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_width__parameterized13\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_00="000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper_init__parameterized0\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_width__parameterized0\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_00="000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper_init__parameterized1\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_width__parameterized1\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_00="000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper_init__parameterized2\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_width__parameterized2\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_00="000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper_init__parameterized3\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_width__parameterized3\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_00="000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper_init__parameterized4\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_width__parameterized4\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_00="000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper_init__parameterized5\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_width__parameterized5\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper_init__parameterized6\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_width__parameterized6\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper_init__parameterized7\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_width__parameterized7\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper_init__parameterized8\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_prim_width__parameterized8\ [\uproc_top_level_blk_mem_gen_0_2...]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_generic_cstr [uproc_top_level_blk_mem_gen_0_2_...]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_top [uproc_top_level_blk_mem_gen_0_2_...]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_v8_4_4_synth [uproc_top_level_blk_mem_gen_0_2_...]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_2_blk_mem_gen_v8_4_4 [uproc_top_level_blk_mem_gen_0_2_...]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_2 [uproc_top_level_blk_mem_gen_0_2_...]
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture uproc_top_level_debounce_0_0_arch of entity xil_defaultlib.uproc_top_level_debounce_0_0 [uproc_top_level_debounce_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.framebuffer [framebuffer_default]
Compiling architecture uproc_top_level_framebuffer_0_0_arch of entity xil_defaultlib.uproc_top_level_framebuffer_0_0 [uproc_top_level_framebuffer_0_0_...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_1_bindec [uproc_top_level_blk_mem_gen_0_1_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_mux [uproc_top_level_blk_mem_gen_0_1_...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(rdaddr_collision_hwcon...]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init [uproc_top_level_blk_mem_gen_0_1_...]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_width [uproc_top_level_blk_mem_gen_0_1_...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized9\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized9\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(initp_00="00...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(initp_00="000000000000...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized10\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized10\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized11\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized11\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized12\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized12\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized13\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized13\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_00="000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized0\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized0\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_00="000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized1\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized1\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(initp_00="00...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(initp_00="000000000000...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized2\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized2\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized3\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized3\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized4\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized4\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized5\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized5\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(initp_00="00...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(initp_00="000000000000...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized6\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized6\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized7\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized7\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized8\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.\uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized8\ [\uproc_top_level_blk_mem_gen_0_1...]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_generic_cstr [uproc_top_level_blk_mem_gen_0_1_...]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_top [uproc_top_level_blk_mem_gen_0_1_...]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_v8_4_4_synth [uproc_top_level_blk_mem_gen_0_1_...]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_1_blk_mem_gen_v8_4_4 [uproc_top_level_blk_mem_gen_0_1_...]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_blk_mem_gen_0_1 [uproc_top_level_blk_mem_gen_0_1_...]
Compiling architecture my_alu_arch of entity xil_defaultlib.my_alu [my_alu_default]
Compiling architecture uproc_top_level_my_alu_0_0_arch of entity xil_defaultlib.uproc_top_level_my_alu_0_0 [uproc_top_level_my_alu_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.pixel_pusher [pixel_pusher_default]
Compiling architecture uproc_top_level_pixel_pusher_0_0_arch of entity xil_defaultlib.uproc_top_level_pixel_pusher_0_0 [uproc_top_level_pixel_pusher_0_0...]
Compiling architecture behavioral of entity xil_defaultlib.regs [regs_default]
Compiling architecture uproc_top_level_regs_0_0_arch of entity xil_defaultlib.uproc_top_level_regs_0_0 [uproc_top_level_regs_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture uproc_top_level_rgb2dvi_0_0_arch of entity xil_defaultlib.uproc_top_level_rgb2dvi_0_0 [uproc_top_level_rgb2dvi_0_0_defa...]
Compiling architecture fsm of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture structural of entity xil_defaultlib.uart [uart_default]
Compiling architecture uproc_top_level_uart_0_0_arch of entity xil_defaultlib.uproc_top_level_uart_0_0 [uproc_top_level_uart_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_ctrl [vga_ctrl_default]
Compiling architecture uproc_top_level_vga_ctrl_0_0_arch of entity xil_defaultlib.uproc_top_level_vga_ctrl_0_0 [uproc_top_level_vga_ctrl_0_0_def...]
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN0_WID...
Compiling module xil_defaultlib.uproc_top_level_xlconcat_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.uproc_top_level_xlconstant_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.uproc_top_level_xlconstant_1_0
Compiling architecture structure of entity xil_defaultlib.uproc_top_level [uproc_top_level_default]
Compiling architecture structure of entity xil_defaultlib.uproc_top_level_wrapper [uproc_top_level_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.uproc_top_level_wrapper_tb
Built simulation snapshot uproc_top_level_wrapper_tb_behav
