

================================================================
== Vitis HLS Report for 'process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2'
================================================================
* Date:           Fri May 16 00:07:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.808 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1_VITIS_LOOP_22_2  |        ?|        ?|        39|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    336|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    2180|   1659|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     558|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2738|   2172|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |urem_31ns_3ns_2_35_1_U2  |urem_31ns_3ns_2_35_1  |        0|   0|  2180|  1659|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |Total                    |                      |        0|   0|  2180|  1659|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln21_1_fu_240_p2       |         +|   0|  0|  69|          62|           1|
    |add_ln21_fu_293_p2         |         +|   0|  0|  38|          31|           1|
    |add_ln22_fu_280_p2         |         +|   0|  0|  38|          31|           1|
    |add_ln25_fu_341_p2         |         +|   0|  0|  17|          14|          14|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_235_p2        |      icmp|   0|  0|  69|          62|          62|
    |icmp_ln22_fu_253_p2        |      icmp|   0|  0|  39|          32|          32|
    |select_ln21_1_fu_299_p3    |    select|   0|  0|  31|           1|          31|
    |select_ln21_fu_258_p3      |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 336|         236|         176|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   62|        124|
    |ap_sig_allocacmp_x_3                  |   9|          2|   31|         62|
    |in_stream_TDATA_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten_fu_100                 |   9|          2|   62|        124|
    |x_fu_92                               |   9|          2|   31|         62|
    |y_fu_96                               |   9|          2|   31|         62|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|  221|        442|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln21_1_reg_403                 |  62|   0|   62|          0|
    |add_ln22_reg_422                   |  31|   0|   31|          0|
    |add_ln25_reg_443                   |  14|   0|   14|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |icmp_ln21_reg_399                  |   1|   0|    1|          0|
    |icmp_ln22_reg_408                  |   1|   0|    1|          0|
    |indvar_flatten_fu_100              |  62|   0|   62|          0|
    |lshr_ln_reg_417                    |  14|   0|   14|          0|
    |select_ln21_1_reg_427              |  31|   0|   31|          0|
    |tmp_cast_reg_438                   |   7|   0|    7|          0|
    |trunc_ln22_reg_413                 |   1|   0|    1|          0|
    |urem_ln21_reg_448                  |   2|   0|    2|          0|
    |x_fu_92                            |  31|   0|   31|          0|
    |y_fu_96                            |  31|   0|   31|          0|
    |add_ln25_reg_443                   |  64|  32|   14|          0|
    |lshr_ln_reg_417                    |  64|  32|   14|          0|
    |trunc_ln22_reg_413                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 558|  96|  395|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+--------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|grp_fu_873_p_din0   |  out|   31|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|grp_fu_873_p_din1   |  out|   33|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|grp_fu_873_p_dout0  |   in|   63|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|grp_fu_873_p_ce     |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2|  return value|
|in_stream_TVALID    |   in|    1|        axis|                                       in_stream_V_data_V|       pointer|
|in_stream_TDATA     |   in|    8|        axis|                                       in_stream_V_data_V|       pointer|
|img_width           |   in|   32|     ap_none|                                                img_width|        scalar|
|mul_ln3             |   in|   62|     ap_none|                                                  mul_ln3|        scalar|
|image_r_address0    |  out|   14|   ap_memory|                                                  image_r|         array|
|image_r_ce0         |  out|    1|   ap_memory|                                                  image_r|         array|
|image_r_we0         |  out|    1|   ap_memory|                                                  image_r|         array|
|image_r_d0          |  out|    8|   ap_memory|                                                  image_r|         array|
|image_1_address0    |  out|   14|   ap_memory|                                                  image_1|         array|
|image_1_ce0         |  out|    1|   ap_memory|                                                  image_1|         array|
|image_1_we0         |  out|    1|   ap_memory|                                                  image_1|         array|
|image_1_d0          |  out|    8|   ap_memory|                                                  image_1|         array|
|image_2_address0    |  out|   14|   ap_memory|                                                  image_2|         array|
|image_2_ce0         |  out|    1|   ap_memory|                                                  image_2|         array|
|image_2_we0         |  out|    1|   ap_memory|                                                  image_2|         array|
|image_2_d0          |  out|    8|   ap_memory|                                                  image_2|         array|
|image_3_address0    |  out|   14|   ap_memory|                                                  image_3|         array|
|image_3_ce0         |  out|    1|   ap_memory|                                                  image_3|         array|
|image_3_we0         |  out|    1|   ap_memory|                                                  image_3|         array|
|image_3_d0          |  out|    8|   ap_memory|                                                  image_3|         array|
|image_4_address0    |  out|   14|   ap_memory|                                                  image_4|         array|
|image_4_ce0         |  out|    1|   ap_memory|                                                  image_4|         array|
|image_4_we0         |  out|    1|   ap_memory|                                                  image_4|         array|
|image_4_d0          |  out|    8|   ap_memory|                                                  image_4|         array|
|image_5_address0    |  out|   14|   ap_memory|                                                  image_5|         array|
|image_5_ce0         |  out|    1|   ap_memory|                                                  image_5|         array|
|image_5_we0         |  out|    1|   ap_memory|                                                  image_5|         array|
|image_5_d0          |  out|    8|   ap_memory|                                                  image_5|         array|
|in_stream_TREADY    |  out|    1|        axis|                                       in_stream_V_dest_V|       pointer|
|in_stream_TDEST     |   in|    1|        axis|                                       in_stream_V_dest_V|       pointer|
|in_stream_TKEEP     |   in|    1|        axis|                                       in_stream_V_keep_V|       pointer|
|in_stream_TSTRB     |   in|    1|        axis|                                       in_stream_V_strb_V|       pointer|
|in_stream_TUSER     |   in|    1|        axis|                                       in_stream_V_user_V|       pointer|
|in_stream_TLAST     |   in|    1|        axis|                                       in_stream_V_last_V|       pointer|
|in_stream_TID       |   in|    1|        axis|                                         in_stream_V_id_V|       pointer|
+--------------------+-----+-----+------------+---------------------------------------------------------+--------------+

