/*
 * ARM NVIDIA Tegra2 emulation.
 *
 * Copyright (c) 2014-2015 Dmitry Osipenko <digetx@gmail.com>
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License as published by the
 *  Free Software Foundation; either version 2 of the License, or
 *  (at your option) any later version.
 *
 *  This program is distributed in the hope that it will be useful, but WITHOUT
 *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 *  FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
 *  for more details.
 *
 *  You should have received a copy of the GNU General Public License along
 *  with this program; if not, see <http://www.gnu.org/licenses/>.
 */

/* Autogenerated from TRM v02p */

#ifndef TEGRA_MC_H
#define TEGRA_MC_H

#define EMEM_CFG_OFFSET 0xC
#define EMEM_CFG_RESET  0x00010000
typedef union emem_cfg_u {
    struct {
        unsigned int emem_size_kb:22;
        unsigned int undefined_bits_22_31:10;
    };

    uint32_t reg32;
} emem_cfg_t;

#define EMEM_ADR_CFG_OFFSET 0x10
#define EMEM_ADR_CFG_RESET  0x00040202
typedef union emem_adr_cfg_u {
    struct {
        unsigned int emem_colwidth:3;       /* 0 = W7; 1 = W8; 2 = W9; 3 = W10; 4 = W11 */
        unsigned int undefined_bits_3_7:5;
        unsigned int emem_bankwidth:2;      /* 2 = W2; 3 = W3 */
        unsigned int undefined_bits_10_15:6;
        unsigned int emem_devsize:3;        /* 0 = D4 MB; 1 = D8 MB; 2 = D16 MB; 3 = D32 MB; 4 = D64 MB; 5 = D128 MB; 6 = D256 MB; 7 = D512 MB; 8 = D1024 MB; 8 = D1 GB */
        unsigned int undefined_bits_19_23:5;
        unsigned int emem_numdev:2;         /* 0 = N1; 1 = N2 */
        unsigned int undefined_bits_26_31:6;
    };

    uint32_t reg32;
} emem_adr_cfg_t;

#define EMEM_ARB_CFG0_OFFSET 0x14
#define EMEM_ARB_CFG0_RESET  0x00102030
typedef union emem_arb_cfg0_u {
    struct {
        unsigned int emem_rwcnt_th:8;
        unsigned int emem_wrcnt_th:8;
        unsigned int emem_sp_max_grant_overall:6;
        unsigned int undefined_bits_22_27:6;
        unsigned int emem_clear_sp_on_autopc:1;/* 0 = DISABLE; 1 = ENABLE; 0 = DISABLED 1 = ENABLED */
        unsigned int emem_clear_ap_prev_spreq:1;/* 0 = DISABLE; 1 = ENABLE; 0 = DISABLED 1 = ENABLED */
        unsigned int emem_noblock_by_bank_when_hp:1;/* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int undefined_bit_31:1;
    };

    uint32_t reg32;
} emem_arb_cfg0_t;

#define EMEM_ARB_CFG1_OFFSET 0x18
#define EMEM_ARB_CFG1_RESET  0x1010F7DF
typedef union emem_arb_cfg1_u {
    struct {
        unsigned int emem_rcl_mask:5;       /* 0 = NONE; 63 = ALL */
        unsigned int undefined_bit_5:1;
        unsigned int emem_wcl_mask:5;       /* 0 = NONE; 63 = ALL */
        unsigned int undefined_bit_11:1;
        unsigned int emem_norwswitch_bkblock:1;/* 0 = DISABLE; 1 = ENABLE; 0 = DISABLED 1 = ENABLED */
        unsigned int emem_nowrswitch_bkblock:1;/* 0 = DISABLE; 1 = ENABLE; 0 = DISABLED 1 = ENABLED */
        unsigned int emem_rwswitch_rwinexpired:1;/* 0 = DISABLE; 1 = ENABLE; 0 = DISABLED 1 = ENABLED */
        unsigned int emem_wrswitch_wwinexpired:1;/* 0 = DISABLE; 1 = ENABLE; 0 = DISABLED 1 = ENABLED */
        unsigned int emem_sp_max_grant:6;
        unsigned int undefined_bits_22_23:2;
        unsigned int emem_sp_max_grant_rw:6;
        unsigned int undefined_bits_30_31:2;
    };

    uint32_t reg32;
} emem_arb_cfg1_t;

#define EMEM_ARB_CFG2_OFFSET 0x1C
#define EMEM_ARB_CFG2_RESET  0x0C080C08
typedef union emem_arb_cfg2_u {
    struct {
        unsigned int emem_bankcnt_rd_th:6;
        unsigned int undefined_bits_6_7:2;
        unsigned int emem_bankcnt_nsp_rd_th:6;
        unsigned int undefined_bits_14_15:2;
        unsigned int emem_bankcnt_wr_th:6;
        unsigned int undefined_bits_22_23:2;
        unsigned int emem_bankcnt_nsp_wr_th:6;
        unsigned int undefined_bits_30_31:2;
    };

    uint32_t reg32;
} emem_arb_cfg2_t;

#define GART_CONFIG_OFFSET 0x24
#define GART_CONFIG_RESET  0x00000000
typedef union gart_config_u {
    struct {
        unsigned int gart_enable:1;         /* 0 = DISABLE; 1 = ENABLE */
        unsigned int undefined_bits_1_31:31;
    };

    uint32_t reg32;
} gart_config_t;

#define GART_ENTRY_ADDR_OFFSET 0x28
#define GART_ENTRY_ADDR_RESET  0x00000000
typedef union gart_entry_addr_u {
    struct {
        unsigned int undefined_bits_0_11:12;
        unsigned int gart_entry_addr_table_addr:13;
        unsigned int undefined_bits_25_31:7;
    };

    uint32_t reg32;
} gart_entry_addr_t;

#define GART_ENTRY_DATA_OFFSET 0x2C
#define GART_ENTRY_DATA_RESET  0x00000000
typedef union gart_entry_data_u {
    struct {
        unsigned int undefined_bits_0_11:12;
        unsigned int gart_entry_data_phys_addr:19;
        unsigned int gart_entry_data_phys_addr_valid:1;
    };

    uint32_t reg32;
} gart_entry_data_t;

#define GART_ERROR_REQ_OFFSET 0x30
#define GART_ERROR_REQ_RESET  0x00000000
typedef union gart_error_req_u {
    struct {
        unsigned int gart_error_direction:1;/* 0 = READ; 1 = WRITE */
        unsigned int gart_error_client_id:6;
        unsigned int undefined_bits_7_31:25;
    };

    uint32_t reg32;
} gart_error_req_t;

#define GART_ERROR_ADDR_OFFSET 0x34
#define GART_ERROR_ADDR_RESET  0x00000000
typedef union gart_error_addr_u {
    struct {
        unsigned int gart_error_address:32;
    };

    uint32_t reg32;
} gart_error_addr_t;

#define TIMEOUT_CTRL_OFFSET 0x3C
#define TIMEOUT_CTRL_RESET  0x00000005
typedef union timeout_ctrl_u {
    struct {
        unsigned int undefined_bits_0_2:3;
        unsigned int emem_tm_sfactor:3;
        unsigned int tmcredits:1;           /* 0 = FROM_CIF_FIFO; 1 = ONE */
        unsigned int undefined_bits_7_31:25;
    };

    uint32_t reg32;
} timeout_ctrl_t;

#define DECERR_EMEM_OTHERS_STATUS_OFFSET 0x58
#define DECERR_EMEM_OTHERS_STATUS_RESET  0x00000000
typedef union decerr_emem_others_status_u {
    struct {
        unsigned int decerr_emem_others_id:6;
        unsigned int undefined_bits_6_30:25;
        unsigned int decerr_emem_others_rw:1;/* 0 = READ 1 = WRITE */
    };

    uint32_t reg32;
} decerr_emem_others_status_t;

#define DECERR_EMEM_OTHERS_ADR_OFFSET 0x5C
#define DECERR_EMEM_OTHERS_ADR_RESET  0x00000000
typedef union decerr_emem_others_adr_u {
    struct {
        unsigned int decerr_emem_others_adr:32;
    };

    uint32_t reg32;
} decerr_emem_others_adr_t;

#define CLIENT_CTRL_OFFSET 0x100
#define CLIENT_CTRL_RESET  0x00007FFF
typedef union client_ctrl_u {
    struct {
        unsigned int avpc_enable:1;         /* 0 = DISABLE; 1 = ENABLE */
        unsigned int dc_enable:1;           /* 0 = DISABLE; 1 = ENABLE */
        unsigned int dcb_enable:1;          /* 0 = DISABLE; 1 = ENABLE */
        unsigned int epp_enable:1;          /* 0 = DISABLE; 1 = ENABLE */
        unsigned int g2_enable:1;           /* 0 = DISABLE; 1 = ENABLE */
        unsigned int hc_enable:1;           /* 0 = DISABLE; 1 = ENABLE */
        unsigned int isp_enable:1;          /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpcore_enable:1;       /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpea_enable:1;         /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpeb_enable:1;         /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpec_enable:1;         /* 0 = DISABLE; 1 = ENABLE */
        unsigned int nv_enable:1;           /* 0 = DISABLE; 1 = ENABLE */
        unsigned int ppcs_enable:1;         /* 0 = DISABLE; 1 = ENABLE */
        unsigned int vde_enable:1;          /* 0 = DISABLE; 1 = ENABLE */
        unsigned int vi_enable:1;           /* 0 = DISABLE; 1 = ENABLE */
        unsigned int undefined_bits_15_31:17;
    };

    uint32_t reg32;
} client_ctrl_t;

#define CLIENT_HOTRESETN_OFFSET 0x104
#define CLIENT_HOTRESETN_RESET  0x00007FFF
typedef union client_hotresetn_u {
    struct {
        unsigned int avpc_hotresetn:1;      /* 0 = ENABLE; 1 = DISABLE */
        unsigned int dc_hotresetn:1;        /* 0 = ENABLE; 1 = DISABLE */
        unsigned int dcb_hotresetn:1;       /* 0 = ENABLE; 1 = DISABLE */
        unsigned int epp_hotresetn:1;       /* 0 = ENABLE; 1 = DISABLE */
        unsigned int g2_hotresetn:1;        /* 0 = ENABLE; 1 = DISABLE */
        unsigned int hc_hotresetn:1;        /* 0 = ENABLE; 1 = DISABLE */
        unsigned int isp_hotresetn:1;       /* 0 = ENABLE; 1 = DISABLE */
        unsigned int mpcore_hotresetn:1;    /* 0 = ENABLE; 1 = DISABLE */
        unsigned int mpea_hotresetn:1;      /* 0 = ENABLE; 1 = DISABLE */
        unsigned int mpeb_hotresetn:1;      /* 0 = ENABLE; 1 = DISABLE */
        unsigned int mpec_hotresetn:1;      /* 0 = ENABLE; 1 = DISABLE */
        unsigned int nv_hotresetn:1;        /* 0= ENABLE; 1 = DISABLE */
        unsigned int ppcs_hotresetn:1;      /* 0 = ENABLE; 1 = DISABLE */
        unsigned int vde_hotresetn:1;       /* 0 = ENABLE; 1 = DISABLE */
        unsigned int vi_hotresetn:1;        /* 0 = ENABLE; 1 = DISABLE */
        unsigned int undefined_bits_15_31:17;
    };

    uint32_t reg32;
} client_hotresetn_t;

#define LOWLATENCY_RAWLOGIC_WRITE_PARTICIPANTS_OFFSET 0x110
#define LOWLATENCY_RAWLOGIC_WRITE_PARTICIPANTS_RESET  0x003FFFFF
typedef union lowlatency_rawlogic_write_participants_u {
    struct {
        unsigned int eppu_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int eppv_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int eppy_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpeunifbw_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int viwsb_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int viwu_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int viwv_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int viwy_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int g2dw_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int avpcarm7w_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int fdcdwr_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int host1xw_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int ispw_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpcorew_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpecswr_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int ppcsahbdmaw_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int ppcsahbslvw_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int vdebsevw_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int vdembew_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int vdetpmw_ll_raw_participate:1;/* 0 = DISABLE; 1 = ENABLE */
        unsigned int undefined_bits_20_31:12;
    };

    uint32_t reg32;
} lowlatency_rawlogic_write_participants_t;

#define BWSHARE_TMVAL_OFFSET 0x114
#define BWSHARE_TMVAL_RESET  0x00000000
typedef union bwshare_tmval_u {
    struct {
        unsigned int bw_tm_sfactor1:4;
        unsigned int bw_tm_sfactor2:4;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} bwshare_tmval_t;

#define BWSHARE_EMEM_CTRL_0_OFFSET 0x120
#define BWSHARE_EMEM_CTRL_0_RESET  0x00000000
typedef union bwshare_emem_ctrl_0_u {
    struct {
        unsigned int display0a_bw_emem:1;   /* 0 = DISABLE; 1 = ENABLE */
        unsigned int display0ab_bw_emem:1;  /* 0 = DISABLE; 1 = ENABLE */
        unsigned int display0b_bw_emem:1;   /* 0 = DISABLE; 1 = ENABLE */
        unsigned int display0bb_bw_emem:1;  /* 0 = DISABLE; 1 = ENABLE */
        unsigned int display0c_bw_emem:1;   /* 0 = DISABLE; 1 = ENABLE */
        unsigned int display0cb_bw_emem:1;  /* 0 = DISABLE; 1 = ENABLE */
        unsigned int display1b_bw_emem:1;   /* 0 = DISABLE; 1 = ENABLE */
        unsigned int display1bb_bw_emem:1;  /* 0 = DISABLE; 1 = ENABLE */
        unsigned int eppup_bw_emem:1;       /* 0 = DISABLE; 1 = ENABLE */
        unsigned int g2pr_bw_emem:1;        /* 0 = DISABLE; 1 = ENABLE */
        unsigned int g2sr_bw_emem:1;        /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpeunifbr_bw_emem:1;   /* 0 = DISABLE; 1 = ENABLE */
        unsigned int viruv_bw_emem:1;       /* 0 = DISABLE; 1 = ENABLE */
        unsigned int avpcarm7r_bw_emem:1;   /* 0 = DISABLE; 1 = ENABLE */
        unsigned int displayhc_bw_emem:1;   /* 0 = DISABLE; 1 = ENABLE */
        unsigned int displayhcb_bw_emem:1;  /* 0 = DISABLE; 1 = ENABLE */
        unsigned int fdcdrd_bw_emem:1;      /* 0 = DISABLE; 1 = ENABLE */
        unsigned int g2dr_bw_emem:1;        /* 0 = DISABLE; 1 = ENABLE */
        unsigned int host1xdmar_bw_emem:1;  /* 0 = DISABLE; 1 = ENABLE */
        unsigned int host1xr_bw_emem:1;     /* 0 = DISABLE; 1 = ENABLE */
        unsigned int idxsrd_bw_emem:1;      /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpcorer_bw_emem:1;     /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpe_ipred_bw_emem:1;   /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpeamemrd_bw_emem:1;   /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpecsrd_bw_emem:1;     /* 0 = DISABLE; 1 = ENABLE */
        unsigned int ppcsahbdmar_bw_emem:1; /* 0 = DISABLE; 1 = ENABLE */
        unsigned int ppcsahbslvr_bw_emem:1; /* 0 = DISABLE; 1 = ENABLE */
        unsigned int texsrd_bw_emem:1;      /* 0 = DISABLE; 1 = ENABLE */
        unsigned int vdebsevr_bw_emem:1;    /* 0 = DISABLE; 1 = ENABLE */
        unsigned int vdember_bw_emem:1;     /* 0 = DISABLE; 1 = ENABLE */
        unsigned int vdemcer_bw_emem:1;     /* 0 = DISABLE; 1 = ENABLE */
        unsigned int vdetper_bw_emem:1;     /* 0 = DISABLE; 1 = ENABLE */
    };

    uint32_t reg32;
} bwshare_emem_ctrl_0_t;

#define BWSHARE_EMEM_CTRL_1_OFFSET 0x124
#define BWSHARE_EMEM_CTRL_1_RESET  0x00000000
typedef union bwshare_emem_ctrl_1_u {
    struct {
        unsigned int eppu_bw_emem:1;        /* 0 = DISABLE; 1 = ENABLE */
        unsigned int eppv_bw_emem:1;        /* 0 = DISABLE; 1 = ENABLE */
        unsigned int eppy_bw_emem:1;        /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpeunifbw_bw_emem:1;   /* 0 = DISABLE; 1 = ENABLE */
        unsigned int viwsb_bw_emem:1;       /* 0 = DISABLE; 1 = ENABLE */
        unsigned int viwu_bw_emem:1;        /* 0 = DISABLE; 1 = ENABLE */
        unsigned int viwv_bw_emem:1;        /* 0 = DISABLE; 1 = ENABLE */
        unsigned int viwy_bw_emem:1;        /* 0 = DISABLE; 1 = ENABLE */
        unsigned int g2dw_bw_emem:1;        /* 0 = DISABLE; 1 = ENABLE */
        unsigned int avpcarm7w_bw_emem:1;   /* 0 = DISABLE; 1 = ENABLE */
        unsigned int fdcdwr_bw_emem:1;      /* 0 = DISABLE; 1 = ENABLE */
        unsigned int host1xw_bw_emem:1;     /* 0 = DISABLE; 1 = ENABLE */
        unsigned int ispw_bw_emem:1;        /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpcorew_bw_emem:1;     /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpecswr_bw_emem:1;     /* 0 = DISABLE; 1 = ENABLE */
        unsigned int ppcsahbdmaw_bw_emem:1; /* 0 = DISABLE; 1 = ENABLE */
        unsigned int ppcsahbslvw_bw_emem:1; /* 0 = DISABLE; 1 = ENABLE */
        unsigned int vdebsevw_bw_emem:1;    /* 0 = DISABLE; 1 = ENABLE */
        unsigned int vdembew_bw_emem:1;     /* 0 = DISABLE; 1 = ENABLE */
        unsigned int vdetpmw_bw_emem:1;     /* 0 = DISABLE; 1 = ENABLE */
        unsigned int undefined_bits_20_31:12;
    };

    uint32_t reg32;
} bwshare_emem_ctrl_1_t;

#define AVPC_ORRC_OFFSET 0x140
#define AVPC_ORRC_RESET  0x00000000
typedef union avpc_orrc_u {
    struct {
        unsigned int avpc_outreqcnt:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} avpc_orrc_t;

#define DC_ORRC_OFFSET 0x144
#define DC_ORRC_RESET  0x00000000
typedef union dc_orrc_u {
    struct {
        unsigned int dc_outreqcnt:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} dc_orrc_t;

#define DCB_ORRC_OFFSET 0x148
#define DCB_ORRC_RESET  0x00000000
typedef union dcb_orrc_u {
    struct {
        unsigned int dcb_outreqcnt:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} dcb_orrc_t;

#define EPP_ORRC_OFFSET 0x14C
#define EPP_ORRC_RESET  0x00000000
typedef union epp_orrc_u {
    struct {
        unsigned int epp_outreqcnt:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} epp_orrc_t;

#define G2_ORRC_OFFSET 0x150
#define G2_ORRC_RESET  0x00000000
typedef union g2_orrc_u {
    struct {
        unsigned int g2_outreqcnt:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} g2_orrc_t;

#define HC_ORRC_OFFSET 0x154
#define HC_ORRC_RESET  0x00000000
typedef union hc_orrc_u {
    struct {
        unsigned int hc_outreqcnt:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} hc_orrc_t;

#define ISP_ORRC_OFFSET 0x158
#define ISP_ORRC_RESET  0x00000000
typedef union isp_orrc_u {
    struct {
        unsigned int isp_outreqcnt:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} isp_orrc_t;

#define MPCORE_ORRC_OFFSET 0x15C
#define MPCORE_ORRC_RESET  0x00000000
typedef union mpcore_orrc_u {
    struct {
        unsigned int mpcore_outreqcnt:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} mpcore_orrc_t;

#define MPEA_ORRC_OFFSET 0x160
#define MPEA_ORRC_RESET  0x00000000
typedef union mpea_orrc_u {
    struct {
        unsigned int mpea_outreqcnt:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} mpea_orrc_t;

#define MPEB_ORRC_OFFSET 0x164
#define MPEB_ORRC_RESET  0x00000000
typedef union mpeb_orrc_u {
    struct {
        unsigned int mpeb_outreqcnt:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} mpeb_orrc_t;

#define MPEC_ORRC_OFFSET 0x168
#define MPEC_ORRC_RESET  0x00000000
typedef union mpec_orrc_u {
    struct {
        unsigned int mpec_outreqcnt:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} mpec_orrc_t;

#define NV_ORRC_OFFSET 0x16C
#define NV_ORRC_RESET  0x00000000
typedef union nv_orrc_u {
    struct {
        unsigned int nv_outreqcnt:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} nv_orrc_t;

#define PPCS_ORRC_OFFSET 0x170
#define PPCS_ORRC_RESET  0x00000000
typedef union ppcs_orrc_u {
    struct {
        unsigned int ppcs_outreqcnt:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} ppcs_orrc_t;

#define VDE_ORRC_OFFSET 0x174
#define VDE_ORRC_RESET  0x00000000
typedef union vde_orrc_u {
    struct {
        unsigned int vde_outreqcnt:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} vde_orrc_t;

#define VI_ORRC_OFFSET 0x178
#define VI_ORRC_RESET  0x00000000
typedef union vi_orrc_u {
    struct {
        unsigned int vi_outreqcnt:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} vi_orrc_t;

#define FPRI_CTRL_AVPC_OFFSET 0x17C
#define FPRI_CTRL_AVPC_RESET  0x00000005
typedef union fpri_ctrl_avpc_u {
    struct {
        unsigned int avpcarm7r_prival:2;
        unsigned int avpcarm7w_prival:2;
        unsigned int undefined_bits_4_31:28;
    };

    uint32_t reg32;
} fpri_ctrl_avpc_t;

#define FPRI_CTRL_DC_OFFSET 0x180
#define FPRI_CTRL_DC_RESET  0x00000155
typedef union fpri_ctrl_dc_u {
    struct {
        unsigned int display0a_prival:2;    /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int display0b_prival:2;    /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int display0c_prival:2;    /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int display1b_prival:2;    /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int displayhc_prival:2;    /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int undefined_bits_10_31:22;
    };

    uint32_t reg32;
} fpri_ctrl_dc_t;

#define FPRI_CTRL_DCB_OFFSET 0x184
#define FPRI_CTRL_DCB_RESET  0x00000155
typedef union fpri_ctrl_dcb_u {
    struct {
        unsigned int display0ab_prival:2;   /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int display0bb_prival:2;   /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int display0cb_prival:2;   /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int display1bb_prival:2;   /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int displayhcb_prival:2;   /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int undefined_bits_10_31:22;
    };

    uint32_t reg32;
} fpri_ctrl_dcb_t;

#define FPRI_CTRL_EPP_OFFSET 0x188
#define FPRI_CTRL_EPP_RESET  0x00000055
typedef union fpri_ctrl_epp_u {
    struct {
        unsigned int eppup_prival:2;        /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int eppu_prival:2;         /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int eppv_prival:2;         /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int eppy_prival:2;         /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} fpri_ctrl_epp_t;

#define FPRI_CTRL_G2_OFFSET 0x18C
#define FPRI_CTRL_G2_RESET  0x00000000
typedef union fpri_ctrl_g2_u {
    struct {
        unsigned int g2pr_prival:2;         /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int g2sr_prival:2;         /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int g2dr_prival:2;         /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int g2dw_prival:2;         /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} fpri_ctrl_g2_t;

#define FPRI_CTRL_HC_OFFSET 0x190
#define FPRI_CTRL_HC_RESET  0x00000015
typedef union fpri_ctrl_hc_u {
    struct {
        unsigned int host1xdmar_prival:2;   /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int host1xr_prival:2;      /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int host1xw_prival:2;      /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int undefined_bits_6_31:26;
    };

    uint32_t reg32;
} fpri_ctrl_hc_t;

#define FPRI_CTRL_ISP_OFFSET 0x194
#define FPRI_CTRL_ISP_RESET  0x00000001
typedef union fpri_ctrl_isp_u {
    struct {
        unsigned int ispw_prival:2;         /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int undefined_bits_2_31:30;
    };

    uint32_t reg32;
} fpri_ctrl_isp_t;

#define FPRI_CTRL_MPCORE_OFFSET 0x198
#define FPRI_CTRL_MPCORE_RESET  0x00000005
typedef union fpri_ctrl_mpcore_u {
    struct {
        unsigned int mpcorer_prival:2;      /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int mpcorew_prival:2;      /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int undefined_bits_4_31:28;
    };

    uint32_t reg32;
} fpri_ctrl_mpcore_t;

#define FPRI_CTRL_MPEA_OFFSET 0x19C
#define FPRI_CTRL_MPEA_RESET  0x00000001
typedef union fpri_ctrl_mpea_u {
    struct {
        unsigned int mpeamemrd_prival:2;    /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int undefined_bits_2_31:30;
    };

    uint32_t reg32;
} fpri_ctrl_mpea_t;

#define FPRI_CTRL_MPEB_OFFSET 0x1A0
#define FPRI_CTRL_MPEB_RESET  0x00000015
typedef union fpri_ctrl_mpeb_u {
    struct {
        unsigned int mpeunifbr_prival:2;    /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int mpe_ipred_prival:2;    /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int mpeunifbw_prival:2;    /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int undefined_bits_6_31:26;
    };

    uint32_t reg32;
} fpri_ctrl_mpeb_t;

#define FPRI_CTRL_MPEC_OFFSET 0x1A4
#define FPRI_CTRL_MPEC_RESET  0x00000005
typedef union fpri_ctrl_mpec_u {
    struct {
        unsigned int mpecsrd_prival:2;      /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int mpecswr_prival:2;      /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int undefined_bits_4_31:28;
    };

    uint32_t reg32;
} fpri_ctrl_mpec_t;

#define FPRI_CTRL_NV_OFFSET 0x1A8
#define FPRI_CTRL_NV_RESET  0x00000000
typedef union fpri_ctrl_nv_u {
    struct {
        unsigned int fdcdrd_prival:2;       /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int idxsrd_prival:2;       /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int texsrd_prival:2;       /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int fdcdwr_prival:2;       /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} fpri_ctrl_nv_t;

#define FPRI_CTRL_PPCS_OFFSET 0x1AC
#define FPRI_CTRL_PPCS_RESET  0x00000055
typedef union fpri_ctrl_ppcs_u {
    struct {
        unsigned int ppcsahbdmar_prival:2;  /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int ppcsahbslvr_prival:2;  /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int ppcsahbdmaw_prival:2;
        unsigned int ppcsahbslvw_prival:2;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} fpri_ctrl_ppcs_t;

#define FPRI_CTRL_VDE_OFFSET 0x1B0
#define FPRI_CTRL_VDE_RESET  0x00001555
typedef union fpri_ctrl_vde_u {
    struct {
        unsigned int vdebsevr_prival:2;     /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int vdember_prival:2;      /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int vdemcer_prival:2;      /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int vdetper_prival:2;      /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int vdebsevw_prival:2;     /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int vdembew_prival:2;      /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int vdetpmw_prival:2;      /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int undefined_bits_14_31:18;
    };

    uint32_t reg32;
} fpri_ctrl_vde_t;

#define FPRI_CTRL_VI_OFFSET 0x1B4
#define FPRI_CTRL_VI_RESET  0x00000155
typedef union fpri_ctrl_vi_u {
    struct {
        unsigned int viruv_prival:2;        /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int viwsb_prival:2;        /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int viwu_prival:2;         /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int viwv_prival:2;         /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int viwy_prival:2;         /* 0 = LOWEST; 1 = LOW; 2 = MED; 3 = HIGH */
        unsigned int undefined_bits_10_31:22;
    };

    uint32_t reg32;
} fpri_ctrl_vi_t;

#define TIMEOUT_AVPC_OFFSET 0x1B8
#define TIMEOUT_AVPC_RESET  0x00000088
typedef union timeout_avpc_u {
    struct {
        unsigned int avpcarm7r_tmval:4;
        unsigned int avpcarm7w_tmval:4;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} timeout_avpc_t;

#define TIMEOUT_DC_OFFSET 0x1BC
#define TIMEOUT_DC_RESET  0x00088888
typedef union timeout_dc_u {
    struct {
        unsigned int display0a_tmval:4;
        unsigned int display0b_tmval:4;
        unsigned int display0c_tmval:4;
        unsigned int display1b_tmval:4;
        unsigned int displayhc_tmval:4;
        unsigned int undefined_bits_20_31:12;
    };

    uint32_t reg32;
} timeout_dc_t;

#define TIMEOUT_DCB_OFFSET 0x1C0
#define TIMEOUT_DCB_RESET  0x00088888
typedef union timeout_dcb_u {
    struct {
        unsigned int display0ab_tmval:4;
        unsigned int display0bb_tmval:4;
        unsigned int display0cb_tmval:4;
        unsigned int display1bb_tmval:4;
        unsigned int displayhcb_tmval:4;
        unsigned int undefined_bits_20_31:12;
    };

    uint32_t reg32;
} timeout_dcb_t;

#define TIMEOUT_EPP_OFFSET 0x1C4
#define TIMEOUT_EPP_RESET  0x00008888
typedef union timeout_epp_u {
    struct {
        unsigned int eppup_tmval:4;
        unsigned int eppu_tmval:4;
        unsigned int eppv_tmval:4;
        unsigned int eppy_tmval:4;
        unsigned int undefined_bits_16_31:16;
    };

    uint32_t reg32;
} timeout_epp_t;

#define TIMEOUT_G2_OFFSET 0x1C8
#define TIMEOUT_G2_RESET  0x00004444
typedef union timeout_g2_u {
    struct {
        unsigned int g2pr_tmval:4;
        unsigned int g2sr_tmval:4;
        unsigned int g2dr_tmval:4;
        unsigned int g2dw_tmval:4;
        unsigned int undefined_bits_16_31:16;
    };

    uint32_t reg32;
} timeout_g2_t;

#define TIMEOUT_HC_OFFSET 0x1CC
#define TIMEOUT_HC_RESET  0x00000888
typedef union timeout_hc_u {
    struct {
        unsigned int host1xdmar_tmval:4;
        unsigned int host1xr_tmval:4;
        unsigned int host1xw_tmval:4;
        unsigned int undefined_bits_12_31:20;
    };

    uint32_t reg32;
} timeout_hc_t;

#define TIMEOUT_ISP_OFFSET 0x1D0
#define TIMEOUT_ISP_RESET  0x00000008
typedef union timeout_isp_u {
    struct {
        unsigned int ispw_tmval:4;
        unsigned int undefined_bits_4_31:28;
    };

    uint32_t reg32;
} timeout_isp_t;

#define TIMEOUT_MPCORE_OFFSET 0x1D4
#define TIMEOUT_MPCORE_RESET  0x00000088
typedef union timeout_mpcore_u {
    struct {
        unsigned int mpcorer_tmval:4;
        unsigned int mpcorew_tmval:4;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} timeout_mpcore_t;

#define TIMEOUT_MPEA_OFFSET 0x1D8
#define TIMEOUT_MPEA_RESET  0x00000008
typedef union timeout_mpea_u {
    struct {
        unsigned int mpeamemrd_tmval:4;
        unsigned int undefined_bits_4_31:28;
    };

    uint32_t reg32;
} timeout_mpea_t;

#define TIMEOUT_MPEB_OFFSET 0x1DC
#define TIMEOUT_MPEB_RESET  0x00000888
typedef union timeout_mpeb_u {
    struct {
        unsigned int mpeunifbr_tmval:4;
        unsigned int mpe_ipred_tmval:4;
        unsigned int mpeunifbw_tmval:4;
        unsigned int undefined_bits_12_31:20;
    };

    uint32_t reg32;
} timeout_mpeb_t;

#define TIMEOUT_MPEC_OFFSET 0x1E0
#define TIMEOUT_MPEC_RESET  0x00000088
typedef union timeout_mpec_u {
    struct {
        unsigned int mpecsrd_tmval:4;
        unsigned int mpecswr_tmval:4;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} timeout_mpec_t;

#define TIMEOUT_NV_OFFSET 0x1E4
#define TIMEOUT_NV_RESET  0x00008888
typedef union timeout_nv_u {
    struct {
        unsigned int fdcdrd_tmval:4;
        unsigned int idxsrd_tmval:4;
        unsigned int texsrd_tmval:4;
        unsigned int fdcdwr_tmval:4;
        unsigned int undefined_bits_16_31:16;
    };

    uint32_t reg32;
} timeout_nv_t;

#define TIMEOUT_PPCS_OFFSET 0x1E8
#define TIMEOUT_PPCS_RESET  0x00008888
typedef union timeout_ppcs_u {
    struct {
        unsigned int ppcsahbdmar_tmval:4;
        unsigned int ppcsahbslvr_tmval:4;
        unsigned int ppcsahbdmaw_tmval:4;
        unsigned int ppcsahbslvw_tmval:4;
        unsigned int undefined_bits_16_31:16;
    };

    uint32_t reg32;
} timeout_ppcs_t;

#define TIMEOUT_VDE_OFFSET 0x1EC
#define TIMEOUT_VDE_RESET  0x02222222
typedef union timeout_vde_u {
    struct {
        unsigned int vdebsevr_tmval:4;
        unsigned int vdember_tmval:4;
        unsigned int vdemcer_tmval:4;
        unsigned int vdetper_tmval:4;
        unsigned int vdebsevw_tmval:4;
        unsigned int vdembew_tmval:4;
        unsigned int vdetpmw_tmval:4;
        unsigned int undefined_bits_28_31:4;
    };

    uint32_t reg32;
} timeout_vde_t;

#define TIMEOUT_VI_OFFSET 0x1F0
#define TIMEOUT_VI_RESET  0x00044444
typedef union timeout_vi_u {
    struct {
        unsigned int viruv_tmval:4;
        unsigned int viwsb_tmval:4;
        unsigned int viwu_tmval:4;
        unsigned int viwv_tmval:4;
        unsigned int viwy_tmval:4;
        unsigned int undefined_bits_20_31:12;
    };

    uint32_t reg32;
} timeout_vi_t;

#define TIMEOUT_RCOAL_AVPC_OFFSET 0x1F4
#define TIMEOUT_RCOAL_AVPC_RESET  0x00000004
typedef union timeout_rcoal_avpc_u {
    struct {
        unsigned int avpcarm7r_rcoal_tmval:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} timeout_rcoal_avpc_t;

#define TIMEOUT_RCOAL_DC_OFFSET 0x1F8
#define TIMEOUT_RCOAL_DC_RESET  0x04040404
typedef union timeout_rcoal_dc_u {
    struct {
        unsigned int display0a_rcoal_tmval:8;
        unsigned int display0b_rcoal_tmval:8;
        unsigned int display0c_rcoal_tmval:8;
        unsigned int display1b_rcoal_tmval:8;
    };

    uint32_t reg32;
} timeout_rcoal_dc_t;

#define TIMEOUT1_RCOAL_DC_OFFSET 0x1FC
#define TIMEOUT1_RCOAL_DC_RESET  0x00000004
typedef union timeout1_rcoal_dc_u {
    struct {
        unsigned int displayhc_rcoal_tmval:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} timeout1_rcoal_dc_t;

#define TIMEOUT_RCOAL_DCB_OFFSET 0x200
#define TIMEOUT_RCOAL_DCB_RESET  0x04040404
typedef union timeout_rcoal_dcb_u {
    struct {
        unsigned int display0ab_rcoal_tmval:8;
        unsigned int display0bb_rcoal_tmval:8;
        unsigned int display0cb_rcoal_tmval:8;
        unsigned int display1bb_rcoal_tmval:8;
    };

    uint32_t reg32;
} timeout_rcoal_dcb_t;

#define TIMEOUT1_RCOAL_DCB_OFFSET 0x204
#define TIMEOUT1_RCOAL_DCB_RESET  0x00000004
typedef union timeout1_rcoal_dcb_u {
    struct {
        unsigned int displayhcb_rcoal_tmval:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} timeout1_rcoal_dcb_t;

#define TIMEOUT_RCOAL_EPP_OFFSET 0x208
#define TIMEOUT_RCOAL_EPP_RESET  0x00000004
typedef union timeout_rcoal_epp_u {
    struct {
        unsigned int eppup_rcoal_tmval:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} timeout_rcoal_epp_t;

#define TIMEOUT_RCOAL_G2_OFFSET 0x20C
#define TIMEOUT_RCOAL_G2_RESET  0x00040404
typedef union timeout_rcoal_g2_u {
    struct {
        unsigned int g2pr_rcoal_tmval:8;
        unsigned int g2sr_rcoal_tmval:8;
        unsigned int g2dr_rcoal_tmval:8;
        unsigned int undefined_bits_24_31:8;
    };

    uint32_t reg32;
} timeout_rcoal_g2_t;

#define TIMEOUT_RCOAL_HC_OFFSET 0x210
#define TIMEOUT_RCOAL_HC_RESET  0x00000404
typedef union timeout_rcoal_hc_u {
    struct {
        unsigned int host1xdmar_rcoal_tmval:8;
        unsigned int host1xr_rcoal_tmval:8;
        unsigned int undefined_bits_16_31:16;
    };

    uint32_t reg32;
} timeout_rcoal_hc_t;

#define TIMEOUT_RCOAL_MPCORE_OFFSET 0x214
#define TIMEOUT_RCOAL_MPCORE_RESET  0x00000004
typedef union timeout_rcoal_mpcore_u {
    struct {
        unsigned int mpcorer_rcoal_tmval:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} timeout_rcoal_mpcore_t;

#define TIMEOUT_RCOAL_MPEA_OFFSET 0x218
#define TIMEOUT_RCOAL_MPEA_RESET  0x00000004
typedef union timeout_rcoal_mpea_u {
    struct {
        unsigned int mpeamemrd_rcoal_tmval:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} timeout_rcoal_mpea_t;

#define TIMEOUT_RCOAL_MPEB_OFFSET 0x21C
#define TIMEOUT_RCOAL_MPEB_RESET  0x00000404
typedef union timeout_rcoal_mpeb_u {
    struct {
        unsigned int mpeunifbr_rcoal_tmval:8;
        unsigned int mpe_ipred_rcoal_tmval:8;
        unsigned int undefined_bits_16_31:16;
    };

    uint32_t reg32;
} timeout_rcoal_mpeb_t;

#define TIMEOUT_RCOAL_MPEC_OFFSET 0x220
#define TIMEOUT_RCOAL_MPEC_RESET  0x00000004
typedef union timeout_rcoal_mpec_u {
    struct {
        unsigned int mpecsrd_rcoal_tmval:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} timeout_rcoal_mpec_t;

#define TIMEOUT_RCOAL_NV_OFFSET 0x224
#define TIMEOUT_RCOAL_NV_RESET  0x00000404
typedef union timeout_rcoal_nv_u {
    struct {
        unsigned int idxsrd_rcoal_tmval:8;
        unsigned int texsrd_rcoal_tmval:8;
        unsigned int undefined_bits_16_31:16;
    };

    uint32_t reg32;
} timeout_rcoal_nv_t;

#define TIMEOUT_RCOAL_PPCS_OFFSET 0x228
#define TIMEOUT_RCOAL_PPCS_RESET  0x00000404
typedef union timeout_rcoal_ppcs_u {
    struct {
        unsigned int ppcsahbdmar_rcoal_tmval:8;
        unsigned int ppcsahbslvr_rcoal_tmval:8;
        unsigned int undefined_bits_16_31:16;
    };

    uint32_t reg32;
} timeout_rcoal_ppcs_t;

#define TIMEOUT_RCOAL_VDE_OFFSET 0x22C
#define TIMEOUT_RCOAL_VDE_RESET  0x04040404
typedef union timeout_rcoal_vde_u {
    struct {
        unsigned int vdebsevr_rcoal_tmval:8;
        unsigned int vdember_rcoal_tmval:8;
        unsigned int vdemcer_rcoal_tmval:8;
        unsigned int vdetper_rcoal_tmval:8;
    };

    uint32_t reg32;
} timeout_rcoal_vde_t;

#define TIMEOUT_RCOAL_VI_OFFSET 0x230
#define TIMEOUT_RCOAL_VI_RESET  0x00000004
typedef union timeout_rcoal_vi_u {
    struct {
        unsigned int viruv_rcoal_tmval:8;
        unsigned int undefined_bits_8_31:24;
    };

    uint32_t reg32;
} timeout_rcoal_vi_t;

#define RCOAL_AUTODISABLE_OFFSET 0x234
#define RCOAL_AUTODISABLE_RESET  0x00001FFF
typedef union rcoal_autodisable_0_u {
    struct {
        unsigned int display0a_rcoal_autodisable_en:1;/* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int display0ab_rcoal_autodisable_en:1;/* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int display0b_rcoal_autodisable_en:1;/* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int display0bb_rcoal_autodisable_en:1;/* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int display0c_rcoal_autodisable_en:1;/* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int display0cb_rcoal_autodisable_en:1;/* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int display1b_rcoal_autodisable_en:1;/* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int display1bb_rcoal_autodisable_en:1;/* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int eppup_rcoal_autodisable_en:1;/* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int g2pr_rcoal_autodisable_en:1;/* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int g2sr_rcoal_autodisable_en:1;/* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int mpeunifbr_rcoal_autodisable_en:1;/* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int viruv_rcoal_autodisable_en:1;/* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int undefined_bits_13_31:19;
    };

    uint32_t reg32;
} rcoal_autodisable_t;

#define BWSHARE_AVPC_OFFSET 0x238
#define BWSHARE_AVPC_RESET  0x00000000
typedef union bwshare_avpc_u {
    struct {
        unsigned int avpc_bw_incval:11;
        unsigned int avpc_bw_highth:8;
        unsigned int avpc_bw_maxth:8;
        unsigned int avpc_bw_alwaysinc:1;   /* 0 = DISABLE; 1 = ENABLE; 0 = DISABLED 1 = ENABLED */
        unsigned int avpc_bw_tmsfactorsel:1;/* 0 = TM_SFACTOR1; 1 = TM_SFACTOR2 */
        unsigned int undefined_bits_29_31:3;
    };

    uint32_t reg32;
} bwshare_avpc_t;

#define BWSHARE_DC_OFFSET 0x23C
#define BWSHARE_DC_RESET  0x00000000
typedef union bwshare_dc_u {
    struct {
        unsigned int dc_bw_incval:11;
        unsigned int dc_bw_highth:8;
        unsigned int dc_bw_maxth:8;
        unsigned int dc_bw_alwaysinc:1;     /* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int dc_bw_tmsfactorsel:1;  /* 0 = TM_SFACTOR1 1 = TM_SFACTOR2 */
        unsigned int undefined_bits_29_31:3;
    };

    uint32_t reg32;
} bwshare_dc_t;

#define BWSHARE_DCB_OFFSET 0x240
#define BWSHARE_DCB_RESET  0x00000000
typedef union bwshare_dcb_u {
    struct {
        unsigned int dcb_bw_incval:11;
        unsigned int dcb_bw_highth:8;
        unsigned int dcb_bw_maxth:8;
        unsigned int dcb_bw_alwaysinc:1;    /* 0 = DISABLE 1 = ENABLE 0 = DISABLED 1 = ENABLED */
        unsigned int dcb_bw_tmsfactorsel:1; /* 0 = TM_SFACTOR1 1 = TM_SFACTOR2 */
        unsigned int undefined_bits_29_31:3;
    };

    uint32_t reg32;
} bwshare_dcb_t;

#define BWSHARE_EPP_OFFSET 0x244
#define BWSHARE_EPP_RESET  0x00000000
typedef union bwshare_epp_u {
    struct {
        unsigned int epp_bw_incval:11;
        unsigned int epp_bw_highth:8;
        unsigned int epp_bw_maxth:8;
        unsigned int epp_bw_alwaysinc:1;    /* 0 = DISABLE; 1 = ENABLE; 0 = DISABLED 1 = ENABLED */
        unsigned int epp_bw_tmsfactorsel:1; /* 0 = TM_SFACTOR1; 1 = TM_SFACTOR2 */
        unsigned int undefined_bits_29_31:3;
    };

    uint32_t reg32;
} bwshare_epp_t;

#define BWSHARE_G2_OFFSET 0x248
#define BWSHARE_G2_RESET  0x00000000
typedef union bwshare_g2_u {
    struct {
        unsigned int g2_bw_incval:11;
        unsigned int g2_bw_highth:8;
        unsigned int g2_bw_maxth:8;
        unsigned int g2_bw_alwaysinc:1;     /* 0 = DISABLE; 1 = ENABLE; 0 = DISABLED 1 = ENABLED */
        unsigned int g2_bw_tmsfactorsel:1;  /* 0 = TM_SFACTOR1; 1 = TM_SFACTOR2 */
        unsigned int undefined_bits_29_31:3;
    };

    uint32_t reg32;
} bwshare_g2_t;

#define BWSHARE_HC_OFFSET 0x24C
#define BWSHARE_HC_RESET  0x00000000
typedef union bwshare_hc_u {
    struct {
        unsigned int hc_bw_incval:11;
        unsigned int hc_bw_highth:8;
        unsigned int hc_bw_maxth:8;
        unsigned int hc_bw_alwaysinc:1;     /* 0 = DISABLE; 1 = ENABLE; 0 = DISABLED 1 = ENABLED */
        unsigned int hc_bw_tmsfactorsel:1;  /* 0 = TM_SFACTOR1; 1 = TM_SFACTOR2 */
        unsigned int undefined_bits_29_31:3;
    };

    uint32_t reg32;
} bwshare_hc_t;

#define BWSHARE_ISP_OFFSET 0x250
#define BWSHARE_ISP_RESET  0x00000000
typedef union bwshare_isp_u {
    struct {
        unsigned int isp_bw_incval:11;
        unsigned int isp_bw_highth:8;
        unsigned int isp_bw_maxth:8;
        unsigned int isp_bw_alwaysinc:1;    /* 0 = DISABLE; 1 = ENABLE */
        unsigned int isp_bw_tmsfactorsel:1; /* 0 = TM_SFACTOR1; 1 = TM_SFACTOR2 */
        unsigned int undefined_bits_29_31:3;
    };

    uint32_t reg32;
} bwshare_isp_t;

#define BWSHARE_MPCORE_OFFSET 0x254
#define BWSHARE_MPCORE_RESET  0x00000000
typedef union bwshare_mpcore_u {
    struct {
        unsigned int mpcore_bw_incval:11;
        unsigned int mpcore_bw_highth:8;
        unsigned int mpcore_bw_maxth:8;
        unsigned int mpcore_bw_alwaysinc:1; /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpcore_bw_tmsfactorsel:1;/* 0 = TM_SFACTOR1; 1 = TM_SFACTOR2 */
        unsigned int undefined_bits_29_31:3;
    };

    uint32_t reg32;
} bwshare_mpcore_t;

#define BWSHARE_MPEA_OFFSET 0x258
#define BWSHARE_MPEA_RESET  0x00000000
typedef union bwshare_mpea_u {
    struct {
        unsigned int mpea_bw_incval:11;
        unsigned int mpea_bw_highth:8;
        unsigned int mpea_bw_maxth:8;
        unsigned int mpea_bw_alwaysinc:1;   /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpea_bw_tmsfactorsel:1;/* 0 = TM_SFACTOR1; 1 = TM_SFACTOR2 */
        unsigned int undefined_bits_29_31:3;
    };

    uint32_t reg32;
} bwshare_mpea_t;

#define BWSHARE_MPEB_OFFSET 0x25C
#define BWSHARE_MPEB_RESET  0x00000000
typedef union bwshare_mpeb_u {
    struct {
        unsigned int mpeb_bw_incval:11;
        unsigned int mpeb_bw_highth:8;
        unsigned int mpeb_bw_maxth:8;
        unsigned int mpeb_bw_alwaysinc:1;   /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpeb_bw_tmsfactorsel:1;/* 0 = TM_SFACTOR1; 1 = TM_SFACTOR2 */
        unsigned int undefined_bits_29_31:3;
    };

    uint32_t reg32;
} bwshare_mpeb_t;

#define BWSHARE_MPEC_OFFSET 0x260
#define BWSHARE_MPEC_RESET  0x00000000
typedef union bwshare_mpec_u {
    struct {
        unsigned int mpec_bw_incval:11;
        unsigned int mpec_bw_highth:8;
        unsigned int mpec_bw_maxth:8;
        unsigned int mpec_bw_alwaysinc:1;   /* 0 = DISABLE; 1 = ENABLE */
        unsigned int mpec_bw_tmsfactorsel:1;/* 0 = TM_SFACTOR1; 1 = TM_SFACTOR2 */
        unsigned int undefined_bits_29_31:3;
    };

    uint32_t reg32;
} bwshare_mpec_t;

#define BWSHARE_NV_OFFSET 0x264
#define BWSHARE_NV_RESET  0x00000000
typedef union bwshare_nv_u {
    struct {
        unsigned int nv_bw_incval:11;
        unsigned int nv_bw_highth:8;
        unsigned int nv_bw_maxth:8;
        unsigned int nv_bw_alwaysinc:1;     /* 0 = DISABLE; 1 = ENABLE */
        unsigned int nv_bw_tmsfactorsel:1;  /* 0 = TM_SFACTOR1; 1 = TM_SFACTOR2 */
        unsigned int undefined_bits_29_31:3;
    };

    uint32_t reg32;
} bwshare_nv_t;

#define BWSHARE_PPCS_OFFSET 0x268
#define BWSHARE_PPCS_RESET  0x00000000
typedef union bwshare_ppcs_u {
    struct {
        unsigned int ppcs_bw_incval:11;
        unsigned int ppcs_bw_highth:8;
        unsigned int ppcs_bw_maxth:8;
        unsigned int ppcs_bw_alwaysinc:1;   /* 0 = DISABLE; 1 = ENABLE */
        unsigned int ppcs_bw_tmsfactorsel:1;/* 0 = TM_SFACTOR1; 1 = TM_SFACTOR2 */
        unsigned int undefined_bits_29_31:3;
    };

    uint32_t reg32;
} bwshare_ppcs_t;

#define BWSHARE_VDE_OFFSET 0x26C
#define BWSHARE_VDE_RESET  0x00000000
typedef union bwshare_vde_u {
    struct {
        unsigned int vde_bw_incval:11;
        unsigned int vde_bw_highth:8;
        unsigned int vde_bw_maxth:8;
        unsigned int vde_bw_alwaysinc:1;    /* 0 = DISABLE; 1 = ENABLE */
        unsigned int vde_bw_tmsfactorsel:1; /* 0 = TM_SFACTOR1; 1 = TM_SFACTOR2 */
        unsigned int undefined_bits_29_31:3;
    };

    uint32_t reg32;
} bwshare_vde_t;

#define BWSHARE_VI_OFFSET 0x270
#define BWSHARE_VI_RESET  0x00000000
typedef union bwshare_vi_u {
    struct {
        unsigned int vi_bw_incval:11;
        unsigned int vi_bw_highth:8;
        unsigned int vi_bw_maxth:8;
        unsigned int vi_bw_alwaysinc:1;     /* 0 = DISABLE; 1 = ENABLE */
        unsigned int vi_bw_tmsfactorsel:1;  /* 0 = TM_SFACTOR1; 1 = TM_SFACTOR2 */
        unsigned int undefined_bits_29_31:3;
    };

    uint32_t reg32;
} bwshare_vi_t;

#define INTSTATUS_OFFSET 0x0
#define INTSTATUS_RESET  0x00000000
typedef union intstatus_u {
    struct {
        unsigned int undefined_bits_0_5:6;
        unsigned int decerr_emem_others_int:1;/* EMEM Address Decode Error for a non AXI client. */
        unsigned int invalid_gart_page_int:1;/* A GART access was attepted to an invalid page. */
        unsigned int security_violation_int:1;/* A nonsecure access was attempted to a secured region. */
        unsigned int undefined_bits_9_31:23;
    };

    uint32_t reg32;
} intstatus_t;

#define INTMASK_OFFSET 0x4
#define INTMASK_RESET  0x00000000
typedef union intmask_u {
    struct {
        unsigned int undefined_bits_0_5:6;
        unsigned int decerr_emem_others_intmask:1;/* EMEM Address Decode Error for a non AXI client. */
        unsigned int invalid_gart_page_intmask:1;/* A GART access was attepted to an invalid page. */
        unsigned int security_violation_intmask:1;/* A nonsecure access was attempted to a secured region. */
        unsigned int undefined_bits_9_31:23;
    };

    uint32_t reg32;
} intmask_t;

#define CLKEN_OVERRIDE_OFFSET 0x68
#define CLKEN_OVERRIDE_RESET  0x00000000
typedef union clken_override_u {
    struct {
        unsigned int cif_clken_ovr:1;
        unsigned int undefined_bit_1:1;
        unsigned int eseq_clken_ovr:1;
        unsigned int regs_clken_ovr:1;
        unsigned int gart_clken_ovr:1;
        unsigned int undefined_bits_5_31:27;
    };

    uint32_t reg32;
} clken_override_t;

#define SECURITY_CFG0_OFFSET 0x6C
#define SECURITY_CFG0_RESET  0x00000000
typedef union security_cfg0_u {
    struct {
        unsigned int undefined_bits_0_19:20;
        unsigned int security_bom:12;
    };

    uint32_t reg32;
} security_cfg0_t;

#define SECURITY_CFG1_OFFSET 0x70
#define SECURITY_CFG1_RESET  0x00000000
typedef union security_cfg1_u {
    struct {
        unsigned int security_size_mb:12;
        unsigned int undefined_bits_12_31:20;
    };

    uint32_t reg32;
} security_cfg1_t;

#define SECURITY_VIOLATION_STATUS_OFFSET 0x74
#define SECURITY_VIOLATION_STATUS_RESET  0x00000000
#define SECURITY_VIOLATION_STATUS_WRMASK 0x3FFFFFC0
typedef union security_violation_status_u {
    struct {
        unsigned int security_violation_id:6;
        unsigned int undefined_bits_6_29:24;
        unsigned int security_violation_type:1;
        unsigned int security_violation_rw:1;
    };

    uint32_t reg32;
} security_violation_status_t;

#define SECURITY_VIOLATION_ADR_OFFSET 0x78
#define SECURITY_VIOLATION_ADR_RESET  0x00000000
typedef union security_violation_adr_u {
    struct {
        unsigned int security_violation_adr:32;
    };

    uint32_t reg32;
} security_violation_adr_t;

#define SECURITY_CFG2_OFFSET 0x7C
#define SECURITY_CFG2_RESET  0x00000000
typedef union security_cfg2_u {
    struct {
        unsigned int undefined_bits_0_19:20;
        unsigned int carveout_bom:12;
    };

    uint32_t reg32;
} security_cfg2_t;

#define STAT_CONTROL_OFFSET 0x90
#define STAT_CONTROL_RESET  0x00000000
typedef union stat_control_u {
    struct {
        unsigned int undefined_bits_0_7:8;
        unsigned int emc_gather:2;
        unsigned int undefined_bits_10_31:22;
    };

    uint32_t reg32;
} stat_control_t;

#define STAT_STATUS_OFFSET 0x94
#define STAT_STATUS_RESET  0x00000000
#define STAT_STATUS_WRMASK 0xFFFFFEFF
typedef union stat_status_u {
    struct {
        unsigned int undefined_bits_0_7:8;
        unsigned int emc_limit:1;
        unsigned int undefined_bits_9_31:23;
    };

    uint32_t reg32;
} stat_status_t;

#define STAT_EMC_ADDR_LOW_OFFSET 0x98
#define STAT_EMC_ADDR_LOW_RESET  0x00000000
typedef union stat_emc_addr_low_u {
    struct {
        unsigned int undefined_bits_0_3:4;
        unsigned int emc_addr_low:26;
        unsigned int undefined_bits_30_31:2;
    };

    uint32_t reg32;
} stat_emc_addr_low_t;

#define STAT_EMC_ADDR_HIGH_OFFSET 0x9C
#define STAT_EMC_ADDR_HIGH_RESET  0x3FFFFFF0
typedef union stat_emc_addr_high_u {
    struct {
        unsigned int undefined_bits_0_3:4;
        unsigned int emc_addr_high:26;
        unsigned int undefined_bits_30_31:2;
    };

    uint32_t reg32;
} stat_emc_addr_high_t;

#define STAT_EMC_CLOCK_LIMIT_OFFSET 0xA0
#define STAT_EMC_CLOCK_LIMIT_RESET  0xFFFFFFFF
typedef union stat_emc_clock_limit_u {
    struct {
        unsigned int emc_clock_limit:32;
    };

    uint32_t reg32;
} stat_emc_clock_limit_t;

#define STAT_EMC_CLOCKS_OFFSET 0xA4
#define STAT_EMC_CLOCKS_RESET  0x00000000
typedef union stat_emc_clocks_u {
    struct {
        unsigned int emc_clocks:32;
    };

    uint32_t reg32;
} stat_emc_clocks_t;

#define STAT_EMC_CONTROL_0_OFFSET 0xA8
#define STAT_EMC_CONTROL_0_RESET  0x00000000
typedef union stat_emc_control_0_u {
    struct {
        unsigned int emc_control_0:32;
    };

    uint32_t reg32;
} stat_emc_control_0_t;

#define STAT_EMC_CONTROL_1_OFFSET 0xAC
#define STAT_EMC_CONTROL_1_RESET  0x00000000
typedef union stat_emc_control_1_u {
    struct {
        unsigned int emc_control_1:32;
    };

    uint32_t reg32;
} stat_emc_control_1_t;

#define STAT_EMC_HIST_LIMIT_0_OFFSET 0xB0
#define STAT_EMC_HIST_LIMIT_0_RESET  0xFFFF0000
typedef union stat_emc_hist_limit_0_u {
    struct {
        unsigned int emc_hist_limit_0:32;
    };

    uint32_t reg32;
} stat_emc_hist_limit_0_t;

#define STAT_EMC_HIST_LIMIT_1_OFFSET 0xB4
#define STAT_EMC_HIST_LIMIT_1_RESET  0xFFFF0000
typedef union stat_emc_hist_limit_1_u {
    struct {
        unsigned int emc_hist_limit_1:32;
    };

    uint32_t reg32;
} stat_emc_hist_limit_1_t;

#define STAT_EMC_COUNT_0_OFFSET 0xB8
#define STAT_EMC_COUNT_0_RESET  0x00000000
typedef union stat_emc_count_0_u {
    struct {
        unsigned int emc_count_0:32;
    };

    uint32_t reg32;
} stat_emc_count_0_t;

#define STAT_EMC_COUNT_1_OFFSET 0xBC
#define STAT_EMC_COUNT_1_RESET  0x00000000
typedef union stat_emc_count_1_u {
    struct {
        unsigned int emc_count_1:32;
    };

    uint32_t reg32;
} stat_emc_count_1_t;

#define STAT_EMC_HIST_0_OFFSET 0xC0
#define STAT_EMC_HIST_0_RESET  0x00000000
typedef union stat_emc_hist_0_u {
    struct {
        unsigned int emc_hist_0:32;
    };

    uint32_t reg32;
} stat_emc_hist_0_t;

#define STAT_EMC_HIST_1_OFFSET 0xC4
#define STAT_EMC_HIST_1_RESET  0x00000000
typedef union stat_emc_hist_1_u {
    struct {
        unsigned int emc_hist_1:32;
    };

    uint32_t reg32;
} stat_emc_hist_1_t;

#define AXI_DECERR_OVR_OFFSET 0x108
#define AXI_DECERR_OVR_RESET  0x00000000
typedef union axi_decerr_ovr_u {
    struct {
        unsigned int mpcorer_decerr_ovr:1;
        unsigned int mpcorew_decerr_ovr:1;
        unsigned int undefined_bits_2_31:30;
    };

    uint32_t reg32;
} axi_decerr_ovr_t;

#define LOWLATENCY_CONFIG_OFFSET 0x10C
#define LOWLATENCY_CONFIG_RESET  0x80000003
typedef union lowlatency_config_u {
    struct {
        unsigned int mpcorer_ll_ctrl:1;
        unsigned int mpcorer_ll_send_both:1;
        unsigned int undefined_bits_2_30:29;
        unsigned int ll_dram_interleave:1;
    };

    uint32_t reg32;
} lowlatency_config_t;

#define AP_CTRL_0_OFFSET 0x128
#define AP_CTRL_0_RESET  0x00000000
typedef union ap_ctrl_0_u {
    struct {
        unsigned int display0a_apval:1;
        unsigned int display0ab_apval:1;
        unsigned int display0b_apval:1;
        unsigned int display0bb_apval:1;
        unsigned int display0c_apval:1;
        unsigned int display0cb_apval:1;
        unsigned int display1b_apval:1;
        unsigned int display1bb_apval:1;
        unsigned int eppup_apval:1;
        unsigned int g2pr_apval:1;
        unsigned int g2sr_apval:1;
        unsigned int mpeunifbr_apval:1;
        unsigned int viruv_apval:1;
        unsigned int avpcarm7r_apval:1;
        unsigned int displayhc_apval:1;
        unsigned int displayhcb_apval:1;
        unsigned int fdcdrd_apval:1;
        unsigned int g2dr_apval:1;
        unsigned int host1xdmar_apval:1;
        unsigned int host1xr_apval:1;
        unsigned int idxsrd_apval:1;
        unsigned int mpcorer_apval:1;
        unsigned int mpe_ipred_apval:1;
        unsigned int mpeamemrd_apval:1;
        unsigned int mpecsrd_apval:1;
        unsigned int ppcsahbdmar_apval:1;
        unsigned int ppcsahbslvr_apval:1;
        unsigned int texsrd_apval:1;
        unsigned int vdebsevr_apval:1;
        unsigned int vdember_apval:1;
        unsigned int vdemcer_apval:1;
        unsigned int vdetper_apval:1;
    };

    uint32_t reg32;
} ap_ctrl_0_t;

#define AP_CTRL_1_OFFSET 0x12C
#define AP_CTRL_1_RESET  0x00000000
typedef union ap_ctrl_1_u {
    struct {
        unsigned int eppu_apval:1;
        unsigned int eppv_apval:1;
        unsigned int eppy_apval:1;
        unsigned int mpeunifbw_apval:1;
        unsigned int viwsb_apval:1;
        unsigned int viwu_apval:1;
        unsigned int viwv_apval:1;
        unsigned int viwy_apval:1;
        unsigned int g2dw_apval:1;
        unsigned int avpcarm7w_apval:1;
        unsigned int fdcdwr_apval:1;
        unsigned int host1xw_apval:1;
        unsigned int ispw_apval:1;
        unsigned int mpcorew_apval:1;
        unsigned int mpecswr_apval:1;
        unsigned int ppcsahbdmaw_apval:1;
        unsigned int ppcsahbslvw_apval:1;
        unsigned int vdebsevw_apval:1;
        unsigned int vdembew_apval:1;
        unsigned int vdetpmw_apval:1;
        unsigned int undefined_bits_20_31:12;
    };

    uint32_t reg32;
} ap_ctrl_1_t;

#define CLIENT_ACTIVITY_MONITOR_EMEM_0_OFFSET 0x138
#define CLIENT_ACTIVITY_MONITOR_EMEM_0_RESET  0x00000000
typedef union client_activity_monitor_emem_0_u {
    struct {
        unsigned int display0a_emem_activity:1;
        unsigned int display0ab_emem_activity:1;
        unsigned int display0b_emem_activity:1;
        unsigned int display0bb_emem_activity:1;
        unsigned int display0c_emem_activity:1;
        unsigned int display0cb_emem_activity:1;
        unsigned int display1b_emem_activity:1;
        unsigned int display1bb_emem_activity:1;
        unsigned int eppup_emem_activity:1;
        unsigned int g2pr_emem_activity:1;
        unsigned int g2sr_emem_activity:1;
        unsigned int mpeunifbr_emem_activity:1;
        unsigned int viruv_emem_activity:1;
        unsigned int avpcarm7r_emem_activity:1;
        unsigned int displayhc_emem_activity:1;
        unsigned int displayhcb_emem_activity:1;
        unsigned int fdcdrd_emem_activity:1;
        unsigned int g2dr_emem_activity:1;
        unsigned int host1xdmar_emem_activity:1;
        unsigned int host1xr_emem_activity:1;
        unsigned int idxsrd_emem_activity:1;
        unsigned int mpcorer_emem_activity:1;
        unsigned int mpe_ipred_emem_activity:1;
        unsigned int mpeamemrd_emem_activity:1;
        unsigned int mpecsrd_emem_activity:1;
        unsigned int ppcsahbdmar_emem_activity:1;
        unsigned int ppcsahbslvr_emem_activity:1;
        unsigned int texsrd_emem_activity:1;
        unsigned int vdebsevr_emem_activity:1;
        unsigned int vdember_emem_activity:1;
        unsigned int vdemcer_emem_activity:1;
        unsigned int vdetper_emem_activity:1;
    };

    uint32_t reg32;
} client_activity_monitor_emem_0_t;

#define CLIENT_ACTIVITY_MONITOR_EMEM_1_OFFSET 0x13C
#define CLIENT_ACTIVITY_MONITOR_EMEM_1_RESET  0x00000000
typedef union client_activity_monitor_emem_1_u {
    struct {
        unsigned int eppu_emem_activity:1;
        unsigned int eppv_emem_activity:1;
        unsigned int eppy_emem_activity:1;
        unsigned int mpeunifbw_emem_activity:1;
        unsigned int viwsb_emem_activity:1;
        unsigned int viwu_emem_activity:1;
        unsigned int viwv_emem_activity:1;
        unsigned int viwy_emem_activity:1;
        unsigned int g2dw_emem_activity:1;
        unsigned int avpcarm7w_emem_activity:1;
        unsigned int fdcdwr_emem_activity:1;
        unsigned int host1xw_emem_activity:1;
        unsigned int ispw_emem_activity:1;
        unsigned int mpcorew_emem_activity:1;
        unsigned int mpecswr_emem_activity:1;
        unsigned int ppcsahbdmaw_emem_activity:1;
        unsigned int ppcsahbslvw_emem_activity:1;
        unsigned int vdebsevw_emem_activity:1;
        unsigned int vdembew_emem_activity:1;
        unsigned int vdetpmw_emem_activity:1;
        unsigned int undefined_bits_20_31:12;
    };

    uint32_t reg32;
} client_activity_monitor_emem_1_t;

#endif // TEGRA_MC_H
