0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/DELL/lab_7_Sequential/lab_7_Sequential.srcs/sources_1/new/DFF.v,1688629667,verilog,,C:/Users/DELL/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/Shift_Reg.v,,DFF,,,,,,,,
C:/Users/DELL/lab_8_Registers/lab_8_Registers.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/DELL/lab_8_Registers/lab_8_Registers.srcs/sim_1/new/PISO_tb.v,1688644253,verilog,,,,PISO_tb,,,,,,,,
C:/Users/DELL/lab_8_Registers/lab_8_Registers.srcs/sim_1/new/tb_shiftreg.v,1688642275,verilog,,,,tb_shiftreg,,,,,,,,
C:/Users/DELL/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v,1688644897,verilog,,C:/Users/DELL/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v,,PISO,,,,,,,,
C:/Users/DELL/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/SIPO.v,1688642032,verilog,,C:/Users/DELL/lab_8_Registers/lab_8_Registers.srcs/sim_1/new/tb_shiftreg.v,,SIPO,,,,,,,,
C:/Users/DELL/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/Shift_Reg.v,1688635668,verilog,,C:/Users/DELL/lab_8_Registers/lab_8_Registers.srcs/sim_1/new/tb_shiftreg.v,,Shift_Reg,,,,,,,,
C:/Users/DELL/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v,1688643205,verilog,,C:/Users/DELL/lab_8_Registers/lab_8_Registers.srcs/sim_1/new/PISO_tb.v,,clk_div,,,,,,,,
