<div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 1.70086%;"/><col style="width: 1.76597%;"/><col style="width: 6.23243%;"/><col style="width: 12.626%;"/><col style="width: 1.91353%;"/><col style="width: 2.11636%;"/><col style="width: 9.6707%;"/><col style="width: 30.0965%;"/><col style="width: 33.8739%;"/></colgroup><tbody><tr><th style="width: 1.7554%;" class="confluenceTh">Count</th><th style="width: 1.81295%;" class="confluenceTh">Env</th><th style="width: 6.38849%;" class="confluenceTh">Config</th><th style="width: 12.9209%;" class="confluenceTh">Test</th><th style="width: 2.64748%;" class="confluenceTh">Owner </th><th style="width: 2.15827%;" class="confluenceTh">Status</th><th style="width: 6.82014%;" class="confluenceTh">Comments</th><th style="width: 30.8201%;" class="confluenceTh">Signature</th><th style="width: 34.6763%;" class="confluenceTh">Path</th></tr><tr><td colspan="9" data-highlight-colour="#36b37e" style="width: 100.0%;" class="confluenceTd">Fsys_RC #3, 98%; 2021_03_12_1418</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 3.56835%;" class="confluenceTd">Failing sims: 8</td><td style="width: 12.9209%;" class="confluenceTd"><br/></td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">3</td><td style="width: 1.81295%;" class="confluenceTd">fsys</td><td style="width: 6.38849%;" class="confluenceTd"><pre><span class="line ansi-color">hw_config_qos  </span></pre></td><td style="width: 12.9209%;" class="confluenceTd"><pre><span class="line ansi-color">concerto_fullsys_test_aiu_random_qos_ncaiu0_7_0</span></pre></td><td style="width: 2.64748%;" class="confluenceTd"><p>Kevin</p><p>Balaji</p><p>Abdelkader</p></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><p>command stuck because does not get a good cache state.</p><p>Looks like BFM issue.</p></td><td style="width: 30.8201%;" class="confluenceTd"><span class="line ansi-color">[HBFAIL] Heart Beat Failure Objection:</span></td><td style="width: 34.6763%;" class="confluenceTd"><span class="line ansi-color">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_1418/debug/fsys/hw_config_qos/run/concerto_fullsys_test_aiu_random_qos_ncaiu0_7_0/vcs.log</span></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">2</td><td style="width: 1.81295%;" class="confluenceTd">fsys</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_7</td><td style="width: 12.9209%;" class="confluenceTd"><span class="line ansi-color">concerto_fullsys_test_aiu_random_all_ops_long_0</span></td><td style="width: 2.64748%;" class="confluenceTd"><p>Chien, Kevin</p><p>Hema</p><p>Abdelkader</p></td><td style="width: 2.15827%;" class="confluenceTd"><span class="legacy-color-text-green4">fixed</span></td><td style="width: 6.82014%;" class="confluenceTd"><p>adding + &quot;state_ix&quot; as sim argument to force Invalid state when requesting new cache line by the CHI BFM</p><p>+ addr manager fix (done by Kevin)</p></td><td style="width: 30.8201%;" class="confluenceTd"><span class="line ansi-color">[FATAL] FAIL</span></td><td style="width: 34.6763%;" class="confluenceTd"><pre><span class="line ansi-color">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_1418/debug/fsys/hw_cfg_38/run/concerto_fullsys_test_aiu_random_all_ops_long_0/vcs.log</span></pre></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">fsys</td><td style="width: 6.38849%;" class="confluenceTd"><pre><span class="line ansi-color">hw_cfg_10</span></pre></td><td style="width: 12.9209%;" class="confluenceTd"><pre><span class="line ansi-color">concerto_fullsys_test_chiaiu_random_nondata_0      </span></pre></td><td style="width: 2.64748%;" class="confluenceTd">Abdelkader</td><td style="width: 2.15827%;" class="confluenceTd"><span class="legacy-color-text-default">onging</span></td><td style="width: 6.82014%;" class="confluenceTd"><p>Jira filled : CONC-7525</p></td><td style="width: 30.8201%;" class="confluenceTd"><pre><span class="line ansi-color">[dmi7:processCacheRd:12] Data for this cache hit is already in RTT. This should not be possible.</span></pre></td><td style="width: 34.6763%;" class="confluenceTd"><pre><span class="line ansi-color">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_1418/debug/fsys/hw_cfg_10/run/concerto_fullsys_test_chiaiu_random_nondata_0/vcs.lo</span></pre></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">fsys</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_38</td><td style="width: 12.9209%;" class="confluenceTd"><pre><span class="line ansi-color">concerto_fullsys_test_ace_random_all_ops_no_dvm_0  </span></pre></td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd"><pre><span class="line ansi-color">[do_compare] Above fields of DM_CMT_REQ have mismatched</span></pre></td><td style="width: 34.6763%;" class="confluenceTd"><pre><span class="line ansi-color">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_1418/debug/fsys/hw_cfg_38/run/concerto_fullsys_test_ace_random_all_ops_no_dvm_0/vcs.log</span></pre></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">fsys</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_38</td><td style="width: 12.9209%;" class="confluenceTd"><pre><span class="line ansi-color">concerto_fullsys_test_ace_random_all_ops_8</span></pre></td><td style="width: 2.64748%;" class="confluenceTd"><p>Chien</p><p>Hema</p><p>Balaji</p></td><td style="width: 2.15827%;" class="confluenceTd">Ongoing</td><td style="width: 6.82014%;" class="confluenceTd"><p>There is an assertion RTL assertion error.<br/>OVL_FATAL : ASSERT_NEVER : VIOLATION : Test expression is not FALSE : severity 0 : time 597885.50 ns : tb_top.dut.dce1.dce_func_unit.dce_tm.ATT_ENTRIES[2].att_entry.assert_snp_rsp_two_dtws.ovl_error_t</p><p>Rerunning to generate waveform.</p></td><td style="width: 30.8201%;" class="confluenceTd"><pre><span class="line ansi-color">[tb_top.m_axi4_arm_sva_dmi0.axi4_errs_bresp_all_done_eos] AXI4_ERRS_BRESP_ALL_DONE_EOS: All write transaction addresses .....</span></pre></td><td style="width: 34.6763%;" class="confluenceTd"><pre><span class="line ansi-color">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_1418/debug/fsys/hw_cfg_38/run/concerto_fullsys_test_ace_random_all_ops_8/vcs.log</span></pre></td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 3.56835%;" class="confluenceTd">Did Not Run : 1</td><td style="width: 12.9209%;" class="confluenceTd"><br/></td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd"><br/></td><td style="width: 1.81295%;" class="confluenceTd">fsys</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_3</td><td style="width: 12.9209%;" class="confluenceTd"><pre><span class="line ansi-color">aiu_random_all_ops_long                       </span></pre></td><td style="width: 2.64748%;" class="confluenceTd">Chien</td><td style="width: 2.15827%;" class="confluenceTd">Onging</td><td style="width: 6.82014%;" class="confluenceTd">The issue looks like test takes too long to complete. Running locally. May reduce command couunt</td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" style="width: 100.0%;" class="confluenceTd"> DMI#RC3, 98%</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 3.56835%;" class="confluenceTd">Failing sims: 55</td><td style="width: 12.9209%;" class="confluenceTd"><br/></td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">19</td><td style="width: 1.81295%;" class="confluenceTd">dmi</td><td style="width: 6.38849%;" class="confluenceTd">config1</td><td style="width: 12.9209%;" class="confluenceTd">dmi_test_dtwMrgMrd_only_1</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[dmi0:processRbReq] smi_rbid :2 matching Rbid Inflight CCMP protocol violation</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dmi/config1/run/dmi_test_dtwMrgMrd_only_1/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">10</td><td style="width: 1.81295%;" class="confluenceTd">dmi</td><td style="width: 6.38849%;" class="confluenceTd">config2</td><td style="width: 12.9209%;" class="confluenceTd">dmi_test_dmi_trans_actv_high_csr_test_0</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><div class="content-wrapper"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-7362" >
                <a href="https://arterisip.atlassian.net/browse/CONC-7362?src=confmacro" class="jira-issue-key">CONC-7362</a>
                            </span>
</p></div></td><td style="width: 30.8201%;" class="confluenceTd">[dmi_trans_actv_test] TransActv is not correct TransActv 0 rtt_q size 1 wtt_q size 0</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dmi/config2/run/dmi_test_dmi_trans_actv_high_csr_test_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">6</td><td style="width: 1.81295%;" class="confluenceTd">dmi</td><td style="width: 6.38849%;" class="confluenceTd">config8</td><td style="width: 12.9209%;" class="confluenceTd">dmi_test_dtwMrgMrd_only_0_2</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[dmi0:processDtwRsp] for DtwMrgMrd DTR_rsp should be received before sending the DTW_rsp</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dmi/config8/run/dmi_test_dtwMrgMrd_only_0_2/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">4</td><td style="width: 1.81295%;" class="confluenceTd">dmi</td><td style="width: 6.38849%;" class="confluenceTd">config6</td><td style="width: 12.9209%;" class="confluenceTd">dmi_test_random__data_intervention_9</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[dmi0:processArChnl] Cache Addr matching AXI araddr not found in rtt queue</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dmi/config6/run/dmi_test_random__data_intervention_9/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">4</td><td style="width: 1.81295%;" class="confluenceTd">dmi</td><td style="width: 6.38849%;" class="confluenceTd">config5</td><td style="width: 12.9209%;" class="confluenceTd">dmi_test_dtwMrgMrd_only_0_4</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[dmi0:processCacheWr]  Above packet has no matching DTW</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dmi/config5/run/dmi_test_dtwMrgMrd_only_0_4/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">2</td><td style="width: 1.81295%;" class="confluenceTd">dmi</td><td style="width: 6.38849%;" class="confluenceTd">config7</td><td style="width: 12.9209%;" class="confluenceTd">dmi_test_dtwMrgMrd_only_0_2</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[dmi0:processRbuseReq]  RBusereq for rbid :1a matching  multiple outstanding rbreq</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dmi/config7/run/dmi_test_dtwMrgMrd_only_0_2/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">2</td><td style="width: 1.81295%;" class="confluenceTd">dmi</td><td style="width: 6.38849%;" class="confluenceTd">config2</td><td style="width: 12.9209%;" class="confluenceTd">dmi_test_random__data_intervention_8</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[dmi0:process_dtwreq] Cache Rbid 13 of dtw req matching multiple req rtt_q :0 wtt_q :2</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dmi/config2/run/dmi_test_random__data_intervention_8/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">2</td><td style="width: 1.81295%;" class="confluenceTd">dmi</td><td style="width: 6.38849%;" class="confluenceTd">config8</td><td style="width: 12.9209%;" class="confluenceTd">dmi_test_random_atomic_with_All_2</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[DMI BASE_TEST] wtt_q not  empty</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dmi/config8/run/dmi_test_random_atomic_with_All_2/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">2</td><td style="width: 1.81295%;" class="confluenceTd">dmi</td><td style="width: 6.38849%;" class="confluenceTd">config7</td><td style="width: 12.9209%;" class="confluenceTd">dmi_test_random_cov_rtt_backpressure_0</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[FATAL] FAIL</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dmi/config7/run/dmi_test_random_cov_rtt_backpressure_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">dmi</td><td style="width: 6.38849%;" class="confluenceTd">config5</td><td style="width: 12.9209%;" class="confluenceTd">dmi_test_reuse_addr_ncrd_2</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[dmi0:write_ccp_ctrl_chnl] replay_q addr not matching with ccp packet</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dmi/config5/run/dmi_test_reuse_addr_ncrd_2/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">dmi</td><td style="width: 6.38849%;" class="confluenceTd">config7</td><td style="width: 12.9209%;" class="confluenceTd">dmi_test_random_warmp2_0</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd">passing after increasing timeout time </td><td style="width: 30.8201%;" class="confluenceTd">UVM timeout Elapsed time: 0:30:42</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dmi/config7/run/dmi_test_random_warmp2_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">dmi</td><td style="width: 6.38849%;" class="confluenceTd">config7</td><td style="width: 12.9209%;" class="confluenceTd">dmi_test_random_atomic_with_All_0</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[dmi0:processDtwRsp] smi_rmsg_id matching  multiple outstanding requests dtw wtt_q :2 rtt_q :0</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dmi/config7/run/dmi_test_random_atomic_with_All_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">dmi</td><td style="width: 6.38849%;" class="confluenceTd">config5</td><td style="width: 12.9209%;" class="confluenceTd">dmi_test_dtwMrgMrd_only_0_3</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">(SIGSEGV) Bad handle or reference.</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dmi/config5/run/dmi_test_dtwMrgMrd_only_0_3/vcs.log</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 1.7554%;" class="confluenceTd">Did Not Run : 1</td><td style="width: 1.7554%;" class="confluenceTd"><br/></td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd"><br/></td><td style="width: 1.81295%;" class="confluenceTd"><br/></td><td style="width: 6.38849%;" class="confluenceTd"><pre>config8</pre></td><td style="width: 12.9209%;" class="confluenceTd"><pre>random_scp4</pre></td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" style="width: 100.0%;" class="confluenceTd">IO #RC3, 96%</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 1.7554%;" class="confluenceTd">Failing sims: 263</td><td style="width: 12.9209%;" class="confluenceTd"><br/></td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">232</td><td style="width: 1.81295%;" class="confluenceTd">ioaiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_22</td><td style="width: 12.9209%;" class="confluenceTd">bring_up_test_bring_up_test_crdt_adj_dmi_dii_0</td><td style="width: 2.64748%;" class="confluenceTd">Bing</td><td style="width: 2.15827%;" class="confluenceTd">Fixed</td><td style="width: 6.82014%;" class="confluenceTd">Fix TB to not send IO region traffic since hw_cfg_22 only has SYS DII</td><td style="width: 30.8201%;" class="confluenceTd">[FATAL] FAIL</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/ioaiu/hw_cfg_22/run/bring_up_test_bring_up_test_crdt_adj_dmi_dii_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">8</td><td style="width: 1.81295%;" class="confluenceTd">ioaiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_2_ioc_256b</td><td style="width: 12.9209%;" class="confluenceTd">bring_up_test_IOAIU_MntOp_SMC_flush_random_all_type_2</td><td style="width: 2.64748%;" class="confluenceTd">Piyush</td><td style="width: 2.15827%;" class="confluenceTd">In progress</td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[FATAL] None of the targets are mapped to DMI or DII, Address:0x83378fc0000</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/ioaiu/hw_cfg_2_ioc_256b/run/bring_up_test_IOAIU_MntOp_SMC_flush_random_all_type_2/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">7</td><td style="width: 1.81295%;" class="confluenceTd">ioaiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_2_ioc_err</td><td style="width: 12.9209%;" class="confluenceTd">bring_up_test_wrong_target_id_on_UPDrsp_0</td><td style="width: 2.64748%;" class="confluenceTd">Piyush</td><td style="width: 2.15827%;" class="confluenceTd">In progress</td><td style="width: 6.82014%;" class="confluenceTd">CONC-7533</td><td style="width: 30.8201%;" class="confluenceTd">[HBFAIL] Heart Beat Failure Objection:</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_wrong_target_id_on_UPDrsp_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">4</td><td style="width: 1.81295%;" class="confluenceTd">ioaiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_7_all_ecc</td><td style="width: 12.9209%;" class="confluenceTd">resiliency_unitduplication_test_resiliency_unitduplication_0</td><td style="width: 2.64748%;" class="confluenceTd">Tejendra</td><td style="width: 2.15827%;" class="confluenceTd">In progress</td><td style="width: 6.82014%;" class="confluenceTd">Known issue. CONC-7033</td><td style="width: 30.8201%;" class="confluenceTd">[fault_injector_checker] cerr_counter is reached to maximum but not stayed stable as counter value Act:0, Exp:511</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/ioaiu/hw_cfg_7_all_ecc/run/resiliency_unitduplication_test_resiliency_unitduplication_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">4</td><td style="width: 1.81295%;" class="confluenceTd">ioaiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_2_ioc_err</td><td style="width: 12.9209%;" class="confluenceTd">bring_up_test_csr_ucecr_single_errThd_corr_0</td><td style="width: 2.64748%;" class="confluenceTd">Piyush</td><td style="width: 2.15827%;" class="confluenceTd">In progress</td><td style="width: 6.82014%;" class="confluenceTd">CONC-7524</td><td style="width: 30.8201%;" class="confluenceTd">[CSR Ralgen Base Seq] Timeout! Polling ErrCount, poll_till=0x1 fieldVal=0x3</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_ucecr_single_errThd_corr_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">2</td><td style="width: 1.81295%;" class="confluenceTd">ioaiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_2_ioc_err</td><td style="width: 12.9209%;" class="confluenceTd">bring_up_test_csr_addr_region_overlap_test_write_req_0</td><td style="width: 2.64748%;" class="confluenceTd">Piyush</td><td style="width: 2.15827%;" class="confluenceTd">In progress</td><td style="width: 6.82014%;" class="confluenceTd">CONC-7534</td><td style="width: 30.8201%;" class="confluenceTd">[FATAL] Address:0x8572b429d270 maps to multiple memory regions</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_addr_region_overlap_test_write_req_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">2</td><td style="width: 1.81295%;" class="confluenceTd">ioaiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_2_ioc_err</td><td style="width: 12.9209%;" class="confluenceTd">bring_up_test_random_strreq_cmstatus_with_error_0</td><td style="width: 2.64748%;" class="confluenceTd">Piyush</td><td style="width: 2.15827%;" class="confluenceTd">In progress</td><td style="width: 6.82014%;" class="confluenceTd">CONC-7393</td><td style="width: 30.8201%;" class="confluenceTd">[ncaiu0 SCB] Found no corresponding write address channel transactions for the above ACE write response packet in advanc.....</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_random_strreq_cmstatus_with_error_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">ioaiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_2_ioc_err</td><td style="width: 12.9209%;" class="confluenceTd">bring_up_test_csr_uuedr_MemErrDetEn_uncorr_CCP_Tag_snp_req_0</td><td style="width: 2.64748%;" class="confluenceTd">Piyush</td><td style="width: 2.15827%;" class="confluenceTd">In progress</td><td style="width: 6.82014%;" class="confluenceTd">CONC-7394</td><td style="width: 30.8201%;" class="confluenceTd">[ncaiu0 SCB] Cannot find a corresponding transaction for the above ACE read data packet in advance copy</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_uuedr_MemErrDetEn_uncorr_CCP_Tag_snp_req_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">ioaiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_2_ioc_err</td><td style="width: 12.9209%;" class="confluenceTd">bring_up_test_random_dtrreq_cmstatus_with_data_error_0</td><td style="width: 2.64748%;" class="confluenceTd">Piyush</td><td style="width: 2.15827%;" class="confluenceTd">In progress</td><td style="width: 6.82014%;" class="confluenceTd">CONC-6262</td><td style="width: 30.8201%;" class="confluenceTd">[ncaiu0 SCB ERROR] Incorrect fill poison bit</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_random_dtrreq_cmstatus_with_data_error_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">ioaiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_2_ioc_err</td><td style="width: 12.9209%;" class="confluenceTd">bring_up_test_random_dtrreq_cmstatus_with_non_data_error_0</td><td style="width: 2.64748%;" class="confluenceTd">Piyush</td><td style="width: 2.15827%;" class="confluenceTd">In progress</td><td style="width: 6.82014%;" class="confluenceTd">CONC-6262, CONC-7396</td><td style="width: 30.8201%;" class="confluenceTd">[ncaiu0 SCB] TB expected this txn to be cancelled. Due to dependency not met for the above txn</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_random_dtrreq_cmstatus_with_non_data_error_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">ioaiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_2_ioc_err</td><td style="width: 12.9209%;" class="confluenceTd">bring_up_test_csr_uueir_MemErrInt_uncorr_OTT_Data_0</td><td style="width: 2.64748%;" class="confluenceTd">Piyush</td><td style="width: 2.15827%;" class="confluenceTd">In progress</td><td style="width: 6.82014%;" class="confluenceTd">CONC-6721</td><td style="width: 30.8201%;" class="confluenceTd">[ncaiu0 SCB2] ACE read data response is wrong. should be OKAY and received: SLVERR. OutstTxn #6</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_uueir_MemErrInt_uncorr_OTT_Data_0/vcs.log</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 3.56835%;" class="confluenceTd">Did Not Run : 1</td><td style="width: 12.9209%;" class="confluenceTd"><br/></td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd"><br/></td><td style="width: 1.81295%;" class="confluenceTd"><br/></td><td style="width: 6.38849%;" class="confluenceTd"><pre>hw_cfg_2_ioc_64b</pre></td><td style="width: 12.9209%;" class="confluenceTd"><pre> bring_up_test_ill_op</pre></td><td style="width: 2.64748%;" class="confluenceTd">Chien</td><td style="width: 2.15827%;" class="confluenceTd">Fixed</td><td style="width: 6.82014%;" class="confluenceTd"><p>Maestro flags an error: The snoop transaction table entries cannot exceed 128. The current value is 132. Will experiment with tcl changes. Tcl change pushed in</p></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" style="width: 100.0%;" class="confluenceTd"> CHI_AIU #RC3, 99%</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 3.56835%;" class="confluenceTd">Failing sims:22</td><td style="width: 12.9209%;" class="confluenceTd"><br/></td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">6</td><td style="width: 1.81295%;" class="confluenceTd">chi_aiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_7_all_parity</td><td style="width: 12.9209%;" class="confluenceTd">chi_aiu_bringup_test_wrong_target_id_on_DTRreq_0</td><td style="width: 2.64748%;" class="confluenceTd">Balaji</td><td style="width: 2.15827%;" class="confluenceTd"><p>In Progress</p></td><td style="width: 6.82014%;" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b3741ed4d6b0070161f12" href="https://arterisip.atlassian.net/wiki/people/624b3741ed4d6b0070161f12?ref=confluence" target="_blank" data-linked-resource-id="788105" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Balaji Krishnaswamy</a>  will dig out the existing JIRA and confirm this behavior (potential system hang) is ok.</td><td style="width: 30.8201%;" class="confluenceTd">[assert_error] caiu0 tx_dp_2 caiu0 smi_msg_ready not asserted while smi_msg_valid is asserted timeout (15000 cycles)</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/chi_aiu/hw_cfg_7_all_parity/run/chi_aiu_bringup_test_wrong_target_id_on_DTRreq_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">4</td><td style="width: 1.81295%;" class="confluenceTd">chi_aiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_7_all_parity</td><td style="width: 12.9209%;" class="confluenceTd">chi_aiu_bringup_test_random_dbad_on_DTRreq_0</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[CHI-AIU0 SCB ERROR] CHI srsp packet mismatch. Expected:</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/chi_aiu/hw_cfg_7_all_parity/run/chi_aiu_bringup_test_random_dbad_on_DTRreq_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">3</td><td style="width: 1.81295%;" class="confluenceTd">chi_aiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_config_two</td><td style="width: 12.9209%;" class="confluenceTd">chi_aiu_bringup_test_wrong_target_id_on_DTRrsp_0</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[assert_error] caiu0 tx_ndp_0 caiu0 smi_msg_ready not asserted while smi_msg_valid is asserted timeout (15000 cycles)</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/chi_aiu/hw_config_two/run/chi_aiu_bringup_test_wrong_target_id_on_DTRrsp_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">chi_aiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_7</td><td style="width: 12.9209%;" class="confluenceTd">chi_aiu_bringup_test_random_dbad_on_DTRreq_0</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[CHI-AIU0 SCB ERROR] resperr != 2'b10 for bad data in DTRreq, Data = eec24bf6ccbefaa5888457d04c2fb0eb</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/chi_aiu/hw_cfg_7/run/chi_aiu_bringup_test_random_dbad_on_DTRreq_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">chi_aiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_config_two</td><td style="width: 12.9209%;" class="confluenceTd">chi_aiu_bringup_test_random_unmapped_add_0</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[CHI-AIU0 SCB ERROR] Couldn't match RDATA txn to any pending txn. # of matches: 0x0</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/chi_aiu/hw_config_two/run/chi_aiu_bringup_test_random_unmapped_add_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">chi_aiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_7</td><td style="width: 12.9209%;" class="confluenceTd">chi_aiu_bringup_test_chi_snp_rsp_data_error_0</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[RUN_MAIN] Mismatch CAIUUELR0_ErrEntry:0xc5e49, expd Valid ErrEntry:0x92b8c</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/chi_aiu/hw_cfg_7/run/chi_aiu_bringup_test_chi_snp_rsp_data_error_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">chi_aiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_config_two</td><td style="width: 12.9209%;" class="confluenceTd">chi_aiu_bringup_test_chi_snp_rsp_non_data_error_0</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">UVM timeout Elapsed time: 0:02:52</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/chi_aiu/hw_config_two/run/chi_aiu_bringup_test_chi_snp_rsp_non_data_error_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">chi_aiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_7_all_ecc</td><td style="width: 12.9209%;" class="confluenceTd">chi_aiu_bringup_test_random_dbad_on_DTRreq_0</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[CHI-AIU0 SCB ERROR] NON EXCL READ DATA EXOKAY MISMATCH: COMPDATA EXOKAY driven on CHI interface (0x2) doesnt match the .....</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/chi_aiu/hw_cfg_7_all_ecc/run/chi_aiu_bringup_test_random_dbad_on_DTRreq_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">chi_aiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_7_all_ecc</td><td style="width: 12.9209%;" class="confluenceTd">chi_aiu_bringup_test_wrong_target_id_on_DTWrsp_0</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">UVM timeout Elapsed time: 0:11:38</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/chi_aiu/hw_cfg_7_all_ecc/run/chi_aiu_bringup_test_wrong_target_id_on_DTWrsp_0/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">chi_aiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_7_all_parity</td><td style="width: 12.9209%;" class="confluenceTd">chi_aiu_bringup_test_default_knobs_51</td><td style="width: 2.64748%;" class="confluenceTd">Chien</td><td style="width: 2.15827%;" class="confluenceTd">License Issue?</td><td style="width: 6.82014%;" class="confluenceTd">Watch in future regressions.</td><td style="width: 30.8201%;" class="confluenceTd">ErrorFailure to license for PSL &amp; SVA. Unable to checkout 'mtiverification' license feature.</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/chi_aiu/hw_cfg_7_all_parity/run/chi_aiu_bringup_test_default_knobs_51/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">chi_aiu</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_7_all_parity</td><td style="width: 12.9209%;" class="confluenceTd">chi_aiu_bringup_test_default_knobs_53</td><td style="width: 2.64748%;" class="confluenceTd">Chien</td><td style="width: 2.15827%;" class="confluenceTd">License Issue?</td><td style="width: 6.82014%;" class="confluenceTd">Watch in future regressions</td><td style="width: 30.8201%;" class="confluenceTd">Error loading design</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/chi_aiu/hw_cfg_7_all_parity/run/chi_aiu_bringup_test_default_knobs_53/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">chi_aiu</td><td style="width: 6.38849%;" class="confluenceTd">config256bit</td><td style="width: 12.9209%;" class="confluenceTd">chi_aiu_bringup_test_chi_snp_rsp_non_data_error_0</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">UVM timeout Elapsed time: 0:02:23</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/chi_aiu/config256bit/run/chi_aiu_bringup_test_chi_snp_rsp_non_data_error_0/vcs.log</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 3.56835%;" class="confluenceTd">Did Not Run :0</td><td style="width: 12.9209%;" class="confluenceTd"><br/></td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" style="width: 100.0%;" class="confluenceTd">DCE #RC3, 97%</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 3.56835%;" class="confluenceTd">Failing sims:115</td><td style="width: 12.9209%;" class="confluenceTd"><br/></td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">97</td><td style="width: 1.81295%;" class="confluenceTd">dce</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_41</td><td style="width: 12.9209%;" class="confluenceTd">dce_bringup_test_cmdreq_no_addrconflict_10</td><td style="width: 2.64748%;" class="confluenceTd">Niteesh</td><td style="width: 2.15827%;" class="confluenceTd">Fixed</td><td style="width: 6.82014%;" class="confluenceTd">TB fix, Change was made to trigger the CSR sequence after scoreboard transaction queue is emptied. </td><td style="width: 30.8201%;" class="confluenceTd">[CSR Ralgen Base Seq] Timeout! Polling TransActv, poll_till=0x0 fieldVal=0x1</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dce/hw_cfg_41/run/dce_bringup_test_cmdreq_no_addrconflict_10/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">13</td><td style="width: 1.81295%;" class="confluenceTd">dce</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_2</td><td style="width: 12.9209%;" class="confluenceTd">dce_bringup_test_rd_stash_SNPrsp_data_error_2</td><td style="width: 2.64748%;" class="confluenceTd">Niteesh</td><td style="width: 2.15827%;" class="confluenceTd">Fixed</td><td style="width: 6.82014%;" class="confluenceTd">TB issue, Was checking only snarf bits to update smi_intfsize bits. Modified to check snarf bits only when there is no cm_status_err in the snoop response.</td><td style="width: 30.8201%;" class="confluenceTd">[do_compare] Above fields of smi_seq_item have mismatched for '{m_leaf_name:&quot;strreq_pkt&quot;, m_inst_id:32'h000018ab, use_uv.....</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dce/hw_cfg_2/run/dce_bringup_test_rd_stash_SNPrsp_data_error_2/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">2</td><td style="width: 1.81295%;" class="confluenceTd">dce</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_7</td><td style="width: 12.9209%;" class="confluenceTd">dce_bringup_test_allocops_w_updreqs_noaddrconflict_4</td><td style="width: 2.64748%;" class="confluenceTd">Niteesh</td><td style="width: 2.15827%;" class="confluenceTd">Fixed</td><td style="width: 6.82014%;" class="confluenceTd">TB fix, added condition to make sure that generated address is not present in outstanding queue</td><td style="width: 30.8201%;" class="confluenceTd">[DCE CONTAINER] add: addr:0xd1121b0cd00 already present in outstanding addrq for agent:3</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dce/hw_cfg_7/run/dce_bringup_test_allocops_w_updreqs_noaddrconflict_4/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">dce</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_7</td><td style="width: 12.9209%;" class="confluenceTd">dce_bringup_test_csr_dirucecr_noDetEn_4</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">Runsim signature error parse no results</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dce/hw_cfg_7/run/dce_bringup_test_csr_dirucecr_noDetEn_4/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">dce</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_20</td><td style="width: 12.9209%;" class="confluenceTd">dce_bringup_test_mrd_credit_chk_test_2</td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd">[HBFAIL] Heart Beat Failure Objection:</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dce/hw_cfg_20/run/dce_bringup_test_mrd_credit_chk_test_2/vcs.log</td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd">dce</td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_41</td><td style="width: 12.9209%;" class="confluenceTd">dce_bringup_test_stress_recalls_hw_cfg_41_2</td><td style="width: 2.64748%;" class="confluenceTd">Hema</td><td style="width: 2.15827%;" class="confluenceTd">Fixed</td><td style="width: 6.82014%;" class="confluenceTd">It is a TB issue, trivial one, A CMDreq could be put to SLEEP any number of times due to a conflicting REC_REQ</td><td style="width: 30.8201%;" class="confluenceTd">[DCE_SCB] matching dm_cohreq_pktq.size: 4 not expected</td><td style="width: 34.6763%;" class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_12_2118/debug/dce/hw_cfg_41/run/dce_bringup_test_stress_recalls_hw_cfg_41_2/vcs.log</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" style="width: 3.56835%;" class="confluenceTd">Did Not Run :14</td><td style="width: 12.9209%;" class="confluenceTd"><br/></td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">8</td><td style="width: 1.81295%;" class="confluenceTd"><br/></td><td style="width: 6.38849%;" class="confluenceTd"><pre>hw_cfg_3</pre></td><td style="width: 12.9209%;" class="confluenceTd"><pre>reads_w_slow_dmi_rsp</pre></td><td style="width: 2.64748%;" class="confluenceTd">Hema</td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">1</td><td style="width: 1.81295%;" class="confluenceTd"><br/></td><td style="width: 6.38849%;" class="confluenceTd"><pre>hw_cfg_20</pre></td><td style="width: 12.9209%;" class="confluenceTd"><pre>mrd_credit_chk_test</pre></td><td style="width: 2.64748%;" class="confluenceTd">Chien</td><td style="width: 2.15827%;" class="confluenceTd">Can not reproduce</td><td style="width: 6.82014%;" class="confluenceTd"><p>There are three tests, and two passed. Suspect Grid issue.</p><p>Test passed multiple times. Watch in future regressions.</p></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd">5</td><td style="width: 1.81295%;" class="confluenceTd"><br/></td><td style="width: 6.38849%;" class="confluenceTd">hw_cfg_20</td><td style="width: 12.9209%;" class="confluenceTd"><pre>csr_timeout_error_test</pre></td><td style="width: 2.64748%;" class="confluenceTd"><p>Chien</p><p>Hema</p></td><td style="width: 2.15827%;" class="confluenceTd">In Progress</td><td style="width: 6.82014%;" class="confluenceTd"><div class="content-wrapper"><p>The simulation stalled at the line</p><p>while (addr_loaded != max_num_addr) begin → if ( $test$plusargs(&quot;user_addr_for_csr&quot;) ... → else if ($test$plusargs(&quot;time_out_test&quot;)) begin → addr = user_addrq_time_out_test.pop_front() → cacheline_addr = addr &amp; bit_mask_const (addr == 0) → if ((cacheline_addr inside {m_dce_cntr.m_unq_cacheline_addrq}) == 0) begin → back to while.</p></div><p>The issue is that the test does not handle the case when user_addrq_time_out_test is empty. I added a check and confirmed the case.</p><p><a class="confluence-userlink user-mention" data-account-id="624b383afd5e45007047001d" href="https://arterisip.atlassian.net/wiki/people/624b383afd5e45007047001d?ref=confluence" target="_blank" data-linked-resource-id="758611" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Hema Sajja</a>, please provide a fix. Thanks</p></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd"><br/></td><td style="width: 1.81295%;" class="confluenceTd"><br/></td><td style="width: 6.38849%;" class="confluenceTd"><br/></td><td style="width: 12.9209%;" class="confluenceTd"><br/></td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr><tr><td style="width: 1.7554%;" class="confluenceTd"><br/></td><td style="width: 1.81295%;" class="confluenceTd"><br/></td><td style="width: 6.38849%;" class="confluenceTd"><br/></td><td style="width: 12.9209%;" class="confluenceTd"><br/></td><td style="width: 2.64748%;" class="confluenceTd"><br/></td><td style="width: 2.15827%;" class="confluenceTd"><br/></td><td style="width: 6.82014%;" class="confluenceTd"><br/></td><td style="width: 30.8201%;" class="confluenceTd"><br/></td><td style="width: 34.6763%;" class="confluenceTd"><br/></td></tr></tbody></table></div>