

<!DOCTYPE html>


<html lang="zh-CN" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

    <title>FPGA片内FIFO读写测试实验 &#8212; ZYNQ 7000开发平台FPGA教程 1.0 文档</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "light";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=e353d410970836974a52" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.1.2/css/all.min.css?digest=e353d410970836974a52" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" href="../_static/styles/sphinx-book-theme.css?digest=14f4ca6b54d191a8c7657f6c759bf11a5fb86285" type="text/css" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=e353d410970836974a52" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52" />

    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/sphinx_highlight.js"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?digest=5a5c038af52cf7bc1a1ec88eea08e6366ee68824"></script>
    <script src="../_static/translations.js"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = '7450B_S1_RSTdocument_CN/07_FPGA片内FIFO读写测试实验_CN';</script>
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="可编程时钟SI5338实验" href="08_%E5%8F%AF%E7%BC%96%E7%A8%8B%E6%97%B6%E9%92%9FSI5338%E5%AE%9E%E9%AA%8C_CN.html" />
    <link rel="prev" title="FPGA片内ROM读写测试实验" href="06_FPGA%E7%89%87%E5%86%85ROM%E8%AF%BB%E5%86%99%E6%B5%8B%E8%AF%95%E5%AE%9E%E9%AA%8C_CN.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="zh-CN"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <a class="skip-link" href="#main-content">Skip to main content</a>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__primary"
          id="__primary"/>
  <label class="overlay overlay-primary" for="__primary"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__secondary"
          id="__secondary"/>
  <label class="overlay overlay-secondary" for="__secondary"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>
  
    <nav class="bd-header navbar navbar-expand-lg bd-navbar">
    </nav>
  
  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
    
    
      
    
    
    <img src="../_static/8.png" class="logo__image only-light" alt="Logo image"/>
    <script>document.write(`<img src="../_static/8.png" class="logo__image only-dark" alt="Logo image"/>`);</script>
  
  
</a></div>
        <div class="sidebar-primary-item"><nav class="bd-links" id="bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        
        <ul class="nav bd-sidenav bd-sidenav__home-link">
            <li class="toctree-l1">
                <a class="reference internal" href="../index.html">
                    ZYNQ 7000 开发平台
                </a>
            </li>
        </ul>
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">公司简介</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="00_%E5%85%B3%E4%BA%8EALINX_CN.html">关于ALINX</a></li>
<li class="toctree-l1"><a class="reference internal" href="00_%E5%BA%8F_CN.html">序</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">用户手册</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../AX7450B_UserManual_CN/AX7450B_UserManual.html">开发板简介</a></li>



















</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">AX7450B型号板卡S1_FPGA教程</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="01_%E5%BC%80%E5%8F%91%E6%9D%BF%E7%AE%80%E4%BB%8B%E5%92%8C%E6%A3%80%E6%B5%8B_CN.html">开发板简介和检测</a></li>
<li class="toctree-l1"><a class="reference internal" href="02_ZYNQ%E7%AE%80%E4%BB%8B_CN.html">ZYNQ简介</a></li>
<li class="toctree-l1"><a class="reference internal" href="03_Vivado%E5%BC%80%E5%8F%91%E7%8E%AF%E5%A2%83_CN.html">Vivado开发环境</a></li>
<li class="toctree-l1"><a class="reference internal" href="04_PL%E7%9A%84LED%E5%AE%9E%E9%AA%8C_CN.html">PL的”Hello World”LED实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="05_FPGA%E7%89%87%E5%86%85RAM%E8%AF%BB%E5%86%99%E6%B5%8B%E8%AF%95%E5%AE%9E%E9%AA%8C_CN.html">FPGA片内RAM读写测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="06_FPGA%E7%89%87%E5%86%85ROM%E8%AF%BB%E5%86%99%E6%B5%8B%E8%AF%95%E5%AE%9E%E9%AA%8C_CN.html">FPGA片内ROM读写测试实验</a></li>
<li class="toctree-l1 current active"><a class="current reference internal" href="#">FPGA片内FIFO读写测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="08_%E5%8F%AF%E7%BC%96%E7%A8%8B%E6%97%B6%E9%92%9FSI5338%E5%AE%9E%E9%AA%8C_CN.html">可编程时钟SI5338实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="09_PL%E7%AB%AFDDR3%E8%AF%BB%E5%86%99%E6%B5%8B%E8%AF%95%E5%AE%9E%E9%AA%8C_CN.html">PL端DDR3读写测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="10_%E4%BD%93%E9%AA%8CARM%E8%BE%93%E5%87%BAHello%20World_CN.html">体验ARM，裸机输出“Hello World”</a></li>
<li class="toctree-l1"><a class="reference internal" href="11_PS%E5%AE%9A%E6%97%B6%E5%99%A8%E4%B8%AD%E6%96%AD%E5%AE%9E%E9%AA%8C_CN.html">PS定时器中断实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="12_PS%E7%AB%AFEMIO%E7%9A%84%E4%BD%BF%E7%94%A8_CN.html">PS端EMIO的使用</a></li>
<li class="toctree-l1"><a class="reference internal" href="13_PL%E7%AB%AFAXI%20GPIO%E7%9A%84%E4%BD%BF%E7%94%A8_CN.html">PL端AXI GPIO的使用</a></li>
<li class="toctree-l1"><a class="reference internal" href="14_%E4%BB%A5%E5%A4%AA%E7%BD%91%E5%AE%9E%E9%AA%8C_CN.html">以太网实验（LWIP）</a></li>
<li class="toctree-l1"><a class="reference internal" href="15_%E8%87%AA%E5%AE%9A%E4%B9%89IP%E5%AE%9E%E9%AA%8C_CN.html">自定义IP实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="16_PCIe%E6%B5%8B%E8%AF%95_CN.html">PCIe测试</a></li>
<li class="toctree-l1"><a class="reference internal" href="17_%E5%AE%89%E8%A3%85%E8%99%9A%E6%8B%9F%E6%9C%BA%E5%92%8CUbuntu%E7%B3%BB%E7%BB%9F_CN.html">安装虚拟机和Ubuntu系统</a></li>
<li class="toctree-l1"><a class="reference internal" href="18_Ubuntu%E5%AE%89%E8%A3%85Linux%E7%89%88Vitis%E8%BD%AF%E4%BB%B6_CN.html">Ubuntu安装Linux版Vitis软件</a></li>
<li class="toctree-l1"><a class="reference internal" href="19_Petalinux%E5%B7%A5%E5%85%B7%E5%AE%89%E8%A3%85_CN.html">Petalinux工具安装</a></li>
<li class="toctree-l1"><a class="reference internal" href="20_NFS%E6%9C%8D%E5%8A%A1%E8%BD%AF%E4%BB%B6%E5%AE%89%E8%A3%85_CN.html">NFS服务软件安装</a></li>
<li class="toctree-l1"><a class="reference internal" href="21_%E4%BD%BF%E7%94%A8Petalinux%E5%AE%9A%E5%88%B6Linux%E7%B3%BB%E7%BB%9F_CN.html">使用Petalinux定制Linux系统</a></li>
<li class="toctree-l1"><a class="reference internal" href="22_%E4%BD%BF%E7%94%A8Vitis%E5%BC%80%E5%8F%91Linux%E7%A8%8B%E5%BA%8F_CN.html">使用Vitis开发Linux程序</a></li>
<li class="toctree-l1"><a class="reference internal" href="23_Linux%E4%B8%8BGPIO%E5%AE%9E%E9%AA%8C_CN.html">Linux下GPIO实验</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Alinx版权</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="00_%E8%B4%A3%E4%BB%BB%E5%A3%B0%E6%98%8E_CN.html">版权说明</a></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><label class="sidebar-toggle primary-toggle btn btn-sm" for="__primary" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</label></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">


<a href="https://github.com/alinxalinx/AX7450B_2023.1" target="_blank"
   class="btn btn-sm btn-source-repository-button"
   title="源码库"
   data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fab fa-github"></i>
  </span>

</a>






<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="下载此页面">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/7450B_S1_RSTdocument_CN/07_FPGA片内FIFO读写测试实验_CN.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="下载源文件"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="列印成 PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="全屏模式"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>


<script>
document.write(`
  <button class="theme-switch-button btn btn-sm btn-outline-primary navbar-btn rounded-circle" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="theme-switch" data-mode="light"><i class="fa-solid fa-sun"></i></span>
    <span class="theme-switch" data-mode="dark"><i class="fa-solid fa-moon"></i></span>
    <span class="theme-switch" data-mode="auto"><i class="fa-solid fa-circle-half-stroke"></i></span>
  </button>
`);
</script>

<script>
document.write(`
  <button class="btn btn-sm navbar-btn search-button search-button__button" title="搜索" aria-label="搜索" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
  </button>
`);
</script>
<label class="sidebar-toggle secondary-toggle btn btn-sm" for="__secondary"title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</label>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>FPGA片内FIFO读写测试实验</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> 目录 </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id1">实验原理</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#vivado">创建Vivado工程</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#fifo-ip">添加FIFO IP核</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#fifo">FIFO的端口定义与时序</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id2">FIFO测试程序编写</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id3">仿真</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id4">板上验证</a></li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article" role="main">
                  
  <section id="fpgafifo">
<h1>FPGA片内FIFO读写测试实验<a class="headerlink" href="#fpgafifo" title="此标题的永久链接">#</a></h1>
<p><strong>实验Vivado工程为“fifo_test”。</strong></p>
<p>FIFO是FPGA应用当中非常重要的模块，广泛用于数据的缓存，跨时钟域数据处理等。学好FIFO是FPGA的关键，灵活运用好FIFO是一个FPGA工程师必备的技能。本章主要介绍利用XILINX提供的FIFO
IP进行读写测试。</p>
<section id="id1">
<h2>实验原理<a class="headerlink" href="#id1" title="此标题的永久链接">#</a></h2>
<p>FIFO: First in, First
out代表先进的数据先出，后进的数据后出。Xilinx在VIVADO里为我们已经提供了FIFO的IP核,
我们只需通过IP核例化一个FIFO，根据FIFO的读写时序来写入和读取FIFO中存储的数据。</p>
<p>其实FIFO是也是在RAM的基础上增加了许多功能，FIFO的典型结构如下，主要分为读和写两部分，另外就是状态信号，空和满信号，同时还有数据的数量状态信号，与RAM最大的不同是FIFO没有地址线，不能进行随机地址读取数据，什么是随机读取数据呢，也就是可以任意读取某个地址的数据。而FIFO则不同，不能进行随机读取，这样的好处是不用频繁地控制地址线。</p>
<img alt="../_images/image117.png" src="../_images/image117.png" />
<p>虽然用户看不到地址线，但是在FIFO内部还是有地址的操作的，用来控制RAM的读写接口。其地址在读写操作时如下图所示，其中深度值也就是一个FIFO里最大可以存放多少个数据。初始状态下，读写地址都为0，在向FIFO中写入一个数据后，写地址加1，从FIFO中读出一个数据后，读地址加1。此时FIFO的状态即为空，因为写了一个数据，又读出了一个数据。</p>
<img alt="../_images/image213.png" src="../_images/image213.png" />
<p>可以把FIFO想象成一个水池，写通道即为加水，读通道即为放水，假如不间断的加水和放水，如果加水速度比放水速度快，那么FIFO就会有满的时候，如果满了还继续加水就会溢出overflow，如果放水速度比加水速度快，那么FIFO就会有空的时候，所以把握好加水与放水的时机和速度，保证水池一直有水是一项很艰巨的任务。也就是判断空与满的状态，择机写数据或读数据。</p>
<p>根据读写时钟，可以分为同步FIFO（读写时钟相同）和异步FIFO（读写时钟不同）。同步FIFO控制比较简单，不再介绍，本节实验主要介绍异步FIFO的控制，其中读时钟为75MHz，写时钟为100MHz。实验中会通过VIVADO集成的在想逻辑分析仪ila，我们可以观察FIFO的读写时序和从FIFO中读取的数据。</p>
</section>
<section id="vivado">
<h2>创建Vivado工程<a class="headerlink" href="#vivado" title="此标题的永久链接">#</a></h2>
<section id="fifo-ip">
<h3>添加FIFO IP核<a class="headerlink" href="#fifo-ip" title="此标题的永久链接">#</a></h3>
<p>在添加FIFO IP之前先新建一个fifo_test的工程, 然后在工程中添加FIFO
IP，方法如下：</p>
<ol class="arabic simple">
<li><p>点击下图中IP Catalog，在右侧弹出的界面中搜索fifo，找到FIFO
Generator,双击打开。</p></li>
</ol>
<img alt="../_images/image313.png" src="../_images/image313.png" />
<ol class="arabic simple" start="2">
<li><p>弹出的配置页面中，这里可以选择读写时钟分开还是用同一个，一般来讲我们使用FIFO为了缓存数据，通常两边的时钟速度是不一样的。所以独立时钟是最常用的，我们这里选择“Independent
Clocks Block RAM”，然后点击“Next”到下一个配置页面。</p></li>
</ol>
<img alt="../_images/image413.png" src="../_images/image413.png" />
<ol class="arabic simple" start="3">
<li><p>切换到Native
Ports栏目下，选择数据位宽16；FIFO深选择512，实际使用大家根据需要自行设置就可以。Read
Mode有两种方式，一个Standard
FIFO，也就是平时常见的FIFO，数据滞后于读信号一个周期，还有一种方式为First
Word Fall
Through，数据预取模式，简称FWFT模式。也就是FIFO会预先取出一个数据，当读信号有效时，相应的数据也有效。我们首先做标准FIFO的实验。</p></li>
</ol>
<img alt="../_images/image513.png" src="../_images/image513.png" />
<ol class="arabic simple" start="4">
<li><p>切换到Data Counts栏目下，使能Write Data
Count（已经FIFO写入多少数据）和Read Data
Count（FIFO中有多少数据可以读），这样我们可以通过这两个值来看FIFO内部的数据多少。点击OK,Generate生成FIFO
IP。</p></li>
</ol>
<img alt="../_images/image613.png" src="../_images/image613.png" />
</section>
<section id="fifo">
<h3>FIFO的端口定义与时序<a class="headerlink" href="#fifo" title="此标题的永久链接">#</a></h3>
<table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>信号名称</p></th>
<th class="head"><p>方向</p></th>
<th class="head"><p>说明</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>rst</p></td>
<td><p>in</p></td>
<td><p>复位信号，高有效</p></td>
</tr>
<tr class="row-odd"><td><p>wr_clk</p></td>
<td><p>in</p></td>
<td><p>写时钟输入</p></td>
</tr>
<tr class="row-even"><td><p>rd_clk</p></td>
<td><p>in</p></td>
<td><p>读时钟输入</p></td>
</tr>
<tr class="row-odd"><td><p>din</p></td>
<td><p>in</p></td>
<td><p>写数据</p></td>
</tr>
<tr class="row-even"><td><p>wr_en</p></td>
<td><p>in</p></td>
<td><p>写使能，高有效</p></td>
</tr>
<tr class="row-odd"><td><p>rd_en</p></td>
<td><p>in</p></td>
<td><p>读使能，高有效</p></td>
</tr>
<tr class="row-even"><td><p>dout</p></td>
<td><p>out</p></td>
<td><p>读数据</p></td>
</tr>
<tr class="row-odd"><td><p>full</p></td>
<td><p>out</p></td>
<td><p>满信号</p></td>
</tr>
<tr class="row-even"><td><p>empty</p></td>
<td><p>out</p></td>
<td><p>空信号</p></td>
</tr>
<tr class="row-odd"><td><p>rd_data_count</p></td>
<td><p>out</p></td>
<td><p>可读数据数量</p></td>
</tr>
<tr class="row-even"><td><p>wr_data_count</p></td>
<td><p>out</p></td>
<td><p>已写入的数据数量</p></td>
</tr>
</tbody>
</table>
<p>FIFO的数据写入和读出都是按时钟的上升沿操作的，当wr_en信号为高时写入FIFO数据，当almost_full信号有效时，表示FIFO只能再写入一个数据，一旦写入一个数据了，full信号就会拉高，如果在full的情况下wr_en仍然有效，也就是继续向FIFO写数据，则FIFO的overflow就会有效，表示溢出。</p>
<img alt="../_images/image713.png" src="../_images/image713.png" />
<p><strong>标准FIFO写时序</strong></p>
<p>当rd_en信号为高时读FIFO数据，数据在下个周期有效。valid为数据有效信号，almost_empty表示还有一个数据读，当再读一个数据，empty信号有效，如果继续读，则underflow有效，表示下溢，此时读出的数据无效。</p>
<img alt="../_images/image87.png" src="../_images/image87.png" />
<p><strong>标准FIFO读时序</strong></p>
<p>而从FWFT模式读数据时序图可以看出，rd_en信号有效时，有效数据D0已经在数据线上准备好有效了，不会再延后一个周期。这就是与标准FIFO的不同之处。</p>
<img alt="../_images/image96.png" src="../_images/image96.png" />
<p><strong>FWFT FIFO读时序</strong></p>
<p>关于FIFO的详细内容可参考pg057文档，可在xilinx官网下载。</p>
</section>
</section>
<section id="id2">
<h2>FIFO测试程序编写<a class="headerlink" href="#id2" title="此标题的永久链接">#</a></h2>
<p>我们按照异步FIFO进行设计，用PLL产生出两路时钟，分别是100MHz和75MHz，用于写时钟和读时钟，也就是写时钟频率高于读时钟频率。</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ps</span>
<span class="k">module</span><span class="w"> </span><span class="n">fifo_test</span>
<span class="w">       </span><span class="p">(</span>
<span class="w">               </span><span class="k">input</span><span class="w">           </span><span class="n">clk</span><span class="p">,</span><span class="w">                     </span><span class="c1">//50MHz时钟</span>
<span class="w">               </span><span class="k">input</span><span class="w">           </span><span class="n">rst_n</span><span class="w">                </span><span class="c1">//复位信号，低电平有效</span>
<span class="w">       </span><span class="p">);</span>


<span class="kt">reg</span><span class="w">     </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">                 </span><span class="n">w_data</span><span class="w">                  </span><span class="p">;</span><span class="w">                       </span><span class="c1">//FIFO写数据</span>
<span class="kt">wire</span><span class="w">                           </span><span class="n">wr_en</span><span class="w">                   </span><span class="p">;</span><span class="w">                       </span><span class="c1">//FIFO写使能</span>
<span class="kt">wire</span><span class="w">                           </span><span class="n">rd_en</span><span class="w">                   </span><span class="p">;</span><span class="w">                       </span><span class="c1">//FIFO读使能</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">            </span><span class="n">r_data</span><span class="w">                  </span><span class="p">;</span><span class="w">                       </span><span class="c1">//FIFO读数据</span>
<span class="kt">wire</span><span class="w">                           </span><span class="n">full</span><span class="w">                    </span><span class="p">;</span><span class="w">                       </span><span class="c1">//FIFO满信号</span>
<span class="kt">wire</span><span class="w">                           </span><span class="n">empty</span><span class="w">                   </span><span class="p">;</span><span class="w">                       </span><span class="c1">//FIFO空信号</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">8</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">             </span><span class="n">rd_data_count</span><span class="w">   </span><span class="p">;</span><span class="w">                       </span><span class="c1">//可读数据数量</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">8</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">             </span><span class="n">wr_data_count</span><span class="w">   </span><span class="p">;</span><span class="w">                       </span><span class="c1">//已写入数据数量</span>

<span class="kt">wire</span><span class="w">                           </span><span class="n">clk_100M</span><span class="w">                </span><span class="p">;</span><span class="w">                       </span><span class="c1">//PLL产生100MHz时钟</span>
<span class="kt">wire</span><span class="w">                           </span><span class="n">clk_75M</span><span class="w">                 </span><span class="p">;</span><span class="w">                       </span><span class="c1">//PLL产生100MHz时钟</span>
<span class="kt">wire</span><span class="w">                           </span><span class="n">locked</span><span class="w">                  </span><span class="p">;</span><span class="w">                       </span><span class="c1">//PLL lock信号，可作为系统复位信号，高电平表示lock住</span>
<span class="kt">wire</span><span class="w">                           </span><span class="n">fifo_rst_n</span><span class="w">              </span><span class="p">;</span><span class="w">                       </span><span class="c1">//fifo复位信号, 低电平有效</span>

<span class="kt">wire</span><span class="w">                           </span><span class="n">wr_clk</span><span class="w">                  </span><span class="p">;</span><span class="w">                       </span><span class="c1">//写FIFO时钟</span>
<span class="kt">wire</span><span class="w">                           </span><span class="n">rd_clk</span><span class="w">                  </span><span class="p">;</span><span class="w">                       </span><span class="c1">//读FIFO时钟</span>
<span class="kt">reg</span><span class="w">    </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">                   </span><span class="n">wcnt</span><span class="w">                    </span><span class="p">;</span><span class="w">                       </span><span class="c1">//写FIFO复位后等待计数器</span>
<span class="kt">reg</span><span class="w">    </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">                   </span><span class="n">rcnt</span><span class="w">                    </span><span class="p">;</span><span class="w">                       </span><span class="c1">//读FIFO复位后等待计数器</span>

<span class="c1">//例化PLL，产生100MHz和75MHz时钟</span>
<span class="n">clk_wiz_0</span><span class="w"> </span><span class="n">fifo_pll</span>
<span class="w"> </span><span class="p">(</span>
<span class="w">  </span><span class="c1">// Clock out ports</span>
<span class="w">  </span><span class="p">.</span><span class="n">clk_out1</span><span class="p">(</span><span class="n">clk_100M</span><span class="p">),</span><span class="w">                 </span><span class="c1">// output clk_out1</span>
<span class="w">  </span><span class="p">.</span><span class="n">clk_out2</span><span class="p">(</span><span class="n">clk_75M</span><span class="p">),</span><span class="w">                  </span><span class="c1">// output clk_out2</span>
<span class="w">  </span><span class="c1">// Status and control signals</span>
<span class="w">  </span><span class="p">.</span><span class="n">reset</span><span class="p">(</span><span class="o">~</span><span class="n">rst_n</span><span class="p">),</span><span class="w">                              </span><span class="c1">// input reset</span>
<span class="w">  </span><span class="p">.</span><span class="n">locked</span><span class="p">(</span><span class="n">locked</span><span class="p">),</span><span class="w">                     </span><span class="c1">// output locked</span>
<span class="w">  </span><span class="c1">// Clock in ports</span>
<span class="w">  </span><span class="p">.</span><span class="n">clk_in1</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w">                                        </span><span class="c1">// input clk_in1</span>
<span class="w">  </span><span class="p">);</span>

<span class="k">assign</span><span class="w"> </span><span class="n">fifo_rst_n</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="n">locked</span><span class="w">        </span><span class="p">;</span><span class="w">       </span><span class="c1">//将PLL的LOCK信号赋值给fifo的复位信号</span>
<span class="k">assign</span><span class="w"> </span><span class="n">wr_clk</span><span class="w">          </span><span class="o">=</span><span class="w"> </span><span class="n">clk_100M</span><span class="w">      </span><span class="p">;</span><span class="w">       </span><span class="c1">//将100MHz时钟赋值给写时钟</span>
<span class="k">assign</span><span class="w"> </span><span class="n">rd_clk</span><span class="w">          </span><span class="o">=</span><span class="w"> </span><span class="n">clk_75M</span><span class="w">       </span><span class="p">;</span><span class="w">       </span><span class="c1">//将75MHz时钟赋值给读时钟</span>


<span class="cm">/* 写FIFO状态机 */</span>
<span class="k">localparam</span><span class="w">      </span><span class="n">W_IDLE</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="w">        </span><span class="p">;</span>
<span class="k">localparam</span><span class="w">      </span><span class="n">W_FIFO</span><span class="w">         </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="w">     </span><span class="p">;</span>

<span class="kt">reg</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">write_state</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">next_write_state</span><span class="p">;</span>

<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">wr_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">fifo_rst_n</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">       </span><span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">fifo_rst_n</span><span class="p">)</span>
<span class="w">               </span><span class="n">write_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">W_IDLE</span><span class="p">;</span>
<span class="w">       </span><span class="k">else</span>
<span class="w">               </span><span class="n">write_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">next_write_state</span><span class="p">;</span>
<span class="k">end</span>

<span class="k">always</span><span class="p">@(</span><span class="o">*</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">       </span><span class="k">case</span><span class="p">(</span><span class="n">write_state</span><span class="p">)</span>
<span class="w">               </span><span class="nl">W_IDLE:</span>
<span class="w">                       </span><span class="k">begin</span>
<span class="w">                               </span><span class="k">if</span><span class="p">(</span><span class="n">wcnt</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d79</span><span class="p">)</span><span class="w">               </span><span class="c1">//复位后等待一定时间，safety circuit模式下的最慢时钟60个周期</span>
<span class="w">                                       </span><span class="n">next_write_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">W_FIFO</span><span class="p">;</span>
<span class="w">                               </span><span class="k">else</span>
<span class="w">                                       </span><span class="n">next_write_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">W_IDLE</span><span class="p">;</span>
<span class="w">                       </span><span class="k">end</span>
<span class="w">               </span><span class="nl">W_FIFO:</span>
<span class="w">                       </span><span class="n">next_write_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">W_FIFO</span><span class="p">;</span><span class="w">                     </span><span class="c1">//一直在写FIFO状态</span>
<span class="w">               </span><span class="k">default</span><span class="o">:</span>
<span class="w">                       </span><span class="n">next_write_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">W_IDLE</span><span class="p">;</span>
<span class="w">       </span><span class="k">endcase</span>
<span class="k">end</span>
<span class="c1">//在IDLE状态下，也就是复位之后，计数器计数</span>
<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">wr_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">fifo_rst_n</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">       </span><span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">fifo_rst_n</span><span class="p">)</span>
<span class="w">               </span><span class="n">wcnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">       </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">write_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">W_IDLE</span><span class="p">)</span>
<span class="w">               </span><span class="n">wcnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">wcnt</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="p">;</span>
<span class="w">       </span><span class="k">else</span>
<span class="w">               </span><span class="n">wcnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="k">end</span>
<span class="c1">//在写FIFO状态下，如果不满就向FIFO中写数据</span>
<span class="k">assign</span><span class="w"> </span><span class="n">wr_en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">write_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">W_FIFO</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="o">~</span><span class="n">full</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="c1">//在写使能有效情况下，写数据值加1</span>
<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">wr_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">fifo_rst_n</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">       </span><span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">fifo_rst_n</span><span class="p">)</span>
<span class="w">               </span><span class="n">w_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">16</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="w">       </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">wr_en</span><span class="p">)</span>
<span class="w">               </span><span class="n">w_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">w_data</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">end</span>

<span class="cm">/* 读FIFO状态机 */</span>

<span class="k">localparam</span><span class="w">      </span><span class="n">R_IDLE</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="w">        </span><span class="p">;</span>
<span class="k">localparam</span><span class="w">      </span><span class="n">R_FIFO</span><span class="w">         </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="w">     </span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">read_state</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">next_read_state</span><span class="p">;</span>

<span class="c1">///产生FIFO读的数据</span>
<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">rd_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">fifo_rst_n</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">       </span><span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">fifo_rst_n</span><span class="p">)</span>
<span class="w">               </span><span class="n">read_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">R_IDLE</span><span class="p">;</span>
<span class="w">       </span><span class="k">else</span>
<span class="w">               </span><span class="n">read_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">next_read_state</span><span class="p">;</span>
<span class="k">end</span>

<span class="k">always</span><span class="p">@(</span><span class="o">*</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">       </span><span class="k">case</span><span class="p">(</span><span class="n">read_state</span><span class="p">)</span>
<span class="w">               </span><span class="nl">R_IDLE:</span>
<span class="w">                       </span><span class="k">begin</span>
<span class="w">                               </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">rcnt</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d59</span><span class="p">)</span><span class="w">              </span><span class="c1">//复位后等待一定时间，safety circuit模式下的最慢时钟60个周期</span>
<span class="w">                                       </span><span class="n">next_read_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">R_FIFO</span><span class="p">;</span>
<span class="w">                               </span><span class="k">else</span>
<span class="w">                                       </span><span class="n">next_read_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">R_IDLE</span><span class="p">;</span>
<span class="w">                       </span><span class="k">end</span>
<span class="w">               </span><span class="nl">R_FIFO:</span>
<span class="w">                       </span><span class="n">next_read_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">R_FIFO</span><span class="w"> </span><span class="p">;</span><span class="w">                     </span><span class="c1">//一直在读FIFO状态</span>
<span class="w">               </span><span class="k">default</span><span class="o">:</span>
<span class="w">                       </span><span class="n">next_read_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">R_IDLE</span><span class="p">;</span>
<span class="w">       </span><span class="k">endcase</span>
<span class="k">end</span>

<span class="c1">//在IDLE状态下，也就是复位之后，计数器计数</span>
<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">rd_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">fifo_rst_n</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">       </span><span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">fifo_rst_n</span><span class="p">)</span>
<span class="w">               </span><span class="n">rcnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">       </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">write_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">W_IDLE</span><span class="p">)</span>
<span class="w">               </span><span class="n">rcnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">rcnt</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="p">;</span>
<span class="w">       </span><span class="k">else</span>
<span class="w">               </span><span class="n">rcnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="k">end</span>
<span class="c1">//在读FIFO状态下，如果不空就从FIFO中读数据</span>
<span class="k">assign</span><span class="w"> </span><span class="n">rd_en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">read_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">R_FIFO</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="o">~</span><span class="n">empty</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>

<span class="c1">//-----------------------------------------------------------</span>
<span class="c1">//实例化FIFO</span>
<span class="n">fifo_ip</span><span class="w"> </span><span class="n">fifo_ip_inst</span>
<span class="p">(</span>
<span class="w">  </span><span class="p">.</span><span class="n">rst</span><span class="w">            </span><span class="p">(</span><span class="o">~</span><span class="n">fifo_rst_n</span><span class="w">         </span><span class="p">),</span><span class="w">   </span><span class="c1">// input rst</span>
<span class="w">  </span><span class="p">.</span><span class="n">wr_clk</span><span class="w">         </span><span class="p">(</span><span class="n">wr_clk</span><span class="w">              </span><span class="p">),</span><span class="w">   </span><span class="c1">// input wr_clk</span>
<span class="w">  </span><span class="p">.</span><span class="n">rd_clk</span><span class="w">         </span><span class="p">(</span><span class="n">rd_clk</span><span class="w">              </span><span class="p">),</span><span class="w">   </span><span class="c1">// input rd_clk</span>
<span class="w">  </span><span class="p">.</span><span class="n">din</span><span class="w">            </span><span class="p">(</span><span class="n">w_data</span><span class="w">              </span><span class="p">),</span><span class="w">   </span><span class="c1">// input [15 : 0] din</span>
<span class="w">  </span><span class="p">.</span><span class="n">wr_en</span><span class="w">          </span><span class="p">(</span><span class="n">wr_en</span><span class="w">               </span><span class="p">),</span><span class="w">   </span><span class="c1">// input wr_en</span>
<span class="w">  </span><span class="p">.</span><span class="n">rd_en</span><span class="w">          </span><span class="p">(</span><span class="n">rd_en</span><span class="w">               </span><span class="p">),</span><span class="w">   </span><span class="c1">// input rd_en</span>
<span class="w">  </span><span class="p">.</span><span class="n">dout</span><span class="w">           </span><span class="p">(</span><span class="n">r_data</span><span class="w">              </span><span class="p">),</span><span class="w">   </span><span class="c1">// output [15 : 0] dout</span>
<span class="w">  </span><span class="p">.</span><span class="n">full</span><span class="w">           </span><span class="p">(</span><span class="n">full</span><span class="w">                </span><span class="p">),</span><span class="w">   </span><span class="c1">// output full</span>
<span class="w">  </span><span class="p">.</span><span class="n">empty</span><span class="w">          </span><span class="p">(</span><span class="n">empty</span><span class="w">               </span><span class="p">),</span><span class="w">   </span><span class="c1">// output empty</span>
<span class="w">  </span><span class="p">.</span><span class="n">rd_data_count</span><span class="w">  </span><span class="p">(</span><span class="n">rd_data_count</span><span class="w">       </span><span class="p">),</span><span class="w">   </span><span class="c1">// output [8 : 0] rd_data_count</span>
<span class="w">  </span><span class="p">.</span><span class="n">wr_data_count</span><span class="w">  </span><span class="p">(</span><span class="n">wr_data_count</span><span class="w">       </span><span class="p">)</span><span class="w">    </span><span class="c1">// output [8 : 0] wr_data_count</span>
<span class="p">);</span>

<span class="c1">//写通道逻辑分析仪</span>
<span class="n">ila_m0</span><span class="w"> </span><span class="n">ila_wfifo</span><span class="w"> </span><span class="p">(</span>
<span class="w">       </span><span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">wr_clk</span><span class="p">),</span>
<span class="w">       </span><span class="p">.</span><span class="n">probe0</span><span class="p">(</span><span class="n">w_data</span><span class="p">),</span>
<span class="w">       </span><span class="p">.</span><span class="n">probe1</span><span class="p">(</span><span class="n">wr_en</span><span class="p">),</span>
<span class="w">       </span><span class="p">.</span><span class="n">probe2</span><span class="p">(</span><span class="n">full</span><span class="p">),</span>
<span class="w">       </span><span class="p">.</span><span class="n">probe3</span><span class="p">(</span><span class="n">wr_data_count</span><span class="p">)</span>
<span class="p">);</span>
<span class="c1">//读通道逻辑分析仪</span>
<span class="n">ila_m0</span><span class="w"> </span><span class="n">ila_rfifo</span><span class="w"> </span><span class="p">(</span>
<span class="w">       </span><span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">rd_clk</span><span class="p">),</span>
<span class="w">       </span><span class="p">.</span><span class="n">probe0</span><span class="p">(</span><span class="n">r_data</span><span class="p">),</span>
<span class="w">       </span><span class="p">.</span><span class="n">probe1</span><span class="p">(</span><span class="n">rd_en</span><span class="p">),</span>
<span class="w">       </span><span class="p">.</span><span class="n">probe2</span><span class="p">(</span><span class="n">empty</span><span class="p">),</span>
<span class="w">       </span><span class="p">.</span><span class="n">probe3</span><span class="p">(</span><span class="n">rd_data_count</span><span class="p">)</span>
<span class="p">);</span>

<span class="k">endmodule</span>
</pre></div>
</div>
<p>在程序中采用PLL的lock信号作为fifo的复位，同时将100MHz时钟赋值给写时钟，75MHz时钟赋值给读时钟。</p>
<img alt="../_images/image105.png" src="../_images/image105.png" />
<p>有一点需要注意的是，FIFO设置默认为采用safety
circuit，此功能是保证到达内部RAM的输入信号是同步的，在这种情况下，如果异步复位后，则需要等待60个最慢时钟周期，在本实验中也就是75MHz的60个周期，那么100MHz时钟大概需要(100/75)x60=80个周期。</p>
<img alt="../_images/image118.png" src="../_images/image118.png" />
<p>因此在写状态机中，等待80个周期进入写FIFO状态</p>
<img alt="../_images/image124.png" src="../_images/image124.png" />
<p>在读状态机中，等待60个周期进入读状态</p>
<img alt="../_images/image133.png" src="../_images/image133.png" />
<p>如果FIFO不满，就一直向FIFO写数据</p>
<img alt="../_images/image143.png" src="../_images/image143.png" />
<p>如果FIFO不空，就一直从FIFO读数据</p>
<img alt="../_images/image153.png" src="../_images/image153.png" />
<p>例化两个逻辑分析仪，分别连接写通道和读通道的信号</p>
<img alt="../_images/image162.png" src="../_images/image162.png" />
</section>
<section id="id3">
<h2>仿真<a class="headerlink" href="#id3" title="此标题的永久链接">#</a></h2>
<p>以下为仿真结果，可以看到写使能wr_en有效后开始写数据，初始值为0001，从开始写到empty不空，是需要一定周期的，因为内部还要做同步处理。在不空后，开始读数据，读出的数据相对于rd_en滞后一个周期。</p>
<img alt="../_images/image172.png" src="../_images/image172.png" />
<p>在后面可以看到如果FIFO满了，根据程序的设计，满了就不向FIFO写数据了，wr_en也就拉低了。为什么会满呢，就是因为写时钟比读时钟快。如果将写时钟与读时钟调换，也就是读时钟快，就会出现读空的情况，大家可以试一下。</p>
<img alt="../_images/image182.png" src="../_images/image182.png" />
<p>如果将FIFO的Read Mode改成First Word Fall Through</p>
<img alt="../_images/image192.png" src="../_images/image192.png" />
<p>仿真结果如下，可以看到rd_en有效的时候数据也有效，没有相差一个周期</p>
<img alt="../_images/image201.png" src="../_images/image201.png" />
</section>
<section id="id4">
<h2>板上验证<a class="headerlink" href="#id4" title="此标题的永久链接">#</a></h2>
<p>生成好bit文件，下载bit文件，会出现两个ila，先来看写通道的，可以看到full信号为高电平时，wr_en为低电平，不再向里面写数据。</p>
<img alt="../_images/image214.png" src="../_images/image214.png" />
<p>而读通道也与仿真一致</p>
<img alt="../_images/image222.png" src="../_images/image222.png" />
<p>如果以rd_en上升沿作为触发条件，点击运行，然后按下复位，也就是我们绑定的PL
KEY1，会出现下面的结果，与仿真一致，标准FIFO模式下，数据滞后rd_en一个周期。</p>
<img alt="../_images/image232.png" src="../_images/image232.png" />
</section>
</section>


                </article>
              

              
              
                <footer class="bd-footer-article">
                  
<div class="footer-article-items footer-article__inner">
  
    <div class="footer-article-item"><!-- Previous / next buttons -->
<div class="prev-next-area">
    <a class="left-prev"
       href="06_FPGA%E7%89%87%E5%86%85ROM%E8%AF%BB%E5%86%99%E6%B5%8B%E8%AF%95%E5%AE%9E%E9%AA%8C_CN.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">上一页</p>
        <p class="prev-next-title">FPGA片内ROM读写测试实验</p>
      </div>
    </a>
    <a class="right-next"
       href="08_%E5%8F%AF%E7%BC%96%E7%A8%8B%E6%97%B6%E9%92%9FSI5338%E5%AE%9E%E9%AA%8C_CN.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">下一页</p>
        <p class="prev-next-title">可编程时钟SI5338实验</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div></div>
  
</div>

                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">

  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> 目录
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id1">实验原理</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#vivado">创建Vivado工程</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#fifo-ip">添加FIFO IP核</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#fifo">FIFO的端口定义与时序</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id2">FIFO测试程序编写</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id3">仿真</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id4">板上验证</a></li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
作者： JunFN
</p>

  </div>
  
  <div class="footer-item">
    
  <p class="copyright">
    
      © Copyright 2024 , ALINX .
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
<div class="extra_footer">
  
        These engineering documents are copyrighted by
            <a
                href="https://www.alinx.com/"
            >ALINX official website</a>
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            <a href="https://www.en.alinx.com/">English</a> | <a href="https://ax7450b-20231-v101.readthedocs.io/zh-cn/latest/7450B_S1_RSTdocument_CN/00_%E5%85%B3%E4%BA%8EALINX_CN.html">中文</a>
    
</div>
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=e353d410970836974a52"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>