
![risc_v_32_5_stage](https://github.com/WalidAkash/DESIGN_VERIFICATION/assets/65769832/20c66cd9-ab41-42fc-a3db-bea1e806aad1)

![riscv32i-control Unit](https://user-images.githubusercontent.com/97729833/236616965-a8c49eec-85a3-48fa-b57f-4de21b9a90f8.jpg)
