static void F_1 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nint V_4 ;\r\nint V_5 ;\r\nint V_6 = 0 ;\r\nT_1 V_7 [ V_8 ] ;\r\nfor ( V_4 = 0 ; V_4 < V_8 ; V_4 ++ )\r\nV_7 [ V_4 ] = - 1 ;\r\nfor ( V_5 = 0 ; V_5 < V_9 [ V_1 ] . V_10 ; V_5 ++ ) {\r\nint V_11 ;\r\nif ( ! V_9 [ V_1 ] . V_12 [ V_2 ] [ V_5 ] ) {\r\nif ( ! V_9 [ V_1 ] . V_13 [ V_2 ] [ V_5 ] ||\r\nV_3 <= 0 )\r\ncontinue;\r\nV_3 -- ;\r\nV_6 = V_8 ;\r\n} else\r\nV_6 = V_8 /\r\nV_9 [ V_1 ] . V_12 [ V_2 ] [ V_5 ] ;\r\nV_11 = 0 ;\r\nwhile ( V_11 < V_8 ) {\r\nif ( V_7 [ V_11 ] >= 0 )\r\nV_11 ++ ;\r\nelse {\r\nV_7 [ V_11 ] = V_5 ;\r\nV_11 += V_6 ;\r\n}\r\n}\r\n}\r\nV_5 = 0 ;\r\nfor ( V_4 = 0 ; V_4 < V_8 ; V_4 ++ ) {\r\nif ( V_7 [ V_4 ] < 0 ) {\r\nint V_14 = V_5 ;\r\nwhile ( ! V_9 [ V_1 ] . V_13 [ V_2 ] [ V_5 ] ) {\r\nV_5 = ( V_5 + 1 ) %\r\nV_9 [ V_1 ] . V_10 ;\r\nif ( V_5 == V_14 )\r\nbreak;\r\n}\r\nV_7 [ V_4 ] = V_5 ;\r\nV_5 = ( V_5 + 1 ) % V_9 [ V_1 ] . V_10 ;\r\n}\r\nif ( V_1 == 0 ) {\r\nif ( V_2 == V_15 )\r\nF_2 ( V_16 , V_17 ,\r\nV_18 , V_4 , V_7 [ V_4 ] ) ;\r\nelse if ( V_2 == V_19 )\r\nF_2 ( V_16 , V_17 ,\r\nV_20 , V_4 , V_7 [ V_4 ] ) ;\r\n} else {\r\nF_2 ( V_21 , V_22 ,\r\nV_23 , V_4 , V_7 [ V_4 ] ) ;\r\n}\r\n}\r\n}\r\nstatic void F_3 ( void )\r\n{\r\nstatic int V_24 ;\r\nif ( V_24 )\r\nreturn;\r\nV_24 = 1 ;\r\nV_9 [ 0 ] . V_13 [ V_15 ] [ 11 ] = 1 ;\r\nV_9 [ 0 ] . V_13 [ V_15 ] [ 12 ] = 1 ;\r\nF_1 ( 0 , V_15 , 0 ) ;\r\nF_1 ( 0 , V_19 , 0 ) ;\r\nF_1 ( 1 , V_15 , 0 ) ;\r\nif ( F_4 ( V_25 , V_26 ,\r\n0 , L_1 , NULL ) )\r\nF_5 ( V_27 L_2 ) ;\r\nif ( F_4 ( V_28 , V_29 ,\r\n0 , L_1 , NULL ) )\r\nF_5 ( V_27 L_2 ) ;\r\n#ifndef F_6\r\nF_7 ( F_8 ( & V_30 ) , & V_31 - & V_30 ,\r\nF_9 ( V_32 , V_33 ) ,\r\nV_34 , NULL ) ;\r\n#endif\r\nF_10 ( V_21 , V_22 , V_35 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_36 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_37 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_38 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_39 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_40 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_41 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_42 , 3 ) ;\r\nF_10 ( V_21 , V_22 , V_43 , 3 ) ;\r\n}\r\nint F_11 ( int V_5 , int V_2 ,\r\nunsigned long V_44 )\r\n{\r\nint V_45 ;\r\nint V_46 = 0 ;\r\nint V_47 = 0 ;\r\nint V_48 ;\r\nint V_1 = 0 ;\r\nF_3 () ;\r\nif ( V_5 & 0xffff0000 ) {\r\nV_1 = 1 ;\r\nV_5 >>= 16 ;\r\n}\r\nfor ( V_45 = 0 ; V_45 < V_9 [ V_1 ] . V_10 ; V_45 ++ ) {\r\nV_46 += V_9 [ V_1 ] . V_12 [ V_2 ] [ V_45 ] ;\r\nV_47 += V_9 [ V_1 ] . V_13 [ V_2 ] [ V_45 ] ;\r\n}\r\nV_48 = V_44 == 0\r\n? 0 : V_8 / ( V_49 [ V_2 ] / V_44 ) ;\r\nif ( V_46 + V_48 > V_8 )\r\nreturn - V_50 ;\r\nV_9 [ V_1 ] . V_13 [ V_2 ] [ V_5 ] = 1 ;\r\nV_9 [ V_1 ] . V_12 [ V_2 ] [ V_5 ] = V_48 ;\r\nF_1 ( V_1 , V_2 , V_8 - V_46 ) ;\r\nif ( V_1 == 0 )\r\nF_11 ( 8 << 16 ,\r\nV_15 , V_44 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_12 ( int V_5 , int V_2 )\r\n{\r\nint V_45 ;\r\nint V_46 = 0 ;\r\nint V_1 = 0 ;\r\nif ( V_5 & 0xffff0000 )\r\nV_1 = 1 ;\r\nV_9 [ V_1 ] . V_12 [ V_2 ] [ V_5 ] = 0 ;\r\nV_9 [ V_1 ] . V_13 [ V_2 ] [ V_5 ] = 0 ;\r\nfor ( V_45 = 0 ; V_45 < V_9 [ V_1 ] . V_10 ; V_45 ++ )\r\nV_46 += V_9 [ V_1 ] . V_12 [ V_2 ] [ V_45 ] ;\r\nF_1 ( V_1 , V_2 , V_8 - V_46 ) ;\r\n}\r\nint F_7 ( unsigned long V_51 , unsigned long V_52 ,\r\nunsigned long V_53 , unsigned long V_54 ,\r\nT_2 * V_55 )\r\n{\r\nint V_45 ;\r\nint V_1 ;\r\nint V_56 [ 2 ] ;\r\nint V_57 = 0 ;\r\nF_3 () ;\r\nif ( V_51 > 0x80000000 ) {\r\nF_5 ( V_27 L_3\r\nL_4 , V_51 ) ;\r\nreturn - V_58 ;\r\n}\r\nF_13 ( & V_59 ) ;\r\nif ( V_53 & 0xffff )\r\nV_56 [ 0 ] = 1 ;\r\nif ( V_53 & 0xffff0000 )\r\nV_56 [ 1 ] = 1 ;\r\nfor ( V_1 = 0 ; V_1 < V_60 ; V_1 ++ ) {\r\nif ( ! V_56 [ V_1 ] )\r\ncontinue;\r\nfor ( V_45 = 0 ; V_45 < V_61 ; V_45 ++ ) {\r\nif ( ! V_62 [ V_1 ] [ V_45 ] . V_56 ) {\r\nunsigned V_63 ;\r\nif ( V_1 )\r\nV_63 = F_14 ( V_21 ,\r\nV_22 , V_64 ) ;\r\nelse\r\nV_63 = F_14 ( V_16 ,\r\nV_17 , V_64 ) ;\r\nV_62 [ V_1 ] [ V_45 ] . V_56 = 1 ;\r\nV_62 [ V_1 ] [ V_45 ] . V_51 = V_51 ;\r\nV_62 [ V_1 ] [ V_45 ] . V_65 = V_51 + V_52 ;\r\nV_62 [ V_1 ] [ V_45 ] . V_55 = V_55 ;\r\nV_57 |= ( V_45 + 1 ) << ( V_1 + 8 ) ;\r\nif ( V_1 ) {\r\nF_10 ( V_66 ,\r\nV_62 [ V_1 ] [ V_45 ] . V_67 ,\r\nV_68 ,\r\nV_62 [ V_1 ] [ V_45 ] . V_51 ) ;\r\nF_10 ( V_66 ,\r\nV_62 [ V_1 ] [ V_45 ] . V_67 ,\r\nV_69 ,\r\nV_62 [ V_1 ] [ V_45 ] . V_65 ) ;\r\nF_10 ( V_66 ,\r\nV_62 [ V_1 ] [ V_45 ] . V_67 ,\r\nV_70 , V_54 ) ;\r\nF_10 ( V_66 ,\r\nV_62 [ V_1 ] [ V_45 ] . V_67 ,\r\nV_71 ,\r\nV_53 & 0xffff ) ;\r\n} else {\r\nF_10 ( V_72 ,\r\nV_62 [ V_1 ] [ V_45 ] . V_67 ,\r\nV_68 ,\r\nV_62 [ V_1 ] [ V_45 ] . V_51 ) ;\r\nF_10 ( V_72 ,\r\nV_62 [ V_1 ] [ V_45 ] . V_67 ,\r\nV_69 ,\r\nV_62 [ V_1 ] [ V_45 ] . V_65 ) ;\r\nF_10 ( V_72 ,\r\nV_62 [ V_1 ] [ V_45 ] . V_67 ,\r\nV_70 , V_54 ) ;\r\nF_10 ( V_72 ,\r\nV_62 [ V_1 ] [ V_45 ] . V_67 ,\r\nV_71 , V_53 >> 16 ) ;\r\n}\r\nif ( V_45 == 0 )\r\nV_63 |= 1 ;\r\nelse if ( V_45 == 1 )\r\nV_63 |= 2 ;\r\nelse if ( V_45 == 2 )\r\nV_63 |= 4 ;\r\nelse if ( V_45 == 3 )\r\nV_63 |= 8 ;\r\nif ( V_1 )\r\nF_10 ( V_21 , V_22 ,\r\nV_64 , V_63 ) ;\r\nelse\r\nF_10 ( V_16 , V_17 ,\r\nV_64 , V_63 ) ;\r\nF_15 ( & V_59 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nF_15 ( & V_59 ) ;\r\nif ( V_57 )\r\nreturn V_57 ;\r\nelse\r\nreturn - V_50 ;\r\n}\r\nint F_16 ( int V_73 )\r\n{\r\nint V_1 ;\r\nint V_63 ;\r\nF_3 () ;\r\nF_13 ( & V_59 ) ;\r\nfor ( V_1 = 0 ; V_1 < V_60 ; V_1 ++ ) {\r\nint V_74 ;\r\nif ( V_1 )\r\nV_63 = F_14 ( V_21 , V_22 ,\r\nV_64 ) ;\r\nelse\r\nV_63 = F_14 ( V_16 , V_17 ,\r\nV_64 ) ;\r\nV_74 = ( V_73 & ( 0xff << ( V_1 + 8 ) ) ) >> ( V_1 + 8 ) ;\r\nif ( V_74 == 0 )\r\ncontinue;\r\nV_74 -- ;\r\nif ( ( V_74 >= V_61 ) || ( ! V_62 [ V_1 ] [ V_74 ] . V_56 ) ) {\r\nF_15 ( & V_59 ) ;\r\nreturn - V_75 ;\r\n}\r\nmemset ( & V_62 [ V_1 ] [ V_74 ] , 0 ,\r\nsizeof( struct V_76 ) ) ;\r\nif ( V_74 == 0 )\r\nV_63 &= ~ 1 ;\r\nelse if ( V_74 == 1 )\r\nV_63 &= ~ 2 ;\r\nelse if ( V_74 == 2 )\r\nV_63 &= ~ 4 ;\r\nelse if ( V_74 == 3 )\r\nV_63 &= ~ 8 ;\r\nif ( V_1 )\r\nF_10 ( V_21 , V_22 , V_64 ,\r\nV_63 ) ;\r\nelse\r\nF_10 ( V_16 , V_17 , V_64 ,\r\nV_63 ) ;\r\n}\r\nF_15 ( & V_59 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_3\r\nV_26 ( int V_77 , void * V_78 )\r\n{\r\nT_4 V_79 =\r\nF_17 ( V_16 , V_17 , V_80 ) ;\r\nT_5 V_81 ;\r\nT_6 V_82 ;\r\nT_7 V_83 ;\r\nT_8 V_84 ;\r\nT_9 V_85 ;\r\nT_10 V_86 = { 0 } ;\r\nT_11 V_87 = {\r\n. V_88 = 1 , . V_89 = 1 , . V_90 = 1 , . V_91 = 1\r\n} ;\r\nstruct V_76 * V_92 ;\r\nunsigned V_1 = ( unsigned ) V_78 ;\r\nV_79 = F_17 ( V_16 , V_17 , V_80 ) ;\r\nif ( V_79 . V_88 )\r\nV_92 = & V_62 [ V_1 ] [ 0 ] ;\r\nelse if ( V_79 . V_89 )\r\nV_92 = & V_62 [ V_1 ] [ 1 ] ;\r\nelse if ( V_79 . V_90 )\r\nV_92 = & V_62 [ V_1 ] [ 2 ] ;\r\nelse if ( V_79 . V_91 )\r\nV_92 = & V_62 [ V_1 ] [ 3 ] ;\r\nelse\r\nreturn V_93 ;\r\nV_81 = F_17 ( V_72 , V_92 -> V_67 , V_94 ) ;\r\nV_82 = F_17 ( V_72 , V_92 -> V_67 , V_95 ) ;\r\nV_83 = F_17 ( V_72 , V_92 -> V_67 , V_96 ) ;\r\nV_84 = F_17 ( V_72 , V_92 -> V_67 , V_97 ) ;\r\nV_85 = F_17 ( V_72 , V_92 -> V_67 , V_98 ) ;\r\nF_5 ( V_99 L_5 ) ;\r\nF_5 ( V_99 L_6 ,\r\nF_18 ( int , T_5 , V_81 ) ,\r\nF_18 ( int , T_6 , V_82 ) ,\r\nF_18 ( int , T_7 , V_83 ) ,\r\nF_18 ( int , T_8 , V_84 ) ,\r\nF_18 ( int , T_9 , V_85 ) ) ;\r\nF_19 ( V_72 , V_92 -> V_67 , V_100 , V_86 ) ;\r\nF_19 ( V_16 , V_17 , V_101 , V_87 ) ;\r\nF_5 ( V_99 L_7 , ( unsigned ) F_20 () ) ;\r\nif ( V_92 -> V_55 )\r\nV_92 -> V_55 () ;\r\nreturn V_102 ;\r\n}\r\nstatic T_3\r\nV_29 ( int V_77 , void * V_78 )\r\n{\r\nT_12 V_79 =\r\nF_17 ( V_21 , V_22 , V_80 ) ;\r\nT_13 V_81 ;\r\nT_14 V_82 ;\r\nT_15 V_83 ;\r\nT_16 V_84 ;\r\nT_17 V_85 ;\r\nT_18 V_86 = { 0 } ;\r\nT_19 V_87 = {\r\n. V_88 = 1 , . V_89 = 1 , . V_90 = 1 , . V_91 = 1\r\n} ;\r\nstruct V_76 * V_92 ;\r\nunsigned V_1 = ( unsigned ) V_78 ;\r\nV_79 = F_17 ( V_21 , V_22 , V_80 ) ;\r\nif ( V_79 . V_88 )\r\nV_92 = & V_62 [ V_1 ] [ 0 ] ;\r\nelse if ( V_79 . V_89 )\r\nV_92 = & V_62 [ V_1 ] [ 1 ] ;\r\nelse if ( V_79 . V_90 )\r\nV_92 = & V_62 [ V_1 ] [ 2 ] ;\r\nelse if ( V_79 . V_91 )\r\nV_92 = & V_62 [ V_1 ] [ 3 ] ;\r\nelse\r\nreturn V_93 ;\r\nV_81 = F_17 ( V_66 , V_92 -> V_67 , V_94 ) ;\r\nV_82 = F_17 ( V_66 , V_92 -> V_67 , V_95 ) ;\r\nV_83 = F_17 ( V_66 , V_92 -> V_67 , V_96 ) ;\r\nV_84 = F_17 ( V_66 , V_92 -> V_67 , V_97 ) ;\r\nV_85 = F_17 ( V_66 , V_92 -> V_67 , V_98 ) ;\r\nF_5 ( V_99 L_5 ) ;\r\nF_5 ( V_99 L_6 ,\r\nF_18 ( int , T_13 , V_81 ) ,\r\nF_18 ( int , T_14 , V_82 ) ,\r\nF_18 ( int , T_15 , V_83 ) ,\r\nF_18 ( int , T_16 , V_84 ) ,\r\nF_18 ( int , T_17 , V_85 ) ) ;\r\nF_19 ( V_66 , V_92 -> V_67 , V_100 , V_86 ) ;\r\nF_19 ( V_21 , V_22 , V_101 , V_87 ) ;\r\nF_5 ( V_99 L_7 , ( unsigned ) F_20 () -> V_103 ) ;\r\nif ( V_92 -> V_55 )\r\nV_92 -> V_55 () ;\r\nreturn V_102 ;\r\n}
