# 16-bit-RAM
This project implements a 16-bit Random Access Memory (RAM) module in Verilog HDL. The RAM is designed to store and retrieve data in 16 different memory locations, where each location can hold a 16-bit word.
