// Seed: 36965991
module module_0 (
    input wand id_0
);
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output wor id_2,
    output supply0 id_3
);
  assign id_0 = 1;
  wire id_5, id_6, id_7, id_8;
  module_0(
      id_1
  );
  wire id_9;
  wire id_10;
endmodule
module module_2 (
    input tri1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wand id_3,
    input uwire id_4,
    input supply1 id_5
    , id_23,
    input uwire id_6,
    output uwire id_7,
    inout wand id_8
    , id_24, id_25,
    output logic id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wor id_12
    , id_26,
    input wor id_13,
    input uwire id_14,
    input tri0 id_15,
    input tri id_16,
    input logic id_17,
    input wand id_18,
    output supply1 id_19,
    output wand id_20,
    input wire id_21
);
  initial @(negedge 1) id_9 = #1 id_17;
  assign id_1 = 1'b0;
  module_0(
      id_5
  );
endmodule
