INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/processing_element.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sources_1/imports/systolic_array/systolic_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Project_Graduation/Project-Graduation/work_BH/etc/TEST_systolic/TEST_systolic.srcs/sim_1/imports/systolic_array/systolic_array_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_tb
