 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : fme
Version: L-2016.03-SP1
Date   : Tue Nov 14 20:04:04 2017
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc_ccs
Wire Load Model Mode: Inactive.

  Startpoint: fme_con/state_reg_1_
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: fme_op/buffer_a_inferior/tb_cell_0_2/out_reg_9_
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock CLOCK (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.17       0.17
  fme_con/state_reg_1_/CP (EDFCNQD1BWP)                   0.07      0.00 #     0.17 r
  fme_con/state_reg_1_/Q (EDFCNQD1BWP)                    0.04      0.09       0.27 r
  fme_con/state[1] (net)                        8                   0.00       0.27 r
  fme_con/U8/ZN (NR2XD0BWP)                               0.02      0.02 *     0.29 f
  fme_con/n8 (net)                              2                   0.00       0.29 f
  fme_con/U9/ZN (ND2D1BWP)                                0.06      0.04 *     0.33 r
  fme_con/n29 (net)                             8                   0.00       0.33 r
  fme_con/U10/ZN (ND2D4BWP)                               0.21      0.14 *     0.47 f
  fme_con/direction_buffer_int (net)           36                   0.00       0.47 f
  fme_con/U16/ZN (INVD2BWP)                               0.07      0.05 *     0.52 r
  fme_con/n36 (net)                             3                   0.00       0.52 r
  fme_con/U23/ZN (ND2D2BWP)                               0.03      0.03 *     0.54 f
  fme_con/direction_buffer_b (net)              2                   0.00       0.54 f
  fme_con/direction_buffer_b (fme_controle_DATA_WIDTH8)             0.00       0.54 f
  direction_buffer_b (net)                                          0.00       0.54 f
  U49/Z (BUFFD8BWP)                                       0.06      0.06 *     0.60 f
  n53 (net)                                    38                   0.00       0.60 f
  fme_op/c1 (fme_operativo_DATA_WIDTH8)                             0.00       0.60 f
  fme_op/c1 (net)                                                   0.00       0.60 f
  fme_op/mux_secundario/c1 (mux3x1_DATA_WIDTH8_0)                   0.00       0.60 f
  fme_op/mux_secundario/c1 (net)                                    0.00       0.60 f
  fme_op/mux_secundario/U3/Z (BUFFD1BWP)                  0.02      0.05 *     0.65 f
  fme_op/mux_secundario/n96 (net)               2                   0.00       0.65 f
  fme_op/mux_secundario/U2/Z (AN2D2BWP)                   0.05      0.05 *     0.70 f
  fme_op/mux_secundario/n68 (net)               5                   0.00       0.70 f
  fme_op/mux_secundario/U15/Z (BUFFD3BWP)                 0.07      0.08 *     0.78 f
  fme_op/mux_secundario/n99 (net)              40                   0.00       0.78 f
  fme_op/mux_secundario/U40/Z (CKMUX2D2BWP)               0.17      0.15 *     0.93 f
  fme_op/mux_secundario/out_7[3] (net)         38                   0.00       0.93 f
  fme_op/mux_secundario/out_7[3] (mux3x1_DATA_WIDTH8_0)             0.00       0.93 f
  fme_op/out_muxs_7[3] (net)                                        0.00       0.93 f
  fme_op/filtro_secundario/in_7[3] (filtros_DATA_WIDTH8_0)          0.00       0.93 f
  fme_op/filtro_secundario/in_7[3] (net)                            0.00       0.93 f
  fme_op/filtro_secundario/filtroup_cell_03/in5[3] (filtroup_DATA_WIDTH8_6)     0.00     0.93 f
  fme_op/filtro_secundario/filtroup_cell_03/in5[3] (net)            0.00       0.93 f
  fme_op/filtro_secundario/filtroup_cell_03/U30/ZN (INVD0BWP)     0.20     0.16 *     1.09 r
  fme_op/filtro_secundario/filtroup_cell_03/n130 (net)     2        0.00       1.09 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_U54/S (CMPE42D1BWP)     0.02     0.16 *     1.24 f
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_n112 (net)     1     0.00     1.24 f
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_U53/CO (CMPE42D1BWP)     0.02     0.13 *     1.37 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_n108 (net)     1     0.00     1.37 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_U49/CO (CMPE42D1BWP)     0.02     0.07 *     1.44 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_n98 (net)     1     0.00     1.44 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_U46/CO (CMPE42D1BWP)     0.02     0.07 *     1.51 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_n89 (net)     1     0.00     1.51 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_U42/CO (CMPE42D1BWP)     0.02     0.07 *     1.58 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_n78 (net)     1     0.00     1.58 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_U38/CO (CMPE42D1BWP)     0.03     0.08 *     1.66 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_n67 (net)     1     0.00     1.66 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_U34/CO (CMPE42D1BWP)     0.03     0.08 *     1.74 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_n56 (net)     1     0.00     1.74 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_U30/CO (CMPE42D1BWP)     0.03     0.08 *     1.81 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_n45 (net)     1     0.00     1.81 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_U27/CO (CMPE42D1BWP)     0.03     0.08 *     1.89 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_n37 (net)     1     0.00     1.89 r
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_U25/S (CMPE42D1BWP)     0.02     0.09 *     1.98 f
  fme_op/filtro_secundario/filtroup_cell_03/DP_OP_28J4_123_1032_n32 (net)     1     0.00     1.98 f
  fme_op/filtro_secundario/filtroup_cell_03/U91/CO (FA1D0BWP)     0.02     0.07 *     2.06 f
  fme_op/filtro_secundario/filtroup_cell_03/n55 (net)     1         0.00       2.06 f
  fme_op/filtro_secundario/filtroup_cell_03/U90/CO (FA1D0BWP)     0.02     0.04 *     2.10 f
  fme_op/filtro_secundario/filtroup_cell_03/n53 (net)     1         0.00       2.10 f
  fme_op/filtro_secundario/filtroup_cell_03/U89/CO (FA1D0BWP)     0.04     0.05 *     2.15 f
  fme_op/filtro_secundario/filtroup_cell_03/n48 (net)     1         0.00       2.15 f
  fme_op/filtro_secundario/filtroup_cell_03/U85/CO (FA1D1BWP)     0.02     0.04 *     2.19 f
  fme_op/filtro_secundario/filtroup_cell_03/n51 (net)     1         0.00       2.19 f
  fme_op/filtro_secundario/filtroup_cell_03/U87/Z (XOR3D1BWP)     0.12     0.13 *     2.32 r
  fme_op/filtro_secundario/filtroup_cell_03/out[9] (net)    17      0.00       2.32 r
  fme_op/filtro_secundario/filtroup_cell_03/out[9] (filtroup_DATA_WIDTH8_6)     0.00     2.32 r
  fme_op/filtro_secundario/out_2[9] (net)                           0.00       2.32 r
  fme_op/filtro_secundario/out_2[9] (filtros_DATA_WIDTH8_0)         0.00       2.32 r
  fme_op/out_fils_2[9] (net)                                        0.00       2.32 r
  fme_op/buffer_a_inferior/in_2[9] (buffer_ah_DATA_WIDTH8_4)        0.00       2.32 r
  fme_op/buffer_a_inferior/in_2[9] (net)                            0.00       2.32 r
  fme_op/buffer_a_inferior/tb_cell_0_2/in_0[9] (transpose_buffer_cell_DATA_WIDTH10_357)     0.00     2.32 r
  fme_op/buffer_a_inferior/tb_cell_0_2/in_0[9] (net)                0.00       2.32 r
  fme_op/buffer_a_inferior/tb_cell_0_2/U15/Z (AO22D0BWP)     0.02     0.04 *     2.36 r
  fme_op/buffer_a_inferior/tb_cell_0_2/N16 (net)     1              0.00       2.36 r
  fme_op/buffer_a_inferior/tb_cell_0_2/out_reg_9_/D (EDFCNQD1BWP)     0.02     0.00 *     2.36 r
  data arrival time                                                            2.36

  clock CLOCK (rise edge)                                           2.47       2.47
  clock network delay (ideal)                                       0.17       2.65
  clock uncertainty                                                -0.25       2.40
  fme_op/buffer_a_inferior/tb_cell_0_2/out_reg_9_/CP (EDFCNQD1BWP)     0.00     2.40 r
  library setup time                                               -0.04       2.36
  data required time                                                           2.36
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.36
  data arrival time                                                           -2.36
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


1
