#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Apr 22 16:37:37 2019
# Process ID: 6824
# Log file: C:/Users/Aleksandar/Desktop/Arhitekture2/LCD/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Aleksandar/Desktop/Arhitekture2/LCD/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Aleksandar/Desktop/Arhitekture2/LCD/pa.fromHdl.tcl
# create_project -name LCD -dir "C:/Users/Aleksandar/Desktop/Arhitekture2/LCD/planAhead_run_1" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "lcdtest.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Aleksandar/Desktop/Arhitekture2/LCD/lcdtest.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {lcdtest.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top lcdtest $srcset
# add_files [list {lcdtest.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/Aleksandar/Desktop/Arhitekture2/LCD/lcdtest.vhd" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/Aleksandar/Desktop/Arhitekture2/LCD/lcdtest.ucf]
Finished Parsing UCF File [C:/Users/Aleksandar/Desktop/Arhitekture2/LCD/lcdtest.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 242dd19b
open_rtl_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 454.625 ; gain = 65.621
update_compile_order -fileset sim_1
startgroup
set_property package_pin M15 [get_ports {SF_D[3]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {SF_D[2]}]
endgroup
set_property package_pin "" [get_ports [list  {SF_D[0]}]]
startgroup
set_property package_pin R16 [get_ports {SF_D[1]}]
endgroup
startgroup
set_property package_pin R15 [get_ports {SF_D[0]}]
endgroup
startgroup
set_property package_pin M18 [get_ports clk]
endgroup
set_property package_pin "" [get_ports [list  LCD_E]]
set_property package_pin "" [get_ports [list  clk]]
startgroup
set_property package_pin M18 [get_ports LCD_E]
endgroup
startgroup
set_property package_pin L18 [get_ports LCD_RS]
endgroup
startgroup
set_property package_pin L17 [get_ports LCD_RW]
endgroup
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
startgroup
set_property package_pin D16 [get_ports SF_CE0]
endgroup
startgroup
set_property package_pin L13 [get_ports reset]
endgroup
startgroup
set_property package_pin F12 [get_ports {LED[0]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {LED[1]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {LED[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {LED[3]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {LED[4]}]
endgroup
startgroup
set_property package_pin D1 [get_ports {LED[5]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {LED[5]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {LED[6]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {LED[7]}]
endgroup
save_constraints
