/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for WAKEUP_ATU
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_WAKEUP_ATU.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for WAKEUP_ATU
 *
 * CMSIS Peripheral Access Layer for WAKEUP_ATU
 */

#if !defined(PERI_WAKEUP_ATU_H_)
#define PERI_WAKEUP_ATU_H_                       /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- WAKEUP_ATU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup WAKEUP_ATU_Peripheral_Access_Layer WAKEUP_ATU Peripheral Access Layer
 * @{
 */

/** WAKEUP_ATU - Register Layout Typedef */
typedef struct {
  __IO uint32_t ATUCR;                             /**< ATU Control Register, offset: 0x0 */
  __IO uint32_t ATUSR;                             /**< ATU Status Register, offset: 0x4 */
  __I  uint32_t IP_REV_1;                          /**< IP Block Revision 1 Register, offset: 0x8 */
  __I  uint32_t IP_REV_2;                          /**< IP Block Revision 2 Register, offset: 0xC */
       uint8_t RESERVED_0[12];
  __IO uint32_t PMCR;                              /**< Performance Monitor Register, offset: 0x1C */
       uint8_t RESERVED_1[228];
  __IO uint32_t ACORE_OWAR1;                       /**< Outbound Window Attributes Register 1, offset: 0x104 */
  __IO uint32_t ACORE_OTEAR0;                      /**< Outbound Translated Extended Address Register 0, offset: 0x108 */
       uint8_t RESERVED_2[4];
  __IO uint32_t ACORE_OWBAR1;                      /**< Outbound Window Base Address Register 1, offset: 0x110 */
  __IO uint32_t ACORE_OWAR2;                       /**< Outbound Window Attributes Register 2, offset: 0x114 */
  __IO uint32_t ACORE_OTEAR1;                      /**< Outbound Translated Extended Address Register 1, offset: 0x118 */
  __IO uint32_t ACORE_OTAR1;                       /**< Outbound Translated Address Register 1, offset: 0x11C */
  __IO uint32_t ACORE_OWBAR2;                      /**< Outbound Window Base Address Register 2, offset: 0x120 */
  __IO uint32_t ACORE_OWAR3;                       /**< Outbound Window Attributes Register 3, offset: 0x124 */
  __IO uint32_t ACORE_OTEAR2;                      /**< Outbound Translated Extended Address Register 2, offset: 0x128 */
  __IO uint32_t ACORE_OTAR2;                       /**< Outbound Translated Address Register 2, offset: 0x12C */
  __IO uint32_t ACORE_OWBAR3;                      /**< Outbound Window Base Address Register 3, offset: 0x130 */
  __IO uint32_t ACORE_OWAR4;                       /**< Outbound Window Attributes Register 4, offset: 0x134 */
  __IO uint32_t ACORE_OTEAR3;                      /**< Outbound Translated Extended Address Register 3, offset: 0x138 */
  __IO uint32_t ACORE_OTAR3;                       /**< Outbound Translated Address Register 3, offset: 0x13C */
  __IO uint32_t ACORE_OWBAR4;                      /**< Outbound Window Base Address Register 4, offset: 0x140 */
  __IO uint32_t ACORE_OWAR5;                       /**< Outbound Window Attributes Register 5, offset: 0x144 */
  __IO uint32_t ACORE_OTEAR4;                      /**< Outbound Translated Extended Address Register 4, offset: 0x148 */
  __IO uint32_t ACORE_OTAR4;                       /**< Outbound Translated Address Register 4, offset: 0x14C */
  __IO uint32_t ACORE_OWBAR5;                      /**< Outbound Window Base Address Register 5, offset: 0x150 */
  __IO uint32_t ACORE_OWAR6;                       /**< Outbound Window Attributes Register 6, offset: 0x154 */
  __IO uint32_t ACORE_OTEAR5;                      /**< Outbound Translated Extended Address Register 5, offset: 0x158 */
  __IO uint32_t ACORE_OTAR5;                       /**< Outbound Translated Address Register 5, offset: 0x15C */
  __IO uint32_t ACORE_OWBAR6;                      /**< Outbound Window Base Address Register 6, offset: 0x160 */
  __IO uint32_t ACORE_OWAR7;                       /**< Outbound Window Attributes Register 7, offset: 0x164 */
  __IO uint32_t ACORE_OTEAR6;                      /**< Outbound Translated Extended Address Register 6, offset: 0x168 */
  __IO uint32_t ACORE_OTAR6;                       /**< Outbound Translated Address Register 6, offset: 0x16C */
  __IO uint32_t ACORE_OWBAR7;                      /**< Outbound Window Base Address Register 7, offset: 0x170 */
       uint8_t RESERVED_3[4];
  __IO uint32_t ACORE_OTEAR7;                      /**< Outbound Translated Extended Address Register 7, offset: 0x178 */
  __IO uint32_t ACORE_OTAR7;                       /**< Outbound Translated Address Register 7, offset: 0x17C */
} WAKEUP_ATU_Type;

/* ----------------------------------------------------------------------------
   -- WAKEUP_ATU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup WAKEUP_ATU_Register_Masks WAKEUP_ATU Register Masks
 * @{
 */

/*! @name ATUCR - ATU Control Register */
/*! @{ */

#define WAKEUP_ATU_ATUCR_Spare4_MASK             (0x1U)
#define WAKEUP_ATU_ATUCR_Spare4_SHIFT            (0U)
/*! Spare4 - Spare 4 - Reserved */
#define WAKEUP_ATU_ATUCR_Spare4(x)               (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ATUCR_Spare4_SHIFT)) & WAKEUP_ATU_ATUCR_Spare4_MASK)

#define WAKEUP_ATU_ATUCR_Spare3_MASK             (0x2U)
#define WAKEUP_ATU_ATUCR_Spare3_SHIFT            (1U)
/*! Spare3 - Spare 3 - Reserved */
#define WAKEUP_ATU_ATUCR_Spare3(x)               (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ATUCR_Spare3_SHIFT)) & WAKEUP_ATU_ATUCR_Spare3_MASK)

#define WAKEUP_ATU_ATUCR_Spare2_MASK             (0x4U)
#define WAKEUP_ATU_ATUCR_Spare2_SHIFT            (2U)
/*! Spare2 - Spare 2 - Reserved */
#define WAKEUP_ATU_ATUCR_Spare2(x)               (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ATUCR_Spare2_SHIFT)) & WAKEUP_ATU_ATUCR_Spare2_MASK)

#define WAKEUP_ATU_ATUCR_Spare1_MASK             (0x8U)
#define WAKEUP_ATU_ATUCR_Spare1_SHIFT            (3U)
/*! Spare1 - Spare 1 - Reserved */
#define WAKEUP_ATU_ATUCR_Spare1(x)               (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ATUCR_Spare1_SHIFT)) & WAKEUP_ATU_ATUCR_Spare1_MASK)
/*! @} */

/*! @name ATUSR - ATU Status Register */
/*! @{ */

#define WAKEUP_ATU_ATUSR_MISS_ALL_MASK           (0x1U)
#define WAKEUP_ATU_ATUSR_MISS_ALL_SHIFT          (0U)
/*! MISS_ALL - Miss all
 *  0b0..No window misses have been detected
 *  0b1..At least one transaction has been received which missed all windows (sticky)
 */
#define WAKEUP_ATU_ATUSR_MISS_ALL(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ATUSR_MISS_ALL_SHIFT)) & WAKEUP_ATU_ATUSR_MISS_ALL_MASK)

#define WAKEUP_ATU_ATUSR_PGERR_W1_MASK           (0x2U)
#define WAKEUP_ATU_ATUSR_PGERR_W1_SHIFT          (1U)
/*! PGERR_W1 - Programming Error on Window 1
 *  0b0..No programming error was detected for this window
 *  0b1..A programming error was detected for this window
 */
#define WAKEUP_ATU_ATUSR_PGERR_W1(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ATUSR_PGERR_W1_SHIFT)) & WAKEUP_ATU_ATUSR_PGERR_W1_MASK)

#define WAKEUP_ATU_ATUSR_PGERR_W2_MASK           (0x4U)
#define WAKEUP_ATU_ATUSR_PGERR_W2_SHIFT          (2U)
/*! PGERR_W2 - Programming Error on Window 2
 *  0b0..No programming error was detected for this window
 *  0b1..A programming error was detected for this window
 */
#define WAKEUP_ATU_ATUSR_PGERR_W2(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ATUSR_PGERR_W2_SHIFT)) & WAKEUP_ATU_ATUSR_PGERR_W2_MASK)

#define WAKEUP_ATU_ATUSR_PGERR_W3_MASK           (0x8U)
#define WAKEUP_ATU_ATUSR_PGERR_W3_SHIFT          (3U)
/*! PGERR_W3 - Programming Error on Window 3
 *  0b0..No programming error was detected for this window
 *  0b1..A programming error was detected for this window
 */
#define WAKEUP_ATU_ATUSR_PGERR_W3(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ATUSR_PGERR_W3_SHIFT)) & WAKEUP_ATU_ATUSR_PGERR_W3_MASK)

#define WAKEUP_ATU_ATUSR_PGERR_W4_MASK           (0x10U)
#define WAKEUP_ATU_ATUSR_PGERR_W4_SHIFT          (4U)
/*! PGERR_W4 - Programming Error on Window 4
 *  0b0..No programming error was detected for this window
 *  0b1..A programming error was detected for this window
 */
#define WAKEUP_ATU_ATUSR_PGERR_W4(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ATUSR_PGERR_W4_SHIFT)) & WAKEUP_ATU_ATUSR_PGERR_W4_MASK)

#define WAKEUP_ATU_ATUSR_PGERR_W5_MASK           (0x20U)
#define WAKEUP_ATU_ATUSR_PGERR_W5_SHIFT          (5U)
/*! PGERR_W5 - Programming Error on Window 5
 *  0b0..No programming error was detected for this window
 *  0b1..A programming error was detected for this window
 */
#define WAKEUP_ATU_ATUSR_PGERR_W5(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ATUSR_PGERR_W5_SHIFT)) & WAKEUP_ATU_ATUSR_PGERR_W5_MASK)

#define WAKEUP_ATU_ATUSR_PGERR_W6_MASK           (0x40U)
#define WAKEUP_ATU_ATUSR_PGERR_W6_SHIFT          (6U)
/*! PGERR_W6 - Programming Error on Window 6
 *  0b0..No programming error was detected for this window
 *  0b1..A programming error was detected for this window
 */
#define WAKEUP_ATU_ATUSR_PGERR_W6(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ATUSR_PGERR_W6_SHIFT)) & WAKEUP_ATU_ATUSR_PGERR_W6_MASK)

#define WAKEUP_ATU_ATUSR_PGERR_W7_MASK           (0x80U)
#define WAKEUP_ATU_ATUSR_PGERR_W7_SHIFT          (7U)
/*! PGERR_W7 - Programming Error on Window 7
 *  0b0..No programming error was detected for this window
 *  0b1..A programming error was detected for this window
 */
#define WAKEUP_ATU_ATUSR_PGERR_W7(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ATUSR_PGERR_W7_SHIFT)) & WAKEUP_ATU_ATUSR_PGERR_W7_MASK)
/*! @} */

/*! @name IP_REV_1 - IP Block Revision 1 Register */
/*! @{ */

#define WAKEUP_ATU_IP_REV_1_IP_MN_MASK           (0xFFU)
#define WAKEUP_ATU_IP_REV_1_IP_MN_SHIFT          (0U)
#define WAKEUP_ATU_IP_REV_1_IP_MN(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_IP_REV_1_IP_MN_SHIFT)) & WAKEUP_ATU_IP_REV_1_IP_MN_MASK)

#define WAKEUP_ATU_IP_REV_1_IP_MJ_MASK           (0xFF00U)
#define WAKEUP_ATU_IP_REV_1_IP_MJ_SHIFT          (8U)
#define WAKEUP_ATU_IP_REV_1_IP_MJ(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_IP_REV_1_IP_MJ_SHIFT)) & WAKEUP_ATU_IP_REV_1_IP_MJ_MASK)

#define WAKEUP_ATU_IP_REV_1_IP_ID_MASK           (0xFFFF0000U)
#define WAKEUP_ATU_IP_REV_1_IP_ID_SHIFT          (16U)
#define WAKEUP_ATU_IP_REV_1_IP_ID(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_IP_REV_1_IP_ID_SHIFT)) & WAKEUP_ATU_IP_REV_1_IP_ID_MASK)
/*! @} */

/*! @name IP_REV_2 - IP Block Revision 2 Register */
/*! @{ */

#define WAKEUP_ATU_IP_REV_2_IP_CFG_MASK          (0xFFU)
#define WAKEUP_ATU_IP_REV_2_IP_CFG_SHIFT         (0U)
#define WAKEUP_ATU_IP_REV_2_IP_CFG(x)            (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_IP_REV_2_IP_CFG_SHIFT)) & WAKEUP_ATU_IP_REV_2_IP_CFG_MASK)

#define WAKEUP_ATU_IP_REV_2_IP_ERR_MASK          (0xFF00U)
#define WAKEUP_ATU_IP_REV_2_IP_ERR_SHIFT         (8U)
#define WAKEUP_ATU_IP_REV_2_IP_ERR(x)            (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_IP_REV_2_IP_ERR_SHIFT)) & WAKEUP_ATU_IP_REV_2_IP_ERR_MASK)

#define WAKEUP_ATU_IP_REV_2_IP_INT_MASK          (0xFF0000U)
#define WAKEUP_ATU_IP_REV_2_IP_INT_SHIFT         (16U)
#define WAKEUP_ATU_IP_REV_2_IP_INT(x)            (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_IP_REV_2_IP_INT_SHIFT)) & WAKEUP_ATU_IP_REV_2_IP_INT_MASK)
/*! @} */

/*! @name PMCR - Performance Monitor Register */
/*! @{ */

#define WAKEUP_ATU_PMCR_PM2_SEL_MASK             (0xFFU)
#define WAKEUP_ATU_PMCR_PM2_SEL_SHIFT            (0U)
#define WAKEUP_ATU_PMCR_PM2_SEL(x)               (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_PMCR_PM2_SEL_SHIFT)) & WAKEUP_ATU_PMCR_PM2_SEL_MASK)

#define WAKEUP_ATU_PMCR_TM2_MSK_MASK             (0x700U)
#define WAKEUP_ATU_PMCR_TM2_MSK_SHIFT            (8U)
#define WAKEUP_ATU_PMCR_TM2_MSK(x)               (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_PMCR_TM2_MSK_SHIFT)) & WAKEUP_ATU_PMCR_TM2_MSK_MASK)

#define WAKEUP_ATU_PMCR_TM2_VAL_MASK             (0x3800U)
#define WAKEUP_ATU_PMCR_TM2_VAL_SHIFT            (11U)
#define WAKEUP_ATU_PMCR_TM2_VAL(x)               (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_PMCR_TM2_VAL_SHIFT)) & WAKEUP_ATU_PMCR_TM2_VAL_MASK)

#define WAKEUP_ATU_PMCR_PM2_TYP_MASK             (0xC000U)
#define WAKEUP_ATU_PMCR_PM2_TYP_SHIFT            (14U)
#define WAKEUP_ATU_PMCR_PM2_TYP(x)               (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_PMCR_PM2_TYP_SHIFT)) & WAKEUP_ATU_PMCR_PM2_TYP_MASK)

#define WAKEUP_ATU_PMCR_PM1_SEL_MASK             (0xFF0000U)
#define WAKEUP_ATU_PMCR_PM1_SEL_SHIFT            (16U)
#define WAKEUP_ATU_PMCR_PM1_SEL(x)               (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_PMCR_PM1_SEL_SHIFT)) & WAKEUP_ATU_PMCR_PM1_SEL_MASK)

#define WAKEUP_ATU_PMCR_TM1_MSK_MASK             (0x7000000U)
#define WAKEUP_ATU_PMCR_TM1_MSK_SHIFT            (24U)
#define WAKEUP_ATU_PMCR_TM1_MSK(x)               (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_PMCR_TM1_MSK_SHIFT)) & WAKEUP_ATU_PMCR_TM1_MSK_MASK)

#define WAKEUP_ATU_PMCR_TM1_VAL_MASK             (0x38000000U)
#define WAKEUP_ATU_PMCR_TM1_VAL_SHIFT            (27U)
#define WAKEUP_ATU_PMCR_TM1_VAL(x)               (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_PMCR_TM1_VAL_SHIFT)) & WAKEUP_ATU_PMCR_TM1_VAL_MASK)

#define WAKEUP_ATU_PMCR_PM1_TYP_MASK             (0xC0000000U)
#define WAKEUP_ATU_PMCR_PM1_TYP_SHIFT            (30U)
/*! PM1_TYP
 *  0b00..This performance monitor event is disabled
 *  0b01..This performance monitor event is enabled for data read transactions only
 *  0b10..This performance monitor event is enabled for data write transactions only
 *  0b11..This performance monitor event is enabled for instruction fetch transactions only
 */
#define WAKEUP_ATU_PMCR_PM1_TYP(x)               (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_PMCR_PM1_TYP_SHIFT)) & WAKEUP_ATU_PMCR_PM1_TYP_MASK)
/*! @} */

/*! @name ACORE_OWAR1 - Outbound Window Attributes Register 1 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OWAR1_EN_MASK           (0x80000000U)
#define WAKEUP_ATU_ACORE_OWAR1_EN_SHIFT          (31U)
/*! EN
 *  0b0..Disable outbound translation window
 *  0b1..Enable outbound translation window
 */
#define WAKEUP_ATU_ACORE_OWAR1_EN(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWAR1_EN_SHIFT)) & WAKEUP_ATU_ACORE_OWAR1_EN_MASK)
/*! @} */

/*! @name ACORE_OTEAR0 - Outbound Translated Extended Address Register 0 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OTEAR0_TEA_MASK         (0xFFFFFFFFU)
#define WAKEUP_ATU_ACORE_OTEAR0_TEA_SHIFT        (0U)
#define WAKEUP_ATU_ACORE_OTEAR0_TEA(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OTEAR0_TEA_SHIFT)) & WAKEUP_ATU_ACORE_OTEAR0_TEA_MASK)
/*! @} */

/*! @name ACORE_OWBAR1 - Outbound Window Base Address Register 1 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OWBAR1_OWS_MASK         (0x1FU)
#define WAKEUP_ATU_ACORE_OWBAR1_OWS_SHIFT        (0U)
/*! OWS - Outbound Window Size */
#define WAKEUP_ATU_ACORE_OWBAR1_OWS(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR1_OWS_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR1_OWS_MASK)

#define WAKEUP_ATU_ACORE_OWBAR1_WBA_MASK         (0xFFF0000U)
#define WAKEUP_ATU_ACORE_OWBAR1_WBA_SHIFT        (16U)
#define WAKEUP_ATU_ACORE_OWBAR1_WBA(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR1_WBA_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR1_WBA_MASK)

#define WAKEUP_ATU_ACORE_OWBAR1_DOMAIN_ID_MASK   (0xF0000000U)
#define WAKEUP_ATU_ACORE_OWBAR1_DOMAIN_ID_SHIFT  (28U)
/*! DOMAIN_ID - Domain identifier */
#define WAKEUP_ATU_ACORE_OWBAR1_DOMAIN_ID(x)     (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR1_DOMAIN_ID_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR1_DOMAIN_ID_MASK)
/*! @} */

/*! @name ACORE_OWAR2 - Outbound Window Attributes Register 2 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OWAR2_EN_MASK           (0x80000000U)
#define WAKEUP_ATU_ACORE_OWAR2_EN_SHIFT          (31U)
/*! EN
 *  0b0..Disable outbound translation window
 *  0b1..Enable outbound translation window
 */
#define WAKEUP_ATU_ACORE_OWAR2_EN(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWAR2_EN_SHIFT)) & WAKEUP_ATU_ACORE_OWAR2_EN_MASK)
/*! @} */

/*! @name ACORE_OTEAR1 - Outbound Translated Extended Address Register 1 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OTEAR1_TEA_MASK         (0xFFFFFFFFU)
#define WAKEUP_ATU_ACORE_OTEAR1_TEA_SHIFT        (0U)
#define WAKEUP_ATU_ACORE_OTEAR1_TEA(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OTEAR1_TEA_SHIFT)) & WAKEUP_ATU_ACORE_OTEAR1_TEA_MASK)
/*! @} */

/*! @name ACORE_OTAR1 - Outbound Translated Address Register 1 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OTAR1_TA_MASK           (0xFFFF0000U)
#define WAKEUP_ATU_ACORE_OTAR1_TA_SHIFT          (16U)
#define WAKEUP_ATU_ACORE_OTAR1_TA(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OTAR1_TA_SHIFT)) & WAKEUP_ATU_ACORE_OTAR1_TA_MASK)
/*! @} */

/*! @name ACORE_OWBAR2 - Outbound Window Base Address Register 2 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OWBAR2_OWS_MASK         (0x1FU)
#define WAKEUP_ATU_ACORE_OWBAR2_OWS_SHIFT        (0U)
/*! OWS - Outbound Window Size */
#define WAKEUP_ATU_ACORE_OWBAR2_OWS(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR2_OWS_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR2_OWS_MASK)

#define WAKEUP_ATU_ACORE_OWBAR2_WBA_MASK         (0xFFF0000U)
#define WAKEUP_ATU_ACORE_OWBAR2_WBA_SHIFT        (16U)
#define WAKEUP_ATU_ACORE_OWBAR2_WBA(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR2_WBA_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR2_WBA_MASK)

#define WAKEUP_ATU_ACORE_OWBAR2_DOMAIN_ID_MASK   (0xF0000000U)
#define WAKEUP_ATU_ACORE_OWBAR2_DOMAIN_ID_SHIFT  (28U)
/*! DOMAIN_ID - Domain identifier */
#define WAKEUP_ATU_ACORE_OWBAR2_DOMAIN_ID(x)     (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR2_DOMAIN_ID_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR2_DOMAIN_ID_MASK)
/*! @} */

/*! @name ACORE_OWAR3 - Outbound Window Attributes Register 3 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OWAR3_EN_MASK           (0x80000000U)
#define WAKEUP_ATU_ACORE_OWAR3_EN_SHIFT          (31U)
/*! EN
 *  0b0..Disable outbound translation window
 *  0b1..Enable outbound translation window
 */
#define WAKEUP_ATU_ACORE_OWAR3_EN(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWAR3_EN_SHIFT)) & WAKEUP_ATU_ACORE_OWAR3_EN_MASK)
/*! @} */

/*! @name ACORE_OTEAR2 - Outbound Translated Extended Address Register 2 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OTEAR2_TEA_MASK         (0xFFFFFFFFU)
#define WAKEUP_ATU_ACORE_OTEAR2_TEA_SHIFT        (0U)
#define WAKEUP_ATU_ACORE_OTEAR2_TEA(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OTEAR2_TEA_SHIFT)) & WAKEUP_ATU_ACORE_OTEAR2_TEA_MASK)
/*! @} */

/*! @name ACORE_OTAR2 - Outbound Translated Address Register 2 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OTAR2_TA_MASK           (0xFFFF0000U)
#define WAKEUP_ATU_ACORE_OTAR2_TA_SHIFT          (16U)
#define WAKEUP_ATU_ACORE_OTAR2_TA(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OTAR2_TA_SHIFT)) & WAKEUP_ATU_ACORE_OTAR2_TA_MASK)
/*! @} */

/*! @name ACORE_OWBAR3 - Outbound Window Base Address Register 3 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OWBAR3_OWS_MASK         (0x1FU)
#define WAKEUP_ATU_ACORE_OWBAR3_OWS_SHIFT        (0U)
/*! OWS - Outbound Window Size */
#define WAKEUP_ATU_ACORE_OWBAR3_OWS(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR3_OWS_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR3_OWS_MASK)

#define WAKEUP_ATU_ACORE_OWBAR3_WBA_MASK         (0xFFF0000U)
#define WAKEUP_ATU_ACORE_OWBAR3_WBA_SHIFT        (16U)
#define WAKEUP_ATU_ACORE_OWBAR3_WBA(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR3_WBA_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR3_WBA_MASK)

#define WAKEUP_ATU_ACORE_OWBAR3_DOMAIN_ID_MASK   (0xF0000000U)
#define WAKEUP_ATU_ACORE_OWBAR3_DOMAIN_ID_SHIFT  (28U)
/*! DOMAIN_ID - Domain identifier */
#define WAKEUP_ATU_ACORE_OWBAR3_DOMAIN_ID(x)     (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR3_DOMAIN_ID_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR3_DOMAIN_ID_MASK)
/*! @} */

/*! @name ACORE_OWAR4 - Outbound Window Attributes Register 4 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OWAR4_EN_MASK           (0x80000000U)
#define WAKEUP_ATU_ACORE_OWAR4_EN_SHIFT          (31U)
/*! EN
 *  0b0..Disable outbound translation window
 *  0b1..Enable outbound translation window
 */
#define WAKEUP_ATU_ACORE_OWAR4_EN(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWAR4_EN_SHIFT)) & WAKEUP_ATU_ACORE_OWAR4_EN_MASK)
/*! @} */

/*! @name ACORE_OTEAR3 - Outbound Translated Extended Address Register 3 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OTEAR3_TEA_MASK         (0xFFFFFFFFU)
#define WAKEUP_ATU_ACORE_OTEAR3_TEA_SHIFT        (0U)
#define WAKEUP_ATU_ACORE_OTEAR3_TEA(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OTEAR3_TEA_SHIFT)) & WAKEUP_ATU_ACORE_OTEAR3_TEA_MASK)
/*! @} */

/*! @name ACORE_OTAR3 - Outbound Translated Address Register 3 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OTAR3_TA_MASK           (0xFFFF0000U)
#define WAKEUP_ATU_ACORE_OTAR3_TA_SHIFT          (16U)
#define WAKEUP_ATU_ACORE_OTAR3_TA(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OTAR3_TA_SHIFT)) & WAKEUP_ATU_ACORE_OTAR3_TA_MASK)
/*! @} */

/*! @name ACORE_OWBAR4 - Outbound Window Base Address Register 4 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OWBAR4_OWS_MASK         (0x1FU)
#define WAKEUP_ATU_ACORE_OWBAR4_OWS_SHIFT        (0U)
/*! OWS - Outbound Window Size */
#define WAKEUP_ATU_ACORE_OWBAR4_OWS(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR4_OWS_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR4_OWS_MASK)

#define WAKEUP_ATU_ACORE_OWBAR4_WBA_MASK         (0xFFF0000U)
#define WAKEUP_ATU_ACORE_OWBAR4_WBA_SHIFT        (16U)
#define WAKEUP_ATU_ACORE_OWBAR4_WBA(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR4_WBA_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR4_WBA_MASK)

#define WAKEUP_ATU_ACORE_OWBAR4_DOMAIN_ID_MASK   (0xF0000000U)
#define WAKEUP_ATU_ACORE_OWBAR4_DOMAIN_ID_SHIFT  (28U)
/*! DOMAIN_ID - Domain identifier */
#define WAKEUP_ATU_ACORE_OWBAR4_DOMAIN_ID(x)     (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR4_DOMAIN_ID_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR4_DOMAIN_ID_MASK)
/*! @} */

/*! @name ACORE_OWAR5 - Outbound Window Attributes Register 5 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OWAR5_EN_MASK           (0x80000000U)
#define WAKEUP_ATU_ACORE_OWAR5_EN_SHIFT          (31U)
/*! EN
 *  0b0..Disable outbound translation window
 *  0b1..Enable outbound translation window
 */
#define WAKEUP_ATU_ACORE_OWAR5_EN(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWAR5_EN_SHIFT)) & WAKEUP_ATU_ACORE_OWAR5_EN_MASK)
/*! @} */

/*! @name ACORE_OTEAR4 - Outbound Translated Extended Address Register 4 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OTEAR4_TEA_MASK         (0xFFFFFFFFU)
#define WAKEUP_ATU_ACORE_OTEAR4_TEA_SHIFT        (0U)
#define WAKEUP_ATU_ACORE_OTEAR4_TEA(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OTEAR4_TEA_SHIFT)) & WAKEUP_ATU_ACORE_OTEAR4_TEA_MASK)
/*! @} */

/*! @name ACORE_OTAR4 - Outbound Translated Address Register 4 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OTAR4_TA_MASK           (0xFFFF0000U)
#define WAKEUP_ATU_ACORE_OTAR4_TA_SHIFT          (16U)
#define WAKEUP_ATU_ACORE_OTAR4_TA(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OTAR4_TA_SHIFT)) & WAKEUP_ATU_ACORE_OTAR4_TA_MASK)
/*! @} */

/*! @name ACORE_OWBAR5 - Outbound Window Base Address Register 5 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OWBAR5_OWS_MASK         (0x1FU)
#define WAKEUP_ATU_ACORE_OWBAR5_OWS_SHIFT        (0U)
/*! OWS - Outbound Window Size */
#define WAKEUP_ATU_ACORE_OWBAR5_OWS(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR5_OWS_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR5_OWS_MASK)

#define WAKEUP_ATU_ACORE_OWBAR5_WBA_MASK         (0xFFF0000U)
#define WAKEUP_ATU_ACORE_OWBAR5_WBA_SHIFT        (16U)
#define WAKEUP_ATU_ACORE_OWBAR5_WBA(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR5_WBA_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR5_WBA_MASK)

#define WAKEUP_ATU_ACORE_OWBAR5_DOMAIN_ID_MASK   (0xF0000000U)
#define WAKEUP_ATU_ACORE_OWBAR5_DOMAIN_ID_SHIFT  (28U)
/*! DOMAIN_ID - Domain identifier */
#define WAKEUP_ATU_ACORE_OWBAR5_DOMAIN_ID(x)     (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR5_DOMAIN_ID_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR5_DOMAIN_ID_MASK)
/*! @} */

/*! @name ACORE_OWAR6 - Outbound Window Attributes Register 6 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OWAR6_EN_MASK           (0x80000000U)
#define WAKEUP_ATU_ACORE_OWAR6_EN_SHIFT          (31U)
/*! EN
 *  0b0..Disable outbound translation window
 *  0b1..Enable outbound translation window
 */
#define WAKEUP_ATU_ACORE_OWAR6_EN(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWAR6_EN_SHIFT)) & WAKEUP_ATU_ACORE_OWAR6_EN_MASK)
/*! @} */

/*! @name ACORE_OTEAR5 - Outbound Translated Extended Address Register 5 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OTEAR5_TEA_MASK         (0xFFFFFFFFU)
#define WAKEUP_ATU_ACORE_OTEAR5_TEA_SHIFT        (0U)
#define WAKEUP_ATU_ACORE_OTEAR5_TEA(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OTEAR5_TEA_SHIFT)) & WAKEUP_ATU_ACORE_OTEAR5_TEA_MASK)
/*! @} */

/*! @name ACORE_OTAR5 - Outbound Translated Address Register 5 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OTAR5_TA_MASK           (0xFFFF0000U)
#define WAKEUP_ATU_ACORE_OTAR5_TA_SHIFT          (16U)
#define WAKEUP_ATU_ACORE_OTAR5_TA(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OTAR5_TA_SHIFT)) & WAKEUP_ATU_ACORE_OTAR5_TA_MASK)
/*! @} */

/*! @name ACORE_OWBAR6 - Outbound Window Base Address Register 6 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OWBAR6_OWS_MASK         (0x1FU)
#define WAKEUP_ATU_ACORE_OWBAR6_OWS_SHIFT        (0U)
/*! OWS - Outbound Window Size */
#define WAKEUP_ATU_ACORE_OWBAR6_OWS(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR6_OWS_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR6_OWS_MASK)

#define WAKEUP_ATU_ACORE_OWBAR6_WBA_MASK         (0xFFF0000U)
#define WAKEUP_ATU_ACORE_OWBAR6_WBA_SHIFT        (16U)
#define WAKEUP_ATU_ACORE_OWBAR6_WBA(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR6_WBA_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR6_WBA_MASK)

#define WAKEUP_ATU_ACORE_OWBAR6_DOMAIN_ID_MASK   (0xF0000000U)
#define WAKEUP_ATU_ACORE_OWBAR6_DOMAIN_ID_SHIFT  (28U)
/*! DOMAIN_ID - Domain identifier */
#define WAKEUP_ATU_ACORE_OWBAR6_DOMAIN_ID(x)     (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR6_DOMAIN_ID_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR6_DOMAIN_ID_MASK)
/*! @} */

/*! @name ACORE_OWAR7 - Outbound Window Attributes Register 7 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OWAR7_EN_MASK           (0x80000000U)
#define WAKEUP_ATU_ACORE_OWAR7_EN_SHIFT          (31U)
/*! EN
 *  0b0..Disable outbound translation window
 *  0b1..Enable outbound translation window
 */
#define WAKEUP_ATU_ACORE_OWAR7_EN(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWAR7_EN_SHIFT)) & WAKEUP_ATU_ACORE_OWAR7_EN_MASK)
/*! @} */

/*! @name ACORE_OTEAR6 - Outbound Translated Extended Address Register 6 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OTEAR6_TEA_MASK         (0xFFFFFFFFU)
#define WAKEUP_ATU_ACORE_OTEAR6_TEA_SHIFT        (0U)
#define WAKEUP_ATU_ACORE_OTEAR6_TEA(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OTEAR6_TEA_SHIFT)) & WAKEUP_ATU_ACORE_OTEAR6_TEA_MASK)
/*! @} */

/*! @name ACORE_OTAR6 - Outbound Translated Address Register 6 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OTAR6_TA_MASK           (0xFFFF0000U)
#define WAKEUP_ATU_ACORE_OTAR6_TA_SHIFT          (16U)
#define WAKEUP_ATU_ACORE_OTAR6_TA(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OTAR6_TA_SHIFT)) & WAKEUP_ATU_ACORE_OTAR6_TA_MASK)
/*! @} */

/*! @name ACORE_OWBAR7 - Outbound Window Base Address Register 7 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OWBAR7_OWS_MASK         (0x1FU)
#define WAKEUP_ATU_ACORE_OWBAR7_OWS_SHIFT        (0U)
/*! OWS - Outbound Window Size */
#define WAKEUP_ATU_ACORE_OWBAR7_OWS(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR7_OWS_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR7_OWS_MASK)

#define WAKEUP_ATU_ACORE_OWBAR7_WBA_MASK         (0xFFF0000U)
#define WAKEUP_ATU_ACORE_OWBAR7_WBA_SHIFT        (16U)
#define WAKEUP_ATU_ACORE_OWBAR7_WBA(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR7_WBA_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR7_WBA_MASK)

#define WAKEUP_ATU_ACORE_OWBAR7_DOMAIN_ID_MASK   (0xF0000000U)
#define WAKEUP_ATU_ACORE_OWBAR7_DOMAIN_ID_SHIFT  (28U)
/*! DOMAIN_ID - Domain identifier */
#define WAKEUP_ATU_ACORE_OWBAR7_DOMAIN_ID(x)     (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OWBAR7_DOMAIN_ID_SHIFT)) & WAKEUP_ATU_ACORE_OWBAR7_DOMAIN_ID_MASK)
/*! @} */

/*! @name ACORE_OTEAR7 - Outbound Translated Extended Address Register 7 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OTEAR7_TEA_MASK         (0xFFFFFFFFU)
#define WAKEUP_ATU_ACORE_OTEAR7_TEA_SHIFT        (0U)
#define WAKEUP_ATU_ACORE_OTEAR7_TEA(x)           (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OTEAR7_TEA_SHIFT)) & WAKEUP_ATU_ACORE_OTEAR7_TEA_MASK)
/*! @} */

/*! @name ACORE_OTAR7 - Outbound Translated Address Register 7 */
/*! @{ */

#define WAKEUP_ATU_ACORE_OTAR7_TA_MASK           (0xFFFF0000U)
#define WAKEUP_ATU_ACORE_OTAR7_TA_SHIFT          (16U)
#define WAKEUP_ATU_ACORE_OTAR7_TA(x)             (((uint32_t)(((uint32_t)(x)) << WAKEUP_ATU_ACORE_OTAR7_TA_SHIFT)) & WAKEUP_ATU_ACORE_OTAR7_TA_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group WAKEUP_ATU_Register_Masks */


/*!
 * @}
 */ /* end of group WAKEUP_ATU_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_WAKEUP_ATU_H_ */

