
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={0,rs,rt,code,48}
	F3= GPR[rs]=a
	F4= GPR[rt]=b

IF	F5= CP0.ASID=>IMMU.PID
	F6= PC.Out=>IMMU.IEA
	F7= IMMU.Addr=>IAddrReg.In
	F8= IMMU.Hit=>CU_IF.IMMUHit
	F9= PC.Out=>ICache.IEA
	F10= ICache.Out=>IR_IMMU.In
	F11= ICache.Out=>ICacheReg.In
	F12= ICache.Hit=>CU_IF.ICacheHit
	F13= ICache.Out=>IR_ID.In
	F14= CU_IF.IMMUHitOut=>CU_ID.IMMUHit
	F15= CU_IF.ICacheHitOut=>CU_ID.ICacheHit
	F16= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit
	F17= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit
	F18= ICache.Hit=>FU.ICacheHit
	F19= FU.Halt_IF=>CU_IF.Halt
	F20= FU.Bub_IF=>CU_IF.Bub
	F21= CtrlASIDIn=0
	F22= CtrlCP0=0
	F23= CtrlEPCIn=0
	F24= CtrlExCodeIn=0
	F25= CtrlIMMU=0
	F26= CtrlPC=0
	F27= CtrlPCInc=0
	F28= CtrlIAddrReg=1
	F29= CtrlICache=0
	F30= CtrlIR_IMMU=1
	F31= CtrlICacheReg=1
	F32= CtrlIR_ID=0
	F33= CtrlIMem=0
	F34= CtrlIRMux=0
	F35= CtrlGPR=0
	F36= CtrlA_EX=0
	F37= CtrlB_EX=0
	F38= CtrlIR_EX=0
	F39= CtrlConditionReg_MEM=0
	F40= CtrlIR_MEM=0
	F41= CtrlPIDReg=0
	F42= CtrlIR_DMMU1=0
	F43= CtrlIR_WB=0
	F44= CtrlA_MEM=0
	F45= CtrlA_WB=0
	F46= CtrlB_MEM=0
	F47= CtrlB_WB=0
	F48= CtrlConditionReg_DMMU1=0
	F49= CtrlConditionReg_WB=0
	F50= CtrlIR_DMMU2=0
	F51= CtrlConditionReg_DMMU2=0

IF(IMMU)	F52= IR_IMMU.Out=>FU.IR_IMMU
	F53= CU_ID.IMMUHitOut=>CU_ID.IMMUHit
	F54= CU_ID.ICacheHitOut=>CU_ID.ICacheHit
	F55= IAddrReg.Out=>IMem.RAddr
	F56= IMem.Out=>IRMux.MemData
	F57= ICacheReg.Out=>IRMux.CacheData
	F58= CU_IMMU.IMMUHit=>IRMux.MemSel
	F59= CU_IMMU.ICacheHit=>IRMux.CacheSel
	F60= IRMux.Out=>IR_ID.In
	F61= IMem.MEM8WordOut=>ICache.WData
	F62= PC.Out=>ICache.IEA
	F63= FU.Halt_IMMU=>CU_IMMU.Halt
	F64= FU.Bub_IMMU=>CU_IMMU.Bub
	F65= CtrlASIDIn=0
	F66= CtrlCP0=0
	F67= CtrlEPCIn=0
	F68= CtrlExCodeIn=0
	F69= CtrlIMMU=0
	F70= CtrlPC=0
	F71= CtrlPCInc=1
	F72= CtrlIAddrReg=0
	F73= CtrlICache=1
	F74= CtrlIR_IMMU=0
	F75= CtrlICacheReg=0
	F76= CtrlIR_ID=1
	F77= CtrlIMem=0
	F78= CtrlIRMux=0
	F79= CtrlGPR=0
	F80= CtrlA_EX=0
	F81= CtrlB_EX=0
	F82= CtrlIR_EX=0
	F83= CtrlConditionReg_MEM=0
	F84= CtrlIR_MEM=0
	F85= CtrlPIDReg=0
	F86= CtrlIR_DMMU1=0
	F87= CtrlIR_WB=0
	F88= CtrlA_MEM=0
	F89= CtrlA_WB=0
	F90= CtrlB_MEM=0
	F91= CtrlB_WB=0
	F92= CtrlConditionReg_DMMU1=0
	F93= CtrlConditionReg_WB=0
	F94= CtrlIR_DMMU2=0
	F95= CtrlConditionReg_DMMU2=0

ID	F96= IR_ID.Out=>FU.IR_ID
	F97= CU_ID.IMMUHitOut=>CU_EX.IMMUHit
	F98= CU_ID.ICacheHitOut=>CU_EX.ICacheHit
	F99= IR_ID.Out31_26=>CU_ID.Op
	F100= IR_ID.Out25_21=>GPR.RReg1
	F101= IR_ID.Out20_16=>GPR.RReg2
	F102= IR_ID.Out5_0=>CU_ID.IRFunc
	F103= GPR.Rdata1=>FU.InID1
	F104= IR_ID.Out25_21=>FU.InID1_RReg
	F105= FU.OutID1=>A_EX.In
	F106= GPR.Rdata2=>FU.InID2
	F107= IR_ID.Out20_16=>FU.InID2_RReg
	F108= FU.OutID2=>B_EX.In
	F109= IR_ID.Out=>IR_EX.In
	F110= FU.Halt_ID=>CU_ID.Halt
	F111= FU.Bub_ID=>CU_ID.Bub
	F112= CtrlASIDIn=0
	F113= CtrlCP0=0
	F114= CtrlEPCIn=0
	F115= CtrlExCodeIn=0
	F116= CtrlIMMU=0
	F117= CtrlPC=0
	F118= CtrlPCInc=0
	F119= CtrlIAddrReg=0
	F120= CtrlICache=0
	F121= CtrlIR_IMMU=0
	F122= CtrlICacheReg=0
	F123= CtrlIR_ID=0
	F124= CtrlIMem=0
	F125= CtrlIRMux=0
	F126= CtrlGPR=0
	F127= CtrlA_EX=1
	F128= CtrlB_EX=1
	F129= CtrlIR_EX=1
	F130= CtrlConditionReg_MEM=0
	F131= CtrlIR_MEM=0
	F132= CtrlPIDReg=0
	F133= CtrlIR_DMMU1=0
	F134= CtrlIR_WB=0
	F135= CtrlA_MEM=0
	F136= CtrlA_WB=0
	F137= CtrlB_MEM=0
	F138= CtrlB_WB=0
	F139= CtrlConditionReg_DMMU1=0
	F140= CtrlConditionReg_WB=0
	F141= CtrlIR_DMMU2=0
	F142= CtrlConditionReg_DMMU2=0

EX	F143= IR_EX.Out=>FU.IR_EX
	F144= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit
	F145= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit
	F146= IR_EX.Out31_26=>CU_EX.Op
	F147= IR_EX.Out5_0=>CU_EX.IRFunc
	F148= A_EX.Out=>CMPU.A
	F149= B_EX.Out=>CMPU.B
	F150= CMPU.Func=6'b000011
	F151= CMPU.lt=>ConditionReg_MEM.In
	F152= IR_EX.Out=>IR_MEM.In
	F153= FU.InEX_WReg=5'b00000
	F154= CtrlASIDIn=0
	F155= CtrlCP0=0
	F156= CtrlEPCIn=0
	F157= CtrlExCodeIn=0
	F158= CtrlIMMU=0
	F159= CtrlPC=0
	F160= CtrlPCInc=0
	F161= CtrlIAddrReg=0
	F162= CtrlICache=0
	F163= CtrlIR_IMMU=0
	F164= CtrlICacheReg=0
	F165= CtrlIR_ID=0
	F166= CtrlIMem=0
	F167= CtrlIRMux=0
	F168= CtrlGPR=0
	F169= CtrlA_EX=0
	F170= CtrlB_EX=0
	F171= CtrlIR_EX=0
	F172= CtrlConditionReg_MEM=1
	F173= CtrlIR_MEM=1
	F174= CtrlPIDReg=0
	F175= CtrlIR_DMMU1=0
	F176= CtrlIR_WB=0
	F177= CtrlA_MEM=0
	F178= CtrlA_WB=0
	F179= CtrlB_MEM=0
	F180= CtrlB_WB=0
	F181= CtrlConditionReg_DMMU1=0
	F182= CtrlConditionReg_WB=0
	F183= CtrlIR_DMMU2=0
	F184= CtrlConditionReg_DMMU2=0

MEM	F185= IR_MEM.Out=>FU.IR_MEM
	F186= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit
	F187= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit
	F188= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit
	F189= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit
	F190= IR_MEM.Out31_26=>CU_MEM.Op
	F191= IR_MEM.Out5_0=>CU_MEM.IRFunc
	F192= PC.Out=>CP0.EPCIn
	F193= CP0.ExCodeIn=5'h0d
	F194= CU_MEM.TrapAddr=>PC.In
	F195= CP0.ASID=>PIDReg.In
	F196= ConditionReg_MEM.Out=>CU_MEM.lt
	F197= IR_MEM.Out=>IR_DMMU1.In
	F198= IR_MEM.Out=>IR_WB.In
	F199= A_MEM.Out=>A_WB.In
	F200= B_MEM.Out=>B_WB.In
	F201= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In
	F202= ConditionReg_MEM.Out=>ConditionReg_WB.In
	F203= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit
	F204= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit
	F205= FU.InMEM_WReg=5'b00000
	F206= CtrlASIDIn=0
	F207= CtrlCP0=0
	F208= CtrlEPCIn=1
	F209= CtrlExCodeIn=1
	F210= CtrlIMMU=0
	F211= CtrlPC=1
	F212= CtrlPCInc=0
	F213= CtrlIAddrReg=0
	F214= CtrlICache=0
	F215= CtrlIR_IMMU=0
	F216= CtrlICacheReg=0
	F217= CtrlIR_ID=0
	F218= CtrlIMem=0
	F219= CtrlIRMux=0
	F220= CtrlGPR=0
	F221= CtrlA_EX=0
	F222= CtrlB_EX=0
	F223= CtrlIR_EX=0
	F224= CtrlConditionReg_MEM=0
	F225= CtrlIR_MEM=0
	F226= CtrlPIDReg=1
	F227= CtrlIR_DMMU1=1
	F228= CtrlIR_WB=1
	F229= CtrlA_MEM=0
	F230= CtrlA_WB=1
	F231= CtrlB_MEM=0
	F232= CtrlB_WB=1
	F233= CtrlConditionReg_DMMU1=1
	F234= CtrlConditionReg_WB=1
	F235= CtrlIR_DMMU2=0
	F236= CtrlConditionReg_DMMU2=0

MEM(DMMU1)	F237= IR_DMMU1.Out=>FU.IR_DMMU1
	F238= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit
	F239= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit
	F240= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit
	F241= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit
	F242= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2
	F243= IR_DMMU1.Out31_26=>CU_DMMU1.Op
	F244= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc
	F245= IR_DMMU1.Out=>IR_DMMU2.In
	F246= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In
	F247= FU.InDMMU1_WReg=5'b00000
	F248= CtrlASIDIn=0
	F249= CtrlCP0=0
	F250= CtrlEPCIn=0
	F251= CtrlExCodeIn=0
	F252= CtrlIMMU=0
	F253= CtrlPC=0
	F254= CtrlPCInc=0
	F255= CtrlIAddrReg=0
	F256= CtrlICache=0
	F257= CtrlIR_IMMU=0
	F258= CtrlICacheReg=0
	F259= CtrlIR_ID=0
	F260= CtrlIMem=0
	F261= CtrlIRMux=0
	F262= CtrlGPR=0
	F263= CtrlA_EX=0
	F264= CtrlB_EX=0
	F265= CtrlIR_EX=0
	F266= CtrlConditionReg_MEM=0
	F267= CtrlIR_MEM=0
	F268= CtrlPIDReg=0
	F269= CtrlIR_DMMU1=0
	F270= CtrlIR_WB=0
	F271= CtrlA_MEM=0
	F272= CtrlA_WB=0
	F273= CtrlB_MEM=0
	F274= CtrlB_WB=0
	F275= CtrlConditionReg_DMMU1=0
	F276= CtrlConditionReg_WB=0
	F277= CtrlIR_DMMU2=1
	F278= CtrlConditionReg_DMMU2=1

MEM(DMMU2)	F279= IR_DMMU2.Out=>FU.IR_DMMU2
	F280= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit
	F281= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit
	F282= IR_DMMU2.Out31_26=>CU_DMMU2.Op
	F283= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc
	F284= IR_DMMU2.Out=>IR_WB.In
	F285= ConditionReg_DMMU2.Out=>ConditionReg_WB.In
	F286= FU.InDMMU2_WReg=5'b00000
	F287= CtrlASIDIn=0
	F288= CtrlCP0=0
	F289= CtrlEPCIn=0
	F290= CtrlExCodeIn=0
	F291= CtrlIMMU=0
	F292= CtrlPC=0
	F293= CtrlPCInc=0
	F294= CtrlIAddrReg=0
	F295= CtrlICache=0
	F296= CtrlIR_IMMU=0
	F297= CtrlICacheReg=0
	F298= CtrlIR_ID=0
	F299= CtrlIMem=0
	F300= CtrlIRMux=0
	F301= CtrlGPR=0
	F302= CtrlA_EX=0
	F303= CtrlB_EX=0
	F304= CtrlIR_EX=0
	F305= CtrlConditionReg_MEM=0
	F306= CtrlIR_MEM=0
	F307= CtrlPIDReg=0
	F308= CtrlIR_DMMU1=0
	F309= CtrlIR_WB=1
	F310= CtrlA_MEM=0
	F311= CtrlA_WB=0
	F312= CtrlB_MEM=0
	F313= CtrlB_WB=0
	F314= CtrlConditionReg_DMMU1=0
	F315= CtrlConditionReg_WB=1
	F316= CtrlIR_DMMU2=0
	F317= CtrlConditionReg_DMMU2=0

WB	F318= IR_WB.Out=>FU.IR_WB
	F319= IR_WB.Out31_26=>CU_WB.Op
	F320= IR_WB.Out5_0=>CU_WB.IRFunc
	F321= FU.InWB_WReg=5'b00000
	F322= CtrlASIDIn=0
	F323= CtrlCP0=0
	F324= CtrlEPCIn=0
	F325= CtrlExCodeIn=0
	F326= CtrlIMMU=0
	F327= CtrlPC=0
	F328= CtrlPCInc=0
	F329= CtrlIAddrReg=0
	F330= CtrlICache=0
	F331= CtrlIR_IMMU=0
	F332= CtrlICacheReg=0
	F333= CtrlIR_ID=0
	F334= CtrlIMem=0
	F335= CtrlIRMux=0
	F336= CtrlGPR=0
	F337= CtrlA_EX=0
	F338= CtrlB_EX=0
	F339= CtrlIR_EX=0
	F340= CtrlConditionReg_MEM=0
	F341= CtrlIR_MEM=0
	F342= CtrlPIDReg=0
	F343= CtrlIR_DMMU1=0
	F344= CtrlIR_WB=0
	F345= CtrlA_MEM=0
	F346= CtrlA_WB=0
	F347= CtrlB_MEM=0
	F348= CtrlB_WB=0
	F349= CtrlConditionReg_DMMU1=0
	F350= CtrlConditionReg_WB=0
	F351= CtrlIR_DMMU2=0
	F352= CtrlConditionReg_DMMU2=0

POST	F353= CP0[EPC]=addr+4
	F354= CP0[ExCode]=5'h0d
	F355= [PIDReg]=pid
	F356= [ConditionReg_WB]=CompareS(FU(a),FU(b))
	F357= ICache[line_addr]=IMemGet8Word({pid,addr})

