
ESC-LL001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000219c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  0800225c  0800225c  0001225c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002288  08002288  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08002288  08002288  00012288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002290  08002290  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002290  08002290  00012290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002294  08002294  00012294  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002298  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080022a4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080022a4  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000436b  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001083  00000000  00000000  0002439f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000520  00000000  00000000  00025428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000488  00000000  00000000  00025948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000107c7  00000000  00000000  00025dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005963  00000000  00000000  00036597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006197e  00000000  00000000  0003befa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0009d878  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001164  00000000  00000000  0009d8cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002244 	.word	0x08002244

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002244 	.word	0x08002244

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	2201      	movs	r2, #1
 80004aa:	431a      	orrs	r2, r3
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	601a      	str	r2, [r3, #0]
}
 80004b0:	46c0      	nop			; (mov r8, r8)
 80004b2:	46bd      	mov	sp, r7
 80004b4:	b002      	add	sp, #8
 80004b6:	bd80      	pop	{r7, pc}

080004b8 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	2280      	movs	r2, #128	; 0x80
 80004c6:	4393      	bics	r3, r2
 80004c8:	001a      	movs	r2, r3
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	601a      	str	r2, [r3, #0]
}
 80004ce:	46c0      	nop			; (mov r8, r8)
 80004d0:	46bd      	mov	sp, r7
 80004d2:	b002      	add	sp, #8
 80004d4:	bd80      	pop	{r7, pc}

080004d6 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 80004d6:	b580      	push	{r7, lr}
 80004d8:	b082      	sub	sp, #8
 80004da:	af00      	add	r7, sp, #0
 80004dc:	6078      	str	r0, [r7, #4]
 80004de:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	6a1a      	ldr	r2, [r3, #32]
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	431a      	orrs	r2, r3
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	621a      	str	r2, [r3, #32]
}
 80004ec:	46c0      	nop			; (mov r8, r8)
 80004ee:	46bd      	mov	sp, r7
 80004f0:	b002      	add	sp, #8
 80004f2:	bd80      	pop	{r7, pc}

080004f4 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
 80004fc:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	2b01      	cmp	r3, #1
 8000502:	d00d      	beq.n	8000520 <LL_TIM_OC_DisableFast+0x2c>
 8000504:	683b      	ldr	r3, [r7, #0]
 8000506:	2b10      	cmp	r3, #16
 8000508:	d008      	beq.n	800051c <LL_TIM_OC_DisableFast+0x28>
 800050a:	683a      	ldr	r2, [r7, #0]
 800050c:	2380      	movs	r3, #128	; 0x80
 800050e:	005b      	lsls	r3, r3, #1
 8000510:	429a      	cmp	r2, r3
 8000512:	d101      	bne.n	8000518 <LL_TIM_OC_DisableFast+0x24>
 8000514:	2304      	movs	r3, #4
 8000516:	e004      	b.n	8000522 <LL_TIM_OC_DisableFast+0x2e>
 8000518:	2306      	movs	r3, #6
 800051a:	e002      	b.n	8000522 <LL_TIM_OC_DisableFast+0x2e>
 800051c:	2302      	movs	r3, #2
 800051e:	e000      	b.n	8000522 <LL_TIM_OC_DisableFast+0x2e>
 8000520:	2300      	movs	r3, #0
 8000522:	200f      	movs	r0, #15
 8000524:	183a      	adds	r2, r7, r0
 8000526:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	3318      	adds	r3, #24
 800052c:	0019      	movs	r1, r3
 800052e:	183b      	adds	r3, r7, r0
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	4a0a      	ldr	r2, [pc, #40]	; (800055c <LL_TIM_OC_DisableFast+0x68>)
 8000534:	5cd3      	ldrb	r3, [r2, r3]
 8000536:	18cb      	adds	r3, r1, r3
 8000538:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800053a:	68bb      	ldr	r3, [r7, #8]
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	183a      	adds	r2, r7, r0
 8000540:	7812      	ldrb	r2, [r2, #0]
 8000542:	4907      	ldr	r1, [pc, #28]	; (8000560 <LL_TIM_OC_DisableFast+0x6c>)
 8000544:	5c8a      	ldrb	r2, [r1, r2]
 8000546:	0011      	movs	r1, r2
 8000548:	2204      	movs	r2, #4
 800054a:	408a      	lsls	r2, r1
 800054c:	43d2      	mvns	r2, r2
 800054e:	401a      	ands	r2, r3
 8000550:	68bb      	ldr	r3, [r7, #8]
 8000552:	601a      	str	r2, [r3, #0]

}
 8000554:	46c0      	nop			; (mov r8, r8)
 8000556:	46bd      	mov	sp, r7
 8000558:	b004      	add	sp, #16
 800055a:	bd80      	pop	{r7, pc}
 800055c:	0800225c 	.word	0x0800225c
 8000560:	08002264 	.word	0x08002264

08000564 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
 800056c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800056e:	683b      	ldr	r3, [r7, #0]
 8000570:	2b01      	cmp	r3, #1
 8000572:	d00d      	beq.n	8000590 <LL_TIM_OC_EnablePreload+0x2c>
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	2b10      	cmp	r3, #16
 8000578:	d008      	beq.n	800058c <LL_TIM_OC_EnablePreload+0x28>
 800057a:	683a      	ldr	r2, [r7, #0]
 800057c:	2380      	movs	r3, #128	; 0x80
 800057e:	005b      	lsls	r3, r3, #1
 8000580:	429a      	cmp	r2, r3
 8000582:	d101      	bne.n	8000588 <LL_TIM_OC_EnablePreload+0x24>
 8000584:	2304      	movs	r3, #4
 8000586:	e004      	b.n	8000592 <LL_TIM_OC_EnablePreload+0x2e>
 8000588:	2306      	movs	r3, #6
 800058a:	e002      	b.n	8000592 <LL_TIM_OC_EnablePreload+0x2e>
 800058c:	2302      	movs	r3, #2
 800058e:	e000      	b.n	8000592 <LL_TIM_OC_EnablePreload+0x2e>
 8000590:	2300      	movs	r3, #0
 8000592:	200f      	movs	r0, #15
 8000594:	183a      	adds	r2, r7, r0
 8000596:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	3318      	adds	r3, #24
 800059c:	0019      	movs	r1, r3
 800059e:	183b      	adds	r3, r7, r0
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	4a0a      	ldr	r2, [pc, #40]	; (80005cc <LL_TIM_OC_EnablePreload+0x68>)
 80005a4:	5cd3      	ldrb	r3, [r2, r3]
 80005a6:	18cb      	adds	r3, r1, r3
 80005a8:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80005aa:	68bb      	ldr	r3, [r7, #8]
 80005ac:	681a      	ldr	r2, [r3, #0]
 80005ae:	183b      	adds	r3, r7, r0
 80005b0:	781b      	ldrb	r3, [r3, #0]
 80005b2:	4907      	ldr	r1, [pc, #28]	; (80005d0 <LL_TIM_OC_EnablePreload+0x6c>)
 80005b4:	5ccb      	ldrb	r3, [r1, r3]
 80005b6:	0019      	movs	r1, r3
 80005b8:	2308      	movs	r3, #8
 80005ba:	408b      	lsls	r3, r1
 80005bc:	431a      	orrs	r2, r3
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	601a      	str	r2, [r3, #0]
}
 80005c2:	46c0      	nop			; (mov r8, r8)
 80005c4:	46bd      	mov	sp, r7
 80005c6:	b004      	add	sp, #16
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	0800225c 	.word	0x0800225c
 80005d0:	08002264 	.word	0x08002264

080005d4 <LL_TIM_OC_DisablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b084      	sub	sp, #16
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
 80005dc:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80005de:	683b      	ldr	r3, [r7, #0]
 80005e0:	2b01      	cmp	r3, #1
 80005e2:	d00d      	beq.n	8000600 <LL_TIM_OC_DisablePreload+0x2c>
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	2b10      	cmp	r3, #16
 80005e8:	d008      	beq.n	80005fc <LL_TIM_OC_DisablePreload+0x28>
 80005ea:	683a      	ldr	r2, [r7, #0]
 80005ec:	2380      	movs	r3, #128	; 0x80
 80005ee:	005b      	lsls	r3, r3, #1
 80005f0:	429a      	cmp	r2, r3
 80005f2:	d101      	bne.n	80005f8 <LL_TIM_OC_DisablePreload+0x24>
 80005f4:	2304      	movs	r3, #4
 80005f6:	e004      	b.n	8000602 <LL_TIM_OC_DisablePreload+0x2e>
 80005f8:	2306      	movs	r3, #6
 80005fa:	e002      	b.n	8000602 <LL_TIM_OC_DisablePreload+0x2e>
 80005fc:	2302      	movs	r3, #2
 80005fe:	e000      	b.n	8000602 <LL_TIM_OC_DisablePreload+0x2e>
 8000600:	2300      	movs	r3, #0
 8000602:	200f      	movs	r0, #15
 8000604:	183a      	adds	r2, r7, r0
 8000606:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	3318      	adds	r3, #24
 800060c:	0019      	movs	r1, r3
 800060e:	183b      	adds	r3, r7, r0
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	4a0a      	ldr	r2, [pc, #40]	; (800063c <LL_TIM_OC_DisablePreload+0x68>)
 8000614:	5cd3      	ldrb	r3, [r2, r3]
 8000616:	18cb      	adds	r3, r1, r3
 8000618:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800061a:	68bb      	ldr	r3, [r7, #8]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	183a      	adds	r2, r7, r0
 8000620:	7812      	ldrb	r2, [r2, #0]
 8000622:	4907      	ldr	r1, [pc, #28]	; (8000640 <LL_TIM_OC_DisablePreload+0x6c>)
 8000624:	5c8a      	ldrb	r2, [r1, r2]
 8000626:	0011      	movs	r1, r2
 8000628:	2208      	movs	r2, #8
 800062a:	408a      	lsls	r2, r1
 800062c:	43d2      	mvns	r2, r2
 800062e:	401a      	ands	r2, r3
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	601a      	str	r2, [r3, #0]
}
 8000634:	46c0      	nop			; (mov r8, r8)
 8000636:	46bd      	mov	sp, r7
 8000638:	b004      	add	sp, #16
 800063a:	bd80      	pop	{r7, pc}
 800063c:	0800225c 	.word	0x0800225c
 8000640:	08002264 	.word	0x08002264

08000644 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	683a      	ldr	r2, [r7, #0]
 8000652:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000654:	46c0      	nop			; (mov r8, r8)
 8000656:	46bd      	mov	sp, r7
 8000658:	b002      	add	sp, #8
 800065a:	bd80      	pop	{r7, pc}

0800065c <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	683a      	ldr	r2, [r7, #0]
 800066a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800066c:	46c0      	nop			; (mov r8, r8)
 800066e:	46bd      	mov	sp, r7
 8000670:	b002      	add	sp, #8
 8000672:	bd80      	pop	{r7, pc}

08000674 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
 800067c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	683a      	ldr	r2, [r7, #0]
 8000682:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000684:	46c0      	nop			; (mov r8, r8)
 8000686:	46bd      	mov	sp, r7
 8000688:	b002      	add	sp, #8
 800068a:	bd80      	pop	{r7, pc}

0800068c <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
 8000694:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	685b      	ldr	r3, [r3, #4]
 800069a:	2270      	movs	r2, #112	; 0x70
 800069c:	4393      	bics	r3, r2
 800069e:	001a      	movs	r2, r3
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	431a      	orrs	r2, r3
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	605a      	str	r2, [r3, #4]
}
 80006a8:	46c0      	nop			; (mov r8, r8)
 80006aa:	46bd      	mov	sp, r7
 80006ac:	b002      	add	sp, #8
 80006ae:	bd80      	pop	{r7, pc}

080006b0 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	689b      	ldr	r3, [r3, #8]
 80006bc:	2280      	movs	r2, #128	; 0x80
 80006be:	4393      	bics	r3, r2
 80006c0:	001a      	movs	r2, r3
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	609a      	str	r2, [r3, #8]
}
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	46bd      	mov	sp, r7
 80006ca:	b002      	add	sp, #8
 80006cc:	bd80      	pop	{r7, pc}

080006ce <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b082      	sub	sp, #8
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
 80006d6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	683a      	ldr	r2, [r7, #0]
 80006dc:	619a      	str	r2, [r3, #24]
}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	46bd      	mov	sp, r7
 80006e2:	b002      	add	sp, #8
 80006e4:	bd80      	pop	{r7, pc}

080006e6 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80006e6:	b580      	push	{r7, lr}
 80006e8:	b082      	sub	sp, #8
 80006ea:	af00      	add	r7, sp, #0
 80006ec:	6078      	str	r0, [r7, #4]
 80006ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	683a      	ldr	r2, [r7, #0]
 80006f4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80006f6:	46c0      	nop			; (mov r8, r8)
 80006f8:	46bd      	mov	sp, r7
 80006fa:	b002      	add	sp, #8
 80006fc:	bd80      	pop	{r7, pc}
	...

08000700 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b084      	sub	sp, #16
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000708:	4b07      	ldr	r3, [pc, #28]	; (8000728 <LL_APB1_GRP1_EnableClock+0x28>)
 800070a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800070c:	4b06      	ldr	r3, [pc, #24]	; (8000728 <LL_APB1_GRP1_EnableClock+0x28>)
 800070e:	687a      	ldr	r2, [r7, #4]
 8000710:	430a      	orrs	r2, r1
 8000712:	639a      	str	r2, [r3, #56]	; 0x38
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000714:	4b04      	ldr	r3, [pc, #16]	; (8000728 <LL_APB1_GRP1_EnableClock+0x28>)
 8000716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000718:	687a      	ldr	r2, [r7, #4]
 800071a:	4013      	ands	r3, r2
 800071c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800071e:	68fb      	ldr	r3, [r7, #12]
}
 8000720:	46c0      	nop			; (mov r8, r8)
 8000722:	46bd      	mov	sp, r7
 8000724:	b004      	add	sp, #16
 8000726:	bd80      	pop	{r7, pc}
 8000728:	40021000 	.word	0x40021000

0800072c <LL_IOP_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000734:	4b07      	ldr	r3, [pc, #28]	; (8000754 <LL_IOP_GRP1_EnableClock+0x28>)
 8000736:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000738:	4b06      	ldr	r3, [pc, #24]	; (8000754 <LL_IOP_GRP1_EnableClock+0x28>)
 800073a:	687a      	ldr	r2, [r7, #4]
 800073c:	430a      	orrs	r2, r1
 800073e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000740:	4b04      	ldr	r3, [pc, #16]	; (8000754 <LL_IOP_GRP1_EnableClock+0x28>)
 8000742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000744:	687a      	ldr	r2, [r7, #4]
 8000746:	4013      	ands	r3, r2
 8000748:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800074a:	68fb      	ldr	r3, [r7, #12]
}
 800074c:	46c0      	nop			; (mov r8, r8)
 800074e:	46bd      	mov	sp, r7
 8000750:	b004      	add	sp, #16
 8000752:	bd80      	pop	{r7, pc}
 8000754:	40021000 	.word	0x40021000

08000758 <sekuta>:
void sekuta(int sek, int power) {
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
 8000760:	6039      	str	r1, [r7, #0]
	if (sek == 0) {  // u-v
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d128      	bne.n	80007ba <sekuta+0x62>
		LL_TIM_OC_SetCompareCH3(TIM2, power);
 8000768:	683a      	ldr	r2, [r7, #0]
 800076a:	2380      	movs	r3, #128	; 0x80
 800076c:	05db      	lsls	r3, r3, #23
 800076e:	0011      	movs	r1, r2
 8000770:	0018      	movs	r0, r3
 8000772:	f7ff ff73 	bl	800065c <LL_TIM_OC_SetCompareCH3>
		LL_TIM_OC_SetCompareCH4(TIM2, 1);
 8000776:	2380      	movs	r3, #128	; 0x80
 8000778:	05db      	lsls	r3, r3, #23
 800077a:	2101      	movs	r1, #1
 800077c:	0018      	movs	r0, r3
 800077e:	f7ff ff79 	bl	8000674 <LL_TIM_OC_SetCompareCH4>
		LL_TIM_OC_SetCompareCH1(TIM2, 1);
 8000782:	2380      	movs	r3, #128	; 0x80
 8000784:	05db      	lsls	r3, r3, #23
 8000786:	2101      	movs	r1, #1
 8000788:	0018      	movs	r0, r3
 800078a:	f7ff ff5b 	bl	8000644 <LL_TIM_OC_SetCompareCH1>

		LL_GPIO_SetOutputPin(GPIOA, GPIO_PIN_9);    //! U
 800078e:	2380      	movs	r3, #128	; 0x80
 8000790:	009a      	lsls	r2, r3, #2
 8000792:	23a0      	movs	r3, #160	; 0xa0
 8000794:	05db      	lsls	r3, r3, #23
 8000796:	0011      	movs	r1, r2
 8000798:	0018      	movs	r0, r3
 800079a:	f7ff ff98 	bl	80006ce <LL_GPIO_SetOutputPin>
		LL_GPIO_SetOutputPin(GPIOC, GPIO_PIN_14);   //! V
 800079e:	2380      	movs	r3, #128	; 0x80
 80007a0:	01db      	lsls	r3, r3, #7
 80007a2:	4a75      	ldr	r2, [pc, #468]	; (8000978 <sekuta+0x220>)
 80007a4:	0019      	movs	r1, r3
 80007a6:	0010      	movs	r0, r2
 80007a8:	f7ff ff91 	bl	80006ce <LL_GPIO_SetOutputPin>
		LL_GPIO_ResetOutputPin(GPIOA, GPIO_PIN_6);  //! W
 80007ac:	23a0      	movs	r3, #160	; 0xa0
 80007ae:	05db      	lsls	r3, r3, #23
 80007b0:	2140      	movs	r1, #64	; 0x40
 80007b2:	0018      	movs	r0, r3
 80007b4:	f7ff ff97 	bl	80006e6 <LL_GPIO_ResetOutputPin>

		LL_GPIO_SetOutputPin(GPIOA, GPIO_PIN_9);    //! U
		LL_GPIO_ResetOutputPin(GPIOC, GPIO_PIN_14);   //! V
		LL_GPIO_SetOutputPin(GPIOA, GPIO_PIN_6);  //! W
	}
}
 80007b8:	e0da      	b.n	8000970 <sekuta+0x218>
	} else if (sek == 1) {                                   // w-v
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d128      	bne.n	8000812 <sekuta+0xba>
		LL_TIM_OC_SetCompareCH3(TIM2, 1);
 80007c0:	2380      	movs	r3, #128	; 0x80
 80007c2:	05db      	lsls	r3, r3, #23
 80007c4:	2101      	movs	r1, #1
 80007c6:	0018      	movs	r0, r3
 80007c8:	f7ff ff48 	bl	800065c <LL_TIM_OC_SetCompareCH3>
		LL_TIM_OC_SetCompareCH4(TIM2, 1);
 80007cc:	2380      	movs	r3, #128	; 0x80
 80007ce:	05db      	lsls	r3, r3, #23
 80007d0:	2101      	movs	r1, #1
 80007d2:	0018      	movs	r0, r3
 80007d4:	f7ff ff4e 	bl	8000674 <LL_TIM_OC_SetCompareCH4>
		LL_TIM_OC_SetCompareCH1(TIM2, power);
 80007d8:	683a      	ldr	r2, [r7, #0]
 80007da:	2380      	movs	r3, #128	; 0x80
 80007dc:	05db      	lsls	r3, r3, #23
 80007de:	0011      	movs	r1, r2
 80007e0:	0018      	movs	r0, r3
 80007e2:	f7ff ff2f 	bl	8000644 <LL_TIM_OC_SetCompareCH1>
		LL_GPIO_ResetOutputPin(GPIOA, GPIO_PIN_9);    //! U
 80007e6:	2380      	movs	r3, #128	; 0x80
 80007e8:	009a      	lsls	r2, r3, #2
 80007ea:	23a0      	movs	r3, #160	; 0xa0
 80007ec:	05db      	lsls	r3, r3, #23
 80007ee:	0011      	movs	r1, r2
 80007f0:	0018      	movs	r0, r3
 80007f2:	f7ff ff78 	bl	80006e6 <LL_GPIO_ResetOutputPin>
		LL_GPIO_SetOutputPin(GPIOC, GPIO_PIN_14);   //! V
 80007f6:	2380      	movs	r3, #128	; 0x80
 80007f8:	01db      	lsls	r3, r3, #7
 80007fa:	4a5f      	ldr	r2, [pc, #380]	; (8000978 <sekuta+0x220>)
 80007fc:	0019      	movs	r1, r3
 80007fe:	0010      	movs	r0, r2
 8000800:	f7ff ff65 	bl	80006ce <LL_GPIO_SetOutputPin>
		LL_GPIO_SetOutputPin(GPIOA, GPIO_PIN_6);  //! W
 8000804:	23a0      	movs	r3, #160	; 0xa0
 8000806:	05db      	lsls	r3, r3, #23
 8000808:	2140      	movs	r1, #64	; 0x40
 800080a:	0018      	movs	r0, r3
 800080c:	f7ff ff5f 	bl	80006ce <LL_GPIO_SetOutputPin>
}
 8000810:	e0ae      	b.n	8000970 <sekuta+0x218>
	} else if (sek == 2) {                                   // w-u
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	2b02      	cmp	r3, #2
 8000816:	d128      	bne.n	800086a <sekuta+0x112>
		LL_TIM_OC_SetCompareCH3(TIM2, 1);
 8000818:	2380      	movs	r3, #128	; 0x80
 800081a:	05db      	lsls	r3, r3, #23
 800081c:	2101      	movs	r1, #1
 800081e:	0018      	movs	r0, r3
 8000820:	f7ff ff1c 	bl	800065c <LL_TIM_OC_SetCompareCH3>
		LL_TIM_OC_SetCompareCH4(TIM2, 1);
 8000824:	2380      	movs	r3, #128	; 0x80
 8000826:	05db      	lsls	r3, r3, #23
 8000828:	2101      	movs	r1, #1
 800082a:	0018      	movs	r0, r3
 800082c:	f7ff ff22 	bl	8000674 <LL_TIM_OC_SetCompareCH4>
		LL_TIM_OC_SetCompareCH1(TIM2, power);
 8000830:	683a      	ldr	r2, [r7, #0]
 8000832:	2380      	movs	r3, #128	; 0x80
 8000834:	05db      	lsls	r3, r3, #23
 8000836:	0011      	movs	r1, r2
 8000838:	0018      	movs	r0, r3
 800083a:	f7ff ff03 	bl	8000644 <LL_TIM_OC_SetCompareCH1>
		LL_GPIO_SetOutputPin(GPIOA, GPIO_PIN_9);    //! U
 800083e:	2380      	movs	r3, #128	; 0x80
 8000840:	009a      	lsls	r2, r3, #2
 8000842:	23a0      	movs	r3, #160	; 0xa0
 8000844:	05db      	lsls	r3, r3, #23
 8000846:	0011      	movs	r1, r2
 8000848:	0018      	movs	r0, r3
 800084a:	f7ff ff40 	bl	80006ce <LL_GPIO_SetOutputPin>
		LL_GPIO_ResetOutputPin(GPIOC, GPIO_PIN_14);   //! V
 800084e:	2380      	movs	r3, #128	; 0x80
 8000850:	01db      	lsls	r3, r3, #7
 8000852:	4a49      	ldr	r2, [pc, #292]	; (8000978 <sekuta+0x220>)
 8000854:	0019      	movs	r1, r3
 8000856:	0010      	movs	r0, r2
 8000858:	f7ff ff45 	bl	80006e6 <LL_GPIO_ResetOutputPin>
		LL_GPIO_SetOutputPin(GPIOA, GPIO_PIN_6);  //! W
 800085c:	23a0      	movs	r3, #160	; 0xa0
 800085e:	05db      	lsls	r3, r3, #23
 8000860:	2140      	movs	r1, #64	; 0x40
 8000862:	0018      	movs	r0, r3
 8000864:	f7ff ff33 	bl	80006ce <LL_GPIO_SetOutputPin>
}
 8000868:	e082      	b.n	8000970 <sekuta+0x218>
	} else if (sek == 3) {                                    // v-u
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	2b03      	cmp	r3, #3
 800086e:	d128      	bne.n	80008c2 <sekuta+0x16a>
		LL_TIM_OC_SetCompareCH3(TIM2, 1);
 8000870:	2380      	movs	r3, #128	; 0x80
 8000872:	05db      	lsls	r3, r3, #23
 8000874:	2101      	movs	r1, #1
 8000876:	0018      	movs	r0, r3
 8000878:	f7ff fef0 	bl	800065c <LL_TIM_OC_SetCompareCH3>
		LL_TIM_OC_SetCompareCH4(TIM2, power);
 800087c:	683a      	ldr	r2, [r7, #0]
 800087e:	2380      	movs	r3, #128	; 0x80
 8000880:	05db      	lsls	r3, r3, #23
 8000882:	0011      	movs	r1, r2
 8000884:	0018      	movs	r0, r3
 8000886:	f7ff fef5 	bl	8000674 <LL_TIM_OC_SetCompareCH4>
		LL_TIM_OC_SetCompareCH1(TIM2, 1);
 800088a:	2380      	movs	r3, #128	; 0x80
 800088c:	05db      	lsls	r3, r3, #23
 800088e:	2101      	movs	r1, #1
 8000890:	0018      	movs	r0, r3
 8000892:	f7ff fed7 	bl	8000644 <LL_TIM_OC_SetCompareCH1>
		LL_GPIO_SetOutputPin(GPIOA, GPIO_PIN_9);    //! U
 8000896:	2380      	movs	r3, #128	; 0x80
 8000898:	009a      	lsls	r2, r3, #2
 800089a:	23a0      	movs	r3, #160	; 0xa0
 800089c:	05db      	lsls	r3, r3, #23
 800089e:	0011      	movs	r1, r2
 80008a0:	0018      	movs	r0, r3
 80008a2:	f7ff ff14 	bl	80006ce <LL_GPIO_SetOutputPin>
		LL_GPIO_SetOutputPin(GPIOC, GPIO_PIN_14);   //! V
 80008a6:	2380      	movs	r3, #128	; 0x80
 80008a8:	01db      	lsls	r3, r3, #7
 80008aa:	4a33      	ldr	r2, [pc, #204]	; (8000978 <sekuta+0x220>)
 80008ac:	0019      	movs	r1, r3
 80008ae:	0010      	movs	r0, r2
 80008b0:	f7ff ff0d 	bl	80006ce <LL_GPIO_SetOutputPin>
		LL_GPIO_ResetOutputPin(GPIOA, GPIO_PIN_6);  //! W
 80008b4:	23a0      	movs	r3, #160	; 0xa0
 80008b6:	05db      	lsls	r3, r3, #23
 80008b8:	2140      	movs	r1, #64	; 0x40
 80008ba:	0018      	movs	r0, r3
 80008bc:	f7ff ff13 	bl	80006e6 <LL_GPIO_ResetOutputPin>
}
 80008c0:	e056      	b.n	8000970 <sekuta+0x218>
	} else if (sek == 4) {                                   // v-w
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	2b04      	cmp	r3, #4
 80008c6:	d128      	bne.n	800091a <sekuta+0x1c2>
		LL_TIM_OC_SetCompareCH3(TIM2, 1);
 80008c8:	2380      	movs	r3, #128	; 0x80
 80008ca:	05db      	lsls	r3, r3, #23
 80008cc:	2101      	movs	r1, #1
 80008ce:	0018      	movs	r0, r3
 80008d0:	f7ff fec4 	bl	800065c <LL_TIM_OC_SetCompareCH3>
		LL_TIM_OC_SetCompareCH4(TIM2, power);
 80008d4:	683a      	ldr	r2, [r7, #0]
 80008d6:	2380      	movs	r3, #128	; 0x80
 80008d8:	05db      	lsls	r3, r3, #23
 80008da:	0011      	movs	r1, r2
 80008dc:	0018      	movs	r0, r3
 80008de:	f7ff fec9 	bl	8000674 <LL_TIM_OC_SetCompareCH4>
		LL_TIM_OC_SetCompareCH1(TIM2, 1);
 80008e2:	2380      	movs	r3, #128	; 0x80
 80008e4:	05db      	lsls	r3, r3, #23
 80008e6:	2101      	movs	r1, #1
 80008e8:	0018      	movs	r0, r3
 80008ea:	f7ff feab 	bl	8000644 <LL_TIM_OC_SetCompareCH1>
		LL_GPIO_ResetOutputPin(GPIOA, GPIO_PIN_9);    //! U
 80008ee:	2380      	movs	r3, #128	; 0x80
 80008f0:	009a      	lsls	r2, r3, #2
 80008f2:	23a0      	movs	r3, #160	; 0xa0
 80008f4:	05db      	lsls	r3, r3, #23
 80008f6:	0011      	movs	r1, r2
 80008f8:	0018      	movs	r0, r3
 80008fa:	f7ff fef4 	bl	80006e6 <LL_GPIO_ResetOutputPin>
		LL_GPIO_SetOutputPin(GPIOC, GPIO_PIN_14);   //! V
 80008fe:	2380      	movs	r3, #128	; 0x80
 8000900:	01db      	lsls	r3, r3, #7
 8000902:	4a1d      	ldr	r2, [pc, #116]	; (8000978 <sekuta+0x220>)
 8000904:	0019      	movs	r1, r3
 8000906:	0010      	movs	r0, r2
 8000908:	f7ff fee1 	bl	80006ce <LL_GPIO_SetOutputPin>
		LL_GPIO_SetOutputPin(GPIOA, GPIO_PIN_6);  //! W
 800090c:	23a0      	movs	r3, #160	; 0xa0
 800090e:	05db      	lsls	r3, r3, #23
 8000910:	2140      	movs	r1, #64	; 0x40
 8000912:	0018      	movs	r0, r3
 8000914:	f7ff fedb 	bl	80006ce <LL_GPIO_SetOutputPin>
}
 8000918:	e02a      	b.n	8000970 <sekuta+0x218>
	} else if (sek == 5) {                                   // u-w
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	2b05      	cmp	r3, #5
 800091e:	d127      	bne.n	8000970 <sekuta+0x218>
		LL_TIM_OC_SetCompareCH3(TIM2, power);
 8000920:	683a      	ldr	r2, [r7, #0]
 8000922:	2380      	movs	r3, #128	; 0x80
 8000924:	05db      	lsls	r3, r3, #23
 8000926:	0011      	movs	r1, r2
 8000928:	0018      	movs	r0, r3
 800092a:	f7ff fe97 	bl	800065c <LL_TIM_OC_SetCompareCH3>
		LL_TIM_OC_SetCompareCH4(TIM2, 1);
 800092e:	2380      	movs	r3, #128	; 0x80
 8000930:	05db      	lsls	r3, r3, #23
 8000932:	2101      	movs	r1, #1
 8000934:	0018      	movs	r0, r3
 8000936:	f7ff fe9d 	bl	8000674 <LL_TIM_OC_SetCompareCH4>
		LL_TIM_OC_SetCompareCH1(TIM2, 1);
 800093a:	2380      	movs	r3, #128	; 0x80
 800093c:	05db      	lsls	r3, r3, #23
 800093e:	2101      	movs	r1, #1
 8000940:	0018      	movs	r0, r3
 8000942:	f7ff fe7f 	bl	8000644 <LL_TIM_OC_SetCompareCH1>
		LL_GPIO_SetOutputPin(GPIOA, GPIO_PIN_9);    //! U
 8000946:	2380      	movs	r3, #128	; 0x80
 8000948:	009a      	lsls	r2, r3, #2
 800094a:	23a0      	movs	r3, #160	; 0xa0
 800094c:	05db      	lsls	r3, r3, #23
 800094e:	0011      	movs	r1, r2
 8000950:	0018      	movs	r0, r3
 8000952:	f7ff febc 	bl	80006ce <LL_GPIO_SetOutputPin>
		LL_GPIO_ResetOutputPin(GPIOC, GPIO_PIN_14);   //! V
 8000956:	2380      	movs	r3, #128	; 0x80
 8000958:	01db      	lsls	r3, r3, #7
 800095a:	4a07      	ldr	r2, [pc, #28]	; (8000978 <sekuta+0x220>)
 800095c:	0019      	movs	r1, r3
 800095e:	0010      	movs	r0, r2
 8000960:	f7ff fec1 	bl	80006e6 <LL_GPIO_ResetOutputPin>
		LL_GPIO_SetOutputPin(GPIOA, GPIO_PIN_6);  //! W
 8000964:	23a0      	movs	r3, #160	; 0xa0
 8000966:	05db      	lsls	r3, r3, #23
 8000968:	2140      	movs	r1, #64	; 0x40
 800096a:	0018      	movs	r0, r3
 800096c:	f7ff feaf 	bl	80006ce <LL_GPIO_SetOutputPin>
}
 8000970:	46c0      	nop			; (mov r8, r8)
 8000972:	46bd      	mov	sp, r7
 8000974:	b002      	add	sp, #8
 8000976:	bd80      	pop	{r7, pc}
 8000978:	50000800 	.word	0x50000800

0800097c <ESC_Drive>:

void ESC_Drive() {
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
	for(int i = 0; i < 6; i++){
 8000982:	2300      	movs	r3, #0
 8000984:	607b      	str	r3, [r7, #4]
 8000986:	e006      	b.n	8000996 <ESC_Drive+0x1a>
		sekuta(2,20);
 8000988:	2114      	movs	r1, #20
 800098a:	2002      	movs	r0, #2
 800098c:	f7ff fee4 	bl	8000758 <sekuta>
	for(int i = 0; i < 6; i++){
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	3301      	adds	r3, #1
 8000994:	607b      	str	r3, [r7, #4]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	2b05      	cmp	r3, #5
 800099a:	ddf5      	ble.n	8000988 <ESC_Drive+0xc>
//		HAL_Delay(100);
	}
}
 800099c:	46c0      	nop			; (mov r8, r8)
 800099e:	46c0      	nop			; (mov r8, r8)
 80009a0:	46bd      	mov	sp, r7
 80009a2:	b002      	add	sp, #8
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a6:	b580      	push	{r7, lr}
 80009a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009aa:	f000 fa57 	bl	8000e5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ae:	f000 f813 	bl	80009d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009b2:	f000 f969 	bl	8000c88 <MX_GPIO_Init>
  MX_TIM2_Init();
 80009b6:	f000 f86b 	bl	8000a90 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM2);
 80009ba:	2380      	movs	r3, #128	; 0x80
 80009bc:	05db      	lsls	r3, r3, #23
 80009be:	0018      	movs	r0, r3
 80009c0:	f7ff fd6c 	bl	800049c <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH1);
 80009c4:	2380      	movs	r3, #128	; 0x80
 80009c6:	05db      	lsls	r3, r3, #23
 80009c8:	2101      	movs	r1, #1
 80009ca:	0018      	movs	r0, r3
 80009cc:	f7ff fd83 	bl	80004d6 <LL_TIM_CC_EnableChannel>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		ESC_Drive();
 80009d0:	f7ff ffd4 	bl	800097c <ESC_Drive>
 80009d4:	e7fc      	b.n	80009d0 <main+0x2a>
	...

080009d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009d8:	b590      	push	{r4, r7, lr}
 80009da:	b093      	sub	sp, #76	; 0x4c
 80009dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009de:	2414      	movs	r4, #20
 80009e0:	193b      	adds	r3, r7, r4
 80009e2:	0018      	movs	r0, r3
 80009e4:	2334      	movs	r3, #52	; 0x34
 80009e6:	001a      	movs	r2, r3
 80009e8:	2100      	movs	r1, #0
 80009ea:	f001 fc23 	bl	8002234 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ee:	003b      	movs	r3, r7
 80009f0:	0018      	movs	r0, r3
 80009f2:	2314      	movs	r3, #20
 80009f4:	001a      	movs	r2, r3
 80009f6:	2100      	movs	r1, #0
 80009f8:	f001 fc1c 	bl	8002234 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009fc:	4b22      	ldr	r3, [pc, #136]	; (8000a88 <SystemClock_Config+0xb0>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a22      	ldr	r2, [pc, #136]	; (8000a8c <SystemClock_Config+0xb4>)
 8000a02:	401a      	ands	r2, r3
 8000a04:	4b20      	ldr	r3, [pc, #128]	; (8000a88 <SystemClock_Config+0xb0>)
 8000a06:	2180      	movs	r1, #128	; 0x80
 8000a08:	0109      	lsls	r1, r1, #4
 8000a0a:	430a      	orrs	r2, r1
 8000a0c:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a0e:	0021      	movs	r1, r4
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	2202      	movs	r2, #2
 8000a14:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a16:	187b      	adds	r3, r7, r1
 8000a18:	2201      	movs	r2, #1
 8000a1a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a1c:	187b      	adds	r3, r7, r1
 8000a1e:	2210      	movs	r2, #16
 8000a20:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a22:	187b      	adds	r3, r7, r1
 8000a24:	2202      	movs	r2, #2
 8000a26:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a28:	187b      	adds	r3, r7, r1
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000a2e:	187b      	adds	r3, r7, r1
 8000a30:	2280      	movs	r2, #128	; 0x80
 8000a32:	02d2      	lsls	r2, r2, #11
 8000a34:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000a36:	187b      	adds	r3, r7, r1
 8000a38:	2280      	movs	r2, #128	; 0x80
 8000a3a:	03d2      	lsls	r2, r2, #15
 8000a3c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a3e:	187b      	adds	r3, r7, r1
 8000a40:	0018      	movs	r0, r3
 8000a42:	f000 fb2f 	bl	80010a4 <HAL_RCC_OscConfig>
 8000a46:	1e03      	subs	r3, r0, #0
 8000a48:	d001      	beq.n	8000a4e <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000a4a:	f000 f98f 	bl	8000d6c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a4e:	003b      	movs	r3, r7
 8000a50:	220f      	movs	r2, #15
 8000a52:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a54:	003b      	movs	r3, r7
 8000a56:	2203      	movs	r2, #3
 8000a58:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a5a:	003b      	movs	r3, r7
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a60:	003b      	movs	r3, r7
 8000a62:	2200      	movs	r2, #0
 8000a64:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a66:	003b      	movs	r3, r7
 8000a68:	2200      	movs	r2, #0
 8000a6a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a6c:	003b      	movs	r3, r7
 8000a6e:	2101      	movs	r1, #1
 8000a70:	0018      	movs	r0, r3
 8000a72:	f000 fe93 	bl	800179c <HAL_RCC_ClockConfig>
 8000a76:	1e03      	subs	r3, r0, #0
 8000a78:	d001      	beq.n	8000a7e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000a7a:	f000 f977 	bl	8000d6c <Error_Handler>
  }
}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	46bd      	mov	sp, r7
 8000a82:	b013      	add	sp, #76	; 0x4c
 8000a84:	bd90      	pop	{r4, r7, pc}
 8000a86:	46c0      	nop			; (mov r8, r8)
 8000a88:	40007000 	.word	0x40007000
 8000a8c:	ffffe7ff 	.word	0xffffe7ff

08000a90 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a90:	b5b0      	push	{r4, r5, r7, lr}
 8000a92:	b08e      	sub	sp, #56	; 0x38
 8000a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000a96:	2528      	movs	r5, #40	; 0x28
 8000a98:	197b      	adds	r3, r7, r5
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	2310      	movs	r3, #16
 8000a9e:	001a      	movs	r2, r3
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	f001 fbc7 	bl	8002234 <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8000aa6:	2418      	movs	r4, #24
 8000aa8:	193b      	adds	r3, r7, r4
 8000aaa:	0018      	movs	r0, r3
 8000aac:	2310      	movs	r3, #16
 8000aae:	001a      	movs	r2, r3
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	f001 fbbf 	bl	8002234 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab6:	003b      	movs	r3, r7
 8000ab8:	0018      	movs	r0, r3
 8000aba:	2318      	movs	r3, #24
 8000abc:	001a      	movs	r2, r3
 8000abe:	2100      	movs	r1, #0
 8000ac0:	f001 fbb8 	bl	8002234 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	f7ff fe1b 	bl	8000700 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 1;
 8000aca:	197b      	adds	r3, r7, r5
 8000acc:	2201      	movs	r2, #1
 8000ace:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000ad0:	197b      	adds	r3, r7, r5
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 255;
 8000ad6:	197b      	adds	r3, r7, r5
 8000ad8:	22ff      	movs	r2, #255	; 0xff
 8000ada:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000adc:	197b      	adds	r3, r7, r5
 8000ade:	2200      	movs	r2, #0
 8000ae0:	60da      	str	r2, [r3, #12]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8000ae2:	197a      	adds	r2, r7, r5
 8000ae4:	2380      	movs	r3, #128	; 0x80
 8000ae6:	05db      	lsls	r3, r3, #23
 8000ae8:	0011      	movs	r1, r2
 8000aea:	0018      	movs	r0, r3
 8000aec:	f001 f9b2 	bl	8001e54 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8000af0:	2380      	movs	r3, #128	; 0x80
 8000af2:	05db      	lsls	r3, r3, #23
 8000af4:	0018      	movs	r0, r3
 8000af6:	f7ff fcdf 	bl	80004b8 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 8000afa:	2380      	movs	r3, #128	; 0x80
 8000afc:	05db      	lsls	r3, r3, #23
 8000afe:	2101      	movs	r1, #1
 8000b00:	0018      	movs	r0, r3
 8000b02:	f7ff fd2f 	bl	8000564 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8000b06:	193b      	adds	r3, r7, r4
 8000b08:	2260      	movs	r2, #96	; 0x60
 8000b0a:	601a      	str	r2, [r3, #0]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8000b0c:	193b      	adds	r3, r7, r4
 8000b0e:	2200      	movs	r2, #0
 8000b10:	605a      	str	r2, [r3, #4]
  TIM_OC_InitStruct.CompareValue = 0;
 8000b12:	193b      	adds	r3, r7, r4
 8000b14:	2200      	movs	r2, #0
 8000b16:	609a      	str	r2, [r3, #8]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8000b18:	193b      	adds	r3, r7, r4
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	60da      	str	r2, [r3, #12]
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000b1e:	193a      	adds	r2, r7, r4
 8000b20:	2380      	movs	r3, #128	; 0x80
 8000b22:	05db      	lsls	r3, r3, #23
 8000b24:	2101      	movs	r1, #1
 8000b26:	0018      	movs	r0, r3
 8000b28:	f001 f9dc 	bl	8001ee4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8000b2c:	2380      	movs	r3, #128	; 0x80
 8000b2e:	05db      	lsls	r3, r3, #23
 8000b30:	2101      	movs	r1, #1
 8000b32:	0018      	movs	r0, r3
 8000b34:	f7ff fcde 	bl	80004f4 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH3);
 8000b38:	2380      	movs	r3, #128	; 0x80
 8000b3a:	005a      	lsls	r2, r3, #1
 8000b3c:	2380      	movs	r3, #128	; 0x80
 8000b3e:	05db      	lsls	r3, r3, #23
 8000b40:	0011      	movs	r1, r2
 8000b42:	0018      	movs	r0, r3
 8000b44:	f7ff fd0e 	bl	8000564 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8000b48:	193a      	adds	r2, r7, r4
 8000b4a:	2380      	movs	r3, #128	; 0x80
 8000b4c:	0059      	lsls	r1, r3, #1
 8000b4e:	2380      	movs	r3, #128	; 0x80
 8000b50:	05db      	lsls	r3, r3, #23
 8000b52:	0018      	movs	r0, r3
 8000b54:	f001 f9c6 	bl	8001ee4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH3);
 8000b58:	2380      	movs	r3, #128	; 0x80
 8000b5a:	005a      	lsls	r2, r3, #1
 8000b5c:	2380      	movs	r3, #128	; 0x80
 8000b5e:	05db      	lsls	r3, r3, #23
 8000b60:	0011      	movs	r1, r2
 8000b62:	0018      	movs	r0, r3
 8000b64:	f7ff fcc6 	bl	80004f4 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH4);
 8000b68:	2380      	movs	r3, #128	; 0x80
 8000b6a:	015a      	lsls	r2, r3, #5
 8000b6c:	2380      	movs	r3, #128	; 0x80
 8000b6e:	05db      	lsls	r3, r3, #23
 8000b70:	0011      	movs	r1, r2
 8000b72:	0018      	movs	r0, r3
 8000b74:	f7ff fcf6 	bl	8000564 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8000b78:	193a      	adds	r2, r7, r4
 8000b7a:	2380      	movs	r3, #128	; 0x80
 8000b7c:	0159      	lsls	r1, r3, #5
 8000b7e:	2380      	movs	r3, #128	; 0x80
 8000b80:	05db      	lsls	r3, r3, #23
 8000b82:	0018      	movs	r0, r3
 8000b84:	f001 f9ae 	bl	8001ee4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH4);
 8000b88:	2380      	movs	r3, #128	; 0x80
 8000b8a:	015a      	lsls	r2, r3, #5
 8000b8c:	2380      	movs	r3, #128	; 0x80
 8000b8e:	05db      	lsls	r3, r3, #23
 8000b90:	0011      	movs	r1, r2
 8000b92:	0018      	movs	r0, r3
 8000b94:	f7ff fcae 	bl	80004f4 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8000b98:	2380      	movs	r3, #128	; 0x80
 8000b9a:	05db      	lsls	r3, r3, #23
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	f7ff fd74 	bl	800068c <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8000ba4:	2380      	movs	r3, #128	; 0x80
 8000ba6:	05db      	lsls	r3, r3, #23
 8000ba8:	0018      	movs	r0, r3
 8000baa:	f7ff fd81 	bl	80006b0 <LL_TIM_DisableMasterSlaveMode>
  LL_TIM_OC_DisablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 8000bae:	2380      	movs	r3, #128	; 0x80
 8000bb0:	05db      	lsls	r3, r3, #23
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	f7ff fd0d 	bl	80005d4 <LL_TIM_OC_DisablePreload>
  LL_TIM_OC_DisablePreload(TIM2, LL_TIM_CHANNEL_CH3);
 8000bba:	2380      	movs	r3, #128	; 0x80
 8000bbc:	005a      	lsls	r2, r3, #1
 8000bbe:	2380      	movs	r3, #128	; 0x80
 8000bc0:	05db      	lsls	r3, r3, #23
 8000bc2:	0011      	movs	r1, r2
 8000bc4:	0018      	movs	r0, r3
 8000bc6:	f7ff fd05 	bl	80005d4 <LL_TIM_OC_DisablePreload>
  LL_TIM_OC_DisablePreload(TIM2, LL_TIM_CHANNEL_CH4);
 8000bca:	2380      	movs	r3, #128	; 0x80
 8000bcc:	015a      	lsls	r2, r3, #5
 8000bce:	2380      	movs	r3, #128	; 0x80
 8000bd0:	05db      	lsls	r3, r3, #23
 8000bd2:	0011      	movs	r1, r2
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	f7ff fcfd 	bl	80005d4 <LL_TIM_OC_DisablePreload>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000bda:	2001      	movs	r0, #1
 8000bdc:	f7ff fda6 	bl	800072c <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8000be0:	2002      	movs	r0, #2
 8000be2:	f7ff fda3 	bl	800072c <LL_IOP_GRP1_EnableClock>
  /**TIM2 GPIO Configuration
  PA5   ------> TIM2_CH1
  PB1   ------> TIM2_CH4
  PA10   ------> TIM2_CH3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8000be6:	003b      	movs	r3, r7
 8000be8:	2220      	movs	r2, #32
 8000bea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000bec:	003b      	movs	r3, r7
 8000bee:	2202      	movs	r2, #2
 8000bf0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000bf2:	003b      	movs	r3, r7
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000bf8:	003b      	movs	r3, r7
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000bfe:	003b      	movs	r3, r7
 8000c00:	2200      	movs	r2, #0
 8000c02:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000c04:	003b      	movs	r3, r7
 8000c06:	2205      	movs	r2, #5
 8000c08:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0a:	003a      	movs	r2, r7
 8000c0c:	23a0      	movs	r3, #160	; 0xa0
 8000c0e:	05db      	lsls	r3, r3, #23
 8000c10:	0011      	movs	r1, r2
 8000c12:	0018      	movs	r0, r3
 8000c14:	f001 f869 	bl	8001cea <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8000c18:	003b      	movs	r3, r7
 8000c1a:	2202      	movs	r2, #2
 8000c1c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000c1e:	003b      	movs	r3, r7
 8000c20:	2202      	movs	r2, #2
 8000c22:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c24:	003b      	movs	r3, r7
 8000c26:	2200      	movs	r2, #0
 8000c28:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c2a:	003b      	movs	r3, r7
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c30:	003b      	movs	r3, r7
 8000c32:	2200      	movs	r2, #0
 8000c34:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000c36:	003b      	movs	r3, r7
 8000c38:	2205      	movs	r2, #5
 8000c3a:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3c:	003b      	movs	r3, r7
 8000c3e:	4a11      	ldr	r2, [pc, #68]	; (8000c84 <MX_TIM2_Init+0x1f4>)
 8000c40:	0019      	movs	r1, r3
 8000c42:	0010      	movs	r0, r2
 8000c44:	f001 f851 	bl	8001cea <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8000c48:	003b      	movs	r3, r7
 8000c4a:	2280      	movs	r2, #128	; 0x80
 8000c4c:	00d2      	lsls	r2, r2, #3
 8000c4e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000c50:	003b      	movs	r3, r7
 8000c52:	2202      	movs	r2, #2
 8000c54:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c56:	003b      	movs	r3, r7
 8000c58:	2200      	movs	r2, #0
 8000c5a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c5c:	003b      	movs	r3, r7
 8000c5e:	2200      	movs	r2, #0
 8000c60:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c62:	003b      	movs	r3, r7
 8000c64:	2200      	movs	r2, #0
 8000c66:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000c68:	003b      	movs	r3, r7
 8000c6a:	2205      	movs	r2, #5
 8000c6c:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c6e:	003a      	movs	r2, r7
 8000c70:	23a0      	movs	r3, #160	; 0xa0
 8000c72:	05db      	lsls	r3, r3, #23
 8000c74:	0011      	movs	r1, r2
 8000c76:	0018      	movs	r0, r3
 8000c78:	f001 f837 	bl	8001cea <LL_GPIO_Init>

}
 8000c7c:	46c0      	nop			; (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b00e      	add	sp, #56	; 0x38
 8000c82:	bdb0      	pop	{r4, r5, r7, pc}
 8000c84:	50000400 	.word	0x50000400

08000c88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b086      	sub	sp, #24
 8000c8c:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8e:	003b      	movs	r3, r7
 8000c90:	0018      	movs	r0, r3
 8000c92:	2318      	movs	r3, #24
 8000c94:	001a      	movs	r2, r3
 8000c96:	2100      	movs	r1, #0
 8000c98:	f001 facc 	bl	8002234 <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8000c9c:	2004      	movs	r0, #4
 8000c9e:	f7ff fd45 	bl	800072c <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	f7ff fd42 	bl	800072c <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8000ca8:	2002      	movs	r0, #2
 8000caa:	f7ff fd3f 	bl	800072c <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_14);
 8000cae:	2380      	movs	r3, #128	; 0x80
 8000cb0:	01db      	lsls	r3, r3, #7
 8000cb2:	4a2d      	ldr	r2, [pc, #180]	; (8000d68 <MX_GPIO_Init+0xe0>)
 8000cb4:	0019      	movs	r1, r3
 8000cb6:	0010      	movs	r0, r2
 8000cb8:	f7ff fd15 	bl	80006e6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_6);
 8000cbc:	23a0      	movs	r3, #160	; 0xa0
 8000cbe:	05db      	lsls	r3, r3, #23
 8000cc0:	2140      	movs	r1, #64	; 0x40
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	f7ff fd0f 	bl	80006e6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_9);
 8000cc8:	2380      	movs	r3, #128	; 0x80
 8000cca:	009a      	lsls	r2, r3, #2
 8000ccc:	23a0      	movs	r3, #160	; 0xa0
 8000cce:	05db      	lsls	r3, r3, #23
 8000cd0:	0011      	movs	r1, r2
 8000cd2:	0018      	movs	r0, r3
 8000cd4:	f7ff fd07 	bl	80006e6 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 8000cd8:	003b      	movs	r3, r7
 8000cda:	2280      	movs	r2, #128	; 0x80
 8000cdc:	01d2      	lsls	r2, r2, #7
 8000cde:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000ce0:	003b      	movs	r3, r7
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000ce6:	003b      	movs	r3, r7
 8000ce8:	2200      	movs	r2, #0
 8000cea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000cec:	003b      	movs	r3, r7
 8000cee:	2200      	movs	r2, #0
 8000cf0:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cf2:	003b      	movs	r3, r7
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf8:	003b      	movs	r3, r7
 8000cfa:	4a1b      	ldr	r2, [pc, #108]	; (8000d68 <MX_GPIO_Init+0xe0>)
 8000cfc:	0019      	movs	r1, r3
 8000cfe:	0010      	movs	r0, r2
 8000d00:	f000 fff3 	bl	8001cea <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000d04:	003b      	movs	r3, r7
 8000d06:	2240      	movs	r2, #64	; 0x40
 8000d08:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d0a:	003b      	movs	r3, r7
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d10:	003b      	movs	r3, r7
 8000d12:	2200      	movs	r2, #0
 8000d14:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d16:	003b      	movs	r3, r7
 8000d18:	2200      	movs	r2, #0
 8000d1a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d1c:	003b      	movs	r3, r7
 8000d1e:	2200      	movs	r2, #0
 8000d20:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d22:	003a      	movs	r2, r7
 8000d24:	23a0      	movs	r3, #160	; 0xa0
 8000d26:	05db      	lsls	r3, r3, #23
 8000d28:	0011      	movs	r1, r2
 8000d2a:	0018      	movs	r0, r3
 8000d2c:	f000 ffdd 	bl	8001cea <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8000d30:	003b      	movs	r3, r7
 8000d32:	2280      	movs	r2, #128	; 0x80
 8000d34:	0092      	lsls	r2, r2, #2
 8000d36:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d38:	003b      	movs	r3, r7
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d3e:	003b      	movs	r3, r7
 8000d40:	2200      	movs	r2, #0
 8000d42:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d44:	003b      	movs	r3, r7
 8000d46:	2200      	movs	r2, #0
 8000d48:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d4a:	003b      	movs	r3, r7
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d50:	003a      	movs	r2, r7
 8000d52:	23a0      	movs	r3, #160	; 0xa0
 8000d54:	05db      	lsls	r3, r3, #23
 8000d56:	0011      	movs	r1, r2
 8000d58:	0018      	movs	r0, r3
 8000d5a:	f000 ffc6 	bl	8001cea <LL_GPIO_Init>

}
 8000d5e:	46c0      	nop			; (mov r8, r8)
 8000d60:	46bd      	mov	sp, r7
 8000d62:	b006      	add	sp, #24
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	46c0      	nop			; (mov r8, r8)
 8000d68:	50000800 	.word	0x50000800

08000d6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d70:	b672      	cpsid	i
}
 8000d72:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000d74:	e7fe      	b.n	8000d74 <Error_Handler+0x8>
	...

08000d78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d7c:	4b07      	ldr	r3, [pc, #28]	; (8000d9c <HAL_MspInit+0x24>)
 8000d7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d80:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <HAL_MspInit+0x24>)
 8000d82:	2101      	movs	r1, #1
 8000d84:	430a      	orrs	r2, r1
 8000d86:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d88:	4b04      	ldr	r3, [pc, #16]	; (8000d9c <HAL_MspInit+0x24>)
 8000d8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000d8c:	4b03      	ldr	r3, [pc, #12]	; (8000d9c <HAL_MspInit+0x24>)
 8000d8e:	2180      	movs	r1, #128	; 0x80
 8000d90:	0549      	lsls	r1, r1, #21
 8000d92:	430a      	orrs	r2, r1
 8000d94:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d96:	46c0      	nop			; (mov r8, r8)
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	40021000 	.word	0x40021000

08000da0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000da4:	e7fe      	b.n	8000da4 <NMI_Handler+0x4>

08000da6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000daa:	e7fe      	b.n	8000daa <HardFault_Handler+0x4>

08000dac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000db0:	46c0      	nop			; (mov r8, r8)
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dba:	46c0      	nop			; (mov r8, r8)
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dc4:	f000 f89e 	bl	8000f04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dc8:	46c0      	nop			; (mov r8, r8)
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}

08000dce <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dd2:	46c0      	nop			; (mov r8, r8)
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000dd8:	4813      	ldr	r0, [pc, #76]	; (8000e28 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000dda:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000ddc:	4813      	ldr	r0, [pc, #76]	; (8000e2c <LoopForever+0x6>)
    LDR R1, [R0]
 8000dde:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000de0:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000de2:	4a13      	ldr	r2, [pc, #76]	; (8000e30 <LoopForever+0xa>)
    CMP R1, R2
 8000de4:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000de6:	d105      	bne.n	8000df4 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000de8:	4812      	ldr	r0, [pc, #72]	; (8000e34 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000dea:	4913      	ldr	r1, [pc, #76]	; (8000e38 <LoopForever+0x12>)
    STR R1, [R0]
 8000dec:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000dee:	4813      	ldr	r0, [pc, #76]	; (8000e3c <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000df0:	4913      	ldr	r1, [pc, #76]	; (8000e40 <LoopForever+0x1a>)
    STR R1, [R0]
 8000df2:	6001      	str	r1, [r0, #0]

08000df4 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000df4:	4813      	ldr	r0, [pc, #76]	; (8000e44 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000df6:	4914      	ldr	r1, [pc, #80]	; (8000e48 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000df8:	4a14      	ldr	r2, [pc, #80]	; (8000e4c <LoopForever+0x26>)
  movs r3, #0
 8000dfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dfc:	e002      	b.n	8000e04 <LoopCopyDataInit>

08000dfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e02:	3304      	adds	r3, #4

08000e04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e08:	d3f9      	bcc.n	8000dfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e0a:	4a11      	ldr	r2, [pc, #68]	; (8000e50 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000e0c:	4c11      	ldr	r4, [pc, #68]	; (8000e54 <LoopForever+0x2e>)
  movs r3, #0
 8000e0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e10:	e001      	b.n	8000e16 <LoopFillZerobss>

08000e12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e14:	3204      	adds	r2, #4

08000e16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e18:	d3fb      	bcc.n	8000e12 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000e1a:	f7ff ffd8 	bl	8000dce <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e1e:	f001 f9e5 	bl	80021ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e22:	f7ff fdc0 	bl	80009a6 <main>

08000e26 <LoopForever>:

LoopForever:
    b LoopForever
 8000e26:	e7fe      	b.n	8000e26 <LoopForever>
   ldr   r0, =_estack
 8000e28:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8000e2c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000e30:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000e34:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000e38:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000e3c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000e40:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000e44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e48:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e4c:	08002298 	.word	0x08002298
  ldr r2, =_sbss
 8000e50:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e54:	2000002c 	.word	0x2000002c

08000e58 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e58:	e7fe      	b.n	8000e58 <ADC1_IRQHandler>
	...

08000e5c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e62:	1dfb      	adds	r3, r7, #7
 8000e64:	2200      	movs	r2, #0
 8000e66:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000e68:	4b0b      	ldr	r3, [pc, #44]	; (8000e98 <HAL_Init+0x3c>)
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	4b0a      	ldr	r3, [pc, #40]	; (8000e98 <HAL_Init+0x3c>)
 8000e6e:	2140      	movs	r1, #64	; 0x40
 8000e70:	430a      	orrs	r2, r1
 8000e72:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e74:	2003      	movs	r0, #3
 8000e76:	f000 f811 	bl	8000e9c <HAL_InitTick>
 8000e7a:	1e03      	subs	r3, r0, #0
 8000e7c:	d003      	beq.n	8000e86 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000e7e:	1dfb      	adds	r3, r7, #7
 8000e80:	2201      	movs	r2, #1
 8000e82:	701a      	strb	r2, [r3, #0]
 8000e84:	e001      	b.n	8000e8a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e86:	f7ff ff77 	bl	8000d78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e8a:	1dfb      	adds	r3, r7, #7
 8000e8c:	781b      	ldrb	r3, [r3, #0]
}
 8000e8e:	0018      	movs	r0, r3
 8000e90:	46bd      	mov	sp, r7
 8000e92:	b002      	add	sp, #8
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	46c0      	nop			; (mov r8, r8)
 8000e98:	40022000 	.word	0x40022000

08000e9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e9c:	b590      	push	{r4, r7, lr}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ea4:	4b14      	ldr	r3, [pc, #80]	; (8000ef8 <HAL_InitTick+0x5c>)
 8000ea6:	681c      	ldr	r4, [r3, #0]
 8000ea8:	4b14      	ldr	r3, [pc, #80]	; (8000efc <HAL_InitTick+0x60>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	0019      	movs	r1, r3
 8000eae:	23fa      	movs	r3, #250	; 0xfa
 8000eb0:	0098      	lsls	r0, r3, #2
 8000eb2:	f7ff f929 	bl	8000108 <__udivsi3>
 8000eb6:	0003      	movs	r3, r0
 8000eb8:	0019      	movs	r1, r3
 8000eba:	0020      	movs	r0, r4
 8000ebc:	f7ff f924 	bl	8000108 <__udivsi3>
 8000ec0:	0003      	movs	r3, r0
 8000ec2:	0018      	movs	r0, r3
 8000ec4:	f000 f8e1 	bl	800108a <HAL_SYSTICK_Config>
 8000ec8:	1e03      	subs	r3, r0, #0
 8000eca:	d001      	beq.n	8000ed0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	e00f      	b.n	8000ef0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2b03      	cmp	r3, #3
 8000ed4:	d80b      	bhi.n	8000eee <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed6:	6879      	ldr	r1, [r7, #4]
 8000ed8:	2301      	movs	r3, #1
 8000eda:	425b      	negs	r3, r3
 8000edc:	2200      	movs	r2, #0
 8000ede:	0018      	movs	r0, r3
 8000ee0:	f000 f8be 	bl	8001060 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ee4:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <HAL_InitTick+0x64>)
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eea:	2300      	movs	r3, #0
 8000eec:	e000      	b.n	8000ef0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000eee:	2301      	movs	r3, #1
}
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	b003      	add	sp, #12
 8000ef6:	bd90      	pop	{r4, r7, pc}
 8000ef8:	20000000 	.word	0x20000000
 8000efc:	20000008 	.word	0x20000008
 8000f00:	20000004 	.word	0x20000004

08000f04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f08:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <HAL_IncTick+0x1c>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	001a      	movs	r2, r3
 8000f0e:	4b05      	ldr	r3, [pc, #20]	; (8000f24 <HAL_IncTick+0x20>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	18d2      	adds	r2, r2, r3
 8000f14:	4b03      	ldr	r3, [pc, #12]	; (8000f24 <HAL_IncTick+0x20>)
 8000f16:	601a      	str	r2, [r3, #0]
}
 8000f18:	46c0      	nop			; (mov r8, r8)
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	46c0      	nop			; (mov r8, r8)
 8000f20:	20000008 	.word	0x20000008
 8000f24:	20000028 	.word	0x20000028

08000f28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f2c:	4b02      	ldr	r3, [pc, #8]	; (8000f38 <HAL_GetTick+0x10>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
}
 8000f30:	0018      	movs	r0, r3
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	46c0      	nop			; (mov r8, r8)
 8000f38:	20000028 	.word	0x20000028

08000f3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f3c:	b590      	push	{r4, r7, lr}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	0002      	movs	r2, r0
 8000f44:	6039      	str	r1, [r7, #0]
 8000f46:	1dfb      	adds	r3, r7, #7
 8000f48:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f4a:	1dfb      	adds	r3, r7, #7
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b7f      	cmp	r3, #127	; 0x7f
 8000f50:	d828      	bhi.n	8000fa4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f52:	4a2f      	ldr	r2, [pc, #188]	; (8001010 <__NVIC_SetPriority+0xd4>)
 8000f54:	1dfb      	adds	r3, r7, #7
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	b25b      	sxtb	r3, r3
 8000f5a:	089b      	lsrs	r3, r3, #2
 8000f5c:	33c0      	adds	r3, #192	; 0xc0
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	589b      	ldr	r3, [r3, r2]
 8000f62:	1dfa      	adds	r2, r7, #7
 8000f64:	7812      	ldrb	r2, [r2, #0]
 8000f66:	0011      	movs	r1, r2
 8000f68:	2203      	movs	r2, #3
 8000f6a:	400a      	ands	r2, r1
 8000f6c:	00d2      	lsls	r2, r2, #3
 8000f6e:	21ff      	movs	r1, #255	; 0xff
 8000f70:	4091      	lsls	r1, r2
 8000f72:	000a      	movs	r2, r1
 8000f74:	43d2      	mvns	r2, r2
 8000f76:	401a      	ands	r2, r3
 8000f78:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	019b      	lsls	r3, r3, #6
 8000f7e:	22ff      	movs	r2, #255	; 0xff
 8000f80:	401a      	ands	r2, r3
 8000f82:	1dfb      	adds	r3, r7, #7
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	0018      	movs	r0, r3
 8000f88:	2303      	movs	r3, #3
 8000f8a:	4003      	ands	r3, r0
 8000f8c:	00db      	lsls	r3, r3, #3
 8000f8e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f90:	481f      	ldr	r0, [pc, #124]	; (8001010 <__NVIC_SetPriority+0xd4>)
 8000f92:	1dfb      	adds	r3, r7, #7
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	b25b      	sxtb	r3, r3
 8000f98:	089b      	lsrs	r3, r3, #2
 8000f9a:	430a      	orrs	r2, r1
 8000f9c:	33c0      	adds	r3, #192	; 0xc0
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fa2:	e031      	b.n	8001008 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fa4:	4a1b      	ldr	r2, [pc, #108]	; (8001014 <__NVIC_SetPriority+0xd8>)
 8000fa6:	1dfb      	adds	r3, r7, #7
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	0019      	movs	r1, r3
 8000fac:	230f      	movs	r3, #15
 8000fae:	400b      	ands	r3, r1
 8000fb0:	3b08      	subs	r3, #8
 8000fb2:	089b      	lsrs	r3, r3, #2
 8000fb4:	3306      	adds	r3, #6
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	18d3      	adds	r3, r2, r3
 8000fba:	3304      	adds	r3, #4
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	1dfa      	adds	r2, r7, #7
 8000fc0:	7812      	ldrb	r2, [r2, #0]
 8000fc2:	0011      	movs	r1, r2
 8000fc4:	2203      	movs	r2, #3
 8000fc6:	400a      	ands	r2, r1
 8000fc8:	00d2      	lsls	r2, r2, #3
 8000fca:	21ff      	movs	r1, #255	; 0xff
 8000fcc:	4091      	lsls	r1, r2
 8000fce:	000a      	movs	r2, r1
 8000fd0:	43d2      	mvns	r2, r2
 8000fd2:	401a      	ands	r2, r3
 8000fd4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	019b      	lsls	r3, r3, #6
 8000fda:	22ff      	movs	r2, #255	; 0xff
 8000fdc:	401a      	ands	r2, r3
 8000fde:	1dfb      	adds	r3, r7, #7
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	4003      	ands	r3, r0
 8000fe8:	00db      	lsls	r3, r3, #3
 8000fea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fec:	4809      	ldr	r0, [pc, #36]	; (8001014 <__NVIC_SetPriority+0xd8>)
 8000fee:	1dfb      	adds	r3, r7, #7
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	001c      	movs	r4, r3
 8000ff4:	230f      	movs	r3, #15
 8000ff6:	4023      	ands	r3, r4
 8000ff8:	3b08      	subs	r3, #8
 8000ffa:	089b      	lsrs	r3, r3, #2
 8000ffc:	430a      	orrs	r2, r1
 8000ffe:	3306      	adds	r3, #6
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	18c3      	adds	r3, r0, r3
 8001004:	3304      	adds	r3, #4
 8001006:	601a      	str	r2, [r3, #0]
}
 8001008:	46c0      	nop			; (mov r8, r8)
 800100a:	46bd      	mov	sp, r7
 800100c:	b003      	add	sp, #12
 800100e:	bd90      	pop	{r4, r7, pc}
 8001010:	e000e100 	.word	0xe000e100
 8001014:	e000ed00 	.word	0xe000ed00

08001018 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	1e5a      	subs	r2, r3, #1
 8001024:	2380      	movs	r3, #128	; 0x80
 8001026:	045b      	lsls	r3, r3, #17
 8001028:	429a      	cmp	r2, r3
 800102a:	d301      	bcc.n	8001030 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800102c:	2301      	movs	r3, #1
 800102e:	e010      	b.n	8001052 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001030:	4b0a      	ldr	r3, [pc, #40]	; (800105c <SysTick_Config+0x44>)
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	3a01      	subs	r2, #1
 8001036:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001038:	2301      	movs	r3, #1
 800103a:	425b      	negs	r3, r3
 800103c:	2103      	movs	r1, #3
 800103e:	0018      	movs	r0, r3
 8001040:	f7ff ff7c 	bl	8000f3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001044:	4b05      	ldr	r3, [pc, #20]	; (800105c <SysTick_Config+0x44>)
 8001046:	2200      	movs	r2, #0
 8001048:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800104a:	4b04      	ldr	r3, [pc, #16]	; (800105c <SysTick_Config+0x44>)
 800104c:	2207      	movs	r2, #7
 800104e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001050:	2300      	movs	r3, #0
}
 8001052:	0018      	movs	r0, r3
 8001054:	46bd      	mov	sp, r7
 8001056:	b002      	add	sp, #8
 8001058:	bd80      	pop	{r7, pc}
 800105a:	46c0      	nop			; (mov r8, r8)
 800105c:	e000e010 	.word	0xe000e010

08001060 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	60b9      	str	r1, [r7, #8]
 8001068:	607a      	str	r2, [r7, #4]
 800106a:	210f      	movs	r1, #15
 800106c:	187b      	adds	r3, r7, r1
 800106e:	1c02      	adds	r2, r0, #0
 8001070:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001072:	68ba      	ldr	r2, [r7, #8]
 8001074:	187b      	adds	r3, r7, r1
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	b25b      	sxtb	r3, r3
 800107a:	0011      	movs	r1, r2
 800107c:	0018      	movs	r0, r3
 800107e:	f7ff ff5d 	bl	8000f3c <__NVIC_SetPriority>
}
 8001082:	46c0      	nop			; (mov r8, r8)
 8001084:	46bd      	mov	sp, r7
 8001086:	b004      	add	sp, #16
 8001088:	bd80      	pop	{r7, pc}

0800108a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800108a:	b580      	push	{r7, lr}
 800108c:	b082      	sub	sp, #8
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	0018      	movs	r0, r3
 8001096:	f7ff ffbf 	bl	8001018 <SysTick_Config>
 800109a:	0003      	movs	r3, r0
}
 800109c:	0018      	movs	r0, r3
 800109e:	46bd      	mov	sp, r7
 80010a0:	b002      	add	sp, #8
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010a4:	b5b0      	push	{r4, r5, r7, lr}
 80010a6:	b08a      	sub	sp, #40	; 0x28
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d102      	bne.n	80010b8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
 80010b4:	f000 fb6c 	bl	8001790 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80010b8:	4bc8      	ldr	r3, [pc, #800]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	220c      	movs	r2, #12
 80010be:	4013      	ands	r3, r2
 80010c0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80010c2:	4bc6      	ldr	r3, [pc, #792]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 80010c4:	68da      	ldr	r2, [r3, #12]
 80010c6:	2380      	movs	r3, #128	; 0x80
 80010c8:	025b      	lsls	r3, r3, #9
 80010ca:	4013      	ands	r3, r2
 80010cc:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2201      	movs	r2, #1
 80010d4:	4013      	ands	r3, r2
 80010d6:	d100      	bne.n	80010da <HAL_RCC_OscConfig+0x36>
 80010d8:	e07d      	b.n	80011d6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	2b08      	cmp	r3, #8
 80010de:	d007      	beq.n	80010f0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	2b0c      	cmp	r3, #12
 80010e4:	d112      	bne.n	800110c <HAL_RCC_OscConfig+0x68>
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	2380      	movs	r3, #128	; 0x80
 80010ea:	025b      	lsls	r3, r3, #9
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d10d      	bne.n	800110c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010f0:	4bba      	ldr	r3, [pc, #744]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	2380      	movs	r3, #128	; 0x80
 80010f6:	029b      	lsls	r3, r3, #10
 80010f8:	4013      	ands	r3, r2
 80010fa:	d100      	bne.n	80010fe <HAL_RCC_OscConfig+0x5a>
 80010fc:	e06a      	b.n	80011d4 <HAL_RCC_OscConfig+0x130>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d166      	bne.n	80011d4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	f000 fb42 	bl	8001790 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	685a      	ldr	r2, [r3, #4]
 8001110:	2380      	movs	r3, #128	; 0x80
 8001112:	025b      	lsls	r3, r3, #9
 8001114:	429a      	cmp	r2, r3
 8001116:	d107      	bne.n	8001128 <HAL_RCC_OscConfig+0x84>
 8001118:	4bb0      	ldr	r3, [pc, #704]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	4baf      	ldr	r3, [pc, #700]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 800111e:	2180      	movs	r1, #128	; 0x80
 8001120:	0249      	lsls	r1, r1, #9
 8001122:	430a      	orrs	r2, r1
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	e027      	b.n	8001178 <HAL_RCC_OscConfig+0xd4>
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	685a      	ldr	r2, [r3, #4]
 800112c:	23a0      	movs	r3, #160	; 0xa0
 800112e:	02db      	lsls	r3, r3, #11
 8001130:	429a      	cmp	r2, r3
 8001132:	d10e      	bne.n	8001152 <HAL_RCC_OscConfig+0xae>
 8001134:	4ba9      	ldr	r3, [pc, #676]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	4ba8      	ldr	r3, [pc, #672]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 800113a:	2180      	movs	r1, #128	; 0x80
 800113c:	02c9      	lsls	r1, r1, #11
 800113e:	430a      	orrs	r2, r1
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	4ba6      	ldr	r3, [pc, #664]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	4ba5      	ldr	r3, [pc, #660]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 8001148:	2180      	movs	r1, #128	; 0x80
 800114a:	0249      	lsls	r1, r1, #9
 800114c:	430a      	orrs	r2, r1
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	e012      	b.n	8001178 <HAL_RCC_OscConfig+0xd4>
 8001152:	4ba2      	ldr	r3, [pc, #648]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	4ba1      	ldr	r3, [pc, #644]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 8001158:	49a1      	ldr	r1, [pc, #644]	; (80013e0 <HAL_RCC_OscConfig+0x33c>)
 800115a:	400a      	ands	r2, r1
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	4b9f      	ldr	r3, [pc, #636]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	2380      	movs	r3, #128	; 0x80
 8001164:	025b      	lsls	r3, r3, #9
 8001166:	4013      	ands	r3, r2
 8001168:	60fb      	str	r3, [r7, #12]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	4b9b      	ldr	r3, [pc, #620]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	4b9a      	ldr	r3, [pc, #616]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 8001172:	499c      	ldr	r1, [pc, #624]	; (80013e4 <HAL_RCC_OscConfig+0x340>)
 8001174:	400a      	ands	r2, r1
 8001176:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d014      	beq.n	80011aa <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001180:	f7ff fed2 	bl	8000f28 <HAL_GetTick>
 8001184:	0003      	movs	r3, r0
 8001186:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001188:	e008      	b.n	800119c <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800118a:	f7ff fecd 	bl	8000f28 <HAL_GetTick>
 800118e:	0002      	movs	r2, r0
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b64      	cmp	r3, #100	; 0x64
 8001196:	d901      	bls.n	800119c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	e2f9      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800119c:	4b8f      	ldr	r3, [pc, #572]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	2380      	movs	r3, #128	; 0x80
 80011a2:	029b      	lsls	r3, r3, #10
 80011a4:	4013      	ands	r3, r2
 80011a6:	d0f0      	beq.n	800118a <HAL_RCC_OscConfig+0xe6>
 80011a8:	e015      	b.n	80011d6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011aa:	f7ff febd 	bl	8000f28 <HAL_GetTick>
 80011ae:	0003      	movs	r3, r0
 80011b0:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80011b2:	e008      	b.n	80011c6 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011b4:	f7ff feb8 	bl	8000f28 <HAL_GetTick>
 80011b8:	0002      	movs	r2, r0
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	2b64      	cmp	r3, #100	; 0x64
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e2e4      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80011c6:	4b85      	ldr	r3, [pc, #532]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	2380      	movs	r3, #128	; 0x80
 80011cc:	029b      	lsls	r3, r3, #10
 80011ce:	4013      	ands	r3, r2
 80011d0:	d1f0      	bne.n	80011b4 <HAL_RCC_OscConfig+0x110>
 80011d2:	e000      	b.n	80011d6 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011d4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2202      	movs	r2, #2
 80011dc:	4013      	ands	r3, r2
 80011de:	d100      	bne.n	80011e2 <HAL_RCC_OscConfig+0x13e>
 80011e0:	e099      	b.n	8001316 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	68db      	ldr	r3, [r3, #12]
 80011e6:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80011e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ea:	2220      	movs	r2, #32
 80011ec:	4013      	ands	r3, r2
 80011ee:	d009      	beq.n	8001204 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80011f0:	4b7a      	ldr	r3, [pc, #488]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	4b79      	ldr	r3, [pc, #484]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 80011f6:	2120      	movs	r1, #32
 80011f8:	430a      	orrs	r2, r1
 80011fa:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80011fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fe:	2220      	movs	r2, #32
 8001200:	4393      	bics	r3, r2
 8001202:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	2b04      	cmp	r3, #4
 8001208:	d005      	beq.n	8001216 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	2b0c      	cmp	r3, #12
 800120e:	d13e      	bne.n	800128e <HAL_RCC_OscConfig+0x1ea>
 8001210:	69bb      	ldr	r3, [r7, #24]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d13b      	bne.n	800128e <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001216:	4b71      	ldr	r3, [pc, #452]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2204      	movs	r2, #4
 800121c:	4013      	ands	r3, r2
 800121e:	d004      	beq.n	800122a <HAL_RCC_OscConfig+0x186>
 8001220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001222:	2b00      	cmp	r3, #0
 8001224:	d101      	bne.n	800122a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e2b2      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800122a:	4b6c      	ldr	r3, [pc, #432]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	4a6e      	ldr	r2, [pc, #440]	; (80013e8 <HAL_RCC_OscConfig+0x344>)
 8001230:	4013      	ands	r3, r2
 8001232:	0019      	movs	r1, r3
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	691b      	ldr	r3, [r3, #16]
 8001238:	021a      	lsls	r2, r3, #8
 800123a:	4b68      	ldr	r3, [pc, #416]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 800123c:	430a      	orrs	r2, r1
 800123e:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001240:	4b66      	ldr	r3, [pc, #408]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2209      	movs	r2, #9
 8001246:	4393      	bics	r3, r2
 8001248:	0019      	movs	r1, r3
 800124a:	4b64      	ldr	r3, [pc, #400]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 800124c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800124e:	430a      	orrs	r2, r1
 8001250:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001252:	f000 fbeb 	bl	8001a2c <HAL_RCC_GetSysClockFreq>
 8001256:	0001      	movs	r1, r0
 8001258:	4b60      	ldr	r3, [pc, #384]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	091b      	lsrs	r3, r3, #4
 800125e:	220f      	movs	r2, #15
 8001260:	4013      	ands	r3, r2
 8001262:	4a62      	ldr	r2, [pc, #392]	; (80013ec <HAL_RCC_OscConfig+0x348>)
 8001264:	5cd3      	ldrb	r3, [r2, r3]
 8001266:	000a      	movs	r2, r1
 8001268:	40da      	lsrs	r2, r3
 800126a:	4b61      	ldr	r3, [pc, #388]	; (80013f0 <HAL_RCC_OscConfig+0x34c>)
 800126c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800126e:	4b61      	ldr	r3, [pc, #388]	; (80013f4 <HAL_RCC_OscConfig+0x350>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2513      	movs	r5, #19
 8001274:	197c      	adds	r4, r7, r5
 8001276:	0018      	movs	r0, r3
 8001278:	f7ff fe10 	bl	8000e9c <HAL_InitTick>
 800127c:	0003      	movs	r3, r0
 800127e:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001280:	197b      	adds	r3, r7, r5
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d046      	beq.n	8001316 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001288:	197b      	adds	r3, r7, r5
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	e280      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800128e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001290:	2b00      	cmp	r3, #0
 8001292:	d027      	beq.n	80012e4 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001294:	4b51      	ldr	r3, [pc, #324]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2209      	movs	r2, #9
 800129a:	4393      	bics	r3, r2
 800129c:	0019      	movs	r1, r3
 800129e:	4b4f      	ldr	r3, [pc, #316]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 80012a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012a2:	430a      	orrs	r2, r1
 80012a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a6:	f7ff fe3f 	bl	8000f28 <HAL_GetTick>
 80012aa:	0003      	movs	r3, r0
 80012ac:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80012ae:	e008      	b.n	80012c2 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012b0:	f7ff fe3a 	bl	8000f28 <HAL_GetTick>
 80012b4:	0002      	movs	r2, r0
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d901      	bls.n	80012c2 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80012be:	2303      	movs	r3, #3
 80012c0:	e266      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80012c2:	4b46      	ldr	r3, [pc, #280]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2204      	movs	r2, #4
 80012c8:	4013      	ands	r3, r2
 80012ca:	d0f1      	beq.n	80012b0 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012cc:	4b43      	ldr	r3, [pc, #268]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	4a45      	ldr	r2, [pc, #276]	; (80013e8 <HAL_RCC_OscConfig+0x344>)
 80012d2:	4013      	ands	r3, r2
 80012d4:	0019      	movs	r1, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	691b      	ldr	r3, [r3, #16]
 80012da:	021a      	lsls	r2, r3, #8
 80012dc:	4b3f      	ldr	r3, [pc, #252]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 80012de:	430a      	orrs	r2, r1
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	e018      	b.n	8001316 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012e4:	4b3d      	ldr	r3, [pc, #244]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	4b3c      	ldr	r3, [pc, #240]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 80012ea:	2101      	movs	r1, #1
 80012ec:	438a      	bics	r2, r1
 80012ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f0:	f7ff fe1a 	bl	8000f28 <HAL_GetTick>
 80012f4:	0003      	movs	r3, r0
 80012f6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80012f8:	e008      	b.n	800130c <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012fa:	f7ff fe15 	bl	8000f28 <HAL_GetTick>
 80012fe:	0002      	movs	r2, r0
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	2b02      	cmp	r3, #2
 8001306:	d901      	bls.n	800130c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001308:	2303      	movs	r3, #3
 800130a:	e241      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800130c:	4b33      	ldr	r3, [pc, #204]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	2204      	movs	r2, #4
 8001312:	4013      	ands	r3, r2
 8001314:	d1f1      	bne.n	80012fa <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2210      	movs	r2, #16
 800131c:	4013      	ands	r3, r2
 800131e:	d100      	bne.n	8001322 <HAL_RCC_OscConfig+0x27e>
 8001320:	e0a1      	b.n	8001466 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d140      	bne.n	80013aa <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001328:	4b2c      	ldr	r3, [pc, #176]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	2380      	movs	r3, #128	; 0x80
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	4013      	ands	r3, r2
 8001332:	d005      	beq.n	8001340 <HAL_RCC_OscConfig+0x29c>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d101      	bne.n	8001340 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	e227      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001340:	4b26      	ldr	r3, [pc, #152]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	4a2c      	ldr	r2, [pc, #176]	; (80013f8 <HAL_RCC_OscConfig+0x354>)
 8001346:	4013      	ands	r3, r2
 8001348:	0019      	movs	r1, r3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6a1a      	ldr	r2, [r3, #32]
 800134e:	4b23      	ldr	r3, [pc, #140]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 8001350:	430a      	orrs	r2, r1
 8001352:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001354:	4b21      	ldr	r3, [pc, #132]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	021b      	lsls	r3, r3, #8
 800135a:	0a19      	lsrs	r1, r3, #8
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	69db      	ldr	r3, [r3, #28]
 8001360:	061a      	lsls	r2, r3, #24
 8001362:	4b1e      	ldr	r3, [pc, #120]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 8001364:	430a      	orrs	r2, r1
 8001366:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6a1b      	ldr	r3, [r3, #32]
 800136c:	0b5b      	lsrs	r3, r3, #13
 800136e:	3301      	adds	r3, #1
 8001370:	2280      	movs	r2, #128	; 0x80
 8001372:	0212      	lsls	r2, r2, #8
 8001374:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001376:	4b19      	ldr	r3, [pc, #100]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 8001378:	68db      	ldr	r3, [r3, #12]
 800137a:	091b      	lsrs	r3, r3, #4
 800137c:	210f      	movs	r1, #15
 800137e:	400b      	ands	r3, r1
 8001380:	491a      	ldr	r1, [pc, #104]	; (80013ec <HAL_RCC_OscConfig+0x348>)
 8001382:	5ccb      	ldrb	r3, [r1, r3]
 8001384:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001386:	4b1a      	ldr	r3, [pc, #104]	; (80013f0 <HAL_RCC_OscConfig+0x34c>)
 8001388:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800138a:	4b1a      	ldr	r3, [pc, #104]	; (80013f4 <HAL_RCC_OscConfig+0x350>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	2513      	movs	r5, #19
 8001390:	197c      	adds	r4, r7, r5
 8001392:	0018      	movs	r0, r3
 8001394:	f7ff fd82 	bl	8000e9c <HAL_InitTick>
 8001398:	0003      	movs	r3, r0
 800139a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800139c:	197b      	adds	r3, r7, r5
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d060      	beq.n	8001466 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 80013a4:	197b      	adds	r3, r7, r5
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	e1f2      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	699b      	ldr	r3, [r3, #24]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d03f      	beq.n	8001432 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80013b2:	4b0a      	ldr	r3, [pc, #40]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	4b09      	ldr	r3, [pc, #36]	; (80013dc <HAL_RCC_OscConfig+0x338>)
 80013b8:	2180      	movs	r1, #128	; 0x80
 80013ba:	0049      	lsls	r1, r1, #1
 80013bc:	430a      	orrs	r2, r1
 80013be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c0:	f7ff fdb2 	bl	8000f28 <HAL_GetTick>
 80013c4:	0003      	movs	r3, r0
 80013c6:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80013c8:	e018      	b.n	80013fc <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013ca:	f7ff fdad 	bl	8000f28 <HAL_GetTick>
 80013ce:	0002      	movs	r2, r0
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	2b02      	cmp	r3, #2
 80013d6:	d911      	bls.n	80013fc <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80013d8:	2303      	movs	r3, #3
 80013da:	e1d9      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
 80013dc:	40021000 	.word	0x40021000
 80013e0:	fffeffff 	.word	0xfffeffff
 80013e4:	fffbffff 	.word	0xfffbffff
 80013e8:	ffffe0ff 	.word	0xffffe0ff
 80013ec:	0800226c 	.word	0x0800226c
 80013f0:	20000000 	.word	0x20000000
 80013f4:	20000004 	.word	0x20000004
 80013f8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80013fc:	4bc9      	ldr	r3, [pc, #804]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	2380      	movs	r3, #128	; 0x80
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	4013      	ands	r3, r2
 8001406:	d0e0      	beq.n	80013ca <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001408:	4bc6      	ldr	r3, [pc, #792]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	4ac6      	ldr	r2, [pc, #792]	; (8001728 <HAL_RCC_OscConfig+0x684>)
 800140e:	4013      	ands	r3, r2
 8001410:	0019      	movs	r1, r3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a1a      	ldr	r2, [r3, #32]
 8001416:	4bc3      	ldr	r3, [pc, #780]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 8001418:	430a      	orrs	r2, r1
 800141a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800141c:	4bc1      	ldr	r3, [pc, #772]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	021b      	lsls	r3, r3, #8
 8001422:	0a19      	lsrs	r1, r3, #8
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	69db      	ldr	r3, [r3, #28]
 8001428:	061a      	lsls	r2, r3, #24
 800142a:	4bbe      	ldr	r3, [pc, #760]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 800142c:	430a      	orrs	r2, r1
 800142e:	605a      	str	r2, [r3, #4]
 8001430:	e019      	b.n	8001466 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001432:	4bbc      	ldr	r3, [pc, #752]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	4bbb      	ldr	r3, [pc, #748]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 8001438:	49bc      	ldr	r1, [pc, #752]	; (800172c <HAL_RCC_OscConfig+0x688>)
 800143a:	400a      	ands	r2, r1
 800143c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800143e:	f7ff fd73 	bl	8000f28 <HAL_GetTick>
 8001442:	0003      	movs	r3, r0
 8001444:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001446:	e008      	b.n	800145a <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001448:	f7ff fd6e 	bl	8000f28 <HAL_GetTick>
 800144c:	0002      	movs	r2, r0
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	2b02      	cmp	r3, #2
 8001454:	d901      	bls.n	800145a <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8001456:	2303      	movs	r3, #3
 8001458:	e19a      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800145a:	4bb2      	ldr	r3, [pc, #712]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	2380      	movs	r3, #128	; 0x80
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	4013      	ands	r3, r2
 8001464:	d1f0      	bne.n	8001448 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2208      	movs	r2, #8
 800146c:	4013      	ands	r3, r2
 800146e:	d036      	beq.n	80014de <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	695b      	ldr	r3, [r3, #20]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d019      	beq.n	80014ac <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001478:	4baa      	ldr	r3, [pc, #680]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 800147a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800147c:	4ba9      	ldr	r3, [pc, #676]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 800147e:	2101      	movs	r1, #1
 8001480:	430a      	orrs	r2, r1
 8001482:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001484:	f7ff fd50 	bl	8000f28 <HAL_GetTick>
 8001488:	0003      	movs	r3, r0
 800148a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800148c:	e008      	b.n	80014a0 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800148e:	f7ff fd4b 	bl	8000f28 <HAL_GetTick>
 8001492:	0002      	movs	r2, r0
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	1ad3      	subs	r3, r2, r3
 8001498:	2b02      	cmp	r3, #2
 800149a:	d901      	bls.n	80014a0 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 800149c:	2303      	movs	r3, #3
 800149e:	e177      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014a0:	4ba0      	ldr	r3, [pc, #640]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80014a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014a4:	2202      	movs	r2, #2
 80014a6:	4013      	ands	r3, r2
 80014a8:	d0f1      	beq.n	800148e <HAL_RCC_OscConfig+0x3ea>
 80014aa:	e018      	b.n	80014de <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014ac:	4b9d      	ldr	r3, [pc, #628]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80014ae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014b0:	4b9c      	ldr	r3, [pc, #624]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80014b2:	2101      	movs	r1, #1
 80014b4:	438a      	bics	r2, r1
 80014b6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b8:	f7ff fd36 	bl	8000f28 <HAL_GetTick>
 80014bc:	0003      	movs	r3, r0
 80014be:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80014c0:	e008      	b.n	80014d4 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014c2:	f7ff fd31 	bl	8000f28 <HAL_GetTick>
 80014c6:	0002      	movs	r2, r0
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d901      	bls.n	80014d4 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80014d0:	2303      	movs	r3, #3
 80014d2:	e15d      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80014d4:	4b93      	ldr	r3, [pc, #588]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80014d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014d8:	2202      	movs	r2, #2
 80014da:	4013      	ands	r3, r2
 80014dc:	d1f1      	bne.n	80014c2 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2204      	movs	r2, #4
 80014e4:	4013      	ands	r3, r2
 80014e6:	d100      	bne.n	80014ea <HAL_RCC_OscConfig+0x446>
 80014e8:	e0ae      	b.n	8001648 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014ea:	2023      	movs	r0, #35	; 0x23
 80014ec:	183b      	adds	r3, r7, r0
 80014ee:	2200      	movs	r2, #0
 80014f0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014f2:	4b8c      	ldr	r3, [pc, #560]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80014f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80014f6:	2380      	movs	r3, #128	; 0x80
 80014f8:	055b      	lsls	r3, r3, #21
 80014fa:	4013      	ands	r3, r2
 80014fc:	d109      	bne.n	8001512 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014fe:	4b89      	ldr	r3, [pc, #548]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 8001500:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001502:	4b88      	ldr	r3, [pc, #544]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 8001504:	2180      	movs	r1, #128	; 0x80
 8001506:	0549      	lsls	r1, r1, #21
 8001508:	430a      	orrs	r2, r1
 800150a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800150c:	183b      	adds	r3, r7, r0
 800150e:	2201      	movs	r2, #1
 8001510:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001512:	4b87      	ldr	r3, [pc, #540]	; (8001730 <HAL_RCC_OscConfig+0x68c>)
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	2380      	movs	r3, #128	; 0x80
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	4013      	ands	r3, r2
 800151c:	d11a      	bne.n	8001554 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800151e:	4b84      	ldr	r3, [pc, #528]	; (8001730 <HAL_RCC_OscConfig+0x68c>)
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	4b83      	ldr	r3, [pc, #524]	; (8001730 <HAL_RCC_OscConfig+0x68c>)
 8001524:	2180      	movs	r1, #128	; 0x80
 8001526:	0049      	lsls	r1, r1, #1
 8001528:	430a      	orrs	r2, r1
 800152a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800152c:	f7ff fcfc 	bl	8000f28 <HAL_GetTick>
 8001530:	0003      	movs	r3, r0
 8001532:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001534:	e008      	b.n	8001548 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001536:	f7ff fcf7 	bl	8000f28 <HAL_GetTick>
 800153a:	0002      	movs	r2, r0
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	2b64      	cmp	r3, #100	; 0x64
 8001542:	d901      	bls.n	8001548 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001544:	2303      	movs	r3, #3
 8001546:	e123      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001548:	4b79      	ldr	r3, [pc, #484]	; (8001730 <HAL_RCC_OscConfig+0x68c>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	2380      	movs	r3, #128	; 0x80
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	4013      	ands	r3, r2
 8001552:	d0f0      	beq.n	8001536 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	689a      	ldr	r2, [r3, #8]
 8001558:	2380      	movs	r3, #128	; 0x80
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	429a      	cmp	r2, r3
 800155e:	d107      	bne.n	8001570 <HAL_RCC_OscConfig+0x4cc>
 8001560:	4b70      	ldr	r3, [pc, #448]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 8001562:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001564:	4b6f      	ldr	r3, [pc, #444]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 8001566:	2180      	movs	r1, #128	; 0x80
 8001568:	0049      	lsls	r1, r1, #1
 800156a:	430a      	orrs	r2, r1
 800156c:	651a      	str	r2, [r3, #80]	; 0x50
 800156e:	e031      	b.n	80015d4 <HAL_RCC_OscConfig+0x530>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d10c      	bne.n	8001592 <HAL_RCC_OscConfig+0x4ee>
 8001578:	4b6a      	ldr	r3, [pc, #424]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 800157a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800157c:	4b69      	ldr	r3, [pc, #420]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 800157e:	496b      	ldr	r1, [pc, #428]	; (800172c <HAL_RCC_OscConfig+0x688>)
 8001580:	400a      	ands	r2, r1
 8001582:	651a      	str	r2, [r3, #80]	; 0x50
 8001584:	4b67      	ldr	r3, [pc, #412]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 8001586:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001588:	4b66      	ldr	r3, [pc, #408]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 800158a:	496a      	ldr	r1, [pc, #424]	; (8001734 <HAL_RCC_OscConfig+0x690>)
 800158c:	400a      	ands	r2, r1
 800158e:	651a      	str	r2, [r3, #80]	; 0x50
 8001590:	e020      	b.n	80015d4 <HAL_RCC_OscConfig+0x530>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	689a      	ldr	r2, [r3, #8]
 8001596:	23a0      	movs	r3, #160	; 0xa0
 8001598:	00db      	lsls	r3, r3, #3
 800159a:	429a      	cmp	r2, r3
 800159c:	d10e      	bne.n	80015bc <HAL_RCC_OscConfig+0x518>
 800159e:	4b61      	ldr	r3, [pc, #388]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80015a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015a2:	4b60      	ldr	r3, [pc, #384]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80015a4:	2180      	movs	r1, #128	; 0x80
 80015a6:	00c9      	lsls	r1, r1, #3
 80015a8:	430a      	orrs	r2, r1
 80015aa:	651a      	str	r2, [r3, #80]	; 0x50
 80015ac:	4b5d      	ldr	r3, [pc, #372]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80015ae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015b0:	4b5c      	ldr	r3, [pc, #368]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80015b2:	2180      	movs	r1, #128	; 0x80
 80015b4:	0049      	lsls	r1, r1, #1
 80015b6:	430a      	orrs	r2, r1
 80015b8:	651a      	str	r2, [r3, #80]	; 0x50
 80015ba:	e00b      	b.n	80015d4 <HAL_RCC_OscConfig+0x530>
 80015bc:	4b59      	ldr	r3, [pc, #356]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80015be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015c0:	4b58      	ldr	r3, [pc, #352]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80015c2:	495a      	ldr	r1, [pc, #360]	; (800172c <HAL_RCC_OscConfig+0x688>)
 80015c4:	400a      	ands	r2, r1
 80015c6:	651a      	str	r2, [r3, #80]	; 0x50
 80015c8:	4b56      	ldr	r3, [pc, #344]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80015ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015cc:	4b55      	ldr	r3, [pc, #340]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80015ce:	4959      	ldr	r1, [pc, #356]	; (8001734 <HAL_RCC_OscConfig+0x690>)
 80015d0:	400a      	ands	r2, r1
 80015d2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d015      	beq.n	8001608 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015dc:	f7ff fca4 	bl	8000f28 <HAL_GetTick>
 80015e0:	0003      	movs	r3, r0
 80015e2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80015e4:	e009      	b.n	80015fa <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015e6:	f7ff fc9f 	bl	8000f28 <HAL_GetTick>
 80015ea:	0002      	movs	r2, r0
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	4a51      	ldr	r2, [pc, #324]	; (8001738 <HAL_RCC_OscConfig+0x694>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e0ca      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80015fa:	4b4a      	ldr	r3, [pc, #296]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80015fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015fe:	2380      	movs	r3, #128	; 0x80
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	4013      	ands	r3, r2
 8001604:	d0ef      	beq.n	80015e6 <HAL_RCC_OscConfig+0x542>
 8001606:	e014      	b.n	8001632 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001608:	f7ff fc8e 	bl	8000f28 <HAL_GetTick>
 800160c:	0003      	movs	r3, r0
 800160e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001610:	e009      	b.n	8001626 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001612:	f7ff fc89 	bl	8000f28 <HAL_GetTick>
 8001616:	0002      	movs	r2, r0
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	4a46      	ldr	r2, [pc, #280]	; (8001738 <HAL_RCC_OscConfig+0x694>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d901      	bls.n	8001626 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e0b4      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001626:	4b3f      	ldr	r3, [pc, #252]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 8001628:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800162a:	2380      	movs	r3, #128	; 0x80
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	4013      	ands	r3, r2
 8001630:	d1ef      	bne.n	8001612 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001632:	2323      	movs	r3, #35	; 0x23
 8001634:	18fb      	adds	r3, r7, r3
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	2b01      	cmp	r3, #1
 800163a:	d105      	bne.n	8001648 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800163c:	4b39      	ldr	r3, [pc, #228]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 800163e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001640:	4b38      	ldr	r3, [pc, #224]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 8001642:	493e      	ldr	r1, [pc, #248]	; (800173c <HAL_RCC_OscConfig+0x698>)
 8001644:	400a      	ands	r2, r1
 8001646:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800164c:	2b00      	cmp	r3, #0
 800164e:	d100      	bne.n	8001652 <HAL_RCC_OscConfig+0x5ae>
 8001650:	e09d      	b.n	800178e <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	2b0c      	cmp	r3, #12
 8001656:	d100      	bne.n	800165a <HAL_RCC_OscConfig+0x5b6>
 8001658:	e076      	b.n	8001748 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800165e:	2b02      	cmp	r3, #2
 8001660:	d145      	bne.n	80016ee <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001662:	4b30      	ldr	r3, [pc, #192]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	4b2f      	ldr	r3, [pc, #188]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 8001668:	4935      	ldr	r1, [pc, #212]	; (8001740 <HAL_RCC_OscConfig+0x69c>)
 800166a:	400a      	ands	r2, r1
 800166c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800166e:	f7ff fc5b 	bl	8000f28 <HAL_GetTick>
 8001672:	0003      	movs	r3, r0
 8001674:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001676:	e008      	b.n	800168a <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001678:	f7ff fc56 	bl	8000f28 <HAL_GetTick>
 800167c:	0002      	movs	r2, r0
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	2b02      	cmp	r3, #2
 8001684:	d901      	bls.n	800168a <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e082      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800168a:	4b26      	ldr	r3, [pc, #152]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	2380      	movs	r3, #128	; 0x80
 8001690:	049b      	lsls	r3, r3, #18
 8001692:	4013      	ands	r3, r2
 8001694:	d1f0      	bne.n	8001678 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001696:	4b23      	ldr	r3, [pc, #140]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 8001698:	68db      	ldr	r3, [r3, #12]
 800169a:	4a2a      	ldr	r2, [pc, #168]	; (8001744 <HAL_RCC_OscConfig+0x6a0>)
 800169c:	4013      	ands	r3, r2
 800169e:	0019      	movs	r1, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016a8:	431a      	orrs	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	431a      	orrs	r2, r3
 80016b0:	4b1c      	ldr	r3, [pc, #112]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80016b2:	430a      	orrs	r2, r1
 80016b4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016b6:	4b1b      	ldr	r3, [pc, #108]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	4b1a      	ldr	r3, [pc, #104]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80016bc:	2180      	movs	r1, #128	; 0x80
 80016be:	0449      	lsls	r1, r1, #17
 80016c0:	430a      	orrs	r2, r1
 80016c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c4:	f7ff fc30 	bl	8000f28 <HAL_GetTick>
 80016c8:	0003      	movs	r3, r0
 80016ca:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80016cc:	e008      	b.n	80016e0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ce:	f7ff fc2b 	bl	8000f28 <HAL_GetTick>
 80016d2:	0002      	movs	r2, r0
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d901      	bls.n	80016e0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80016dc:	2303      	movs	r3, #3
 80016de:	e057      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80016e0:	4b10      	ldr	r3, [pc, #64]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	2380      	movs	r3, #128	; 0x80
 80016e6:	049b      	lsls	r3, r3, #18
 80016e8:	4013      	ands	r3, r2
 80016ea:	d0f0      	beq.n	80016ce <HAL_RCC_OscConfig+0x62a>
 80016ec:	e04f      	b.n	800178e <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ee:	4b0d      	ldr	r3, [pc, #52]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	4b0c      	ldr	r3, [pc, #48]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 80016f4:	4912      	ldr	r1, [pc, #72]	; (8001740 <HAL_RCC_OscConfig+0x69c>)
 80016f6:	400a      	ands	r2, r1
 80016f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016fa:	f7ff fc15 	bl	8000f28 <HAL_GetTick>
 80016fe:	0003      	movs	r3, r0
 8001700:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001702:	e008      	b.n	8001716 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001704:	f7ff fc10 	bl	8000f28 <HAL_GetTick>
 8001708:	0002      	movs	r2, r0
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	2b02      	cmp	r3, #2
 8001710:	d901      	bls.n	8001716 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	e03c      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001716:	4b03      	ldr	r3, [pc, #12]	; (8001724 <HAL_RCC_OscConfig+0x680>)
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	2380      	movs	r3, #128	; 0x80
 800171c:	049b      	lsls	r3, r3, #18
 800171e:	4013      	ands	r3, r2
 8001720:	d1f0      	bne.n	8001704 <HAL_RCC_OscConfig+0x660>
 8001722:	e034      	b.n	800178e <HAL_RCC_OscConfig+0x6ea>
 8001724:	40021000 	.word	0x40021000
 8001728:	ffff1fff 	.word	0xffff1fff
 800172c:	fffffeff 	.word	0xfffffeff
 8001730:	40007000 	.word	0x40007000
 8001734:	fffffbff 	.word	0xfffffbff
 8001738:	00001388 	.word	0x00001388
 800173c:	efffffff 	.word	0xefffffff
 8001740:	feffffff 	.word	0xfeffffff
 8001744:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174c:	2b01      	cmp	r3, #1
 800174e:	d101      	bne.n	8001754 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8001750:	2301      	movs	r3, #1
 8001752:	e01d      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001754:	4b10      	ldr	r3, [pc, #64]	; (8001798 <HAL_RCC_OscConfig+0x6f4>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800175a:	69ba      	ldr	r2, [r7, #24]
 800175c:	2380      	movs	r3, #128	; 0x80
 800175e:	025b      	lsls	r3, r3, #9
 8001760:	401a      	ands	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001766:	429a      	cmp	r2, r3
 8001768:	d10f      	bne.n	800178a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	23f0      	movs	r3, #240	; 0xf0
 800176e:	039b      	lsls	r3, r3, #14
 8001770:	401a      	ands	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001776:	429a      	cmp	r2, r3
 8001778:	d107      	bne.n	800178a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800177a:	69ba      	ldr	r2, [r7, #24]
 800177c:	23c0      	movs	r3, #192	; 0xc0
 800177e:	041b      	lsls	r3, r3, #16
 8001780:	401a      	ands	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001786:	429a      	cmp	r2, r3
 8001788:	d001      	beq.n	800178e <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e000      	b.n	8001790 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800178e:	2300      	movs	r3, #0
}
 8001790:	0018      	movs	r0, r3
 8001792:	46bd      	mov	sp, r7
 8001794:	b00a      	add	sp, #40	; 0x28
 8001796:	bdb0      	pop	{r4, r5, r7, pc}
 8001798:	40021000 	.word	0x40021000

0800179c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800179c:	b5b0      	push	{r4, r5, r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d101      	bne.n	80017b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e128      	b.n	8001a02 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017b0:	4b96      	ldr	r3, [pc, #600]	; (8001a0c <HAL_RCC_ClockConfig+0x270>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2201      	movs	r2, #1
 80017b6:	4013      	ands	r3, r2
 80017b8:	683a      	ldr	r2, [r7, #0]
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d91e      	bls.n	80017fc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017be:	4b93      	ldr	r3, [pc, #588]	; (8001a0c <HAL_RCC_ClockConfig+0x270>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	2201      	movs	r2, #1
 80017c4:	4393      	bics	r3, r2
 80017c6:	0019      	movs	r1, r3
 80017c8:	4b90      	ldr	r3, [pc, #576]	; (8001a0c <HAL_RCC_ClockConfig+0x270>)
 80017ca:	683a      	ldr	r2, [r7, #0]
 80017cc:	430a      	orrs	r2, r1
 80017ce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80017d0:	f7ff fbaa 	bl	8000f28 <HAL_GetTick>
 80017d4:	0003      	movs	r3, r0
 80017d6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017d8:	e009      	b.n	80017ee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017da:	f7ff fba5 	bl	8000f28 <HAL_GetTick>
 80017de:	0002      	movs	r2, r0
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	4a8a      	ldr	r2, [pc, #552]	; (8001a10 <HAL_RCC_ClockConfig+0x274>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e109      	b.n	8001a02 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ee:	4b87      	ldr	r3, [pc, #540]	; (8001a0c <HAL_RCC_ClockConfig+0x270>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2201      	movs	r2, #1
 80017f4:	4013      	ands	r3, r2
 80017f6:	683a      	ldr	r2, [r7, #0]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d1ee      	bne.n	80017da <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2202      	movs	r2, #2
 8001802:	4013      	ands	r3, r2
 8001804:	d009      	beq.n	800181a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001806:	4b83      	ldr	r3, [pc, #524]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	22f0      	movs	r2, #240	; 0xf0
 800180c:	4393      	bics	r3, r2
 800180e:	0019      	movs	r1, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	689a      	ldr	r2, [r3, #8]
 8001814:	4b7f      	ldr	r3, [pc, #508]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 8001816:	430a      	orrs	r2, r1
 8001818:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	2201      	movs	r2, #1
 8001820:	4013      	ands	r3, r2
 8001822:	d100      	bne.n	8001826 <HAL_RCC_ClockConfig+0x8a>
 8001824:	e089      	b.n	800193a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	2b02      	cmp	r3, #2
 800182c:	d107      	bne.n	800183e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800182e:	4b79      	ldr	r3, [pc, #484]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	2380      	movs	r3, #128	; 0x80
 8001834:	029b      	lsls	r3, r3, #10
 8001836:	4013      	ands	r3, r2
 8001838:	d120      	bne.n	800187c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e0e1      	b.n	8001a02 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	2b03      	cmp	r3, #3
 8001844:	d107      	bne.n	8001856 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001846:	4b73      	ldr	r3, [pc, #460]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	2380      	movs	r3, #128	; 0x80
 800184c:	049b      	lsls	r3, r3, #18
 800184e:	4013      	ands	r3, r2
 8001850:	d114      	bne.n	800187c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e0d5      	b.n	8001a02 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	2b01      	cmp	r3, #1
 800185c:	d106      	bne.n	800186c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800185e:	4b6d      	ldr	r3, [pc, #436]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2204      	movs	r2, #4
 8001864:	4013      	ands	r3, r2
 8001866:	d109      	bne.n	800187c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e0ca      	b.n	8001a02 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800186c:	4b69      	ldr	r3, [pc, #420]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	2380      	movs	r3, #128	; 0x80
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	4013      	ands	r3, r2
 8001876:	d101      	bne.n	800187c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001878:	2301      	movs	r3, #1
 800187a:	e0c2      	b.n	8001a02 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800187c:	4b65      	ldr	r3, [pc, #404]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	2203      	movs	r2, #3
 8001882:	4393      	bics	r3, r2
 8001884:	0019      	movs	r1, r3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685a      	ldr	r2, [r3, #4]
 800188a:	4b62      	ldr	r3, [pc, #392]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 800188c:	430a      	orrs	r2, r1
 800188e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001890:	f7ff fb4a 	bl	8000f28 <HAL_GetTick>
 8001894:	0003      	movs	r3, r0
 8001896:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	2b02      	cmp	r3, #2
 800189e:	d111      	bne.n	80018c4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80018a0:	e009      	b.n	80018b6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018a2:	f7ff fb41 	bl	8000f28 <HAL_GetTick>
 80018a6:	0002      	movs	r2, r0
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	4a58      	ldr	r2, [pc, #352]	; (8001a10 <HAL_RCC_ClockConfig+0x274>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e0a5      	b.n	8001a02 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80018b6:	4b57      	ldr	r3, [pc, #348]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 80018b8:	68db      	ldr	r3, [r3, #12]
 80018ba:	220c      	movs	r2, #12
 80018bc:	4013      	ands	r3, r2
 80018be:	2b08      	cmp	r3, #8
 80018c0:	d1ef      	bne.n	80018a2 <HAL_RCC_ClockConfig+0x106>
 80018c2:	e03a      	b.n	800193a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	2b03      	cmp	r3, #3
 80018ca:	d111      	bne.n	80018f0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018cc:	e009      	b.n	80018e2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018ce:	f7ff fb2b 	bl	8000f28 <HAL_GetTick>
 80018d2:	0002      	movs	r2, r0
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	4a4d      	ldr	r2, [pc, #308]	; (8001a10 <HAL_RCC_ClockConfig+0x274>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e08f      	b.n	8001a02 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018e2:	4b4c      	ldr	r3, [pc, #304]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 80018e4:	68db      	ldr	r3, [r3, #12]
 80018e6:	220c      	movs	r2, #12
 80018e8:	4013      	ands	r3, r2
 80018ea:	2b0c      	cmp	r3, #12
 80018ec:	d1ef      	bne.n	80018ce <HAL_RCC_ClockConfig+0x132>
 80018ee:	e024      	b.n	800193a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d11b      	bne.n	8001930 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80018f8:	e009      	b.n	800190e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018fa:	f7ff fb15 	bl	8000f28 <HAL_GetTick>
 80018fe:	0002      	movs	r2, r0
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	4a42      	ldr	r2, [pc, #264]	; (8001a10 <HAL_RCC_ClockConfig+0x274>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d901      	bls.n	800190e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e079      	b.n	8001a02 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800190e:	4b41      	ldr	r3, [pc, #260]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 8001910:	68db      	ldr	r3, [r3, #12]
 8001912:	220c      	movs	r2, #12
 8001914:	4013      	ands	r3, r2
 8001916:	2b04      	cmp	r3, #4
 8001918:	d1ef      	bne.n	80018fa <HAL_RCC_ClockConfig+0x15e>
 800191a:	e00e      	b.n	800193a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800191c:	f7ff fb04 	bl	8000f28 <HAL_GetTick>
 8001920:	0002      	movs	r2, r0
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	4a3a      	ldr	r2, [pc, #232]	; (8001a10 <HAL_RCC_ClockConfig+0x274>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d901      	bls.n	8001930 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800192c:	2303      	movs	r3, #3
 800192e:	e068      	b.n	8001a02 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001930:	4b38      	ldr	r3, [pc, #224]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	220c      	movs	r2, #12
 8001936:	4013      	ands	r3, r2
 8001938:	d1f0      	bne.n	800191c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800193a:	4b34      	ldr	r3, [pc, #208]	; (8001a0c <HAL_RCC_ClockConfig+0x270>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2201      	movs	r2, #1
 8001940:	4013      	ands	r3, r2
 8001942:	683a      	ldr	r2, [r7, #0]
 8001944:	429a      	cmp	r2, r3
 8001946:	d21e      	bcs.n	8001986 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001948:	4b30      	ldr	r3, [pc, #192]	; (8001a0c <HAL_RCC_ClockConfig+0x270>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2201      	movs	r2, #1
 800194e:	4393      	bics	r3, r2
 8001950:	0019      	movs	r1, r3
 8001952:	4b2e      	ldr	r3, [pc, #184]	; (8001a0c <HAL_RCC_ClockConfig+0x270>)
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	430a      	orrs	r2, r1
 8001958:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800195a:	f7ff fae5 	bl	8000f28 <HAL_GetTick>
 800195e:	0003      	movs	r3, r0
 8001960:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001962:	e009      	b.n	8001978 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001964:	f7ff fae0 	bl	8000f28 <HAL_GetTick>
 8001968:	0002      	movs	r2, r0
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	4a28      	ldr	r2, [pc, #160]	; (8001a10 <HAL_RCC_ClockConfig+0x274>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d901      	bls.n	8001978 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e044      	b.n	8001a02 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001978:	4b24      	ldr	r3, [pc, #144]	; (8001a0c <HAL_RCC_ClockConfig+0x270>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2201      	movs	r2, #1
 800197e:	4013      	ands	r3, r2
 8001980:	683a      	ldr	r2, [r7, #0]
 8001982:	429a      	cmp	r2, r3
 8001984:	d1ee      	bne.n	8001964 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2204      	movs	r2, #4
 800198c:	4013      	ands	r3, r2
 800198e:	d009      	beq.n	80019a4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001990:	4b20      	ldr	r3, [pc, #128]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	4a20      	ldr	r2, [pc, #128]	; (8001a18 <HAL_RCC_ClockConfig+0x27c>)
 8001996:	4013      	ands	r3, r2
 8001998:	0019      	movs	r1, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	68da      	ldr	r2, [r3, #12]
 800199e:	4b1d      	ldr	r3, [pc, #116]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 80019a0:	430a      	orrs	r2, r1
 80019a2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2208      	movs	r2, #8
 80019aa:	4013      	ands	r3, r2
 80019ac:	d00a      	beq.n	80019c4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019ae:	4b19      	ldr	r3, [pc, #100]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 80019b0:	68db      	ldr	r3, [r3, #12]
 80019b2:	4a1a      	ldr	r2, [pc, #104]	; (8001a1c <HAL_RCC_ClockConfig+0x280>)
 80019b4:	4013      	ands	r3, r2
 80019b6:	0019      	movs	r1, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	00da      	lsls	r2, r3, #3
 80019be:	4b15      	ldr	r3, [pc, #84]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 80019c0:	430a      	orrs	r2, r1
 80019c2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019c4:	f000 f832 	bl	8001a2c <HAL_RCC_GetSysClockFreq>
 80019c8:	0001      	movs	r1, r0
 80019ca:	4b12      	ldr	r3, [pc, #72]	; (8001a14 <HAL_RCC_ClockConfig+0x278>)
 80019cc:	68db      	ldr	r3, [r3, #12]
 80019ce:	091b      	lsrs	r3, r3, #4
 80019d0:	220f      	movs	r2, #15
 80019d2:	4013      	ands	r3, r2
 80019d4:	4a12      	ldr	r2, [pc, #72]	; (8001a20 <HAL_RCC_ClockConfig+0x284>)
 80019d6:	5cd3      	ldrb	r3, [r2, r3]
 80019d8:	000a      	movs	r2, r1
 80019da:	40da      	lsrs	r2, r3
 80019dc:	4b11      	ldr	r3, [pc, #68]	; (8001a24 <HAL_RCC_ClockConfig+0x288>)
 80019de:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80019e0:	4b11      	ldr	r3, [pc, #68]	; (8001a28 <HAL_RCC_ClockConfig+0x28c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	250b      	movs	r5, #11
 80019e6:	197c      	adds	r4, r7, r5
 80019e8:	0018      	movs	r0, r3
 80019ea:	f7ff fa57 	bl	8000e9c <HAL_InitTick>
 80019ee:	0003      	movs	r3, r0
 80019f0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80019f2:	197b      	adds	r3, r7, r5
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d002      	beq.n	8001a00 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80019fa:	197b      	adds	r3, r7, r5
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	e000      	b.n	8001a02 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	0018      	movs	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	b004      	add	sp, #16
 8001a08:	bdb0      	pop	{r4, r5, r7, pc}
 8001a0a:	46c0      	nop			; (mov r8, r8)
 8001a0c:	40022000 	.word	0x40022000
 8001a10:	00001388 	.word	0x00001388
 8001a14:	40021000 	.word	0x40021000
 8001a18:	fffff8ff 	.word	0xfffff8ff
 8001a1c:	ffffc7ff 	.word	0xffffc7ff
 8001a20:	0800226c 	.word	0x0800226c
 8001a24:	20000000 	.word	0x20000000
 8001a28:	20000004 	.word	0x20000004

08001a2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a2c:	b5b0      	push	{r4, r5, r7, lr}
 8001a2e:	b08e      	sub	sp, #56	; 0x38
 8001a30:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001a32:	4b4c      	ldr	r3, [pc, #304]	; (8001b64 <HAL_RCC_GetSysClockFreq+0x138>)
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a3a:	230c      	movs	r3, #12
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	2b0c      	cmp	r3, #12
 8001a40:	d014      	beq.n	8001a6c <HAL_RCC_GetSysClockFreq+0x40>
 8001a42:	d900      	bls.n	8001a46 <HAL_RCC_GetSysClockFreq+0x1a>
 8001a44:	e07b      	b.n	8001b3e <HAL_RCC_GetSysClockFreq+0x112>
 8001a46:	2b04      	cmp	r3, #4
 8001a48:	d002      	beq.n	8001a50 <HAL_RCC_GetSysClockFreq+0x24>
 8001a4a:	2b08      	cmp	r3, #8
 8001a4c:	d00b      	beq.n	8001a66 <HAL_RCC_GetSysClockFreq+0x3a>
 8001a4e:	e076      	b.n	8001b3e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001a50:	4b44      	ldr	r3, [pc, #272]	; (8001b64 <HAL_RCC_GetSysClockFreq+0x138>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2210      	movs	r2, #16
 8001a56:	4013      	ands	r3, r2
 8001a58:	d002      	beq.n	8001a60 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001a5a:	4b43      	ldr	r3, [pc, #268]	; (8001b68 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001a5c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001a5e:	e07c      	b.n	8001b5a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001a60:	4b42      	ldr	r3, [pc, #264]	; (8001b6c <HAL_RCC_GetSysClockFreq+0x140>)
 8001a62:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001a64:	e079      	b.n	8001b5a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a66:	4b42      	ldr	r3, [pc, #264]	; (8001b70 <HAL_RCC_GetSysClockFreq+0x144>)
 8001a68:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001a6a:	e076      	b.n	8001b5a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a6e:	0c9a      	lsrs	r2, r3, #18
 8001a70:	230f      	movs	r3, #15
 8001a72:	401a      	ands	r2, r3
 8001a74:	4b3f      	ldr	r3, [pc, #252]	; (8001b74 <HAL_RCC_GetSysClockFreq+0x148>)
 8001a76:	5c9b      	ldrb	r3, [r3, r2]
 8001a78:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a7c:	0d9a      	lsrs	r2, r3, #22
 8001a7e:	2303      	movs	r3, #3
 8001a80:	4013      	ands	r3, r2
 8001a82:	3301      	adds	r3, #1
 8001a84:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a86:	4b37      	ldr	r3, [pc, #220]	; (8001b64 <HAL_RCC_GetSysClockFreq+0x138>)
 8001a88:	68da      	ldr	r2, [r3, #12]
 8001a8a:	2380      	movs	r3, #128	; 0x80
 8001a8c:	025b      	lsls	r3, r3, #9
 8001a8e:	4013      	ands	r3, r2
 8001a90:	d01a      	beq.n	8001ac8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a94:	61bb      	str	r3, [r7, #24]
 8001a96:	2300      	movs	r3, #0
 8001a98:	61fb      	str	r3, [r7, #28]
 8001a9a:	4a35      	ldr	r2, [pc, #212]	; (8001b70 <HAL_RCC_GetSysClockFreq+0x144>)
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	69b8      	ldr	r0, [r7, #24]
 8001aa0:	69f9      	ldr	r1, [r7, #28]
 8001aa2:	f7fe fbdd 	bl	8000260 <__aeabi_lmul>
 8001aa6:	0002      	movs	r2, r0
 8001aa8:	000b      	movs	r3, r1
 8001aaa:	0010      	movs	r0, r2
 8001aac:	0019      	movs	r1, r3
 8001aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab0:	613b      	str	r3, [r7, #16]
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	617b      	str	r3, [r7, #20]
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	f7fe fbb1 	bl	8000220 <__aeabi_uldivmod>
 8001abe:	0002      	movs	r2, r0
 8001ac0:	000b      	movs	r3, r1
 8001ac2:	0013      	movs	r3, r2
 8001ac4:	637b      	str	r3, [r7, #52]	; 0x34
 8001ac6:	e037      	b.n	8001b38 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001ac8:	4b26      	ldr	r3, [pc, #152]	; (8001b64 <HAL_RCC_GetSysClockFreq+0x138>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2210      	movs	r2, #16
 8001ace:	4013      	ands	r3, r2
 8001ad0:	d01a      	beq.n	8001b08 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	4a23      	ldr	r2, [pc, #140]	; (8001b68 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001adc:	2300      	movs	r3, #0
 8001ade:	68b8      	ldr	r0, [r7, #8]
 8001ae0:	68f9      	ldr	r1, [r7, #12]
 8001ae2:	f7fe fbbd 	bl	8000260 <__aeabi_lmul>
 8001ae6:	0002      	movs	r2, r0
 8001ae8:	000b      	movs	r3, r1
 8001aea:	0010      	movs	r0, r2
 8001aec:	0019      	movs	r1, r3
 8001aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af0:	603b      	str	r3, [r7, #0]
 8001af2:	2300      	movs	r3, #0
 8001af4:	607b      	str	r3, [r7, #4]
 8001af6:	683a      	ldr	r2, [r7, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	f7fe fb91 	bl	8000220 <__aeabi_uldivmod>
 8001afe:	0002      	movs	r2, r0
 8001b00:	000b      	movs	r3, r1
 8001b02:	0013      	movs	r3, r2
 8001b04:	637b      	str	r3, [r7, #52]	; 0x34
 8001b06:	e017      	b.n	8001b38 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	0019      	movs	r1, r3
 8001b10:	4a16      	ldr	r2, [pc, #88]	; (8001b6c <HAL_RCC_GetSysClockFreq+0x140>)
 8001b12:	2300      	movs	r3, #0
 8001b14:	f7fe fba4 	bl	8000260 <__aeabi_lmul>
 8001b18:	0002      	movs	r2, r0
 8001b1a:	000b      	movs	r3, r1
 8001b1c:	0010      	movs	r0, r2
 8001b1e:	0019      	movs	r1, r3
 8001b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b22:	001c      	movs	r4, r3
 8001b24:	2300      	movs	r3, #0
 8001b26:	001d      	movs	r5, r3
 8001b28:	0022      	movs	r2, r4
 8001b2a:	002b      	movs	r3, r5
 8001b2c:	f7fe fb78 	bl	8000220 <__aeabi_uldivmod>
 8001b30:	0002      	movs	r2, r0
 8001b32:	000b      	movs	r3, r1
 8001b34:	0013      	movs	r3, r2
 8001b36:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001b38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b3a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001b3c:	e00d      	b.n	8001b5a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001b3e:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <HAL_RCC_GetSysClockFreq+0x138>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	0b5b      	lsrs	r3, r3, #13
 8001b44:	2207      	movs	r2, #7
 8001b46:	4013      	ands	r3, r2
 8001b48:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001b4a:	6a3b      	ldr	r3, [r7, #32]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	2280      	movs	r2, #128	; 0x80
 8001b50:	0212      	lsls	r2, r2, #8
 8001b52:	409a      	lsls	r2, r3
 8001b54:	0013      	movs	r3, r2
 8001b56:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001b58:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001b5c:	0018      	movs	r0, r3
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	b00e      	add	sp, #56	; 0x38
 8001b62:	bdb0      	pop	{r4, r5, r7, pc}
 8001b64:	40021000 	.word	0x40021000
 8001b68:	003d0900 	.word	0x003d0900
 8001b6c:	00f42400 	.word	0x00f42400
 8001b70:	007a1200 	.word	0x007a1200
 8001b74:	0800227c 	.word	0x0800227c

08001b78 <LL_GPIO_SetPinMode>:
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	6819      	ldr	r1, [r3, #0]
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	435b      	muls	r3, r3
 8001b8c:	001a      	movs	r2, r3
 8001b8e:	0013      	movs	r3, r2
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	189b      	adds	r3, r3, r2
 8001b94:	43db      	mvns	r3, r3
 8001b96:	400b      	ands	r3, r1
 8001b98:	001a      	movs	r2, r3
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	435b      	muls	r3, r3
 8001b9e:	6879      	ldr	r1, [r7, #4]
 8001ba0:	434b      	muls	r3, r1
 8001ba2:	431a      	orrs	r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	601a      	str	r2, [r3, #0]
}
 8001ba8:	46c0      	nop			; (mov r8, r8)
 8001baa:	46bd      	mov	sp, r7
 8001bac:	b004      	add	sp, #16
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <LL_GPIO_SetPinOutputType>:
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	68ba      	ldr	r2, [r7, #8]
 8001bc2:	43d2      	mvns	r2, r2
 8001bc4:	401a      	ands	r2, r3
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	6879      	ldr	r1, [r7, #4]
 8001bca:	434b      	muls	r3, r1
 8001bcc:	431a      	orrs	r2, r3
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	605a      	str	r2, [r3, #4]
}
 8001bd2:	46c0      	nop			; (mov r8, r8)
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	b004      	add	sp, #16
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <LL_GPIO_SetPinSpeed>:
{
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b084      	sub	sp, #16
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	60f8      	str	r0, [r7, #12]
 8001be2:	60b9      	str	r1, [r7, #8]
 8001be4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDER_OSPEED0), ((Pin * Pin) * Speed));
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	6899      	ldr	r1, [r3, #8]
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	435b      	muls	r3, r3
 8001bee:	001a      	movs	r2, r3
 8001bf0:	0013      	movs	r3, r2
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	189b      	adds	r3, r3, r2
 8001bf6:	43db      	mvns	r3, r3
 8001bf8:	400b      	ands	r3, r1
 8001bfa:	001a      	movs	r2, r3
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	435b      	muls	r3, r3
 8001c00:	6879      	ldr	r1, [r7, #4]
 8001c02:	434b      	muls	r3, r1
 8001c04:	431a      	orrs	r2, r3
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	609a      	str	r2, [r3, #8]
}
 8001c0a:	46c0      	nop			; (mov r8, r8)
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	b004      	add	sp, #16
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <LL_GPIO_SetPinPull>:
{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b084      	sub	sp, #16
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	60f8      	str	r0, [r7, #12]
 8001c1a:	60b9      	str	r1, [r7, #8]
 8001c1c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	68d9      	ldr	r1, [r3, #12]
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	435b      	muls	r3, r3
 8001c26:	001a      	movs	r2, r3
 8001c28:	0013      	movs	r3, r2
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	189b      	adds	r3, r3, r2
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	400b      	ands	r3, r1
 8001c32:	001a      	movs	r2, r3
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	435b      	muls	r3, r3
 8001c38:	6879      	ldr	r1, [r7, #4]
 8001c3a:	434b      	muls	r3, r1
 8001c3c:	431a      	orrs	r2, r3
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	60da      	str	r2, [r3, #12]
}
 8001c42:	46c0      	nop			; (mov r8, r8)
 8001c44:	46bd      	mov	sp, r7
 8001c46:	b004      	add	sp, #16
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <LL_GPIO_SetAFPin_0_7>:
{
 8001c4a:	b580      	push	{r7, lr}
 8001c4c:	b084      	sub	sp, #16
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	60f8      	str	r0, [r7, #12]
 8001c52:	60b9      	str	r1, [r7, #8]
 8001c54:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	6a19      	ldr	r1, [r3, #32]
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	435b      	muls	r3, r3
 8001c5e:	68ba      	ldr	r2, [r7, #8]
 8001c60:	4353      	muls	r3, r2
 8001c62:	68ba      	ldr	r2, [r7, #8]
 8001c64:	435a      	muls	r2, r3
 8001c66:	0013      	movs	r3, r2
 8001c68:	011b      	lsls	r3, r3, #4
 8001c6a:	1a9b      	subs	r3, r3, r2
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	400b      	ands	r3, r1
 8001c70:	001a      	movs	r2, r3
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	435b      	muls	r3, r3
 8001c76:	68b9      	ldr	r1, [r7, #8]
 8001c78:	434b      	muls	r3, r1
 8001c7a:	68b9      	ldr	r1, [r7, #8]
 8001c7c:	434b      	muls	r3, r1
 8001c7e:	6879      	ldr	r1, [r7, #4]
 8001c80:	434b      	muls	r3, r1
 8001c82:	431a      	orrs	r2, r3
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	621a      	str	r2, [r3, #32]
}
 8001c88:	46c0      	nop			; (mov r8, r8)
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	b004      	add	sp, #16
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <LL_GPIO_SetAFPin_8_15>:
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	60f8      	str	r0, [r7, #12]
 8001c98:	60b9      	str	r1, [r7, #8]
 8001c9a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	0a1b      	lsrs	r3, r3, #8
 8001ca4:	68ba      	ldr	r2, [r7, #8]
 8001ca6:	0a12      	lsrs	r2, r2, #8
 8001ca8:	4353      	muls	r3, r2
 8001caa:	68ba      	ldr	r2, [r7, #8]
 8001cac:	0a12      	lsrs	r2, r2, #8
 8001cae:	4353      	muls	r3, r2
 8001cb0:	68ba      	ldr	r2, [r7, #8]
 8001cb2:	0a12      	lsrs	r2, r2, #8
 8001cb4:	435a      	muls	r2, r3
 8001cb6:	0013      	movs	r3, r2
 8001cb8:	011b      	lsls	r3, r3, #4
 8001cba:	1a9b      	subs	r3, r3, r2
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	400b      	ands	r3, r1
 8001cc0:	001a      	movs	r2, r3
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	0a1b      	lsrs	r3, r3, #8
 8001cc6:	68b9      	ldr	r1, [r7, #8]
 8001cc8:	0a09      	lsrs	r1, r1, #8
 8001cca:	434b      	muls	r3, r1
 8001ccc:	68b9      	ldr	r1, [r7, #8]
 8001cce:	0a09      	lsrs	r1, r1, #8
 8001cd0:	434b      	muls	r3, r1
 8001cd2:	68b9      	ldr	r1, [r7, #8]
 8001cd4:	0a09      	lsrs	r1, r1, #8
 8001cd6:	434b      	muls	r3, r1
 8001cd8:	6879      	ldr	r1, [r7, #4]
 8001cda:	434b      	muls	r3, r1
 8001cdc:	431a      	orrs	r2, r3
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001ce2:	46c0      	nop			; (mov r8, r8)
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	b004      	add	sp, #16
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b084      	sub	sp, #16
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
 8001cf2:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	60fb      	str	r3, [r7, #12]
  uint32_t currentpin = 0x00000000U;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60bb      	str	r3, [r7, #8]
  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  /* pinpos = 0; useless as already done in default initialization */

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001cfc:	e048      	b.n	8001d90 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2101      	movs	r1, #1
 8001d04:	68fa      	ldr	r2, [r7, #12]
 8001d06:	4091      	lsls	r1, r2
 8001d08:	000a      	movs	r2, r1
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	60bb      	str	r3, [r7, #8]

    if (currentpin)
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d03a      	beq.n	8001d8a <LL_GPIO_Init+0xa0>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d003      	beq.n	8001d24 <LL_GPIO_Init+0x3a>
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	2b02      	cmp	r3, #2
 8001d22:	d10e      	bne.n	8001d42 <LL_GPIO_Init+0x58>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	689a      	ldr	r2, [r3, #8]
 8001d28:	68b9      	ldr	r1, [r7, #8]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	0018      	movs	r0, r3
 8001d2e:	f7ff ff54 	bl	8001bda <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	6819      	ldr	r1, [r3, #0]
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	68da      	ldr	r2, [r3, #12]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	f7ff ff37 	bl	8001bb0 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	691a      	ldr	r2, [r3, #16]
 8001d46:	68b9      	ldr	r1, [r7, #8]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	f7ff ff61 	bl	8001c12 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d111      	bne.n	8001d7c <LL_GPIO_Init+0x92>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	2bff      	cmp	r3, #255	; 0xff
 8001d5c:	d807      	bhi.n	8001d6e <LL_GPIO_Init+0x84>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	695a      	ldr	r2, [r3, #20]
 8001d62:	68b9      	ldr	r1, [r7, #8]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	0018      	movs	r0, r3
 8001d68:	f7ff ff6f 	bl	8001c4a <LL_GPIO_SetAFPin_0_7>
 8001d6c:	e006      	b.n	8001d7c <LL_GPIO_Init+0x92>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	695a      	ldr	r2, [r3, #20]
 8001d72:	68b9      	ldr	r1, [r7, #8]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	0018      	movs	r0, r3
 8001d78:	f7ff ff8a 	bl	8001c90 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685a      	ldr	r2, [r3, #4]
 8001d80:	68b9      	ldr	r1, [r7, #8]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	0018      	movs	r0, r3
 8001d86:	f7ff fef7 	bl	8001b78 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	40da      	lsrs	r2, r3
 8001d98:	1e13      	subs	r3, r2, #0
 8001d9a:	d1b0      	bne.n	8001cfe <LL_GPIO_Init+0x14>
  }


  return (SUCCESS);
 8001d9c:	2300      	movs	r3, #0
}
 8001d9e:	0018      	movs	r0, r3
 8001da0:	46bd      	mov	sp, r7
 8001da2:	b004      	add	sp, #16
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <LL_TIM_SetPrescaler>:
{
 8001da6:	b580      	push	{r7, lr}
 8001da8:	b082      	sub	sp, #8
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	6078      	str	r0, [r7, #4]
 8001dae:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	683a      	ldr	r2, [r7, #0]
 8001db4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001db6:	46c0      	nop			; (mov r8, r8)
 8001db8:	46bd      	mov	sp, r7
 8001dba:	b002      	add	sp, #8
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <LL_TIM_SetAutoReload>:
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b082      	sub	sp, #8
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
 8001dc6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	683a      	ldr	r2, [r7, #0]
 8001dcc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001dce:	46c0      	nop			; (mov r8, r8)
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	b002      	add	sp, #8
 8001dd4:	bd80      	pop	{r7, pc}

08001dd6 <LL_TIM_OC_SetCompareCH1>:
{
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b082      	sub	sp, #8
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
 8001dde:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	683a      	ldr	r2, [r7, #0]
 8001de4:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001de6:	46c0      	nop			; (mov r8, r8)
 8001de8:	46bd      	mov	sp, r7
 8001dea:	b002      	add	sp, #8
 8001dec:	bd80      	pop	{r7, pc}

08001dee <LL_TIM_OC_SetCompareCH2>:
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
 8001df6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	683a      	ldr	r2, [r7, #0]
 8001dfc:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001dfe:	46c0      	nop			; (mov r8, r8)
 8001e00:	46bd      	mov	sp, r7
 8001e02:	b002      	add	sp, #8
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <LL_TIM_OC_SetCompareCH3>:
{
 8001e06:	b580      	push	{r7, lr}
 8001e08:	b082      	sub	sp, #8
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
 8001e0e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	683a      	ldr	r2, [r7, #0]
 8001e14:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001e16:	46c0      	nop			; (mov r8, r8)
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	b002      	add	sp, #8
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <LL_TIM_OC_SetCompareCH4>:
{
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b082      	sub	sp, #8
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
 8001e26:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	683a      	ldr	r2, [r7, #0]
 8001e2c:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001e2e:	46c0      	nop			; (mov r8, r8)
 8001e30:	46bd      	mov	sp, r7
 8001e32:	b002      	add	sp, #8
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b082      	sub	sp, #8
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	695b      	ldr	r3, [r3, #20]
 8001e42:	2201      	movs	r2, #1
 8001e44:	431a      	orrs	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	615a      	str	r2, [r3, #20]
}
 8001e4a:	46c0      	nop			; (mov r8, r8)
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	b002      	add	sp, #8
 8001e50:	bd80      	pop	{r7, pc}
	...

08001e54 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	2380      	movs	r3, #128	; 0x80
 8001e68:	05db      	lsls	r3, r3, #23
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d003      	beq.n	8001e76 <LL_TIM_Init+0x22>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a1a      	ldr	r2, [pc, #104]	; (8001edc <LL_TIM_Init+0x88>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d107      	bne.n	8001e86 <LL_TIM_Init+0x32>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2270      	movs	r2, #112	; 0x70
 8001e7a:	4393      	bics	r3, r2
 8001e7c:	001a      	movs	r2, r3
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	2380      	movs	r3, #128	; 0x80
 8001e8a:	05db      	lsls	r3, r3, #23
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d003      	beq.n	8001e98 <LL_TIM_Init+0x44>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a12      	ldr	r2, [pc, #72]	; (8001edc <LL_TIM_Init+0x88>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d106      	bne.n	8001ea6 <LL_TIM_Init+0x52>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	4a11      	ldr	r2, [pc, #68]	; (8001ee0 <LL_TIM_Init+0x8c>)
 8001e9c:	401a      	ands	r2, r3
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	68fa      	ldr	r2, [r7, #12]
 8001eaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	0011      	movs	r1, r2
 8001eb4:	0018      	movs	r0, r3
 8001eb6:	f7ff ff82 	bl	8001dbe <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	881b      	ldrh	r3, [r3, #0]
 8001ebe:	001a      	movs	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	0011      	movs	r1, r2
 8001ec4:	0018      	movs	r0, r3
 8001ec6:	f7ff ff6e 	bl	8001da6 <LL_TIM_SetPrescaler>
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f7ff ffb2 	bl	8001e36 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8001ed2:	2300      	movs	r3, #0
}
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	b004      	add	sp, #16
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40010800 	.word	0x40010800
 8001ee0:	fffffcff 	.word	0xfffffcff

08001ee4 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8001ee4:	b590      	push	{r4, r7, lr}
 8001ee6:	b087      	sub	sp, #28
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8001ef0:	2317      	movs	r3, #23
 8001ef2:	18fb      	adds	r3, r7, r3
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	701a      	strb	r2, [r3, #0]

  switch (Channel)
 8001ef8:	68ba      	ldr	r2, [r7, #8]
 8001efa:	2380      	movs	r3, #128	; 0x80
 8001efc:	015b      	lsls	r3, r3, #5
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d036      	beq.n	8001f70 <LL_TIM_OC_Init+0x8c>
 8001f02:	68ba      	ldr	r2, [r7, #8]
 8001f04:	2380      	movs	r3, #128	; 0x80
 8001f06:	015b      	lsls	r3, r3, #5
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d83c      	bhi.n	8001f86 <LL_TIM_OC_Init+0xa2>
 8001f0c:	68ba      	ldr	r2, [r7, #8]
 8001f0e:	2380      	movs	r3, #128	; 0x80
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d021      	beq.n	8001f5a <LL_TIM_OC_Init+0x76>
 8001f16:	68ba      	ldr	r2, [r7, #8]
 8001f18:	2380      	movs	r3, #128	; 0x80
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d832      	bhi.n	8001f86 <LL_TIM_OC_Init+0xa2>
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d003      	beq.n	8001f2e <LL_TIM_OC_Init+0x4a>
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	2b10      	cmp	r3, #16
 8001f2a:	d00b      	beq.n	8001f44 <LL_TIM_OC_Init+0x60>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8001f2c:	e02b      	b.n	8001f86 <LL_TIM_OC_Init+0xa2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8001f2e:	2317      	movs	r3, #23
 8001f30:	18fc      	adds	r4, r7, r3
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	0011      	movs	r1, r2
 8001f38:	0018      	movs	r0, r3
 8001f3a:	f000 f82c 	bl	8001f96 <OC1Config>
 8001f3e:	0003      	movs	r3, r0
 8001f40:	7023      	strb	r3, [r4, #0]
      break;
 8001f42:	e021      	b.n	8001f88 <LL_TIM_OC_Init+0xa4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8001f44:	2317      	movs	r3, #23
 8001f46:	18fc      	adds	r4, r7, r3
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	0011      	movs	r1, r2
 8001f4e:	0018      	movs	r0, r3
 8001f50:	f000 f868 	bl	8002024 <OC2Config>
 8001f54:	0003      	movs	r3, r0
 8001f56:	7023      	strb	r3, [r4, #0]
      break;
 8001f58:	e016      	b.n	8001f88 <LL_TIM_OC_Init+0xa4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8001f5a:	2317      	movs	r3, #23
 8001f5c:	18fc      	adds	r4, r7, r3
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	0011      	movs	r1, r2
 8001f64:	0018      	movs	r0, r3
 8001f66:	f000 f8a9 	bl	80020bc <OC3Config>
 8001f6a:	0003      	movs	r3, r0
 8001f6c:	7023      	strb	r3, [r4, #0]
      break;
 8001f6e:	e00b      	b.n	8001f88 <LL_TIM_OC_Init+0xa4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8001f70:	2317      	movs	r3, #23
 8001f72:	18fc      	adds	r4, r7, r3
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	0011      	movs	r1, r2
 8001f7a:	0018      	movs	r0, r3
 8001f7c:	f000 f8e8 	bl	8002150 <OC4Config>
 8001f80:	0003      	movs	r3, r0
 8001f82:	7023      	strb	r3, [r4, #0]
      break;
 8001f84:	e000      	b.n	8001f88 <LL_TIM_OC_Init+0xa4>
      break;
 8001f86:	46c0      	nop			; (mov r8, r8)
  }

  return result;
 8001f88:	2317      	movs	r3, #23
 8001f8a:	18fb      	adds	r3, r7, r3
 8001f8c:	781b      	ldrb	r3, [r3, #0]
}
 8001f8e:	0018      	movs	r0, r3
 8001f90:	46bd      	mov	sp, r7
 8001f92:	b007      	add	sp, #28
 8001f94:	bd90      	pop	{r4, r7, pc}

08001f96 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b086      	sub	sp, #24
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
 8001f9e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a1b      	ldr	r3, [r3, #32]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	4393      	bics	r3, r2
 8001fa8:	001a      	movs	r2, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a1b      	ldr	r3, [r3, #32]
 8001fb2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	699b      	ldr	r3, [r3, #24]
 8001fbe:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2203      	movs	r2, #3
 8001fc4:	4393      	bics	r3, r2
 8001fc6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2270      	movs	r2, #112	; 0x70
 8001fcc:	4393      	bics	r3, r2
 8001fce:	001a      	movs	r2, r3
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	2202      	movs	r2, #2
 8001fdc:	4393      	bics	r3, r2
 8001fde:	001a      	movs	r2, r3
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	2201      	movs	r2, #1
 8001fec:	4393      	bics	r3, r2
 8001fee:	001a      	movs	r2, r3
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	693a      	ldr	r2, [r7, #16]
 8001ffc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	689a      	ldr	r2, [r3, #8]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	0011      	movs	r1, r2
 800200c:	0018      	movs	r0, r3
 800200e:	f7ff fee2 	bl	8001dd6 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	697a      	ldr	r2, [r7, #20]
 8002016:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002018:	2300      	movs	r3, #0
}
 800201a:	0018      	movs	r0, r3
 800201c:	46bd      	mov	sp, r7
 800201e:	b006      	add	sp, #24
 8002020:	bd80      	pop	{r7, pc}
	...

08002024 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	2210      	movs	r2, #16
 8002034:	4393      	bics	r3, r2
 8002036:	001a      	movs	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a1b      	ldr	r3, [r3, #32]
 8002040:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	4a18      	ldr	r2, [pc, #96]	; (80020b4 <OC2Config+0x90>)
 8002052:	4013      	ands	r3, r2
 8002054:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	4a17      	ldr	r2, [pc, #92]	; (80020b8 <OC2Config+0x94>)
 800205a:	401a      	ands	r2, r3
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	021b      	lsls	r3, r3, #8
 8002062:	4313      	orrs	r3, r2
 8002064:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	2220      	movs	r2, #32
 800206a:	4393      	bics	r3, r2
 800206c:	001a      	movs	r2, r3
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	011b      	lsls	r3, r3, #4
 8002074:	4313      	orrs	r3, r2
 8002076:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	2210      	movs	r2, #16
 800207c:	4393      	bics	r3, r2
 800207e:	001a      	movs	r2, r3
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	011b      	lsls	r3, r3, #4
 8002086:	4313      	orrs	r3, r2
 8002088:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	68fa      	ldr	r2, [r7, #12]
 8002094:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	689a      	ldr	r2, [r3, #8]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	0011      	movs	r1, r2
 800209e:	0018      	movs	r0, r3
 80020a0:	f7ff fea5 	bl	8001dee <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	697a      	ldr	r2, [r7, #20]
 80020a8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	0018      	movs	r0, r3
 80020ae:	46bd      	mov	sp, r7
 80020b0:	b006      	add	sp, #24
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	fffffcff 	.word	0xfffffcff
 80020b8:	ffff8fff 	.word	0xffff8fff

080020bc <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a1b      	ldr	r3, [r3, #32]
 80020ca:	4a1f      	ldr	r2, [pc, #124]	; (8002148 <OC3Config+0x8c>)
 80020cc:	401a      	ands	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6a1b      	ldr	r3, [r3, #32]
 80020d6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2203      	movs	r2, #3
 80020e8:	4393      	bics	r3, r2
 80020ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2270      	movs	r2, #112	; 0x70
 80020f0:	4393      	bics	r3, r2
 80020f2:	001a      	movs	r2, r3
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	4a13      	ldr	r2, [pc, #76]	; (800214c <OC3Config+0x90>)
 8002100:	401a      	ands	r2, r3
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	021b      	lsls	r3, r3, #8
 8002108:	4313      	orrs	r3, r2
 800210a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	4a0e      	ldr	r2, [pc, #56]	; (8002148 <OC3Config+0x8c>)
 8002110:	401a      	ands	r2, r3
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	021b      	lsls	r3, r3, #8
 8002118:	4313      	orrs	r3, r2
 800211a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	693a      	ldr	r2, [r7, #16]
 8002120:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	68fa      	ldr	r2, [r7, #12]
 8002126:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	689a      	ldr	r2, [r3, #8]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	0011      	movs	r1, r2
 8002130:	0018      	movs	r0, r3
 8002132:	f7ff fe68 	bl	8001e06 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	697a      	ldr	r2, [r7, #20]
 800213a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800213c:	2300      	movs	r3, #0
}
 800213e:	0018      	movs	r0, r3
 8002140:	46bd      	mov	sp, r7
 8002142:	b006      	add	sp, #24
 8002144:	bd80      	pop	{r7, pc}
 8002146:	46c0      	nop			; (mov r8, r8)
 8002148:	fffffeff 	.word	0xfffffeff
 800214c:	fffffdff 	.word	0xfffffdff

08002150 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6a1b      	ldr	r3, [r3, #32]
 800215e:	4a1f      	ldr	r2, [pc, #124]	; (80021dc <OC4Config+0x8c>)
 8002160:	401a      	ands	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6a1b      	ldr	r3, [r3, #32]
 800216a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	69db      	ldr	r3, [r3, #28]
 8002176:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	4a19      	ldr	r2, [pc, #100]	; (80021e0 <OC4Config+0x90>)
 800217c:	4013      	ands	r3, r2
 800217e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	4a18      	ldr	r2, [pc, #96]	; (80021e4 <OC4Config+0x94>)
 8002184:	401a      	ands	r2, r3
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	021b      	lsls	r3, r3, #8
 800218c:	4313      	orrs	r3, r2
 800218e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	4a15      	ldr	r2, [pc, #84]	; (80021e8 <OC4Config+0x98>)
 8002194:	401a      	ands	r2, r3
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	031b      	lsls	r3, r3, #12
 800219c:	4313      	orrs	r3, r2
 800219e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	4a0e      	ldr	r2, [pc, #56]	; (80021dc <OC4Config+0x8c>)
 80021a4:	401a      	ands	r2, r3
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	031b      	lsls	r3, r3, #12
 80021ac:	4313      	orrs	r3, r2
 80021ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	689a      	ldr	r2, [r3, #8]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	0011      	movs	r1, r2
 80021c4:	0018      	movs	r0, r3
 80021c6:	f7ff fe2a 	bl	8001e1e <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	697a      	ldr	r2, [r7, #20]
 80021ce:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	0018      	movs	r0, r3
 80021d4:	46bd      	mov	sp, r7
 80021d6:	b006      	add	sp, #24
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	46c0      	nop			; (mov r8, r8)
 80021dc:	ffffefff 	.word	0xffffefff
 80021e0:	fffffcff 	.word	0xfffffcff
 80021e4:	ffff8fff 	.word	0xffff8fff
 80021e8:	ffffdfff 	.word	0xffffdfff

080021ec <__libc_init_array>:
 80021ec:	b570      	push	{r4, r5, r6, lr}
 80021ee:	2600      	movs	r6, #0
 80021f0:	4d0c      	ldr	r5, [pc, #48]	; (8002224 <__libc_init_array+0x38>)
 80021f2:	4c0d      	ldr	r4, [pc, #52]	; (8002228 <__libc_init_array+0x3c>)
 80021f4:	1b64      	subs	r4, r4, r5
 80021f6:	10a4      	asrs	r4, r4, #2
 80021f8:	42a6      	cmp	r6, r4
 80021fa:	d109      	bne.n	8002210 <__libc_init_array+0x24>
 80021fc:	2600      	movs	r6, #0
 80021fe:	f000 f821 	bl	8002244 <_init>
 8002202:	4d0a      	ldr	r5, [pc, #40]	; (800222c <__libc_init_array+0x40>)
 8002204:	4c0a      	ldr	r4, [pc, #40]	; (8002230 <__libc_init_array+0x44>)
 8002206:	1b64      	subs	r4, r4, r5
 8002208:	10a4      	asrs	r4, r4, #2
 800220a:	42a6      	cmp	r6, r4
 800220c:	d105      	bne.n	800221a <__libc_init_array+0x2e>
 800220e:	bd70      	pop	{r4, r5, r6, pc}
 8002210:	00b3      	lsls	r3, r6, #2
 8002212:	58eb      	ldr	r3, [r5, r3]
 8002214:	4798      	blx	r3
 8002216:	3601      	adds	r6, #1
 8002218:	e7ee      	b.n	80021f8 <__libc_init_array+0xc>
 800221a:	00b3      	lsls	r3, r6, #2
 800221c:	58eb      	ldr	r3, [r5, r3]
 800221e:	4798      	blx	r3
 8002220:	3601      	adds	r6, #1
 8002222:	e7f2      	b.n	800220a <__libc_init_array+0x1e>
 8002224:	08002290 	.word	0x08002290
 8002228:	08002290 	.word	0x08002290
 800222c:	08002290 	.word	0x08002290
 8002230:	08002294 	.word	0x08002294

08002234 <memset>:
 8002234:	0003      	movs	r3, r0
 8002236:	1882      	adds	r2, r0, r2
 8002238:	4293      	cmp	r3, r2
 800223a:	d100      	bne.n	800223e <memset+0xa>
 800223c:	4770      	bx	lr
 800223e:	7019      	strb	r1, [r3, #0]
 8002240:	3301      	adds	r3, #1
 8002242:	e7f9      	b.n	8002238 <memset+0x4>

08002244 <_init>:
 8002244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002246:	46c0      	nop			; (mov r8, r8)
 8002248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800224a:	bc08      	pop	{r3}
 800224c:	469e      	mov	lr, r3
 800224e:	4770      	bx	lr

08002250 <_fini>:
 8002250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002252:	46c0      	nop			; (mov r8, r8)
 8002254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002256:	bc08      	pop	{r3}
 8002258:	469e      	mov	lr, r3
 800225a:	4770      	bx	lr
