\doxysection{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32l4xx__hal__msp_8c}{stm32l4xx\+\_\+hal\+\_\+msp.\+c}} \\*This file provides code for the MSP Initialization and de-\/\+Initialization codes }{\pageref{stm32l4xx__hal__msp_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{syscalls_8c}{syscalls.\+c}} \\*STM32\+Cube\+IDE Minimal System calls file }{\pageref{syscalls_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{sysmem_8c}{sysmem.\+c}} \\*STM32\+Cube\+IDE System Memory calls file }{\pageref{sysmem_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{system__stm32l4xx_8c}{system\+\_\+stm32l4xx.\+c}} \\*CMSIS Cortex-\/\+M4 Device Peripheral Access Layer System Source File }{\pageref{system__stm32l4xx_8c}}{}
\item\contentsline{section}{Core/\+Src/system/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}} \\*CMSIS STM32\+L476xx Device Peripheral Access Layer Header File }{\pageref{stm32l476xx_8h}}{}
\item\contentsline{section}{Core/\+Src/system/\mbox{\hyperlink{stm32l4xx_8h}{stm32l4xx.\+h}} \\*CMSIS STM32\+L4xx Device Peripheral Access Layer Header File }{\pageref{stm32l4xx_8h}}{}
\item\contentsline{section}{Core/\+Src/system/\mbox{\hyperlink{system__stm32l4xx_8h}{system\+\_\+stm32l4xx.\+h}} \\*CMSIS Cortex-\/\+M4 Device System Source File for STM32\+L4xx devices }{\pageref{system__stm32l4xx_8h}}{}
\item\contentsline{section}{Core/\+Src/system/cmsis/\mbox{\hyperlink{cmsis__compiler_8h}{cmsis\+\_\+compiler.\+h}} \\*CMSIS compiler generic header file }{\pageref{cmsis__compiler_8h}}{}
\item\contentsline{section}{Core/\+Src/system/cmsis/\mbox{\hyperlink{cmsis__gcc_8h}{cmsis\+\_\+gcc.\+h}} \\*CMSIS compiler GCC header file }{\pageref{cmsis__gcc_8h}}{}
\item\contentsline{section}{Core/\+Src/system/cmsis/\mbox{\hyperlink{cmsis__version_8h}{cmsis\+\_\+version.\+h}} \\*CMSIS Core(\+M) Version definitions }{\pageref{cmsis__version_8h}}{}
\item\contentsline{section}{Core/\+Src/system/cmsis/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}} \\*CMSIS Cortex-\/\+M4 Core Peripheral Access Layer Header File }{\pageref{core__cm4_8h}}{}
\item\contentsline{section}{Core/\+Src/system/cmsis/\mbox{\hyperlink{mpu__armv7_8h_source}{mpu\+\_\+armv7.\+h}} }{\pageref{mpu__armv7_8h_source}}{}
\item\contentsline{section}{Core/\+Src/system/cmsis/\mbox{\hyperlink{tz__context_8h_source}{tz\+\_\+context.\+h}} }{\pageref{tz__context_8h_source}}{}
\end{DoxyCompactList}
