`timescale 1ns / 1ps
module half_adder (
    input a,b,
    output sum,carry
);

endmodule
module full_adder(
    input [2:0] i,
    output [1:0] o
    );
    wire w1,w2,w3;
half_adder ha1(w1,w2,i[0],i[1]);
half_adder ha2(o[0],w3,w1,i[2]);
or or_gate(o[1],w2,w3);
endmodule

