{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606227920776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606227920776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 11:25:20 2020 " "Processing started: Tue Nov 24 11:25:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606227920776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227920776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2MipsUnicycle -c Lab2MipsUnicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2MipsUnicycle -c Lab2MipsUnicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227920776 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "rom32bit.qip " "Tcl Script File rom32bit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE rom32bit.qip " "set_global_assignment -name QIP_FILE rom32bit.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1606227920896 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1606227920896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606227921045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606227921045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2mipsunicycle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2mipsunicycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2MipsUnicycle " "Found entity 1: Lab2MipsUnicycle" {  } { { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927734 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux2-1bit.bdf " "Can't analyze file -- file mux2-1bit.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606227927736 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux4-1bit.bdf " "Can't analyze file -- file mux4-1bit.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606227927738 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fulladder2-1bit.bdf " "Can't analyze file -- file fulladder2-1bit.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606227927741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1bit " "Found entity 1: mux2_1bit" {  } { { "mux2_1bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/mux2_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1bit " "Found entity 1: mux4_1bit" {  } { { "mux4_1bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/mux4_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder2_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder2_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder2_1bit " "Found entity 1: fulladder2_1bit" {  } { { "fulladder2_1bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/fulladder2_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mini_alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mini_alu " "Found entity 1: mini_alu" {  } { { "mini_alu.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/mini_alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927745 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "alu.bdf " "Can't analyze file -- file alu.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606227927747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu32bit " "Found entity 1: alu32bit" {  } { { "alu32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/alu32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/or32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927750 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Block1.bdf " "Can't analyze file -- file Block1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606227927752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 programcounter " "Found entity 1: programcounter" {  } { { "programcounter.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/programcounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder2_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder2_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder2_32bit " "Found entity 1: fulladder2_32bit" {  } { { "fulladder2_32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/fulladder2_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_32bit " "Found entity 1: mux2_32bit" {  } { { "mux2_32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/mux2_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift1left32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift1left32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift1left32bit " "Found entity 1: shift1left32bit" {  } { { "shift1left32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/shift1left32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift1left16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift1left16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift1left16bit " "Found entity 1: shift1left16bit" {  } { { "shift1left16bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/shift1left16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927758 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "registers.bdf " "Can't analyze file -- file registers.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606227927760 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "instructions_memory.bdf " "Can't analyze file -- file instructions_memory.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606227927763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/dflipflop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop32bit " "Found entity 1: dflipflop32bit" {  } { { "dflipflop32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/dflipflop32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeenabledflipflop32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file writeenabledflipflop32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 writeenabledflipflop32bit " "Found entity 1: writeenabledflipflop32bit" {  } { { "writeenabledflipflop32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/writeenabledflipflop32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux32_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_32bit " "Found entity 1: mux32_32bit" {  } { { "mux32_32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/mux32_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32writeenabledflipflop32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 32writeenabledflipflop32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32writeenabledflipflop32bit " "Found entity 1: 32writeenabledflipflop32bit" {  } { { "32writeenabledflipflop32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/32writeenabledflipflop32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_5bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2_5bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_5bit " "Found entity 1: mux2_5bit" {  } { { "mux2_5bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/mux2_5bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927769 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "and5 " "Entity \"and5\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "and5.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/and5.bdf" { } } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1606227927774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and5_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and5_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and5_1bit " "Found entity 1: and5_1bit" {  } { { "and5_1bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/and5_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "alucontrol.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/alucontrol.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16to32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file signextend16to32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signextend16to32bit " "Found entity 1: signextend16to32bit" {  } { { "signextend16to32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/signextend16to32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32writeenabledflipflop32bit2input.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 32writeenabledflipflop32bit2input.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32writeenabledflipflop32bit2input " "Found entity 1: 32writeenabledflipflop32bit2input" {  } { { "32writeenabledflipflop32bit2input.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/32writeenabledflipflop32bit2input.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927779 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "intructions_memory.vhd " "Can't analyze file -- file intructions_memory.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606227927782 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "instructionsmemory.vhd " "Can't analyze file -- file instructionsmemory.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606227927785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2left32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift2left32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift2left32bit " "Found entity 1: shift2left32bit" {  } { { "shift2left32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/shift2left32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four32bit " "Found entity 1: four32bit" {  } { { "four32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/four32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instructionsmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instructionsmemory " "Found entity 1: instructionsmemory" {  } { { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227927787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227927787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2MipsUnicycle " "Elaborating entity \"Lab2MipsUnicycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606227927822 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 176 896 896 320 "" "" } { 176 800 800 192 "" "" } { 192 800 800 208 "" "" } { 208 800 800 224 "" "" } { 224 800 800 240 "" "" } { 160 736 848 177 "Instruction\[20\]" "" } { 176 736 848 193 "Instruction\[19\]" "" } { 192 736 848 209 "Instruction\[18\]" "" } { 208 736 848 225 "Instruction\[17\]" "" } { 224 736 848 241 "Instruction\[16\]" "" } { 176 848 848 192 "" "" } { 192 848 848 208 "" "" } { 208 848 848 224 "" "" } { 224 848 848 240 "" "" } { -136 800 877 -119 "Instruction\[31\]" "" } { -120 800 800 -104 "" "" } { -104 800 800 -88 "" "" } { -88 800 800 -72 "" "" } { -72 800 800 -56 "" "" } { -56 800 800 -40 "" "" } { -120 800 877 -103 "Instruction\[30\]" "" } { -104 800 877 -87 "Instruction\[29\]" "" } { -88 800 877 -71 "Instruction\[28\]" "" } { -72 800 877 -55 "Instruction\[27\]" "" } { -56 800 877 -39 "Instruction\[26\]" "" } { -120 864 864 -104 "" "" } { -104 864 864 -88 "" "" } { -88 864 864 -72 "" "" } { -72 864 864 -56 "" "" } { -56 864 864 -40 "" "" } { -136 864 960 -119 "OpCode\[5..0\]" "" } { -40 800 800 64 "" "" } { 48 800 877 65 "Instruction\[25\]" "" } { 64 800 800 80 "" "" } { 80 800 800 96 "" "" } { 96 800 800 112 "" "" } { 64 800 877 81 "Instruction\[24\]" "" } { 80 800 877 97 "Instruction\[23\]" "" } { 96 800 877 113 "Instruction\[22\]" "" } { 112 800 800 128 "" "" } { 128 800 800 176 "" "" } { 112 800 877 129 "Instruction\[21\]" "" } { 136 872 1312 160 "Instruction\[25..21\]" "" } { 64 872 872 80 "" "" } { 80 872 872 96 "" "" } { 96 872 872 112 "" "" } { 128 872 872 160 "" "" } { 112 872 872 128 "" "" } { 240 800 800 272 "" "" } { 256 800 877 273 "Instruction\[15\]" "" } { 272 800 800 288 "" "" } { 288 800 800 304 "" "" } { 304 800 800 320 "" "" } { 320 800 800 336 "" "" } { 320 872 1008 337 "Instruction\[15..11\]" "" } { 272 872 872 288 "" "" } { 288 872 872 304 "" "" } { 320 872 872 336 "" "" } { 304 872 872 320 "" "" } { 272 800 877 289 "Instruction\[14\]" "" } { 288 800 877 305 "Instruction\[13\]" "" } { 304 800 877 321 "Instruction\[12\]" "" } { 320 800 877 337 "Instruction\[11\]" "" } { 176 848 896 176 "" "" } { 304 896 1008 321 "Input1\[4..0\]" "" } { 160 896 1312 177 "ReadReg2\[4..0\]" "" } { 336 800 800 352 "" "" } { 336 800 896 353 "Instruction\[15\]" "" } { 352 800 800 360 "" "" } { 360 800 800 368 "" "" } { 368 800 800 376 "" "" } { 376 800 800 384 "" "" } { 384 800 800 392 "" "" } { 392 800 800 400 "" "" } { 400 800 800 408 "" "" } { 552 1304 1304 560 "" "" } { 552 1304 1312 552 "" "" } { 536 856 1304 560 "Instruction\[5..0\]" "" } { 544 738 856 561 "Instruction\[0\]" "" } { 528 738 856 545 "Instruction\[1\]" "" } { 544 800 800 560 "" "" } { 544 856 856 560 "" "" } { 512 738 856 529 "Instruction\[2\]" "" } { 528 800 800 544 "" "" } { 528 856 856 544 "" "" } { 496 738 856 513 "Instruction\[3\]" "" } { 512 800 800 528 "" "" } { 512 856 856 528 "" "" } { 480 738 856 497 "Instruction\[4\]" "" } { 496 800 800 512 "" "" } { 464 738 856 481 "Instruction\[5\]" "" } { 480 800 800 496 "" "" } { 480 856 856 496 "" "" } { 496 856 856 512 "" "" } { 408 800 800 416 "" "" } { 416 800 800 424 "" "" } { 424 800 800 432 "" "" } { 432 800 800 440 "" "" } { 464 800 800 472 "" "" } { 472 800 800 480 "" "" } { 344 800 896 361 "Instruction\[14\]" "" } { 352 800 896 369 "Instruction\[13\]" "" } { 360 800 896 377 "Instruction\[12\]" "" } { 368 800 896 385 "Instruction\[11\]" "" } { 376 800 896 393 "Instruction\[10\]" "" } { 384 800 896 401 "Instruction\[9\]" "" } { 392 800 896 409 "Instruction\[8\]" "" } { 400 800 896 417 "Instruction\[7\]" "" } { 408 800 896 425 "Instruction\[6\]" "" } { 416 800 896 433 "Instruction\[5\]" "" } { 424 800 896 441 "Instruction\[4\]" "" } { 432 800 896 449 "Instruction\[3\]" "" } { 440 800 896 457 "Instruction\[2\]" "" } { 448 800 896 465 "Instruction\[1\]" "" } { 456 800 896 473 "Instruction\[0\]" "" } { 384 896 1296 401 "Instruction\[15..0\]" "" } { 352 896 896 360 "" "" } { 360 896 896 368 "" "" } { 368 896 896 376 "" "" } { 376 896 896 384 "" "" } { 384 896 896 392 "" "" } { 392 896 896 400 "" "" } { 400 896 896 408 "" "" } { 408 896 896 416 "" "" } { 416 896 896 424 "" "" } { 424 896 896 432 "" "" } { 432 896 896 440 "" "" } { 440 896 896 448 "" "" } { 448 896 896 456 "" "" } { 456 896 896 464 "" "" } { 464 896 896 472 "" "" } { 448 728 800 448 "" "" } { 440 800 800 448 "" "" } { 448 800 800 456 "" "" } { 456 800 800 464 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1606227927828 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 168 336 424 185 "Result\[11\]" "" } { 184 336 424 201 "Result\[10\]" "" } { 200 336 424 217 "Result\[9\]" "" } { 216 336 424 233 "Result\[8\]" "" } { 232 336 424 249 "Result\[7\]" "" } { 248 336 424 265 "Result\[6\]" "" } { 264 336 424 281 "Result\[5\]" "" } { 280 336 424 297 "Result\[4\]" "" } { 296 336 424 313 "Result\[3\]" "" } { 312 336 424 329 "Result\[2\]" "" } { 328 336 424 345 "Result\[1\]" "" } { 344 336 424 361 "Result\[0\]" "" } { 448 424 448 448 "" "" } { 184 424 424 200 "" "" } { 200 424 424 216 "" "" } { 216 424 424 232 "" "" } { 232 424 424 248 "" "" } { 248 424 424 264 "" "" } { 264 424 424 280 "" "" } { 280 424 424 296 "" "" } { 296 424 424 312 "" "" } { 312 424 424 328 "" "" } { 328 424 424 344 "" "" } { 344 424 424 360 "" "" } { 360 400 424 460 "Read_Address\[11..0\]" "" } { 448 312 336 448 "" "" } { 184 336 336 200 "" "" } { 200 336 336 216 "" "" } { 216 336 336 232 "" "" } { 232 336 336 248 "" "" } { 248 336 336 264 "" "" } { 264 336 336 280 "" "" } { 280 336 336 296 "" "" } { 296 336 336 312 "" "" } { 312 336 336 328 "" "" } { 328 336 336 344 "" "" } { 344 336 336 360 "" "" } { -232 336 336 184 "" "" } { 360 312 336 448 "Result\[31..0\]" "" } { -248 336 432 -231 "Input2\[31..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1606227927829 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 176 896 896 320 "" "" } { 176 800 800 192 "" "" } { 192 800 800 208 "" "" } { 208 800 800 224 "" "" } { 224 800 800 240 "" "" } { 160 736 848 177 "Instruction\[20\]" "" } { 176 736 848 193 "Instruction\[19\]" "" } { 192 736 848 209 "Instruction\[18\]" "" } { 208 736 848 225 "Instruction\[17\]" "" } { 224 736 848 241 "Instruction\[16\]" "" } { 176 848 848 192 "" "" } { 192 848 848 208 "" "" } { 208 848 848 224 "" "" } { 224 848 848 240 "" "" } { -136 800 877 -119 "Instruction\[31\]" "" } { -120 800 800 -104 "" "" } { -104 800 800 -88 "" "" } { -88 800 800 -72 "" "" } { -72 800 800 -56 "" "" } { -56 800 800 -40 "" "" } { -120 800 877 -103 "Instruction\[30\]" "" } { -104 800 877 -87 "Instruction\[29\]" "" } { -88 800 877 -71 "Instruction\[28\]" "" } { -72 800 877 -55 "Instruction\[27\]" "" } { -56 800 877 -39 "Instruction\[26\]" "" } { -120 864 864 -104 "" "" } { -104 864 864 -88 "" "" } { -88 864 864 -72 "" "" } { -72 864 864 -56 "" "" } { -56 864 864 -40 "" "" } { -136 864 960 -119 "OpCode\[5..0\]" "" } { -40 800 800 64 "" "" } { 48 800 877 65 "Instruction\[25\]" "" } { 64 800 800 80 "" "" } { 80 800 800 96 "" "" } { 96 800 800 112 "" "" } { 64 800 877 81 "Instruction\[24\]" "" } { 80 800 877 97 "Instruction\[23\]" "" } { 96 800 877 113 "Instruction\[22\]" "" } { 112 800 800 128 "" "" } { 128 800 800 176 "" "" } { 112 800 877 129 "Instruction\[21\]" "" } { 136 872 1312 160 "Instruction\[25..21\]" "" } { 64 872 872 80 "" "" } { 80 872 872 96 "" "" } { 96 872 872 112 "" "" } { 128 872 872 160 "" "" } { 112 872 872 128 "" "" } { 240 800 800 272 "" "" } { 256 800 877 273 "Instruction\[15\]" "" } { 272 800 800 288 "" "" } { 288 800 800 304 "" "" } { 304 800 800 320 "" "" } { 320 800 800 336 "" "" } { 320 872 1008 337 "Instruction\[15..11\]" "" } { 272 872 872 288 "" "" } { 288 872 872 304 "" "" } { 320 872 872 336 "" "" } { 304 872 872 320 "" "" } { 272 800 877 289 "Instruction\[14\]" "" } { 288 800 877 305 "Instruction\[13\]" "" } { 304 800 877 321 "Instruction\[12\]" "" } { 320 800 877 337 "Instruction\[11\]" "" } { 176 848 896 176 "" "" } { 304 896 1008 321 "Input1\[4..0\]" "" } { 160 896 1312 177 "ReadReg2\[4..0\]" "" } { 336 800 800 352 "" "" } { 336 800 896 353 "Instruction\[15\]" "" } { 352 800 800 360 "" "" } { 360 800 800 368 "" "" } { 368 800 800 376 "" "" } { 376 800 800 384 "" "" } { 384 800 800 392 "" "" } { 392 800 800 400 "" "" } { 400 800 800 408 "" "" } { 552 1304 1304 560 "" "" } { 552 1304 1312 552 "" "" } { 536 856 1304 560 "Instruction\[5..0\]" "" } { 544 738 856 561 "Instruction\[0\]" "" } { 528 738 856 545 "Instruction\[1\]" "" } { 544 800 800 560 "" "" } { 544 856 856 560 "" "" } { 512 738 856 529 "Instruction\[2\]" "" } { 528 800 800 544 "" "" } { 528 856 856 544 "" "" } { 496 738 856 513 "Instruction\[3\]" "" } { 512 800 800 528 "" "" } { 512 856 856 528 "" "" } { 480 738 856 497 "Instruction\[4\]" "" } { 496 800 800 512 "" "" } { 464 738 856 481 "Instruction\[5\]" "" } { 480 800 800 496 "" "" } { 480 856 856 496 "" "" } { 496 856 856 512 "" "" } { 408 800 800 416 "" "" } { 416 800 800 424 "" "" } { 424 800 800 432 "" "" } { 432 800 800 440 "" "" } { 464 800 800 472 "" "" } { 472 800 800 480 "" "" } { 344 800 896 361 "Instruction\[14\]" "" } { 352 800 896 369 "Instruction\[13\]" "" } { 360 800 896 377 "Instruction\[12\]" "" } { 368 800 896 385 "Instruction\[11\]" "" } { 376 800 896 393 "Instruction\[10\]" "" } { 384 800 896 401 "Instruction\[9\]" "" } { 392 800 896 409 "Instruction\[8\]" "" } { 400 800 896 417 "Instruction\[7\]" "" } { 408 800 896 425 "Instruction\[6\]" "" } { 416 800 896 433 "Instruction\[5\]" "" } { 424 800 896 441 "Instruction\[4\]" "" } { 432 800 896 449 "Instruction\[3\]" "" } { 440 800 896 457 "Instruction\[2\]" "" } { 448 800 896 465 "Instruction\[1\]" "" } { 456 800 896 473 "Instruction\[0\]" "" } { 384 896 1296 401 "Instruction\[15..0\]" "" } { 352 896 896 360 "" "" } { 360 896 896 368 "" "" } { 368 896 896 376 "" "" } { 376 896 896 384 "" "" } { 384 896 896 392 "" "" } { 392 896 896 400 "" "" } { 400 896 896 408 "" "" } { 408 896 896 416 "" "" } { 416 896 896 424 "" "" } { 424 896 896 432 "" "" } { 432 896 896 440 "" "" } { 440 896 896 448 "" "" } { 448 896 896 456 "" "" } { 456 896 896 464 "" "" } { 464 896 896 472 "" "" } { 448 728 800 448 "" "" } { 440 800 800 448 "" "" } { 448 800 800 456 "" "" } { 456 800 800 464 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1606227927829 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registers.vhd 2 1 " "Using design file registers.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "registers.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/registers.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227928218 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/registers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227928218 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606227928218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:inst " "Elaborating entity \"registers\" for hierarchy \"registers:inst\"" {  } { { "Lab2MipsUnicycle.bdf" "inst" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 96 1312 1560 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928221 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_write registers.vhd(59) " "VHDL Process Statement warning at registers.vhd(59): signal \"reg_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/registers.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606227928222 "|Lab2MipsUnicycle|registers:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst5 " "Elaborating entity \"control\" for hierarchy \"control:inst5\"" {  } { { "Lab2MipsUnicycle.bdf" "inst5" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { -152 960 1160 72 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and5_1bit control:inst5\|and5_1bit:inst3 " "Elaborating entity \"and5_1bit\" for hierarchy \"control:inst5\|and5_1bit:inst3\"" {  } { { "control.bdf" "inst3" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/control.bdf" { { -160 608 776 -32 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_32bit mux2_32bit:inst16 " "Elaborating entity \"mux2_32bit\" for hierarchy \"mux2_32bit:inst16\"" {  } { { "Lab2MipsUnicycle.bdf" "inst16" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 112 2704 2912 208 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1bit mux2_32bit:inst16\|mux2_1bit:inst999 " "Elaborating entity \"mux2_1bit\" for hierarchy \"mux2_32bit:inst16\|mux2_1bit:inst999\"" {  } { { "mux2_32bit.bdf" "inst999" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/mux2_32bit.bdf" { { -48 432 568 48 "inst999" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928225 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memory.vhd 2 1 " "Using design file memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behavioral " "Found design unit 1: memory-behavioral" {  } { { "memory.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227928237 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227928237 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606227928237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst4 " "Elaborating entity \"memory\" for hierarchy \"memory:inst4\"" {  } { { "Lab2MipsUnicycle.bdf" "inst4" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 104 2376 2608 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32bit alu32bit:inst2 " "Elaborating entity \"alu32bit\" for hierarchy \"alu32bit:inst2\"" {  } { { "Lab2MipsUnicycle.bdf" "inst2" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 104 2040 2248 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 alu32bit:inst2\|or32:inst1 " "Elaborating entity \"or32\" for hierarchy \"alu32bit:inst2\|or32:inst1\"" {  } { { "alu32bit.bdf" "inst1" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/alu32bit.bdf" { { 3232 640 776 3808 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mini_alu alu32bit:inst2\|mini_alu:inst " "Elaborating entity \"mini_alu\" for hierarchy \"alu32bit:inst2\|mini_alu:inst\"" {  } { { "alu32bit.bdf" "inst" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/alu32bit.bdf" { { 32 336 496 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1bit alu32bit:inst2\|mini_alu:inst\|mux4_1bit:inst34 " "Elaborating entity \"mux4_1bit\" for hierarchy \"alu32bit:inst2\|mini_alu:inst\|mux4_1bit:inst34\"" {  } { { "mini_alu.bdf" "inst34" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/mini_alu.bdf" { { 256 752 896 416 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2_1bit alu32bit:inst2\|mini_alu:inst\|fulladder2_1bit:inst31 " "Elaborating entity \"fulladder2_1bit\" for hierarchy \"alu32bit:inst2\|mini_alu:inst\|fulladder2_1bit:inst31\"" {  } { { "mini_alu.bdf" "inst31" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/mini_alu.bdf" { { 392 584 712 488 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol alucontrol:inst12 " "Elaborating entity \"alucontrol\" for hierarchy \"alucontrol:inst12\"" {  } { { "Lab2MipsUnicycle.bdf" "inst12" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 504 1312 1616 600 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928287 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst3 " "Primitive \"NOT\" of instance \"inst3\" not used" {  } { { "alucontrol.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/alucontrol.bdf" { { -864 616 664 -832 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1606227928288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend16to32bit signextend16to32bit:inst3 " "Elaborating entity \"signextend16to32bit\" for hierarchy \"signextend16to32bit:inst3\"" {  } { { "Lab2MipsUnicycle.bdf" "inst3" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 368 1296 1568 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928293 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "signextend16to32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/signextend16to32bit.bdf" { { 448 680 720 448 "" "" } { -168 720 736 -168 "" "" } { -200 720 736 -200 "" "" } { -200 720 720 -168 "" "" } { -136 720 736 -136 "" "" } { -168 720 720 -136 "" "" } { -104 720 736 -104 "" "" } { -136 720 720 -104 "" "" } { -72 720 736 -72 "" "" } { -104 720 720 -72 "" "" } { -40 720 736 -40 "" "" } { -72 720 720 -40 "" "" } { -8 720 736 -8 "" "" } { -40 720 720 -8 "" "" } { 24 720 736 24 "" "" } { -8 720 720 24 "" "" } { 56 720 736 56 "" "" } { 24 720 720 56 "" "" } { 88 720 736 88 "" "" } { 56 720 720 88 "" "" } { 120 720 736 120 "" "" } { 88 720 720 120 "" "" } { 152 720 736 152 "" "" } { 120 720 720 152 "" "" } { 184 720 736 184 "" "" } { 152 720 720 184 "" "" } { 216 720 736 216 "" "" } { 184 720 720 216 "" "" } { 248 720 736 248 "" "" } { 280 720 736 280 "" "" } { 216 720 720 248 "" "" } { 248 720 720 280 "" "" } { 280 696 720 448 "Input16bit\[15\]" "" } { 264 832 1016 281 "Output32bit\[16\]" "" } { 280 992 1016 448 "Output32bit\[31..16\]" "" } { 232 832 1016 249 "Output32bit\[17\]" "" } { 248 1016 1016 280 "" "" } { 200 832 1016 217 "Output32bit\[18\]" "" } { 216 1016 1016 248 "" "" } { 168 832 1016 185 "Output32bit\[19\]" "" } { 184 1016 1016 216 "" "" } { -216 832 1016 -199 "Output32bit\[31\]" "" } { -184 832 1016 -167 "Output32bit\[30\]" "" } { -200 1016 1016 -168 "" "" } { -152 832 1016 -135 "Output32bit\[29\]" "" } { -168 1016 1016 -136 "" "" } { -120 832 1016 -103 "Output32bit\[28\]" "" } { -136 1016 1016 -104 "" "" } { -88 832 1016 -71 "Output32bit\[27\]" "" } { -104 1016 1016 -72 "" "" } { -56 832 1016 -39 "Output32bit\[26\]" "" } { -72 1016 1016 -40 "" "" } { -24 832 1016 -7 "Output32bit\[25\]" "" } { -40 1016 1016 -8 "" "" } { 8 832 1016 25 "Output32bit\[24\]" "" } { -8 1016 1016 24 "" "" } { 40 832 1016 57 "Output32bit\[23\]" "" } { 24 1016 1016 56 "" "" } { 72 832 1016 89 "Output32bit\[22\]" "" } { 56 1016 1016 88 "" "" } { 104 832 1016 121 "Output32bit\[21\]" "" } { 88 1016 1016 120 "" "" } { 136 832 1016 153 "Output32bit\[20\]" "" } { 120 1016 1016 152 "" "" } { 152 1016 1016 184 "" "" } { 432 720 1016 449 "Output32bit\[15..0\]" "" } { 408 1016 1110 448 "Output32bit\[31..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1606227928293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_5bit mux2_5bit:inst9 " "Elaborating entity \"mux2_5bit\" for hierarchy \"mux2_5bit:inst9\"" {  } { { "Lab2MipsUnicycle.bdf" "inst9" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 272 1008 1200 368 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four32bit four32bit:inst10 " "Elaborating entity \"four32bit\" for hierarchy \"four32bit:inst10\"" {  } { { "Lab2MipsUnicycle.bdf" "inst10" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { -280 176 320 -184 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2_32bit fulladder2_32bit:inst7 " "Elaborating entity \"fulladder2_32bit\" for hierarchy \"fulladder2_32bit:inst7\"" {  } { { "Lab2MipsUnicycle.bdf" "inst7" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { -280 432 640 -184 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2left32bit shift2left32bit:inst8 " "Elaborating entity \"shift2left32bit\" for hierarchy \"shift2left32bit:inst8\"" {  } { { "Lab2MipsUnicycle.bdf" "inst8" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { -232 1600 1832 -136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1left32bit shift2left32bit:inst8\|shift1left32bit:inst " "Elaborating entity \"shift1left32bit\" for hierarchy \"shift2left32bit:inst8\|shift1left32bit:inst\"" {  } { { "shift2left32bit.bdf" "inst" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/shift2left32bit.bdf" { { 64 544 696 640 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionsmemory instructionsmemory:inst23 " "Elaborating entity \"instructionsmemory\" for hierarchy \"instructionsmemory:inst23\"" {  } { { "Lab2MipsUnicycle.bdf" "inst23" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ instructionsmemory:inst23\|LPM_RAM_DQ:inst " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"instructionsmemory:inst23\|LPM_RAM_DQ:inst\"" {  } { { "instructionsmemory.bdf" "inst" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionsmemory:inst23\|LPM_RAM_DQ:inst " "Elaborated megafunction instantiation \"instructionsmemory:inst23\|LPM_RAM_DQ:inst\"" {  } { { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionsmemory:inst23\|LPM_RAM_DQ:inst " "Instantiated megafunction \"instructionsmemory:inst23\|LPM_RAM_DQ:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606227928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE UnicicloInst.mif " "Parameter \"LPM_FILE\" = \"UnicicloInst.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606227928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606227928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606227928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606227928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 12 " "Parameter \"LPM_WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606227928362 ""}  } { { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606227928362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram instructionsmemory:inst23\|LPM_RAM_DQ:inst\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"instructionsmemory:inst23\|LPM_RAM_DQ:inst\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928376 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone 10 LP device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone 10 LP devices " "Assertion warning: altram does not support Cyclone 10 LP device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone 10 LP devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 212 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227928381 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionsmemory:inst23\|LPM_RAM_DQ:inst\|altram:sram instructionsmemory:inst23\|LPM_RAM_DQ:inst " "Elaborated megafunction instantiation \"instructionsmemory:inst23\|LPM_RAM_DQ:inst\|altram:sram\", which is child of megafunction instantiation \"instructionsmemory:inst23\|LPM_RAM_DQ:inst\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionsmemory:inst23\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"instructionsmemory:inst23\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928453 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionsmemory:inst23\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block instructionsmemory:inst23\|LPM_RAM_DQ:inst " "Elaborated megafunction instantiation \"instructionsmemory:inst23\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"instructionsmemory:inst23\|LPM_RAM_DQ:inst\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ka1 " "Found entity 1: altsyncram_3ka1" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606227928547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227928547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ka1 instructionsmemory:inst23\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_3ka1:auto_generated " "Elaborating entity \"altsyncram_3ka1\" for hierarchy \"instructionsmemory:inst23\|LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_3ka1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928547 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4046 4096 0 1 1 " "4046 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "50 4095 " "Addresses ranging from 50 to 4095 are not initialized" {  } { { "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/UnicicloInst.mif" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/UnicicloInst.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1606227928562 ""}  } { { "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/UnicicloInst.mif" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/UnicicloInst.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1606227928562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programcounter programcounter:inst6 " "Elaborating entity \"programcounter\" for hierarchy \"programcounter:inst6\"" {  } { { "Lab2MipsUnicycle.bdf" "inst6" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 112 312 512 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606227928599 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a0 " "WYSIWYG RAM primitive \"ram_block1a0\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928795 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a0 " "WYSIWYG RAM primitive \"ram_block1a0\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928795 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a1 " "WYSIWYG RAM primitive \"ram_block1a1\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928795 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a1 " "WYSIWYG RAM primitive \"ram_block1a1\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928795 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a2 " "WYSIWYG RAM primitive \"ram_block1a2\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928795 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a2 " "WYSIWYG RAM primitive \"ram_block1a2\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928795 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a3 " "WYSIWYG RAM primitive \"ram_block1a3\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928795 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a3 " "WYSIWYG RAM primitive \"ram_block1a3\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928795 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a4 " "WYSIWYG RAM primitive \"ram_block1a4\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928795 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a4 " "WYSIWYG RAM primitive \"ram_block1a4\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928795 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a5 " "WYSIWYG RAM primitive \"ram_block1a5\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928796 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a5 " "WYSIWYG RAM primitive \"ram_block1a5\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928796 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a6 " "WYSIWYG RAM primitive \"ram_block1a6\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928796 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a6 " "WYSIWYG RAM primitive \"ram_block1a6\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928796 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a7 " "WYSIWYG RAM primitive \"ram_block1a7\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928796 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a7 " "WYSIWYG RAM primitive \"ram_block1a7\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928796 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a8 " "WYSIWYG RAM primitive \"ram_block1a8\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928796 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a8 " "WYSIWYG RAM primitive \"ram_block1a8\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928796 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a9 " "WYSIWYG RAM primitive \"ram_block1a9\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928796 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a9 " "WYSIWYG RAM primitive \"ram_block1a9\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928796 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a10 " "WYSIWYG RAM primitive \"ram_block1a10\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928796 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a10 " "WYSIWYG RAM primitive \"ram_block1a10\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928796 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a11 " "WYSIWYG RAM primitive \"ram_block1a11\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928796 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a11 " "WYSIWYG RAM primitive \"ram_block1a11\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928797 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a12 " "WYSIWYG RAM primitive \"ram_block1a12\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928797 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a12 " "WYSIWYG RAM primitive \"ram_block1a12\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928797 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a13 " "WYSIWYG RAM primitive \"ram_block1a13\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928797 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a13 " "WYSIWYG RAM primitive \"ram_block1a13\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928797 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a14 " "WYSIWYG RAM primitive \"ram_block1a14\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928797 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a14 " "WYSIWYG RAM primitive \"ram_block1a14\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928797 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a15 " "WYSIWYG RAM primitive \"ram_block1a15\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928797 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a15 " "WYSIWYG RAM primitive \"ram_block1a15\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928797 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a16 " "WYSIWYG RAM primitive \"ram_block1a16\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928797 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a16 " "WYSIWYG RAM primitive \"ram_block1a16\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928797 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a17 " "WYSIWYG RAM primitive \"ram_block1a17\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928797 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a17 " "WYSIWYG RAM primitive \"ram_block1a17\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928797 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a18 " "WYSIWYG RAM primitive \"ram_block1a18\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928797 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a18 " "WYSIWYG RAM primitive \"ram_block1a18\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928797 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a19 " "WYSIWYG RAM primitive \"ram_block1a19\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928798 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a19 " "WYSIWYG RAM primitive \"ram_block1a19\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928798 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a20 " "WYSIWYG RAM primitive \"ram_block1a20\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928798 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a20 " "WYSIWYG RAM primitive \"ram_block1a20\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928798 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a21 " "WYSIWYG RAM primitive \"ram_block1a21\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928798 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a21 " "WYSIWYG RAM primitive \"ram_block1a21\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928798 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a22 " "WYSIWYG RAM primitive \"ram_block1a22\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928798 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a22 " "WYSIWYG RAM primitive \"ram_block1a22\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928798 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a23 " "WYSIWYG RAM primitive \"ram_block1a23\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928798 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a23 " "WYSIWYG RAM primitive \"ram_block1a23\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928798 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a24 " "WYSIWYG RAM primitive \"ram_block1a24\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928798 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a24 " "WYSIWYG RAM primitive \"ram_block1a24\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928798 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a25 " "WYSIWYG RAM primitive \"ram_block1a25\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928798 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a25 " "WYSIWYG RAM primitive \"ram_block1a25\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928798 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a26 " "WYSIWYG RAM primitive \"ram_block1a26\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928799 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a26 " "WYSIWYG RAM primitive \"ram_block1a26\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928799 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a27 " "WYSIWYG RAM primitive \"ram_block1a27\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928799 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a27 " "WYSIWYG RAM primitive \"ram_block1a27\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928799 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a28 " "WYSIWYG RAM primitive \"ram_block1a28\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928799 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a28 " "WYSIWYG RAM primitive \"ram_block1a28\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928799 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a29 " "WYSIWYG RAM primitive \"ram_block1a29\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928799 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a29 " "WYSIWYG RAM primitive \"ram_block1a29\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928799 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a30 " "WYSIWYG RAM primitive \"ram_block1a30\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928799 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a30 " "WYSIWYG RAM primitive \"ram_block1a30\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928799 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a31 " "WYSIWYG RAM primitive \"ram_block1a31\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928799 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Address ram_block1a31 " "WYSIWYG RAM primitive \"ram_block1a31\" must have the Port A, Address port connected" {  } { { "db/altsyncram_3ka1.tdf" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/db/altsyncram_3ka1.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "instructionsmemory.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/instructionsmemory.bdf" { { 296 640 760 408 "inst" "" } } } } { "Lab2MipsUnicycle.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/oaclab2/oaclab2/Lab2MipsUnicycle.bdf" { { 416 448 728 512 "inst23" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1606227928799 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 64 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 64 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606227928956 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 24 11:25:28 2020 " "Processing ended: Tue Nov 24 11:25:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606227928956 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606227928956 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606227928956 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227928956 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 66 s 23 s " "Quartus Prime Full Compilation was unsuccessful. 66 errors, 23 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606227929605 ""}
