{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654036504666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654036504666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 17:35:04 2022 " "Processing started: Tue May 31 17:35:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654036504666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036504666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRISC2 -c TRISC2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRISC2 -c TRISC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036504666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654036505370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654036505370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA Data RAM.v(2) " "Verilog HDL Declaration information at RAM.v(2): object \"DATA\" differs only in case from object \"Data\" in the same scope" {  } { { "../../../../CSE4357_Advance_Digital_Logic/RAM/RAM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE4357_Advance_Digital_Logic/RAM/RAM.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654036518190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse4357_advance_digital_logic/ram/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse4357_advance_digital_logic/ram/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../../../../CSE4357_Advance_Digital_Logic/RAM/RAM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE4357_Advance_Digital_Logic/RAM/RAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/triscfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/triscfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscFSM " "Found entity 1: triscFSM" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/lab_6_section3/twocomplement2sevens.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/lab_6_section3/twocomplement2sevens.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoComplement2sevenS " "Found entity 1: twoComplement2sevenS" {  } { { "../Lab_6_section3/twoComplement2sevenS.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/Lab_6_section3/twoComplement2sevenS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/lab_6/binary2sevens.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/lab_6/binary2sevens.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2sevenS " "Found entity 1: Binary2sevenS" {  } { { "../lab_6/Binary2sevenS.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/lab_6/Binary2sevenS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/cse2441-lab9/fabehav/fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/cse2441-lab9/fabehav/fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "../CSE2441-lab9/FAbehav/FAbehav.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441-lab9/FAbehav/FAbehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/cse2441-lab9/sol2/addersubtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/cse2441-lab9/sol2/addersubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "../CSE2441-lab9/SOL2/AdderSubtractor.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441-lab9/SOL2/AdderSubtractor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/ramtestercode/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/ramtestercode/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/RAMtesterCode/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/two2one.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/two2one.v" { { "Info" "ISGN_ENTITY_NAME" "1 two2one " "Found entity 1: two2one" {  } { { "../two2one.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/two2one.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/piporeg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/piporeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIPOreg " "Found entity 1: PIPOreg" {  } { { "../PIPOreg.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/PIPOreg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinUp " "Found entity 1: BinUp" {  } { { "../PC.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/acc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Acc " "Found entity 1: Acc" {  } { { "../ACC.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/ACC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/cse2441-lab9/fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/cse2441-lab9/fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../CSE2441-lab9/FullAdder/FullAdder.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441-lab9/FullAdder/FullAdder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/andxorarray.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/andxorarray.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDXORarray " "Found entity 1: ANDXORarray" {  } { { "../ANDXORarray.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/ANDXORarray.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/triscid.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/triscid.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscID " "Found entity 1: triscID" {  } { { "../triscID.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/trisccu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/trisccu.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscCU " "Found entity 1: triscCU" {  } { { "../triscCU.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscCU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/basicalu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/basicalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 BasicALU " "Found entity 1: BasicALU" {  } { { "../BasicALU.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/triscram/triscram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/triscram/triscram.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscRAM " "Found entity 1: triscRAM" {  } { { "../triscRAM/triscRAM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscRAM/triscRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 TRISC2.v(7) " "Verilog HDL Declaration information at TRISC2.v(7): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654036518237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 TRISC2.v(7) " "Verilog HDL Declaration information at TRISC2.v(7): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654036518237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 TRISC2.v(7) " "Verilog HDL Declaration information at TRISC2.v(7): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654036518237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 TRISC2.v(7) " "Verilog HDL Declaration information at TRISC2.v(7): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654036518237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 TRISC2.v(7) " "Verilog HDL Declaration information at TRISC2.v(7): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654036518237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 TRISC2.v(8) " "Verilog HDL Declaration information at TRISC2.v(8): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654036518237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisc2.v 1 1 " "Found 1 design units, including 1 entities, in source file trisc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISC2 " "Found entity 1: TRISC2" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654036518237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRISC2 " "Elaborating entity \"TRISC2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654036518331 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MDI\[7..4\] 0 TRISC2.v(9) " "Net \"MDI\[7..4\]\" at TRISC2.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654036518331 "|TRISC2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..1\] TRISC2.v(6) " "Output port \"LEDR\[5..1\]\" at TRISC2.v(6) has no driver" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654036518331 "|TRISC2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:DivideX2 " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:DivideX2\"" {  } { { "TRISC2.v" "DivideX2" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036518393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp BinUp:AddressGen " "Elaborating entity \"BinUp\" for hierarchy \"BinUp:AddressGen\"" {  } { { "TRISC2.v" "AddressGen" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036518393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "TRISC2.v" "RAM_inst" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036518409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPOreg PIPOreg:IReg " "Elaborating entity \"PIPOreg\" for hierarchy \"PIPOreg:IReg\"" {  } { { "TRISC2.v" "IReg" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036518425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Acc Acc:ACC " "Elaborating entity \"Acc\" for hierarchy \"Acc:ACC\"" {  } { { "TRISC2.v" "ACC" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036518425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two2one Acc:ACC\|two2one:two2oneMUX " "Elaborating entity \"two2one\" for hierarchy \"Acc:ACC\|two2one:two2oneMUX\"" {  } { { "../ACC.v" "two2oneMUX" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/ACC.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036518440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BasicALU BasicALU:ALU " "Elaborating entity \"BasicALU\" for hierarchy \"BasicALU:ALU\"" {  } { { "TRISC2.v" "ALU" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036518440 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Aout BasicALU.v(6) " "Output port \"Aout\" at BasicALU.v(6) has no driver" {  } { { "../BasicALU.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654036518440 "|TRISC2|BasicALU:ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Bout BasicALU.v(6) " "Output port \"Bout\" at BasicALU.v(6) has no driver" {  } { { "../BasicALU.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654036518440 "|TRISC2|BasicALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor BasicALU:ALU\|AdderSubtractor:AddSub " "Elaborating entity \"AdderSubtractor\" for hierarchy \"BasicALU:ALU\|AdderSubtractor:AddSub\"" {  } { { "../BasicALU.v" "AddSub" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036518440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav BasicALU:ALU\|AdderSubtractor:AddSub\|FAbehav:s0 " "Elaborating entity \"FAbehav\" for hierarchy \"BasicALU:ALU\|AdderSubtractor:AddSub\|FAbehav:s0\"" {  } { { "../CSE2441-lab9/SOL2/AdderSubtractor.v" "s0" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441-lab9/SOL2/AdderSubtractor.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036518456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDXORarray BasicALU:ALU\|ANDXORarray:ANDXOR " "Elaborating entity \"ANDXORarray\" for hierarchy \"BasicALU:ALU\|ANDXORarray:ANDXOR\"" {  } { { "../BasicALU.v" "ANDXOR" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036518456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoComplement2sevenS BasicALU:ALU\|twoComplement2sevenS:binary2two " "Elaborating entity \"twoComplement2sevenS\" for hierarchy \"BasicALU:ALU\|twoComplement2sevenS:binary2two\"" {  } { { "../BasicALU.v" "binary2two" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036518456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscCU triscCU:CU " "Elaborating entity \"triscCU\" for hierarchy \"triscCU:CU\"" {  } { { "TRISC2.v" "CU" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "C\[6\] triscCU.v(8) " "Output port \"C\[6\]\" at triscCU.v(8) has no driver" {  } { { "../triscCU.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscCU.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscID triscCU:CU\|triscID:ID " "Elaborating entity \"triscID\" for hierarchy \"triscCU:CU\|triscID:ID\"" {  } { { "../triscCU.v" "ID" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscCU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscFSM triscCU:CU\|triscFSM:triscFSM_inst " "Elaborating entity \"triscFSM\" for hierarchy \"triscCU:CU\|triscFSM:triscFSM_inst\"" {  } { { "../triscCU.v" "triscFSM_inst" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscCU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate triscFSM.v(13) " "Verilog HDL Always Construct warning at triscFSM.v(13): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.U triscFSM.v(13) " "Inferred latch for \"nextstate.U\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.T triscFSM.v(13) " "Inferred latch for \"nextstate.T\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S triscFSM.v(13) " "Inferred latch for \"nextstate.S\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.R triscFSM.v(13) " "Inferred latch for \"nextstate.R\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Q triscFSM.v(13) " "Inferred latch for \"nextstate.Q\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P triscFSM.v(13) " "Inferred latch for \"nextstate.P\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.O triscFSM.v(13) " "Inferred latch for \"nextstate.O\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.N triscFSM.v(13) " "Inferred latch for \"nextstate.N\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M triscFSM.v(13) " "Inferred latch for \"nextstate.M\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L triscFSM.v(13) " "Inferred latch for \"nextstate.L\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K triscFSM.v(13) " "Inferred latch for \"nextstate.K\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J triscFSM.v(13) " "Inferred latch for \"nextstate.J\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I triscFSM.v(13) " "Inferred latch for \"nextstate.I\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H triscFSM.v(13) " "Inferred latch for \"nextstate.H\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G triscFSM.v(13) " "Inferred latch for \"nextstate.G\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F triscFSM.v(13) " "Inferred latch for \"nextstate.F\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E triscFSM.v(13) " "Inferred latch for \"nextstate.E\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D triscFSM.v(13) " "Inferred latch for \"nextstate.D\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C triscFSM.v(13) " "Inferred latch for \"nextstate.C\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B triscFSM.v(13) " "Inferred latch for \"nextstate.B\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.A triscFSM.v(13) " "Inferred latch for \"nextstate.A\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036518472 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2sevenS Binary2sevenS:hex5 " "Elaborating entity \"Binary2sevenS\" for hierarchy \"Binary2sevenS:hex5\"" {  } { { "TRISC2.v" "hex5" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036518488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.Q_569 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.Q_569\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654036518681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.R_550 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.R_550\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654036518681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.O_604 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.O_604\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654036518681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.N_623 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.N_623\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654036518681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.L_658 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.L_658\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654036518681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.K_677 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.K_677\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654036518681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.J_696 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.J_696\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654036518681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.E_779 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.E_779\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654036518681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.D_798 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.D_798\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654036518681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.C_817 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.C_817\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654036518681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.B_836 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.B_836\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654036518681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.S_531 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.S_531\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654036518681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.T_512 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.T_512\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654036518681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.U_493 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.U_493\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654036518681 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RAMin " "Found clock multiplexer RAMin" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1654036518885 "|TRISC2|RAMin"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1654036518885 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "RAM:RAM_inst\|memory " "RAM logic \"RAM:RAM_inst\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "../../../../CSE4357_Advance_Digital_Logic/RAM/RAM.v" "memory" { Text "C:/Users/Khaled Ahmed/Desktop/CSE4357_Advance_Digital_Logic/RAM/RAM.v" 12 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1654036518979 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654036518979 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654036519276 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654036519416 "|TRISC2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654036519416 "|TRISC2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654036519416 "|TRISC2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654036519416 "|TRISC2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654036519416 "|TRISC2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654036519416 "|TRISC2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654036519416 "|TRISC2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654036519416 "|TRISC2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654036519416 "|TRISC2|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654036519416 "|TRISC2|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654036519416 "|TRISC2|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654036519416 "|TRISC2|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654036519416 "|TRISC2|LEDG[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654036519416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654036519588 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654036520102 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "OnOffToggle:DivideX2\|Mult0 " "Logic cell \"OnOffToggle:DivideX2\|Mult0\"" {  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "Mult0" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/RAMtesterCode/OnOffToggle/OnOffToggle.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1654036520133 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1654036520133 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/output_files/TRISC2.map.smsg " "Generated suppressed messages file C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/output_files/TRISC2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036520231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654036520643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654036520643 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "398 " "Implemented 398 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654036520831 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654036520831 ""} { "Info" "ICUT_CUT_TM_LCELLS" "322 " "Implemented 322 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654036520831 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654036520831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654036520878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 17:35:20 2022 " "Processing ended: Tue May 31 17:35:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654036520878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654036520878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654036520878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654036520878 ""}
