

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Oct 18 20:38:59 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Brutal_matrix_multiplication
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.742 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      518|      518| 5.180 us | 5.180 us |  518|  518|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row     |      516|      516|        21|         16|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 16, D = 21, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 23 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i1024]* %B), !map !14"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i1024]* %A), !map !176"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %AB), !map !305"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [32 x i1024]* %B, i64 0, i64 0" [Brutal_design.cpp:17]   --->   Operation 28 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [32 x i1024]* %B, i64 0, i64 1" [Brutal_design.cpp:17]   --->   Operation 29 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr [32 x i1024]* %B, i64 0, i64 2" [Brutal_design.cpp:17]   --->   Operation 30 'getelementptr' 'B_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr [32 x i1024]* %B, i64 0, i64 3" [Brutal_design.cpp:17]   --->   Operation 31 'getelementptr' 'B_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr [32 x i1024]* %B, i64 0, i64 4" [Brutal_design.cpp:17]   --->   Operation 32 'getelementptr' 'B_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr [32 x i1024]* %B, i64 0, i64 5" [Brutal_design.cpp:17]   --->   Operation 33 'getelementptr' 'B_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr [32 x i1024]* %B, i64 0, i64 6" [Brutal_design.cpp:17]   --->   Operation 34 'getelementptr' 'B_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr [32 x i1024]* %B, i64 0, i64 7" [Brutal_design.cpp:17]   --->   Operation 35 'getelementptr' 'B_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr [32 x i1024]* %B, i64 0, i64 8" [Brutal_design.cpp:17]   --->   Operation 36 'getelementptr' 'B_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr [32 x i1024]* %B, i64 0, i64 9" [Brutal_design.cpp:17]   --->   Operation 37 'getelementptr' 'B_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%B_addr_10 = getelementptr [32 x i1024]* %B, i64 0, i64 10" [Brutal_design.cpp:17]   --->   Operation 38 'getelementptr' 'B_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%B_addr_11 = getelementptr [32 x i1024]* %B, i64 0, i64 11" [Brutal_design.cpp:17]   --->   Operation 39 'getelementptr' 'B_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%B_addr_12 = getelementptr [32 x i1024]* %B, i64 0, i64 12" [Brutal_design.cpp:17]   --->   Operation 40 'getelementptr' 'B_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%B_addr_13 = getelementptr [32 x i1024]* %B, i64 0, i64 13" [Brutal_design.cpp:17]   --->   Operation 41 'getelementptr' 'B_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%B_addr_14 = getelementptr [32 x i1024]* %B, i64 0, i64 14" [Brutal_design.cpp:17]   --->   Operation 42 'getelementptr' 'B_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%B_addr_15 = getelementptr [32 x i1024]* %B, i64 0, i64 15" [Brutal_design.cpp:17]   --->   Operation 43 'getelementptr' 'B_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%B_addr_16 = getelementptr [32 x i1024]* %B, i64 0, i64 16" [Brutal_design.cpp:17]   --->   Operation 44 'getelementptr' 'B_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%B_addr_17 = getelementptr [32 x i1024]* %B, i64 0, i64 17" [Brutal_design.cpp:17]   --->   Operation 45 'getelementptr' 'B_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%B_addr_18 = getelementptr [32 x i1024]* %B, i64 0, i64 18" [Brutal_design.cpp:17]   --->   Operation 46 'getelementptr' 'B_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%B_addr_19 = getelementptr [32 x i1024]* %B, i64 0, i64 19" [Brutal_design.cpp:17]   --->   Operation 47 'getelementptr' 'B_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%B_addr_20 = getelementptr [32 x i1024]* %B, i64 0, i64 20" [Brutal_design.cpp:17]   --->   Operation 48 'getelementptr' 'B_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%B_addr_21 = getelementptr [32 x i1024]* %B, i64 0, i64 21" [Brutal_design.cpp:17]   --->   Operation 49 'getelementptr' 'B_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%B_addr_22 = getelementptr [32 x i1024]* %B, i64 0, i64 22" [Brutal_design.cpp:17]   --->   Operation 50 'getelementptr' 'B_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%B_addr_23 = getelementptr [32 x i1024]* %B, i64 0, i64 23" [Brutal_design.cpp:17]   --->   Operation 51 'getelementptr' 'B_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%B_addr_24 = getelementptr [32 x i1024]* %B, i64 0, i64 24" [Brutal_design.cpp:17]   --->   Operation 52 'getelementptr' 'B_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%B_addr_25 = getelementptr [32 x i1024]* %B, i64 0, i64 25" [Brutal_design.cpp:17]   --->   Operation 53 'getelementptr' 'B_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%B_addr_26 = getelementptr [32 x i1024]* %B, i64 0, i64 26" [Brutal_design.cpp:17]   --->   Operation 54 'getelementptr' 'B_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%B_addr_27 = getelementptr [32 x i1024]* %B, i64 0, i64 27" [Brutal_design.cpp:17]   --->   Operation 55 'getelementptr' 'B_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%B_addr_28 = getelementptr [32 x i1024]* %B, i64 0, i64 28" [Brutal_design.cpp:17]   --->   Operation 56 'getelementptr' 'B_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%B_addr_29 = getelementptr [32 x i1024]* %B, i64 0, i64 29" [Brutal_design.cpp:17]   --->   Operation 57 'getelementptr' 'B_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%B_addr_30 = getelementptr [32 x i1024]* %B, i64 0, i64 30" [Brutal_design.cpp:17]   --->   Operation 58 'getelementptr' 'B_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%B_addr_31 = getelementptr [32 x i1024]* %B, i64 0, i64 31" [Brutal_design.cpp:17]   --->   Operation 59 'getelementptr' 'B_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.76ns)   --->   "br label %1" [Brutal_design.cpp:11]   --->   Operation 60 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %row ]"   --->   Operation 61 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.42ns)   --->   "%icmp_ln11 = icmp eq i6 %i_0, -32" [Brutal_design.cpp:11]   --->   Operation 62 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [Brutal_design.cpp:11]   --->   Operation 64 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %2, label %row" [Brutal_design.cpp:11]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i6 %i_0 to i64" [Brutal_design.cpp:17]   --->   Operation 66 'zext' 'zext_ln17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_0, i5 0)" [Brutal_design.cpp:19]   --->   Operation 67 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [32 x i1024]* %A, i64 0, i64 %zext_ln17" [Brutal_design.cpp:17]   --->   Operation 68 'getelementptr' 'A_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%A_load = load i1024* %A_addr, align 8" [Brutal_design.cpp:17]   --->   Operation 69 'load' 'A_load' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%B_load = load i1024* %B_addr, align 8" [Brutal_design.cpp:17]   --->   Operation 70 'load' 'B_load' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%B_load_1 = load i1024* %B_addr_1, align 8" [Brutal_design.cpp:17]   --->   Operation 71 'load' 'B_load_1' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%A_load_1 = load i1024* %A_addr, align 8" [Brutal_design.cpp:17]   --->   Operation 72 'load' 'A_load_1' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 73 [1/2] (3.25ns)   --->   "%A_load = load i1024* %A_addr, align 8" [Brutal_design.cpp:17]   --->   Operation 73 'load' 'A_load' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i1024 %A_load to i32" [Brutal_design.cpp:17]   --->   Operation 74 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (3.25ns)   --->   "%B_load = load i1024* %B_addr, align 8" [Brutal_design.cpp:17]   --->   Operation 75 'load' 'B_load' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i1024 %B_load to i32" [Brutal_design.cpp:17]   --->   Operation 76 'trunc' 'trunc_ln17_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 77 'partselect' 'tmp_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 78 'partselect' 'tmp_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 79 'partselect' 'tmp_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 80 'partselect' 'tmp_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 81 'partselect' 'tmp_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 82 'partselect' 'tmp_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 83 'partselect' 'tmp_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 84 'partselect' 'tmp_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 85 'partselect' 'tmp_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 86 'partselect' 'tmp_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 87 'partselect' 'tmp_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 88 'partselect' 'tmp_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 89 'partselect' 'tmp_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 90 'partselect' 'tmp_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 91 'partselect' 'tmp_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 92 'partselect' 'tmp_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 93 'partselect' 'tmp_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 94 'partselect' 'tmp_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 95 'partselect' 'tmp_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 96 'partselect' 'tmp_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 97 'partselect' 'tmp_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 98 'partselect' 'tmp_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 99 'partselect' 'tmp_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 100 'partselect' 'tmp_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 101 'partselect' 'tmp_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 102 'partselect' 'tmp_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 103 'partselect' 'tmp_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 104 'partselect' 'tmp_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 105 'partselect' 'tmp_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 106 'partselect' 'tmp_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 107 'partselect' 'tmp_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 108 'partselect' 'tmp_33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 109 'partselect' 'tmp_34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 110 'partselect' 'tmp_35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 111 'partselect' 'tmp_36' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 112 'partselect' 'tmp_37' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 113 'partselect' 'tmp_38' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 114 'partselect' 'tmp_39' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 115 'partselect' 'tmp_40' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 116 'partselect' 'tmp_41' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 117 'partselect' 'tmp_42' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 118 'partselect' 'tmp_43' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 119 'partselect' 'tmp_44' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 120 'partselect' 'tmp_45' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 121 'partselect' 'tmp_46' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 122 'partselect' 'tmp_47' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 123 'partselect' 'tmp_48' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 124 'partselect' 'tmp_49' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 125 'partselect' 'tmp_50' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 126 'partselect' 'tmp_51' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 127 'partselect' 'tmp_52' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 128 'partselect' 'tmp_53' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 129 'partselect' 'tmp_54' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 130 'partselect' 'tmp_55' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 131 'partselect' 'tmp_56' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 132 'partselect' 'tmp_57' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 133 'partselect' 'tmp_58' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 134 'partselect' 'tmp_59' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 135 'partselect' 'tmp_60' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 136 'partselect' 'tmp_61' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 137 'partselect' 'tmp_62' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 138 'partselect' 'tmp_63' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 139 [1/2] (3.25ns)   --->   "%B_load_1 = load i1024* %B_addr_1, align 8" [Brutal_design.cpp:17]   --->   Operation 139 'load' 'B_load_1' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = trunc i1024 %B_load_1 to i32" [Brutal_design.cpp:17]   --->   Operation 140 'trunc' 'trunc_ln17_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 141 'partselect' 'tmp_65' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 142 'partselect' 'tmp_66' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 143 'partselect' 'tmp_67' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 144 'partselect' 'tmp_68' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 145 'partselect' 'tmp_69' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_70 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 146 'partselect' 'tmp_70' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 147 'partselect' 'tmp_71' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 148 'partselect' 'tmp_72' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 149 'partselect' 'tmp_73' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 150 'partselect' 'tmp_74' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 151 'partselect' 'tmp_75' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 152 'partselect' 'tmp_76' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 153 'partselect' 'tmp_77' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 154 'partselect' 'tmp_78' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 155 'partselect' 'tmp_79' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 156 'partselect' 'tmp_80' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 157 'partselect' 'tmp_81' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 158 'partselect' 'tmp_82' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 159 'partselect' 'tmp_83' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 160 'partselect' 'tmp_84' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 161 'partselect' 'tmp_85' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 162 'partselect' 'tmp_86' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 163 'partselect' 'tmp_87' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 164 'partselect' 'tmp_88' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 165 'partselect' 'tmp_89' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 166 'partselect' 'tmp_90' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 167 'partselect' 'tmp_91' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 168 'partselect' 'tmp_92' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 169 'partselect' 'tmp_93' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 170 'partselect' 'tmp_94' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_95 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_1, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 171 'partselect' 'tmp_95' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 172 [2/2] (3.25ns)   --->   "%B_load_2 = load i1024* %B_addr_2, align 8" [Brutal_design.cpp:17]   --->   Operation 172 'load' 'B_load_2' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 173 [2/2] (3.25ns)   --->   "%B_load_3 = load i1024* %B_addr_3, align 8" [Brutal_design.cpp:17]   --->   Operation 173 'load' 'B_load_3' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 174 [1/2] (3.25ns)   --->   "%A_load_1 = load i1024* %A_addr, align 8" [Brutal_design.cpp:17]   --->   Operation 174 'load' 'A_load_1' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_658 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 175 'partselect' 'tmp_658' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_660 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 176 'partselect' 'tmp_660' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_662 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 177 'partselect' 'tmp_662' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_664 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 178 'partselect' 'tmp_664' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_666 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 179 'partselect' 'tmp_666' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_668 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 180 'partselect' 'tmp_668' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_670 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 181 'partselect' 'tmp_670' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_672 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 182 'partselect' 'tmp_672' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_674 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 183 'partselect' 'tmp_674' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_676 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 184 'partselect' 'tmp_676' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_678 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 185 'partselect' 'tmp_678' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_680 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 186 'partselect' 'tmp_680' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_682 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 187 'partselect' 'tmp_682' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_684 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 188 'partselect' 'tmp_684' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln17_21 = trunc i1024 %A_load_1 to i32" [Brutal_design.cpp:17]   --->   Operation 189 'trunc' 'trunc_ln17_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_688 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 190 'partselect' 'tmp_688' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_690 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 191 'partselect' 'tmp_690' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_692 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 192 'partselect' 'tmp_692' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_694 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 193 'partselect' 'tmp_694' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_696 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 194 'partselect' 'tmp_696' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_698 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 195 'partselect' 'tmp_698' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_700 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 196 'partselect' 'tmp_700' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_702 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 197 'partselect' 'tmp_702' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_704 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 198 'partselect' 'tmp_704' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_706 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 199 'partselect' 'tmp_706' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_708 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 200 'partselect' 'tmp_708' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_710 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 201 'partselect' 'tmp_710' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_712 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 202 'partselect' 'tmp_712' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_714 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 203 'partselect' 'tmp_714' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_716 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 204 'partselect' 'tmp_716' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_718 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 205 'partselect' 'tmp_718' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_720 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load_1, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 206 'partselect' 'tmp_720' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 207 [1/1] (8.51ns)   --->   "%mul_ln17 = mul nsw i32 %trunc_ln17, %trunc_ln17_1" [Brutal_design.cpp:17]   --->   Operation 207 'mul' 'mul_ln17' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (8.51ns)   --->   "%mul_ln17_1 = mul nsw i32 %tmp_3, %tmp_4" [Brutal_design.cpp:17]   --->   Operation 208 'mul' 'mul_ln17_1' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (8.51ns)   --->   "%mul_ln17_2 = mul nsw i32 %tmp_5, %tmp_6" [Brutal_design.cpp:17]   --->   Operation 209 'mul' 'mul_ln17_2' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (8.51ns)   --->   "%mul_ln17_3 = mul nsw i32 %tmp_7, %tmp_8" [Brutal_design.cpp:17]   --->   Operation 210 'mul' 'mul_ln17_3' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (8.51ns)   --->   "%mul_ln17_4 = mul nsw i32 %tmp_9, %tmp_s" [Brutal_design.cpp:17]   --->   Operation 211 'mul' 'mul_ln17_4' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (8.51ns)   --->   "%mul_ln17_5 = mul nsw i32 %tmp_10, %tmp_11" [Brutal_design.cpp:17]   --->   Operation 212 'mul' 'mul_ln17_5' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (8.51ns)   --->   "%mul_ln17_6 = mul nsw i32 %tmp_12, %tmp_13" [Brutal_design.cpp:17]   --->   Operation 213 'mul' 'mul_ln17_6' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (8.51ns)   --->   "%mul_ln17_7 = mul nsw i32 %tmp_14, %tmp_15" [Brutal_design.cpp:17]   --->   Operation 214 'mul' 'mul_ln17_7' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (8.51ns)   --->   "%mul_ln17_8 = mul nsw i32 %tmp_16, %tmp_17" [Brutal_design.cpp:17]   --->   Operation 215 'mul' 'mul_ln17_8' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (8.51ns)   --->   "%mul_ln17_9 = mul nsw i32 %tmp_18, %tmp_19" [Brutal_design.cpp:17]   --->   Operation 216 'mul' 'mul_ln17_9' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (8.51ns)   --->   "%mul_ln17_10 = mul nsw i32 %tmp_20, %tmp_21" [Brutal_design.cpp:17]   --->   Operation 217 'mul' 'mul_ln17_10' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (8.51ns)   --->   "%mul_ln17_11 = mul nsw i32 %tmp_22, %tmp_23" [Brutal_design.cpp:17]   --->   Operation 218 'mul' 'mul_ln17_11' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (8.51ns)   --->   "%mul_ln17_12 = mul nsw i32 %tmp_24, %tmp_25" [Brutal_design.cpp:17]   --->   Operation 219 'mul' 'mul_ln17_12' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (8.51ns)   --->   "%mul_ln17_13 = mul nsw i32 %tmp_26, %tmp_27" [Brutal_design.cpp:17]   --->   Operation 220 'mul' 'mul_ln17_13' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (8.51ns)   --->   "%mul_ln17_14 = mul nsw i32 %tmp_28, %tmp_29" [Brutal_design.cpp:17]   --->   Operation 221 'mul' 'mul_ln17_14' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (8.51ns)   --->   "%mul_ln17_15 = mul nsw i32 %tmp_30, %tmp_31" [Brutal_design.cpp:17]   --->   Operation 222 'mul' 'mul_ln17_15' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (8.51ns)   --->   "%mul_ln17_16 = mul nsw i32 %tmp_32, %tmp_33" [Brutal_design.cpp:17]   --->   Operation 223 'mul' 'mul_ln17_16' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (8.51ns)   --->   "%mul_ln17_17 = mul nsw i32 %tmp_34, %tmp_35" [Brutal_design.cpp:17]   --->   Operation 224 'mul' 'mul_ln17_17' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (8.51ns)   --->   "%mul_ln17_18 = mul nsw i32 %tmp_36, %tmp_37" [Brutal_design.cpp:17]   --->   Operation 225 'mul' 'mul_ln17_18' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (8.51ns)   --->   "%mul_ln17_19 = mul nsw i32 %tmp_38, %tmp_39" [Brutal_design.cpp:17]   --->   Operation 226 'mul' 'mul_ln17_19' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (8.51ns)   --->   "%mul_ln17_20 = mul nsw i32 %tmp_40, %tmp_41" [Brutal_design.cpp:17]   --->   Operation 227 'mul' 'mul_ln17_20' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (8.51ns)   --->   "%mul_ln17_21 = mul nsw i32 %tmp_42, %tmp_43" [Brutal_design.cpp:17]   --->   Operation 228 'mul' 'mul_ln17_21' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (8.51ns)   --->   "%mul_ln17_22 = mul nsw i32 %tmp_44, %tmp_45" [Brutal_design.cpp:17]   --->   Operation 229 'mul' 'mul_ln17_22' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (8.51ns)   --->   "%mul_ln17_23 = mul nsw i32 %tmp_46, %tmp_47" [Brutal_design.cpp:17]   --->   Operation 230 'mul' 'mul_ln17_23' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (8.51ns)   --->   "%mul_ln17_24 = mul nsw i32 %tmp_48, %tmp_49" [Brutal_design.cpp:17]   --->   Operation 231 'mul' 'mul_ln17_24' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (8.51ns)   --->   "%mul_ln17_25 = mul nsw i32 %tmp_50, %tmp_51" [Brutal_design.cpp:17]   --->   Operation 232 'mul' 'mul_ln17_25' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (8.51ns)   --->   "%mul_ln17_26 = mul nsw i32 %tmp_52, %tmp_53" [Brutal_design.cpp:17]   --->   Operation 233 'mul' 'mul_ln17_26' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (8.51ns)   --->   "%mul_ln17_27 = mul nsw i32 %tmp_54, %tmp_55" [Brutal_design.cpp:17]   --->   Operation 234 'mul' 'mul_ln17_27' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (8.51ns)   --->   "%mul_ln17_28 = mul nsw i32 %tmp_56, %tmp_57" [Brutal_design.cpp:17]   --->   Operation 235 'mul' 'mul_ln17_28' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (8.51ns)   --->   "%mul_ln17_29 = mul nsw i32 %tmp_58, %tmp_59" [Brutal_design.cpp:17]   --->   Operation 236 'mul' 'mul_ln17_29' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (8.51ns)   --->   "%mul_ln17_30 = mul nsw i32 %tmp_60, %tmp_61" [Brutal_design.cpp:17]   --->   Operation 237 'mul' 'mul_ln17_30' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (8.51ns)   --->   "%mul_ln17_31 = mul nsw i32 %tmp_62, %tmp_63" [Brutal_design.cpp:17]   --->   Operation 238 'mul' 'mul_ln17_31' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (8.51ns)   --->   "%mul_ln17_32 = mul nsw i32 %trunc_ln17, %trunc_ln17_2" [Brutal_design.cpp:17]   --->   Operation 239 'mul' 'mul_ln17_32' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (8.51ns)   --->   "%mul_ln17_33 = mul nsw i32 %tmp_3, %tmp_65" [Brutal_design.cpp:17]   --->   Operation 240 'mul' 'mul_ln17_33' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (8.51ns)   --->   "%mul_ln17_34 = mul nsw i32 %tmp_5, %tmp_66" [Brutal_design.cpp:17]   --->   Operation 241 'mul' 'mul_ln17_34' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (8.51ns)   --->   "%mul_ln17_35 = mul nsw i32 %tmp_7, %tmp_67" [Brutal_design.cpp:17]   --->   Operation 242 'mul' 'mul_ln17_35' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (8.51ns)   --->   "%mul_ln17_36 = mul nsw i32 %tmp_9, %tmp_68" [Brutal_design.cpp:17]   --->   Operation 243 'mul' 'mul_ln17_36' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (8.51ns)   --->   "%mul_ln17_37 = mul nsw i32 %tmp_10, %tmp_69" [Brutal_design.cpp:17]   --->   Operation 244 'mul' 'mul_ln17_37' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (8.51ns)   --->   "%mul_ln17_38 = mul nsw i32 %tmp_12, %tmp_70" [Brutal_design.cpp:17]   --->   Operation 245 'mul' 'mul_ln17_38' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (8.51ns)   --->   "%mul_ln17_39 = mul nsw i32 %tmp_14, %tmp_71" [Brutal_design.cpp:17]   --->   Operation 246 'mul' 'mul_ln17_39' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (8.51ns)   --->   "%mul_ln17_40 = mul nsw i32 %tmp_16, %tmp_72" [Brutal_design.cpp:17]   --->   Operation 247 'mul' 'mul_ln17_40' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (8.51ns)   --->   "%mul_ln17_41 = mul nsw i32 %tmp_18, %tmp_73" [Brutal_design.cpp:17]   --->   Operation 248 'mul' 'mul_ln17_41' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (8.51ns)   --->   "%mul_ln17_42 = mul nsw i32 %tmp_20, %tmp_74" [Brutal_design.cpp:17]   --->   Operation 249 'mul' 'mul_ln17_42' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (8.51ns)   --->   "%mul_ln17_43 = mul nsw i32 %tmp_22, %tmp_75" [Brutal_design.cpp:17]   --->   Operation 250 'mul' 'mul_ln17_43' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (8.51ns)   --->   "%mul_ln17_44 = mul nsw i32 %tmp_24, %tmp_76" [Brutal_design.cpp:17]   --->   Operation 251 'mul' 'mul_ln17_44' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (8.51ns)   --->   "%mul_ln17_45 = mul nsw i32 %tmp_26, %tmp_77" [Brutal_design.cpp:17]   --->   Operation 252 'mul' 'mul_ln17_45' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (8.51ns)   --->   "%mul_ln17_46 = mul nsw i32 %tmp_28, %tmp_78" [Brutal_design.cpp:17]   --->   Operation 253 'mul' 'mul_ln17_46' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (8.51ns)   --->   "%mul_ln17_47 = mul nsw i32 %tmp_30, %tmp_79" [Brutal_design.cpp:17]   --->   Operation 254 'mul' 'mul_ln17_47' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (8.51ns)   --->   "%mul_ln17_48 = mul nsw i32 %tmp_32, %tmp_80" [Brutal_design.cpp:17]   --->   Operation 255 'mul' 'mul_ln17_48' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (8.51ns)   --->   "%mul_ln17_49 = mul nsw i32 %tmp_34, %tmp_81" [Brutal_design.cpp:17]   --->   Operation 256 'mul' 'mul_ln17_49' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (8.51ns)   --->   "%mul_ln17_50 = mul nsw i32 %tmp_36, %tmp_82" [Brutal_design.cpp:17]   --->   Operation 257 'mul' 'mul_ln17_50' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (8.51ns)   --->   "%mul_ln17_51 = mul nsw i32 %tmp_38, %tmp_83" [Brutal_design.cpp:17]   --->   Operation 258 'mul' 'mul_ln17_51' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (8.51ns)   --->   "%mul_ln17_52 = mul nsw i32 %tmp_40, %tmp_84" [Brutal_design.cpp:17]   --->   Operation 259 'mul' 'mul_ln17_52' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (8.51ns)   --->   "%mul_ln17_53 = mul nsw i32 %tmp_42, %tmp_85" [Brutal_design.cpp:17]   --->   Operation 260 'mul' 'mul_ln17_53' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (8.51ns)   --->   "%mul_ln17_54 = mul nsw i32 %tmp_44, %tmp_86" [Brutal_design.cpp:17]   --->   Operation 261 'mul' 'mul_ln17_54' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (8.51ns)   --->   "%mul_ln17_55 = mul nsw i32 %tmp_46, %tmp_87" [Brutal_design.cpp:17]   --->   Operation 262 'mul' 'mul_ln17_55' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (8.51ns)   --->   "%mul_ln17_56 = mul nsw i32 %tmp_48, %tmp_88" [Brutal_design.cpp:17]   --->   Operation 263 'mul' 'mul_ln17_56' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (8.51ns)   --->   "%mul_ln17_57 = mul nsw i32 %tmp_50, %tmp_89" [Brutal_design.cpp:17]   --->   Operation 264 'mul' 'mul_ln17_57' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (8.51ns)   --->   "%mul_ln17_58 = mul nsw i32 %tmp_52, %tmp_90" [Brutal_design.cpp:17]   --->   Operation 265 'mul' 'mul_ln17_58' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (8.51ns)   --->   "%mul_ln17_59 = mul nsw i32 %tmp_54, %tmp_91" [Brutal_design.cpp:17]   --->   Operation 266 'mul' 'mul_ln17_59' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (8.51ns)   --->   "%mul_ln17_60 = mul nsw i32 %tmp_56, %tmp_92" [Brutal_design.cpp:17]   --->   Operation 267 'mul' 'mul_ln17_60' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (8.51ns)   --->   "%mul_ln17_61 = mul nsw i32 %tmp_58, %tmp_93" [Brutal_design.cpp:17]   --->   Operation 268 'mul' 'mul_ln17_61' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (8.51ns)   --->   "%mul_ln17_62 = mul nsw i32 %tmp_60, %tmp_94" [Brutal_design.cpp:17]   --->   Operation 269 'mul' 'mul_ln17_62' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (8.51ns)   --->   "%mul_ln17_63 = mul nsw i32 %tmp_62, %tmp_95" [Brutal_design.cpp:17]   --->   Operation 270 'mul' 'mul_ln17_63' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/2] (3.25ns)   --->   "%B_load_2 = load i1024* %B_addr_2, align 8" [Brutal_design.cpp:17]   --->   Operation 271 'load' 'B_load_2' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = trunc i1024 %B_load_2 to i32" [Brutal_design.cpp:17]   --->   Operation 272 'trunc' 'trunc_ln17_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_97 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 273 'partselect' 'tmp_97' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 274 'partselect' 'tmp_98' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_99 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 275 'partselect' 'tmp_99' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_100 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 276 'partselect' 'tmp_100' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_101 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 277 'partselect' 'tmp_101' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_102 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 278 'partselect' 'tmp_102' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_103 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 279 'partselect' 'tmp_103' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_104 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 280 'partselect' 'tmp_104' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_105 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 281 'partselect' 'tmp_105' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_106 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 282 'partselect' 'tmp_106' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_107 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 283 'partselect' 'tmp_107' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_108 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 284 'partselect' 'tmp_108' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_109 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 285 'partselect' 'tmp_109' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_110 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 286 'partselect' 'tmp_110' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_111 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 287 'partselect' 'tmp_111' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_112 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 288 'partselect' 'tmp_112' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_113 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 289 'partselect' 'tmp_113' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_114 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 290 'partselect' 'tmp_114' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_115 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 291 'partselect' 'tmp_115' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_116 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 292 'partselect' 'tmp_116' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_117 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 293 'partselect' 'tmp_117' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_118 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 294 'partselect' 'tmp_118' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_119 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 295 'partselect' 'tmp_119' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_120 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 296 'partselect' 'tmp_120' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_121 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 297 'partselect' 'tmp_121' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_122 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 298 'partselect' 'tmp_122' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_123 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 299 'partselect' 'tmp_123' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_124 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 300 'partselect' 'tmp_124' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_125 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 301 'partselect' 'tmp_125' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_126 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 302 'partselect' 'tmp_126' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_127 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_2, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 303 'partselect' 'tmp_127' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 304 [1/2] (3.25ns)   --->   "%B_load_3 = load i1024* %B_addr_3, align 8" [Brutal_design.cpp:17]   --->   Operation 304 'load' 'B_load_3' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = trunc i1024 %B_load_3 to i32" [Brutal_design.cpp:17]   --->   Operation 305 'trunc' 'trunc_ln17_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_129 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 306 'partselect' 'tmp_129' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_130 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 307 'partselect' 'tmp_130' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_131 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 308 'partselect' 'tmp_131' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_132 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 309 'partselect' 'tmp_132' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_133 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 310 'partselect' 'tmp_133' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_134 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 311 'partselect' 'tmp_134' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_135 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 312 'partselect' 'tmp_135' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_136 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 313 'partselect' 'tmp_136' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_137 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 314 'partselect' 'tmp_137' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_138 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 315 'partselect' 'tmp_138' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_139 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 316 'partselect' 'tmp_139' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_140 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 317 'partselect' 'tmp_140' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_141 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 318 'partselect' 'tmp_141' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_142 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 319 'partselect' 'tmp_142' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_143 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 320 'partselect' 'tmp_143' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_144 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 321 'partselect' 'tmp_144' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_145 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 322 'partselect' 'tmp_145' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_146 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 323 'partselect' 'tmp_146' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_147 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 324 'partselect' 'tmp_147' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_148 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 325 'partselect' 'tmp_148' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_149 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 326 'partselect' 'tmp_149' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_150 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 327 'partselect' 'tmp_150' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_151 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 328 'partselect' 'tmp_151' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_152 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 329 'partselect' 'tmp_152' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_153 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 330 'partselect' 'tmp_153' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_154 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 331 'partselect' 'tmp_154' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_155 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 332 'partselect' 'tmp_155' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_156 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 333 'partselect' 'tmp_156' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_157 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 334 'partselect' 'tmp_157' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_158 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 335 'partselect' 'tmp_158' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_159 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_3, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 336 'partselect' 'tmp_159' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 337 [2/2] (3.25ns)   --->   "%B_load_4 = load i1024* %B_addr_4, align 8" [Brutal_design.cpp:17]   --->   Operation 337 'load' 'B_load_4' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 338 [2/2] (3.25ns)   --->   "%B_load_5 = load i1024* %B_addr_5, align 8" [Brutal_design.cpp:17]   --->   Operation 338 'load' 'B_load_5' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 339 [1/1] (2.55ns)   --->   "%add_ln17 = add i32 %mul_ln17, %mul_ln17_1" [Brutal_design.cpp:17]   --->   Operation 339 'add' 'add_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (2.55ns)   --->   "%add_ln17_1 = add i32 %mul_ln17_2, %mul_ln17_3" [Brutal_design.cpp:17]   --->   Operation 340 'add' 'add_ln17_1' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_3 = add i32 %mul_ln17_4, %mul_ln17_5" [Brutal_design.cpp:17]   --->   Operation 341 'add' 'add_ln17_3' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 342 [1/1] (2.55ns)   --->   "%add_ln17_4 = add i32 %mul_ln17_6, %mul_ln17_7" [Brutal_design.cpp:17]   --->   Operation 342 'add' 'add_ln17_4' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 343 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_5 = add i32 %add_ln17_4, %add_ln17_3" [Brutal_design.cpp:17]   --->   Operation 343 'add' 'add_ln17_5' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 344 [1/1] (2.55ns)   --->   "%add_ln17_7 = add i32 %mul_ln17_8, %mul_ln17_9" [Brutal_design.cpp:17]   --->   Operation 344 'add' 'add_ln17_7' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 345 [1/1] (2.55ns)   --->   "%add_ln17_8 = add i32 %mul_ln17_10, %mul_ln17_11" [Brutal_design.cpp:17]   --->   Operation 345 'add' 'add_ln17_8' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_10 = add i32 %mul_ln17_12, %mul_ln17_13" [Brutal_design.cpp:17]   --->   Operation 346 'add' 'add_ln17_10' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 347 [1/1] (2.55ns)   --->   "%add_ln17_11 = add i32 %mul_ln17_14, %mul_ln17_15" [Brutal_design.cpp:17]   --->   Operation 347 'add' 'add_ln17_11' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_12 = add i32 %add_ln17_11, %add_ln17_10" [Brutal_design.cpp:17]   --->   Operation 348 'add' 'add_ln17_12' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_15 = add i32 %mul_ln17_16, %mul_ln17_17" [Brutal_design.cpp:17]   --->   Operation 349 'add' 'add_ln17_15' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 350 [1/1] (2.55ns)   --->   "%add_ln17_16 = add i32 %mul_ln17_18, %mul_ln17_19" [Brutal_design.cpp:17]   --->   Operation 350 'add' 'add_ln17_16' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_17 = add i32 %add_ln17_16, %add_ln17_15" [Brutal_design.cpp:17]   --->   Operation 351 'add' 'add_ln17_17' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_18 = add i32 %mul_ln17_20, %mul_ln17_21" [Brutal_design.cpp:17]   --->   Operation 352 'add' 'add_ln17_18' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 353 [1/1] (2.55ns)   --->   "%add_ln17_19 = add i32 %mul_ln17_22, %mul_ln17_23" [Brutal_design.cpp:17]   --->   Operation 353 'add' 'add_ln17_19' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 354 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_20 = add i32 %add_ln17_19, %add_ln17_18" [Brutal_design.cpp:17]   --->   Operation 354 'add' 'add_ln17_20' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 355 [1/1] (2.55ns)   --->   "%add_ln17_22 = add i32 %mul_ln17_24, %mul_ln17_25" [Brutal_design.cpp:17]   --->   Operation 355 'add' 'add_ln17_22' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (2.55ns)   --->   "%add_ln17_23 = add i32 %mul_ln17_26, %mul_ln17_27" [Brutal_design.cpp:17]   --->   Operation 356 'add' 'add_ln17_23' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_25 = add i32 %mul_ln17_28, %mul_ln17_29" [Brutal_design.cpp:17]   --->   Operation 357 'add' 'add_ln17_25' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 358 [1/1] (2.55ns)   --->   "%add_ln17_26 = add i32 %mul_ln17_30, %mul_ln17_31" [Brutal_design.cpp:17]   --->   Operation 358 'add' 'add_ln17_26' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_27 = add i32 %add_ln17_26, %add_ln17_25" [Brutal_design.cpp:17]   --->   Operation 359 'add' 'add_ln17_27' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 360 [1/1] (2.55ns)   --->   "%add_ln17_31 = add i32 %mul_ln17_32, %mul_ln17_33" [Brutal_design.cpp:17]   --->   Operation 360 'add' 'add_ln17_31' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (2.55ns)   --->   "%add_ln17_32 = add i32 %mul_ln17_34, %mul_ln17_35" [Brutal_design.cpp:17]   --->   Operation 361 'add' 'add_ln17_32' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_34 = add i32 %mul_ln17_36, %mul_ln17_37" [Brutal_design.cpp:17]   --->   Operation 362 'add' 'add_ln17_34' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 363 [1/1] (2.55ns)   --->   "%add_ln17_35 = add i32 %mul_ln17_38, %mul_ln17_39" [Brutal_design.cpp:17]   --->   Operation 363 'add' 'add_ln17_35' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_36 = add i32 %add_ln17_35, %add_ln17_34" [Brutal_design.cpp:17]   --->   Operation 364 'add' 'add_ln17_36' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 365 [1/1] (2.55ns)   --->   "%add_ln17_38 = add i32 %mul_ln17_40, %mul_ln17_41" [Brutal_design.cpp:17]   --->   Operation 365 'add' 'add_ln17_38' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 366 [1/1] (2.55ns)   --->   "%add_ln17_39 = add i32 %mul_ln17_42, %mul_ln17_43" [Brutal_design.cpp:17]   --->   Operation 366 'add' 'add_ln17_39' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_41 = add i32 %mul_ln17_44, %mul_ln17_45" [Brutal_design.cpp:17]   --->   Operation 367 'add' 'add_ln17_41' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 368 [1/1] (2.55ns)   --->   "%add_ln17_42 = add i32 %mul_ln17_46, %mul_ln17_47" [Brutal_design.cpp:17]   --->   Operation 368 'add' 'add_ln17_42' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 369 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_43 = add i32 %add_ln17_42, %add_ln17_41" [Brutal_design.cpp:17]   --->   Operation 369 'add' 'add_ln17_43' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_46 = add i32 %mul_ln17_48, %mul_ln17_49" [Brutal_design.cpp:17]   --->   Operation 370 'add' 'add_ln17_46' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 371 [1/1] (2.55ns)   --->   "%add_ln17_47 = add i32 %mul_ln17_50, %mul_ln17_51" [Brutal_design.cpp:17]   --->   Operation 371 'add' 'add_ln17_47' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 372 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_48 = add i32 %add_ln17_47, %add_ln17_46" [Brutal_design.cpp:17]   --->   Operation 372 'add' 'add_ln17_48' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_49 = add i32 %mul_ln17_52, %mul_ln17_53" [Brutal_design.cpp:17]   --->   Operation 373 'add' 'add_ln17_49' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 374 [1/1] (2.55ns)   --->   "%add_ln17_50 = add i32 %mul_ln17_54, %mul_ln17_55" [Brutal_design.cpp:17]   --->   Operation 374 'add' 'add_ln17_50' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 375 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_51 = add i32 %add_ln17_50, %add_ln17_49" [Brutal_design.cpp:17]   --->   Operation 375 'add' 'add_ln17_51' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 376 [1/1] (2.55ns)   --->   "%add_ln17_53 = add i32 %mul_ln17_56, %mul_ln17_57" [Brutal_design.cpp:17]   --->   Operation 376 'add' 'add_ln17_53' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 377 [1/1] (2.55ns)   --->   "%add_ln17_54 = add i32 %mul_ln17_58, %mul_ln17_59" [Brutal_design.cpp:17]   --->   Operation 377 'add' 'add_ln17_54' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_56 = add i32 %mul_ln17_60, %mul_ln17_61" [Brutal_design.cpp:17]   --->   Operation 378 'add' 'add_ln17_56' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 379 [1/1] (2.55ns)   --->   "%add_ln17_57 = add i32 %mul_ln17_62, %mul_ln17_63" [Brutal_design.cpp:17]   --->   Operation 379 'add' 'add_ln17_57' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 380 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_58 = add i32 %add_ln17_57, %add_ln17_56" [Brutal_design.cpp:17]   --->   Operation 380 'add' 'add_ln17_58' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 381 [1/1] (8.51ns)   --->   "%mul_ln17_64 = mul nsw i32 %trunc_ln17, %trunc_ln17_3" [Brutal_design.cpp:17]   --->   Operation 381 'mul' 'mul_ln17_64' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [1/1] (8.51ns)   --->   "%mul_ln17_65 = mul nsw i32 %tmp_3, %tmp_97" [Brutal_design.cpp:17]   --->   Operation 382 'mul' 'mul_ln17_65' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 383 [1/1] (8.51ns)   --->   "%mul_ln17_66 = mul nsw i32 %tmp_5, %tmp_98" [Brutal_design.cpp:17]   --->   Operation 383 'mul' 'mul_ln17_66' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 384 [1/1] (8.51ns)   --->   "%mul_ln17_67 = mul nsw i32 %tmp_7, %tmp_99" [Brutal_design.cpp:17]   --->   Operation 384 'mul' 'mul_ln17_67' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 385 [1/1] (8.51ns)   --->   "%mul_ln17_68 = mul nsw i32 %tmp_9, %tmp_100" [Brutal_design.cpp:17]   --->   Operation 385 'mul' 'mul_ln17_68' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 386 [1/1] (8.51ns)   --->   "%mul_ln17_69 = mul nsw i32 %tmp_10, %tmp_101" [Brutal_design.cpp:17]   --->   Operation 386 'mul' 'mul_ln17_69' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 387 [1/1] (8.51ns)   --->   "%mul_ln17_70 = mul nsw i32 %tmp_12, %tmp_102" [Brutal_design.cpp:17]   --->   Operation 387 'mul' 'mul_ln17_70' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 388 [1/1] (8.51ns)   --->   "%mul_ln17_71 = mul nsw i32 %tmp_14, %tmp_103" [Brutal_design.cpp:17]   --->   Operation 388 'mul' 'mul_ln17_71' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 389 [1/1] (8.51ns)   --->   "%mul_ln17_72 = mul nsw i32 %tmp_16, %tmp_104" [Brutal_design.cpp:17]   --->   Operation 389 'mul' 'mul_ln17_72' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 390 [1/1] (8.51ns)   --->   "%mul_ln17_73 = mul nsw i32 %tmp_18, %tmp_105" [Brutal_design.cpp:17]   --->   Operation 390 'mul' 'mul_ln17_73' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 391 [1/1] (8.51ns)   --->   "%mul_ln17_74 = mul nsw i32 %tmp_20, %tmp_106" [Brutal_design.cpp:17]   --->   Operation 391 'mul' 'mul_ln17_74' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 392 [1/1] (8.51ns)   --->   "%mul_ln17_75 = mul nsw i32 %tmp_22, %tmp_107" [Brutal_design.cpp:17]   --->   Operation 392 'mul' 'mul_ln17_75' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 393 [1/1] (8.51ns)   --->   "%mul_ln17_76 = mul nsw i32 %tmp_24, %tmp_108" [Brutal_design.cpp:17]   --->   Operation 393 'mul' 'mul_ln17_76' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 394 [1/1] (8.51ns)   --->   "%mul_ln17_77 = mul nsw i32 %tmp_26, %tmp_109" [Brutal_design.cpp:17]   --->   Operation 394 'mul' 'mul_ln17_77' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 395 [1/1] (8.51ns)   --->   "%mul_ln17_78 = mul nsw i32 %tmp_28, %tmp_110" [Brutal_design.cpp:17]   --->   Operation 395 'mul' 'mul_ln17_78' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 396 [1/1] (8.51ns)   --->   "%mul_ln17_79 = mul nsw i32 %tmp_30, %tmp_111" [Brutal_design.cpp:17]   --->   Operation 396 'mul' 'mul_ln17_79' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 397 [1/1] (8.51ns)   --->   "%mul_ln17_80 = mul nsw i32 %tmp_32, %tmp_112" [Brutal_design.cpp:17]   --->   Operation 397 'mul' 'mul_ln17_80' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 398 [1/1] (8.51ns)   --->   "%mul_ln17_81 = mul nsw i32 %tmp_34, %tmp_113" [Brutal_design.cpp:17]   --->   Operation 398 'mul' 'mul_ln17_81' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 399 [1/1] (8.51ns)   --->   "%mul_ln17_82 = mul nsw i32 %tmp_36, %tmp_114" [Brutal_design.cpp:17]   --->   Operation 399 'mul' 'mul_ln17_82' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (8.51ns)   --->   "%mul_ln17_83 = mul nsw i32 %tmp_38, %tmp_115" [Brutal_design.cpp:17]   --->   Operation 400 'mul' 'mul_ln17_83' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 401 [1/1] (8.51ns)   --->   "%mul_ln17_84 = mul nsw i32 %tmp_40, %tmp_116" [Brutal_design.cpp:17]   --->   Operation 401 'mul' 'mul_ln17_84' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 402 [1/1] (8.51ns)   --->   "%mul_ln17_85 = mul nsw i32 %tmp_42, %tmp_117" [Brutal_design.cpp:17]   --->   Operation 402 'mul' 'mul_ln17_85' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 403 [1/1] (8.51ns)   --->   "%mul_ln17_86 = mul nsw i32 %tmp_44, %tmp_118" [Brutal_design.cpp:17]   --->   Operation 403 'mul' 'mul_ln17_86' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (8.51ns)   --->   "%mul_ln17_87 = mul nsw i32 %tmp_46, %tmp_119" [Brutal_design.cpp:17]   --->   Operation 404 'mul' 'mul_ln17_87' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [1/1] (8.51ns)   --->   "%mul_ln17_88 = mul nsw i32 %tmp_48, %tmp_120" [Brutal_design.cpp:17]   --->   Operation 405 'mul' 'mul_ln17_88' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [1/1] (8.51ns)   --->   "%mul_ln17_89 = mul nsw i32 %tmp_50, %tmp_121" [Brutal_design.cpp:17]   --->   Operation 406 'mul' 'mul_ln17_89' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 407 [1/1] (8.51ns)   --->   "%mul_ln17_90 = mul nsw i32 %tmp_52, %tmp_122" [Brutal_design.cpp:17]   --->   Operation 407 'mul' 'mul_ln17_90' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 408 [1/1] (8.51ns)   --->   "%mul_ln17_91 = mul nsw i32 %tmp_54, %tmp_123" [Brutal_design.cpp:17]   --->   Operation 408 'mul' 'mul_ln17_91' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 409 [1/1] (8.51ns)   --->   "%mul_ln17_92 = mul nsw i32 %tmp_56, %tmp_124" [Brutal_design.cpp:17]   --->   Operation 409 'mul' 'mul_ln17_92' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 410 [1/1] (8.51ns)   --->   "%mul_ln17_93 = mul nsw i32 %tmp_58, %tmp_125" [Brutal_design.cpp:17]   --->   Operation 410 'mul' 'mul_ln17_93' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 411 [1/1] (8.51ns)   --->   "%mul_ln17_94 = mul nsw i32 %tmp_60, %tmp_126" [Brutal_design.cpp:17]   --->   Operation 411 'mul' 'mul_ln17_94' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 412 [1/1] (8.51ns)   --->   "%mul_ln17_95 = mul nsw i32 %tmp_62, %tmp_127" [Brutal_design.cpp:17]   --->   Operation 412 'mul' 'mul_ln17_95' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 413 [1/1] (8.51ns)   --->   "%mul_ln17_96 = mul nsw i32 %trunc_ln17, %trunc_ln17_4" [Brutal_design.cpp:17]   --->   Operation 413 'mul' 'mul_ln17_96' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 414 [1/1] (8.51ns)   --->   "%mul_ln17_97 = mul nsw i32 %tmp_3, %tmp_129" [Brutal_design.cpp:17]   --->   Operation 414 'mul' 'mul_ln17_97' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 415 [1/1] (8.51ns)   --->   "%mul_ln17_98 = mul nsw i32 %tmp_5, %tmp_130" [Brutal_design.cpp:17]   --->   Operation 415 'mul' 'mul_ln17_98' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 416 [1/1] (8.51ns)   --->   "%mul_ln17_99 = mul nsw i32 %tmp_7, %tmp_131" [Brutal_design.cpp:17]   --->   Operation 416 'mul' 'mul_ln17_99' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (8.51ns)   --->   "%mul_ln17_100 = mul nsw i32 %tmp_9, %tmp_132" [Brutal_design.cpp:17]   --->   Operation 417 'mul' 'mul_ln17_100' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [1/1] (8.51ns)   --->   "%mul_ln17_101 = mul nsw i32 %tmp_10, %tmp_133" [Brutal_design.cpp:17]   --->   Operation 418 'mul' 'mul_ln17_101' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (8.51ns)   --->   "%mul_ln17_102 = mul nsw i32 %tmp_12, %tmp_134" [Brutal_design.cpp:17]   --->   Operation 419 'mul' 'mul_ln17_102' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 420 [1/1] (8.51ns)   --->   "%mul_ln17_103 = mul nsw i32 %tmp_14, %tmp_135" [Brutal_design.cpp:17]   --->   Operation 420 'mul' 'mul_ln17_103' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 421 [1/1] (8.51ns)   --->   "%mul_ln17_104 = mul nsw i32 %tmp_16, %tmp_136" [Brutal_design.cpp:17]   --->   Operation 421 'mul' 'mul_ln17_104' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 422 [1/1] (8.51ns)   --->   "%mul_ln17_105 = mul nsw i32 %tmp_18, %tmp_137" [Brutal_design.cpp:17]   --->   Operation 422 'mul' 'mul_ln17_105' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (8.51ns)   --->   "%mul_ln17_106 = mul nsw i32 %tmp_20, %tmp_138" [Brutal_design.cpp:17]   --->   Operation 423 'mul' 'mul_ln17_106' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (8.51ns)   --->   "%mul_ln17_107 = mul nsw i32 %tmp_22, %tmp_139" [Brutal_design.cpp:17]   --->   Operation 424 'mul' 'mul_ln17_107' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 425 [1/1] (8.51ns)   --->   "%mul_ln17_108 = mul nsw i32 %tmp_24, %tmp_140" [Brutal_design.cpp:17]   --->   Operation 425 'mul' 'mul_ln17_108' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 426 [1/1] (8.51ns)   --->   "%mul_ln17_109 = mul nsw i32 %tmp_26, %tmp_141" [Brutal_design.cpp:17]   --->   Operation 426 'mul' 'mul_ln17_109' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 427 [1/1] (8.51ns)   --->   "%mul_ln17_110 = mul nsw i32 %tmp_28, %tmp_142" [Brutal_design.cpp:17]   --->   Operation 427 'mul' 'mul_ln17_110' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (8.51ns)   --->   "%mul_ln17_111 = mul nsw i32 %tmp_30, %tmp_143" [Brutal_design.cpp:17]   --->   Operation 428 'mul' 'mul_ln17_111' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 429 [1/1] (8.51ns)   --->   "%mul_ln17_112 = mul nsw i32 %tmp_32, %tmp_144" [Brutal_design.cpp:17]   --->   Operation 429 'mul' 'mul_ln17_112' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 430 [1/1] (8.51ns)   --->   "%mul_ln17_113 = mul nsw i32 %tmp_34, %tmp_145" [Brutal_design.cpp:17]   --->   Operation 430 'mul' 'mul_ln17_113' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (8.51ns)   --->   "%mul_ln17_114 = mul nsw i32 %tmp_36, %tmp_146" [Brutal_design.cpp:17]   --->   Operation 431 'mul' 'mul_ln17_114' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/1] (8.51ns)   --->   "%mul_ln17_115 = mul nsw i32 %tmp_38, %tmp_147" [Brutal_design.cpp:17]   --->   Operation 432 'mul' 'mul_ln17_115' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [1/1] (8.51ns)   --->   "%mul_ln17_116 = mul nsw i32 %tmp_40, %tmp_148" [Brutal_design.cpp:17]   --->   Operation 433 'mul' 'mul_ln17_116' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (8.51ns)   --->   "%mul_ln17_117 = mul nsw i32 %tmp_42, %tmp_149" [Brutal_design.cpp:17]   --->   Operation 434 'mul' 'mul_ln17_117' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (8.51ns)   --->   "%mul_ln17_118 = mul nsw i32 %tmp_44, %tmp_150" [Brutal_design.cpp:17]   --->   Operation 435 'mul' 'mul_ln17_118' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 436 [1/1] (8.51ns)   --->   "%mul_ln17_119 = mul nsw i32 %tmp_46, %tmp_151" [Brutal_design.cpp:17]   --->   Operation 436 'mul' 'mul_ln17_119' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 437 [1/1] (8.51ns)   --->   "%mul_ln17_120 = mul nsw i32 %tmp_48, %tmp_152" [Brutal_design.cpp:17]   --->   Operation 437 'mul' 'mul_ln17_120' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 438 [1/1] (8.51ns)   --->   "%mul_ln17_121 = mul nsw i32 %tmp_50, %tmp_153" [Brutal_design.cpp:17]   --->   Operation 438 'mul' 'mul_ln17_121' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (8.51ns)   --->   "%mul_ln17_122 = mul nsw i32 %tmp_52, %tmp_154" [Brutal_design.cpp:17]   --->   Operation 439 'mul' 'mul_ln17_122' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (8.51ns)   --->   "%mul_ln17_123 = mul nsw i32 %tmp_54, %tmp_155" [Brutal_design.cpp:17]   --->   Operation 440 'mul' 'mul_ln17_123' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [1/1] (8.51ns)   --->   "%mul_ln17_124 = mul nsw i32 %tmp_56, %tmp_156" [Brutal_design.cpp:17]   --->   Operation 441 'mul' 'mul_ln17_124' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (8.51ns)   --->   "%mul_ln17_125 = mul nsw i32 %tmp_58, %tmp_157" [Brutal_design.cpp:17]   --->   Operation 442 'mul' 'mul_ln17_125' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (8.51ns)   --->   "%mul_ln17_126 = mul nsw i32 %tmp_60, %tmp_158" [Brutal_design.cpp:17]   --->   Operation 443 'mul' 'mul_ln17_126' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 444 [1/1] (8.51ns)   --->   "%mul_ln17_127 = mul nsw i32 %tmp_62, %tmp_159" [Brutal_design.cpp:17]   --->   Operation 444 'mul' 'mul_ln17_127' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [1/2] (3.25ns)   --->   "%B_load_4 = load i1024* %B_addr_4, align 8" [Brutal_design.cpp:17]   --->   Operation 445 'load' 'B_load_4' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln17_5 = trunc i1024 %B_load_4 to i32" [Brutal_design.cpp:17]   --->   Operation 446 'trunc' 'trunc_ln17_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_161 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 447 'partselect' 'tmp_161' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_162 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 448 'partselect' 'tmp_162' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_163 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 449 'partselect' 'tmp_163' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_164 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 450 'partselect' 'tmp_164' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_165 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 451 'partselect' 'tmp_165' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_166 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 452 'partselect' 'tmp_166' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_167 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 453 'partselect' 'tmp_167' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_168 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 454 'partselect' 'tmp_168' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_169 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 455 'partselect' 'tmp_169' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_170 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 456 'partselect' 'tmp_170' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_171 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 457 'partselect' 'tmp_171' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_172 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 458 'partselect' 'tmp_172' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_173 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 459 'partselect' 'tmp_173' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_174 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 460 'partselect' 'tmp_174' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_175 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 461 'partselect' 'tmp_175' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_176 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 462 'partselect' 'tmp_176' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_177 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 463 'partselect' 'tmp_177' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_178 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 464 'partselect' 'tmp_178' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_179 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 465 'partselect' 'tmp_179' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_180 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 466 'partselect' 'tmp_180' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_181 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 467 'partselect' 'tmp_181' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_182 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 468 'partselect' 'tmp_182' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_183 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 469 'partselect' 'tmp_183' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_184 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 470 'partselect' 'tmp_184' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_185 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 471 'partselect' 'tmp_185' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_186 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 472 'partselect' 'tmp_186' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_187 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 473 'partselect' 'tmp_187' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_188 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 474 'partselect' 'tmp_188' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_189 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 475 'partselect' 'tmp_189' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_190 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 476 'partselect' 'tmp_190' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_191 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_4, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 477 'partselect' 'tmp_191' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 478 [1/2] (3.25ns)   --->   "%B_load_5 = load i1024* %B_addr_5, align 8" [Brutal_design.cpp:17]   --->   Operation 478 'load' 'B_load_5' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln17_6 = trunc i1024 %B_load_5 to i32" [Brutal_design.cpp:17]   --->   Operation 479 'trunc' 'trunc_ln17_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_193 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 480 'partselect' 'tmp_193' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_194 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 481 'partselect' 'tmp_194' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_195 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 482 'partselect' 'tmp_195' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_196 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 483 'partselect' 'tmp_196' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_197 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 484 'partselect' 'tmp_197' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_198 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 485 'partselect' 'tmp_198' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_199 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 486 'partselect' 'tmp_199' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_200 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 487 'partselect' 'tmp_200' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_201 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 488 'partselect' 'tmp_201' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_202 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 489 'partselect' 'tmp_202' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_203 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 490 'partselect' 'tmp_203' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_204 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 491 'partselect' 'tmp_204' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_205 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 492 'partselect' 'tmp_205' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_206 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 493 'partselect' 'tmp_206' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_207 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 494 'partselect' 'tmp_207' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_208 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 495 'partselect' 'tmp_208' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_209 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 496 'partselect' 'tmp_209' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_210 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 497 'partselect' 'tmp_210' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_211 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 498 'partselect' 'tmp_211' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_212 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 499 'partselect' 'tmp_212' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_213 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 500 'partselect' 'tmp_213' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_214 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 501 'partselect' 'tmp_214' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_215 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 502 'partselect' 'tmp_215' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_216 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 503 'partselect' 'tmp_216' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_217 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 504 'partselect' 'tmp_217' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_218 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 505 'partselect' 'tmp_218' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_219 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 506 'partselect' 'tmp_219' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_220 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 507 'partselect' 'tmp_220' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_221 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 508 'partselect' 'tmp_221' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_222 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 509 'partselect' 'tmp_222' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_223 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_5, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 510 'partselect' 'tmp_223' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 511 [2/2] (3.25ns)   --->   "%B_load_6 = load i1024* %B_addr_6, align 8" [Brutal_design.cpp:17]   --->   Operation 511 'load' 'B_load_6' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 512 [2/2] (3.25ns)   --->   "%B_load_7 = load i1024* %B_addr_7, align 8" [Brutal_design.cpp:17]   --->   Operation 512 'load' 'B_load_7' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 8.74>
ST_6 : Operation 513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_2 = add i32 %add_ln17_1, %add_ln17" [Brutal_design.cpp:17]   --->   Operation 513 'add' 'add_ln17_2' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 514 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_6 = add i32 %add_ln17_5, %add_ln17_2" [Brutal_design.cpp:17]   --->   Operation 514 'add' 'add_ln17_6' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_9 = add i32 %add_ln17_8, %add_ln17_7" [Brutal_design.cpp:17]   --->   Operation 515 'add' 'add_ln17_9' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 516 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_13 = add i32 %add_ln17_12, %add_ln17_9" [Brutal_design.cpp:17]   --->   Operation 516 'add' 'add_ln17_13' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_21 = add i32 %add_ln17_20, %add_ln17_17" [Brutal_design.cpp:17]   --->   Operation 517 'add' 'add_ln17_21' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_24 = add i32 %add_ln17_23, %add_ln17_22" [Brutal_design.cpp:17]   --->   Operation 518 'add' 'add_ln17_24' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 519 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_28 = add i32 %add_ln17_27, %add_ln17_24" [Brutal_design.cpp:17]   --->   Operation 519 'add' 'add_ln17_28' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 520 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_29 = add i32 %add_ln17_28, %add_ln17_21" [Brutal_design.cpp:17]   --->   Operation 520 'add' 'add_ln17_29' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_33 = add i32 %add_ln17_32, %add_ln17_31" [Brutal_design.cpp:17]   --->   Operation 521 'add' 'add_ln17_33' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 522 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_37 = add i32 %add_ln17_36, %add_ln17_33" [Brutal_design.cpp:17]   --->   Operation 522 'add' 'add_ln17_37' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_40 = add i32 %add_ln17_39, %add_ln17_38" [Brutal_design.cpp:17]   --->   Operation 523 'add' 'add_ln17_40' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 524 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_44 = add i32 %add_ln17_43, %add_ln17_40" [Brutal_design.cpp:17]   --->   Operation 524 'add' 'add_ln17_44' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_52 = add i32 %add_ln17_51, %add_ln17_48" [Brutal_design.cpp:17]   --->   Operation 525 'add' 'add_ln17_52' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_55 = add i32 %add_ln17_54, %add_ln17_53" [Brutal_design.cpp:17]   --->   Operation 526 'add' 'add_ln17_55' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 527 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_59 = add i32 %add_ln17_58, %add_ln17_55" [Brutal_design.cpp:17]   --->   Operation 527 'add' 'add_ln17_59' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 528 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_60 = add i32 %add_ln17_59, %add_ln17_52" [Brutal_design.cpp:17]   --->   Operation 528 'add' 'add_ln17_60' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 529 [1/1] (2.55ns)   --->   "%add_ln17_62 = add i32 %mul_ln17_64, %mul_ln17_65" [Brutal_design.cpp:17]   --->   Operation 529 'add' 'add_ln17_62' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 530 [1/1] (2.55ns)   --->   "%add_ln17_63 = add i32 %mul_ln17_66, %mul_ln17_67" [Brutal_design.cpp:17]   --->   Operation 530 'add' 'add_ln17_63' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_65 = add i32 %mul_ln17_68, %mul_ln17_69" [Brutal_design.cpp:17]   --->   Operation 531 'add' 'add_ln17_65' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 532 [1/1] (2.55ns)   --->   "%add_ln17_66 = add i32 %mul_ln17_70, %mul_ln17_71" [Brutal_design.cpp:17]   --->   Operation 532 'add' 'add_ln17_66' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 533 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_67 = add i32 %add_ln17_66, %add_ln17_65" [Brutal_design.cpp:17]   --->   Operation 533 'add' 'add_ln17_67' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 534 [1/1] (2.55ns)   --->   "%add_ln17_69 = add i32 %mul_ln17_72, %mul_ln17_73" [Brutal_design.cpp:17]   --->   Operation 534 'add' 'add_ln17_69' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 535 [1/1] (2.55ns)   --->   "%add_ln17_70 = add i32 %mul_ln17_74, %mul_ln17_75" [Brutal_design.cpp:17]   --->   Operation 535 'add' 'add_ln17_70' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_72 = add i32 %mul_ln17_76, %mul_ln17_77" [Brutal_design.cpp:17]   --->   Operation 536 'add' 'add_ln17_72' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 537 [1/1] (2.55ns)   --->   "%add_ln17_73 = add i32 %mul_ln17_78, %mul_ln17_79" [Brutal_design.cpp:17]   --->   Operation 537 'add' 'add_ln17_73' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 538 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_74 = add i32 %add_ln17_73, %add_ln17_72" [Brutal_design.cpp:17]   --->   Operation 538 'add' 'add_ln17_74' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_77 = add i32 %mul_ln17_80, %mul_ln17_81" [Brutal_design.cpp:17]   --->   Operation 539 'add' 'add_ln17_77' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 540 [1/1] (2.55ns)   --->   "%add_ln17_78 = add i32 %mul_ln17_82, %mul_ln17_83" [Brutal_design.cpp:17]   --->   Operation 540 'add' 'add_ln17_78' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 541 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_79 = add i32 %add_ln17_78, %add_ln17_77" [Brutal_design.cpp:17]   --->   Operation 541 'add' 'add_ln17_79' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_80 = add i32 %mul_ln17_84, %mul_ln17_85" [Brutal_design.cpp:17]   --->   Operation 542 'add' 'add_ln17_80' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 543 [1/1] (2.55ns)   --->   "%add_ln17_81 = add i32 %mul_ln17_86, %mul_ln17_87" [Brutal_design.cpp:17]   --->   Operation 543 'add' 'add_ln17_81' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 544 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_82 = add i32 %add_ln17_81, %add_ln17_80" [Brutal_design.cpp:17]   --->   Operation 544 'add' 'add_ln17_82' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 545 [1/1] (2.55ns)   --->   "%add_ln17_84 = add i32 %mul_ln17_88, %mul_ln17_89" [Brutal_design.cpp:17]   --->   Operation 545 'add' 'add_ln17_84' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 546 [1/1] (2.55ns)   --->   "%add_ln17_85 = add i32 %mul_ln17_90, %mul_ln17_91" [Brutal_design.cpp:17]   --->   Operation 546 'add' 'add_ln17_85' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_87 = add i32 %mul_ln17_92, %mul_ln17_93" [Brutal_design.cpp:17]   --->   Operation 547 'add' 'add_ln17_87' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 548 [1/1] (2.55ns)   --->   "%add_ln17_88 = add i32 %mul_ln17_94, %mul_ln17_95" [Brutal_design.cpp:17]   --->   Operation 548 'add' 'add_ln17_88' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 549 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_89 = add i32 %add_ln17_88, %add_ln17_87" [Brutal_design.cpp:17]   --->   Operation 549 'add' 'add_ln17_89' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 550 [1/1] (2.55ns)   --->   "%add_ln17_93 = add i32 %mul_ln17_96, %mul_ln17_97" [Brutal_design.cpp:17]   --->   Operation 550 'add' 'add_ln17_93' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 551 [1/1] (2.55ns)   --->   "%add_ln17_94 = add i32 %mul_ln17_98, %mul_ln17_99" [Brutal_design.cpp:17]   --->   Operation 551 'add' 'add_ln17_94' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_96 = add i32 %mul_ln17_100, %mul_ln17_101" [Brutal_design.cpp:17]   --->   Operation 552 'add' 'add_ln17_96' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 553 [1/1] (2.55ns)   --->   "%add_ln17_97 = add i32 %mul_ln17_102, %mul_ln17_103" [Brutal_design.cpp:17]   --->   Operation 553 'add' 'add_ln17_97' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 554 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_98 = add i32 %add_ln17_97, %add_ln17_96" [Brutal_design.cpp:17]   --->   Operation 554 'add' 'add_ln17_98' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 555 [1/1] (2.55ns)   --->   "%add_ln17_100 = add i32 %mul_ln17_104, %mul_ln17_105" [Brutal_design.cpp:17]   --->   Operation 555 'add' 'add_ln17_100' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 556 [1/1] (2.55ns)   --->   "%add_ln17_101 = add i32 %mul_ln17_106, %mul_ln17_107" [Brutal_design.cpp:17]   --->   Operation 556 'add' 'add_ln17_101' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_103 = add i32 %mul_ln17_108, %mul_ln17_109" [Brutal_design.cpp:17]   --->   Operation 557 'add' 'add_ln17_103' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 558 [1/1] (2.55ns)   --->   "%add_ln17_104 = add i32 %mul_ln17_110, %mul_ln17_111" [Brutal_design.cpp:17]   --->   Operation 558 'add' 'add_ln17_104' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 559 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_105 = add i32 %add_ln17_104, %add_ln17_103" [Brutal_design.cpp:17]   --->   Operation 559 'add' 'add_ln17_105' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_108 = add i32 %mul_ln17_112, %mul_ln17_113" [Brutal_design.cpp:17]   --->   Operation 560 'add' 'add_ln17_108' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 561 [1/1] (2.55ns)   --->   "%add_ln17_109 = add i32 %mul_ln17_114, %mul_ln17_115" [Brutal_design.cpp:17]   --->   Operation 561 'add' 'add_ln17_109' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 562 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_110 = add i32 %add_ln17_109, %add_ln17_108" [Brutal_design.cpp:17]   --->   Operation 562 'add' 'add_ln17_110' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_111 = add i32 %mul_ln17_116, %mul_ln17_117" [Brutal_design.cpp:17]   --->   Operation 563 'add' 'add_ln17_111' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 564 [1/1] (2.55ns)   --->   "%add_ln17_112 = add i32 %mul_ln17_118, %mul_ln17_119" [Brutal_design.cpp:17]   --->   Operation 564 'add' 'add_ln17_112' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 565 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_113 = add i32 %add_ln17_112, %add_ln17_111" [Brutal_design.cpp:17]   --->   Operation 565 'add' 'add_ln17_113' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 566 [1/1] (2.55ns)   --->   "%add_ln17_115 = add i32 %mul_ln17_120, %mul_ln17_121" [Brutal_design.cpp:17]   --->   Operation 566 'add' 'add_ln17_115' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 567 [1/1] (2.55ns)   --->   "%add_ln17_116 = add i32 %mul_ln17_122, %mul_ln17_123" [Brutal_design.cpp:17]   --->   Operation 567 'add' 'add_ln17_116' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_118 = add i32 %mul_ln17_124, %mul_ln17_125" [Brutal_design.cpp:17]   --->   Operation 568 'add' 'add_ln17_118' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 569 [1/1] (2.55ns)   --->   "%add_ln17_119 = add i32 %mul_ln17_126, %mul_ln17_127" [Brutal_design.cpp:17]   --->   Operation 569 'add' 'add_ln17_119' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 570 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_120 = add i32 %add_ln17_119, %add_ln17_118" [Brutal_design.cpp:17]   --->   Operation 570 'add' 'add_ln17_120' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 571 [1/1] (8.51ns)   --->   "%mul_ln17_128 = mul nsw i32 %trunc_ln17, %trunc_ln17_5" [Brutal_design.cpp:17]   --->   Operation 571 'mul' 'mul_ln17_128' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 572 [1/1] (8.51ns)   --->   "%mul_ln17_129 = mul nsw i32 %tmp_3, %tmp_161" [Brutal_design.cpp:17]   --->   Operation 572 'mul' 'mul_ln17_129' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 573 [1/1] (8.51ns)   --->   "%mul_ln17_130 = mul nsw i32 %tmp_5, %tmp_162" [Brutal_design.cpp:17]   --->   Operation 573 'mul' 'mul_ln17_130' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 574 [1/1] (8.51ns)   --->   "%mul_ln17_131 = mul nsw i32 %tmp_7, %tmp_163" [Brutal_design.cpp:17]   --->   Operation 574 'mul' 'mul_ln17_131' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 575 [1/1] (8.51ns)   --->   "%mul_ln17_132 = mul nsw i32 %tmp_9, %tmp_164" [Brutal_design.cpp:17]   --->   Operation 575 'mul' 'mul_ln17_132' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 576 [1/1] (8.51ns)   --->   "%mul_ln17_133 = mul nsw i32 %tmp_10, %tmp_165" [Brutal_design.cpp:17]   --->   Operation 576 'mul' 'mul_ln17_133' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 577 [1/1] (8.51ns)   --->   "%mul_ln17_134 = mul nsw i32 %tmp_12, %tmp_166" [Brutal_design.cpp:17]   --->   Operation 577 'mul' 'mul_ln17_134' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 578 [1/1] (8.51ns)   --->   "%mul_ln17_135 = mul nsw i32 %tmp_14, %tmp_167" [Brutal_design.cpp:17]   --->   Operation 578 'mul' 'mul_ln17_135' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 579 [1/1] (8.51ns)   --->   "%mul_ln17_136 = mul nsw i32 %tmp_16, %tmp_168" [Brutal_design.cpp:17]   --->   Operation 579 'mul' 'mul_ln17_136' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 580 [1/1] (8.51ns)   --->   "%mul_ln17_137 = mul nsw i32 %tmp_18, %tmp_169" [Brutal_design.cpp:17]   --->   Operation 580 'mul' 'mul_ln17_137' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 581 [1/1] (8.51ns)   --->   "%mul_ln17_138 = mul nsw i32 %tmp_20, %tmp_170" [Brutal_design.cpp:17]   --->   Operation 581 'mul' 'mul_ln17_138' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 582 [1/1] (8.51ns)   --->   "%mul_ln17_139 = mul nsw i32 %tmp_22, %tmp_171" [Brutal_design.cpp:17]   --->   Operation 582 'mul' 'mul_ln17_139' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 583 [1/1] (8.51ns)   --->   "%mul_ln17_140 = mul nsw i32 %tmp_24, %tmp_172" [Brutal_design.cpp:17]   --->   Operation 583 'mul' 'mul_ln17_140' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 584 [1/1] (8.51ns)   --->   "%mul_ln17_141 = mul nsw i32 %tmp_26, %tmp_173" [Brutal_design.cpp:17]   --->   Operation 584 'mul' 'mul_ln17_141' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 585 [1/1] (8.51ns)   --->   "%mul_ln17_142 = mul nsw i32 %tmp_28, %tmp_174" [Brutal_design.cpp:17]   --->   Operation 585 'mul' 'mul_ln17_142' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 586 [1/1] (8.51ns)   --->   "%mul_ln17_143 = mul nsw i32 %tmp_30, %tmp_175" [Brutal_design.cpp:17]   --->   Operation 586 'mul' 'mul_ln17_143' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 587 [1/1] (8.51ns)   --->   "%mul_ln17_144 = mul nsw i32 %tmp_32, %tmp_176" [Brutal_design.cpp:17]   --->   Operation 587 'mul' 'mul_ln17_144' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 588 [1/1] (8.51ns)   --->   "%mul_ln17_145 = mul nsw i32 %tmp_34, %tmp_177" [Brutal_design.cpp:17]   --->   Operation 588 'mul' 'mul_ln17_145' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 589 [1/1] (8.51ns)   --->   "%mul_ln17_146 = mul nsw i32 %tmp_36, %tmp_178" [Brutal_design.cpp:17]   --->   Operation 589 'mul' 'mul_ln17_146' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 590 [1/1] (8.51ns)   --->   "%mul_ln17_147 = mul nsw i32 %tmp_38, %tmp_179" [Brutal_design.cpp:17]   --->   Operation 590 'mul' 'mul_ln17_147' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 591 [1/1] (8.51ns)   --->   "%mul_ln17_148 = mul nsw i32 %tmp_40, %tmp_180" [Brutal_design.cpp:17]   --->   Operation 591 'mul' 'mul_ln17_148' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 592 [1/1] (8.51ns)   --->   "%mul_ln17_149 = mul nsw i32 %tmp_42, %tmp_181" [Brutal_design.cpp:17]   --->   Operation 592 'mul' 'mul_ln17_149' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 593 [1/1] (8.51ns)   --->   "%mul_ln17_150 = mul nsw i32 %tmp_44, %tmp_182" [Brutal_design.cpp:17]   --->   Operation 593 'mul' 'mul_ln17_150' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 594 [1/1] (8.51ns)   --->   "%mul_ln17_151 = mul nsw i32 %tmp_46, %tmp_183" [Brutal_design.cpp:17]   --->   Operation 594 'mul' 'mul_ln17_151' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 595 [1/1] (8.51ns)   --->   "%mul_ln17_152 = mul nsw i32 %tmp_48, %tmp_184" [Brutal_design.cpp:17]   --->   Operation 595 'mul' 'mul_ln17_152' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 596 [1/1] (8.51ns)   --->   "%mul_ln17_153 = mul nsw i32 %tmp_50, %tmp_185" [Brutal_design.cpp:17]   --->   Operation 596 'mul' 'mul_ln17_153' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 597 [1/1] (8.51ns)   --->   "%mul_ln17_154 = mul nsw i32 %tmp_52, %tmp_186" [Brutal_design.cpp:17]   --->   Operation 597 'mul' 'mul_ln17_154' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 598 [1/1] (8.51ns)   --->   "%mul_ln17_155 = mul nsw i32 %tmp_54, %tmp_187" [Brutal_design.cpp:17]   --->   Operation 598 'mul' 'mul_ln17_155' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 599 [1/1] (8.51ns)   --->   "%mul_ln17_156 = mul nsw i32 %tmp_56, %tmp_188" [Brutal_design.cpp:17]   --->   Operation 599 'mul' 'mul_ln17_156' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 600 [1/1] (8.51ns)   --->   "%mul_ln17_157 = mul nsw i32 %tmp_58, %tmp_189" [Brutal_design.cpp:17]   --->   Operation 600 'mul' 'mul_ln17_157' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 601 [1/1] (8.51ns)   --->   "%mul_ln17_158 = mul nsw i32 %tmp_60, %tmp_190" [Brutal_design.cpp:17]   --->   Operation 601 'mul' 'mul_ln17_158' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 602 [1/1] (8.51ns)   --->   "%mul_ln17_159 = mul nsw i32 %tmp_62, %tmp_191" [Brutal_design.cpp:17]   --->   Operation 602 'mul' 'mul_ln17_159' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 603 [1/1] (8.51ns)   --->   "%mul_ln17_160 = mul nsw i32 %trunc_ln17, %trunc_ln17_6" [Brutal_design.cpp:17]   --->   Operation 603 'mul' 'mul_ln17_160' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 604 [1/1] (8.51ns)   --->   "%mul_ln17_161 = mul nsw i32 %tmp_3, %tmp_193" [Brutal_design.cpp:17]   --->   Operation 604 'mul' 'mul_ln17_161' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 605 [1/1] (8.51ns)   --->   "%mul_ln17_162 = mul nsw i32 %tmp_5, %tmp_194" [Brutal_design.cpp:17]   --->   Operation 605 'mul' 'mul_ln17_162' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 606 [1/1] (8.51ns)   --->   "%mul_ln17_163 = mul nsw i32 %tmp_7, %tmp_195" [Brutal_design.cpp:17]   --->   Operation 606 'mul' 'mul_ln17_163' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 607 [1/1] (8.51ns)   --->   "%mul_ln17_164 = mul nsw i32 %tmp_9, %tmp_196" [Brutal_design.cpp:17]   --->   Operation 607 'mul' 'mul_ln17_164' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 608 [1/1] (8.51ns)   --->   "%mul_ln17_165 = mul nsw i32 %tmp_10, %tmp_197" [Brutal_design.cpp:17]   --->   Operation 608 'mul' 'mul_ln17_165' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 609 [1/1] (8.51ns)   --->   "%mul_ln17_166 = mul nsw i32 %tmp_12, %tmp_198" [Brutal_design.cpp:17]   --->   Operation 609 'mul' 'mul_ln17_166' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 610 [1/1] (8.51ns)   --->   "%mul_ln17_167 = mul nsw i32 %tmp_14, %tmp_199" [Brutal_design.cpp:17]   --->   Operation 610 'mul' 'mul_ln17_167' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 611 [1/1] (8.51ns)   --->   "%mul_ln17_168 = mul nsw i32 %tmp_16, %tmp_200" [Brutal_design.cpp:17]   --->   Operation 611 'mul' 'mul_ln17_168' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 612 [1/1] (8.51ns)   --->   "%mul_ln17_169 = mul nsw i32 %tmp_18, %tmp_201" [Brutal_design.cpp:17]   --->   Operation 612 'mul' 'mul_ln17_169' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 613 [1/1] (8.51ns)   --->   "%mul_ln17_170 = mul nsw i32 %tmp_20, %tmp_202" [Brutal_design.cpp:17]   --->   Operation 613 'mul' 'mul_ln17_170' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 614 [1/1] (8.51ns)   --->   "%mul_ln17_171 = mul nsw i32 %tmp_22, %tmp_203" [Brutal_design.cpp:17]   --->   Operation 614 'mul' 'mul_ln17_171' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 615 [1/1] (8.51ns)   --->   "%mul_ln17_172 = mul nsw i32 %tmp_24, %tmp_204" [Brutal_design.cpp:17]   --->   Operation 615 'mul' 'mul_ln17_172' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 616 [1/1] (8.51ns)   --->   "%mul_ln17_173 = mul nsw i32 %tmp_26, %tmp_205" [Brutal_design.cpp:17]   --->   Operation 616 'mul' 'mul_ln17_173' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 617 [1/1] (8.51ns)   --->   "%mul_ln17_174 = mul nsw i32 %tmp_28, %tmp_206" [Brutal_design.cpp:17]   --->   Operation 617 'mul' 'mul_ln17_174' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 618 [1/1] (8.51ns)   --->   "%mul_ln17_175 = mul nsw i32 %tmp_30, %tmp_207" [Brutal_design.cpp:17]   --->   Operation 618 'mul' 'mul_ln17_175' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 619 [1/1] (8.51ns)   --->   "%mul_ln17_176 = mul nsw i32 %tmp_32, %tmp_208" [Brutal_design.cpp:17]   --->   Operation 619 'mul' 'mul_ln17_176' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 620 [1/1] (8.51ns)   --->   "%mul_ln17_177 = mul nsw i32 %tmp_34, %tmp_209" [Brutal_design.cpp:17]   --->   Operation 620 'mul' 'mul_ln17_177' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 621 [1/1] (8.51ns)   --->   "%mul_ln17_178 = mul nsw i32 %tmp_36, %tmp_210" [Brutal_design.cpp:17]   --->   Operation 621 'mul' 'mul_ln17_178' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 622 [1/1] (8.51ns)   --->   "%mul_ln17_179 = mul nsw i32 %tmp_38, %tmp_211" [Brutal_design.cpp:17]   --->   Operation 622 'mul' 'mul_ln17_179' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 623 [1/1] (8.51ns)   --->   "%mul_ln17_180 = mul nsw i32 %tmp_40, %tmp_212" [Brutal_design.cpp:17]   --->   Operation 623 'mul' 'mul_ln17_180' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 624 [1/1] (8.51ns)   --->   "%mul_ln17_181 = mul nsw i32 %tmp_42, %tmp_213" [Brutal_design.cpp:17]   --->   Operation 624 'mul' 'mul_ln17_181' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 625 [1/1] (8.51ns)   --->   "%mul_ln17_182 = mul nsw i32 %tmp_44, %tmp_214" [Brutal_design.cpp:17]   --->   Operation 625 'mul' 'mul_ln17_182' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 626 [1/1] (8.51ns)   --->   "%mul_ln17_183 = mul nsw i32 %tmp_46, %tmp_215" [Brutal_design.cpp:17]   --->   Operation 626 'mul' 'mul_ln17_183' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 627 [1/1] (8.51ns)   --->   "%mul_ln17_184 = mul nsw i32 %tmp_48, %tmp_216" [Brutal_design.cpp:17]   --->   Operation 627 'mul' 'mul_ln17_184' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 628 [1/1] (8.51ns)   --->   "%mul_ln17_185 = mul nsw i32 %tmp_50, %tmp_217" [Brutal_design.cpp:17]   --->   Operation 628 'mul' 'mul_ln17_185' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 629 [1/1] (8.51ns)   --->   "%mul_ln17_186 = mul nsw i32 %tmp_52, %tmp_218" [Brutal_design.cpp:17]   --->   Operation 629 'mul' 'mul_ln17_186' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 630 [1/1] (8.51ns)   --->   "%mul_ln17_187 = mul nsw i32 %tmp_54, %tmp_219" [Brutal_design.cpp:17]   --->   Operation 630 'mul' 'mul_ln17_187' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 631 [1/1] (8.51ns)   --->   "%mul_ln17_188 = mul nsw i32 %tmp_56, %tmp_220" [Brutal_design.cpp:17]   --->   Operation 631 'mul' 'mul_ln17_188' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 632 [1/1] (8.51ns)   --->   "%mul_ln17_189 = mul nsw i32 %tmp_58, %tmp_221" [Brutal_design.cpp:17]   --->   Operation 632 'mul' 'mul_ln17_189' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 633 [1/1] (8.51ns)   --->   "%mul_ln17_190 = mul nsw i32 %tmp_60, %tmp_222" [Brutal_design.cpp:17]   --->   Operation 633 'mul' 'mul_ln17_190' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 634 [1/1] (8.51ns)   --->   "%mul_ln17_191 = mul nsw i32 %tmp_62, %tmp_223" [Brutal_design.cpp:17]   --->   Operation 634 'mul' 'mul_ln17_191' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 635 [1/2] (3.25ns)   --->   "%B_load_6 = load i1024* %B_addr_6, align 8" [Brutal_design.cpp:17]   --->   Operation 635 'load' 'B_load_6' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln17_7 = trunc i1024 %B_load_6 to i32" [Brutal_design.cpp:17]   --->   Operation 636 'trunc' 'trunc_ln17_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_225 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 637 'partselect' 'tmp_225' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_226 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 638 'partselect' 'tmp_226' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_227 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 639 'partselect' 'tmp_227' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_228 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 640 'partselect' 'tmp_228' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_229 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 641 'partselect' 'tmp_229' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_230 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 642 'partselect' 'tmp_230' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_231 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 643 'partselect' 'tmp_231' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_232 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 644 'partselect' 'tmp_232' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_233 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 645 'partselect' 'tmp_233' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_234 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 646 'partselect' 'tmp_234' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_235 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 647 'partselect' 'tmp_235' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_236 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 648 'partselect' 'tmp_236' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_237 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 649 'partselect' 'tmp_237' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_238 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 650 'partselect' 'tmp_238' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_239 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 651 'partselect' 'tmp_239' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_240 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 652 'partselect' 'tmp_240' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_241 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 653 'partselect' 'tmp_241' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_242 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 654 'partselect' 'tmp_242' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_243 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 655 'partselect' 'tmp_243' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_244 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 656 'partselect' 'tmp_244' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_245 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 657 'partselect' 'tmp_245' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_246 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 658 'partselect' 'tmp_246' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_247 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 659 'partselect' 'tmp_247' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_248 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 660 'partselect' 'tmp_248' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_249 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 661 'partselect' 'tmp_249' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_250 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 662 'partselect' 'tmp_250' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_251 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 663 'partselect' 'tmp_251' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_252 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 664 'partselect' 'tmp_252' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_253 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 665 'partselect' 'tmp_253' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_254 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 666 'partselect' 'tmp_254' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_255 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_6, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 667 'partselect' 'tmp_255' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 668 [1/2] (3.25ns)   --->   "%B_load_7 = load i1024* %B_addr_7, align 8" [Brutal_design.cpp:17]   --->   Operation 668 'load' 'B_load_7' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln17_8 = trunc i1024 %B_load_7 to i32" [Brutal_design.cpp:17]   --->   Operation 669 'trunc' 'trunc_ln17_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_257 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 670 'partselect' 'tmp_257' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_258 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 671 'partselect' 'tmp_258' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_259 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 672 'partselect' 'tmp_259' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_260 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 673 'partselect' 'tmp_260' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_261 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 674 'partselect' 'tmp_261' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_262 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 675 'partselect' 'tmp_262' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_263 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 676 'partselect' 'tmp_263' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_264 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 677 'partselect' 'tmp_264' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_265 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 678 'partselect' 'tmp_265' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_266 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 679 'partselect' 'tmp_266' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_267 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 680 'partselect' 'tmp_267' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_268 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 681 'partselect' 'tmp_268' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_269 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 682 'partselect' 'tmp_269' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_270 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 683 'partselect' 'tmp_270' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_271 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 684 'partselect' 'tmp_271' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_272 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 685 'partselect' 'tmp_272' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_273 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 686 'partselect' 'tmp_273' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_274 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 687 'partselect' 'tmp_274' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_275 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 688 'partselect' 'tmp_275' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_276 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 689 'partselect' 'tmp_276' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_277 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 690 'partselect' 'tmp_277' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_278 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 691 'partselect' 'tmp_278' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_279 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 692 'partselect' 'tmp_279' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_280 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 693 'partselect' 'tmp_280' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_281 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 694 'partselect' 'tmp_281' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_282 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 695 'partselect' 'tmp_282' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_283 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 696 'partselect' 'tmp_283' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_284 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 697 'partselect' 'tmp_284' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_285 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 698 'partselect' 'tmp_285' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_286 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 699 'partselect' 'tmp_286' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_287 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_7, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 700 'partselect' 'tmp_287' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 701 [2/2] (3.25ns)   --->   "%B_load_8 = load i1024* %B_addr_8, align 8" [Brutal_design.cpp:17]   --->   Operation 701 'load' 'B_load_8' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 702 [2/2] (3.25ns)   --->   "%B_load_9 = load i1024* %B_addr_9, align 8" [Brutal_design.cpp:17]   --->   Operation 702 'load' 'B_load_9' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 8.74>
ST_7 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i11 %tmp_1 to i64" [Brutal_design.cpp:19]   --->   Operation 703 'zext' 'zext_ln19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 704 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr [1024 x i32]* %AB, i64 0, i64 %zext_ln19" [Brutal_design.cpp:19]   --->   Operation 704 'getelementptr' 'AB_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 705 [1/1] (0.00ns)   --->   "%or_ln19 = or i11 %tmp_1, 1" [Brutal_design.cpp:19]   --->   Operation 705 'or' 'or_ln19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19)" [Brutal_design.cpp:19]   --->   Operation 706 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 707 [1/1] (0.00ns)   --->   "%AB_addr_1 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_2" [Brutal_design.cpp:19]   --->   Operation 707 'getelementptr' 'AB_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_14 = add i32 %add_ln17_13, %add_ln17_6" [Brutal_design.cpp:17]   --->   Operation 708 'add' 'add_ln17_14' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 709 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_30 = add nsw i32 %add_ln17_29, %add_ln17_14" [Brutal_design.cpp:17]   --->   Operation 709 'add' 'add_ln17_30' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 710 [1/1] (3.25ns)   --->   "store i32 %add_ln17_30, i32* %AB_addr, align 4" [Brutal_design.cpp:19]   --->   Operation 710 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_45 = add i32 %add_ln17_44, %add_ln17_37" [Brutal_design.cpp:17]   --->   Operation 711 'add' 'add_ln17_45' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 712 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_61 = add nsw i32 %add_ln17_60, %add_ln17_45" [Brutal_design.cpp:17]   --->   Operation 712 'add' 'add_ln17_61' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 713 [1/1] (3.25ns)   --->   "store i32 %add_ln17_61, i32* %AB_addr_1, align 4" [Brutal_design.cpp:19]   --->   Operation 713 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_64 = add i32 %add_ln17_63, %add_ln17_62" [Brutal_design.cpp:17]   --->   Operation 714 'add' 'add_ln17_64' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 715 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_68 = add i32 %add_ln17_67, %add_ln17_64" [Brutal_design.cpp:17]   --->   Operation 715 'add' 'add_ln17_68' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_71 = add i32 %add_ln17_70, %add_ln17_69" [Brutal_design.cpp:17]   --->   Operation 716 'add' 'add_ln17_71' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 717 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_75 = add i32 %add_ln17_74, %add_ln17_71" [Brutal_design.cpp:17]   --->   Operation 717 'add' 'add_ln17_75' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_83 = add i32 %add_ln17_82, %add_ln17_79" [Brutal_design.cpp:17]   --->   Operation 718 'add' 'add_ln17_83' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_86 = add i32 %add_ln17_85, %add_ln17_84" [Brutal_design.cpp:17]   --->   Operation 719 'add' 'add_ln17_86' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 720 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_90 = add i32 %add_ln17_89, %add_ln17_86" [Brutal_design.cpp:17]   --->   Operation 720 'add' 'add_ln17_90' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 721 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_91 = add i32 %add_ln17_90, %add_ln17_83" [Brutal_design.cpp:17]   --->   Operation 721 'add' 'add_ln17_91' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_95 = add i32 %add_ln17_94, %add_ln17_93" [Brutal_design.cpp:17]   --->   Operation 722 'add' 'add_ln17_95' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 723 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_99 = add i32 %add_ln17_98, %add_ln17_95" [Brutal_design.cpp:17]   --->   Operation 723 'add' 'add_ln17_99' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_102 = add i32 %add_ln17_101, %add_ln17_100" [Brutal_design.cpp:17]   --->   Operation 724 'add' 'add_ln17_102' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 725 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_106 = add i32 %add_ln17_105, %add_ln17_102" [Brutal_design.cpp:17]   --->   Operation 725 'add' 'add_ln17_106' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_114 = add i32 %add_ln17_113, %add_ln17_110" [Brutal_design.cpp:17]   --->   Operation 726 'add' 'add_ln17_114' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_117 = add i32 %add_ln17_116, %add_ln17_115" [Brutal_design.cpp:17]   --->   Operation 727 'add' 'add_ln17_117' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 728 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_121 = add i32 %add_ln17_120, %add_ln17_117" [Brutal_design.cpp:17]   --->   Operation 728 'add' 'add_ln17_121' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 729 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_122 = add i32 %add_ln17_121, %add_ln17_114" [Brutal_design.cpp:17]   --->   Operation 729 'add' 'add_ln17_122' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 730 [1/1] (2.55ns)   --->   "%add_ln17_124 = add i32 %mul_ln17_128, %mul_ln17_129" [Brutal_design.cpp:17]   --->   Operation 730 'add' 'add_ln17_124' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 731 [1/1] (2.55ns)   --->   "%add_ln17_125 = add i32 %mul_ln17_130, %mul_ln17_131" [Brutal_design.cpp:17]   --->   Operation 731 'add' 'add_ln17_125' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_127 = add i32 %mul_ln17_132, %mul_ln17_133" [Brutal_design.cpp:17]   --->   Operation 732 'add' 'add_ln17_127' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 733 [1/1] (2.55ns)   --->   "%add_ln17_128 = add i32 %mul_ln17_134, %mul_ln17_135" [Brutal_design.cpp:17]   --->   Operation 733 'add' 'add_ln17_128' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 734 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_129 = add i32 %add_ln17_128, %add_ln17_127" [Brutal_design.cpp:17]   --->   Operation 734 'add' 'add_ln17_129' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 735 [1/1] (2.55ns)   --->   "%add_ln17_131 = add i32 %mul_ln17_136, %mul_ln17_137" [Brutal_design.cpp:17]   --->   Operation 735 'add' 'add_ln17_131' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 736 [1/1] (2.55ns)   --->   "%add_ln17_132 = add i32 %mul_ln17_138, %mul_ln17_139" [Brutal_design.cpp:17]   --->   Operation 736 'add' 'add_ln17_132' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 737 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_134 = add i32 %mul_ln17_140, %mul_ln17_141" [Brutal_design.cpp:17]   --->   Operation 737 'add' 'add_ln17_134' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 738 [1/1] (2.55ns)   --->   "%add_ln17_135 = add i32 %mul_ln17_142, %mul_ln17_143" [Brutal_design.cpp:17]   --->   Operation 738 'add' 'add_ln17_135' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 739 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_136 = add i32 %add_ln17_135, %add_ln17_134" [Brutal_design.cpp:17]   --->   Operation 739 'add' 'add_ln17_136' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_139 = add i32 %mul_ln17_144, %mul_ln17_145" [Brutal_design.cpp:17]   --->   Operation 740 'add' 'add_ln17_139' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 741 [1/1] (2.55ns)   --->   "%add_ln17_140 = add i32 %mul_ln17_146, %mul_ln17_147" [Brutal_design.cpp:17]   --->   Operation 741 'add' 'add_ln17_140' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 742 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_141 = add i32 %add_ln17_140, %add_ln17_139" [Brutal_design.cpp:17]   --->   Operation 742 'add' 'add_ln17_141' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_142 = add i32 %mul_ln17_148, %mul_ln17_149" [Brutal_design.cpp:17]   --->   Operation 743 'add' 'add_ln17_142' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 744 [1/1] (2.55ns)   --->   "%add_ln17_143 = add i32 %mul_ln17_150, %mul_ln17_151" [Brutal_design.cpp:17]   --->   Operation 744 'add' 'add_ln17_143' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 745 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_144 = add i32 %add_ln17_143, %add_ln17_142" [Brutal_design.cpp:17]   --->   Operation 745 'add' 'add_ln17_144' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 746 [1/1] (2.55ns)   --->   "%add_ln17_146 = add i32 %mul_ln17_152, %mul_ln17_153" [Brutal_design.cpp:17]   --->   Operation 746 'add' 'add_ln17_146' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 747 [1/1] (2.55ns)   --->   "%add_ln17_147 = add i32 %mul_ln17_154, %mul_ln17_155" [Brutal_design.cpp:17]   --->   Operation 747 'add' 'add_ln17_147' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_149 = add i32 %mul_ln17_156, %mul_ln17_157" [Brutal_design.cpp:17]   --->   Operation 748 'add' 'add_ln17_149' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 749 [1/1] (2.55ns)   --->   "%add_ln17_150 = add i32 %mul_ln17_158, %mul_ln17_159" [Brutal_design.cpp:17]   --->   Operation 749 'add' 'add_ln17_150' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 750 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_151 = add i32 %add_ln17_150, %add_ln17_149" [Brutal_design.cpp:17]   --->   Operation 750 'add' 'add_ln17_151' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 751 [1/1] (2.55ns)   --->   "%add_ln17_155 = add i32 %mul_ln17_160, %mul_ln17_161" [Brutal_design.cpp:17]   --->   Operation 751 'add' 'add_ln17_155' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 752 [1/1] (2.55ns)   --->   "%add_ln17_156 = add i32 %mul_ln17_162, %mul_ln17_163" [Brutal_design.cpp:17]   --->   Operation 752 'add' 'add_ln17_156' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_158 = add i32 %mul_ln17_164, %mul_ln17_165" [Brutal_design.cpp:17]   --->   Operation 753 'add' 'add_ln17_158' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 754 [1/1] (2.55ns)   --->   "%add_ln17_159 = add i32 %mul_ln17_166, %mul_ln17_167" [Brutal_design.cpp:17]   --->   Operation 754 'add' 'add_ln17_159' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 755 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_160 = add i32 %add_ln17_159, %add_ln17_158" [Brutal_design.cpp:17]   --->   Operation 755 'add' 'add_ln17_160' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 756 [1/1] (2.55ns)   --->   "%add_ln17_162 = add i32 %mul_ln17_168, %mul_ln17_169" [Brutal_design.cpp:17]   --->   Operation 756 'add' 'add_ln17_162' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 757 [1/1] (2.55ns)   --->   "%add_ln17_163 = add i32 %mul_ln17_170, %mul_ln17_171" [Brutal_design.cpp:17]   --->   Operation 757 'add' 'add_ln17_163' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_165 = add i32 %mul_ln17_172, %mul_ln17_173" [Brutal_design.cpp:17]   --->   Operation 758 'add' 'add_ln17_165' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 759 [1/1] (2.55ns)   --->   "%add_ln17_166 = add i32 %mul_ln17_174, %mul_ln17_175" [Brutal_design.cpp:17]   --->   Operation 759 'add' 'add_ln17_166' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 760 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_167 = add i32 %add_ln17_166, %add_ln17_165" [Brutal_design.cpp:17]   --->   Operation 760 'add' 'add_ln17_167' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_170 = add i32 %mul_ln17_176, %mul_ln17_177" [Brutal_design.cpp:17]   --->   Operation 761 'add' 'add_ln17_170' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 762 [1/1] (2.55ns)   --->   "%add_ln17_171 = add i32 %mul_ln17_178, %mul_ln17_179" [Brutal_design.cpp:17]   --->   Operation 762 'add' 'add_ln17_171' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 763 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_172 = add i32 %add_ln17_171, %add_ln17_170" [Brutal_design.cpp:17]   --->   Operation 763 'add' 'add_ln17_172' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_173 = add i32 %mul_ln17_180, %mul_ln17_181" [Brutal_design.cpp:17]   --->   Operation 764 'add' 'add_ln17_173' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 765 [1/1] (2.55ns)   --->   "%add_ln17_174 = add i32 %mul_ln17_182, %mul_ln17_183" [Brutal_design.cpp:17]   --->   Operation 765 'add' 'add_ln17_174' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 766 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_175 = add i32 %add_ln17_174, %add_ln17_173" [Brutal_design.cpp:17]   --->   Operation 766 'add' 'add_ln17_175' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 767 [1/1] (2.55ns)   --->   "%add_ln17_177 = add i32 %mul_ln17_184, %mul_ln17_185" [Brutal_design.cpp:17]   --->   Operation 767 'add' 'add_ln17_177' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 768 [1/1] (2.55ns)   --->   "%add_ln17_178 = add i32 %mul_ln17_186, %mul_ln17_187" [Brutal_design.cpp:17]   --->   Operation 768 'add' 'add_ln17_178' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_180 = add i32 %mul_ln17_188, %mul_ln17_189" [Brutal_design.cpp:17]   --->   Operation 769 'add' 'add_ln17_180' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 770 [1/1] (2.55ns)   --->   "%add_ln17_181 = add i32 %mul_ln17_190, %mul_ln17_191" [Brutal_design.cpp:17]   --->   Operation 770 'add' 'add_ln17_181' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 771 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_182 = add i32 %add_ln17_181, %add_ln17_180" [Brutal_design.cpp:17]   --->   Operation 771 'add' 'add_ln17_182' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 772 [1/1] (8.51ns)   --->   "%mul_ln17_192 = mul nsw i32 %trunc_ln17, %trunc_ln17_7" [Brutal_design.cpp:17]   --->   Operation 772 'mul' 'mul_ln17_192' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 773 [1/1] (8.51ns)   --->   "%mul_ln17_193 = mul nsw i32 %tmp_3, %tmp_225" [Brutal_design.cpp:17]   --->   Operation 773 'mul' 'mul_ln17_193' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 774 [1/1] (8.51ns)   --->   "%mul_ln17_194 = mul nsw i32 %tmp_5, %tmp_226" [Brutal_design.cpp:17]   --->   Operation 774 'mul' 'mul_ln17_194' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 775 [1/1] (8.51ns)   --->   "%mul_ln17_195 = mul nsw i32 %tmp_7, %tmp_227" [Brutal_design.cpp:17]   --->   Operation 775 'mul' 'mul_ln17_195' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 776 [1/1] (8.51ns)   --->   "%mul_ln17_196 = mul nsw i32 %tmp_9, %tmp_228" [Brutal_design.cpp:17]   --->   Operation 776 'mul' 'mul_ln17_196' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 777 [1/1] (8.51ns)   --->   "%mul_ln17_197 = mul nsw i32 %tmp_10, %tmp_229" [Brutal_design.cpp:17]   --->   Operation 777 'mul' 'mul_ln17_197' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 778 [1/1] (8.51ns)   --->   "%mul_ln17_198 = mul nsw i32 %tmp_12, %tmp_230" [Brutal_design.cpp:17]   --->   Operation 778 'mul' 'mul_ln17_198' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 779 [1/1] (8.51ns)   --->   "%mul_ln17_199 = mul nsw i32 %tmp_14, %tmp_231" [Brutal_design.cpp:17]   --->   Operation 779 'mul' 'mul_ln17_199' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 780 [1/1] (8.51ns)   --->   "%mul_ln17_200 = mul nsw i32 %tmp_16, %tmp_232" [Brutal_design.cpp:17]   --->   Operation 780 'mul' 'mul_ln17_200' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 781 [1/1] (8.51ns)   --->   "%mul_ln17_201 = mul nsw i32 %tmp_18, %tmp_233" [Brutal_design.cpp:17]   --->   Operation 781 'mul' 'mul_ln17_201' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 782 [1/1] (8.51ns)   --->   "%mul_ln17_202 = mul nsw i32 %tmp_20, %tmp_234" [Brutal_design.cpp:17]   --->   Operation 782 'mul' 'mul_ln17_202' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 783 [1/1] (8.51ns)   --->   "%mul_ln17_203 = mul nsw i32 %tmp_22, %tmp_235" [Brutal_design.cpp:17]   --->   Operation 783 'mul' 'mul_ln17_203' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 784 [1/1] (8.51ns)   --->   "%mul_ln17_204 = mul nsw i32 %tmp_24, %tmp_236" [Brutal_design.cpp:17]   --->   Operation 784 'mul' 'mul_ln17_204' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 785 [1/1] (8.51ns)   --->   "%mul_ln17_205 = mul nsw i32 %tmp_26, %tmp_237" [Brutal_design.cpp:17]   --->   Operation 785 'mul' 'mul_ln17_205' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 786 [1/1] (8.51ns)   --->   "%mul_ln17_206 = mul nsw i32 %tmp_28, %tmp_238" [Brutal_design.cpp:17]   --->   Operation 786 'mul' 'mul_ln17_206' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 787 [1/1] (8.51ns)   --->   "%mul_ln17_207 = mul nsw i32 %tmp_30, %tmp_239" [Brutal_design.cpp:17]   --->   Operation 787 'mul' 'mul_ln17_207' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 788 [1/1] (8.51ns)   --->   "%mul_ln17_208 = mul nsw i32 %tmp_32, %tmp_240" [Brutal_design.cpp:17]   --->   Operation 788 'mul' 'mul_ln17_208' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 789 [1/1] (8.51ns)   --->   "%mul_ln17_209 = mul nsw i32 %tmp_34, %tmp_241" [Brutal_design.cpp:17]   --->   Operation 789 'mul' 'mul_ln17_209' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 790 [1/1] (8.51ns)   --->   "%mul_ln17_210 = mul nsw i32 %tmp_36, %tmp_242" [Brutal_design.cpp:17]   --->   Operation 790 'mul' 'mul_ln17_210' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 791 [1/1] (8.51ns)   --->   "%mul_ln17_211 = mul nsw i32 %tmp_38, %tmp_243" [Brutal_design.cpp:17]   --->   Operation 791 'mul' 'mul_ln17_211' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 792 [1/1] (8.51ns)   --->   "%mul_ln17_212 = mul nsw i32 %tmp_40, %tmp_244" [Brutal_design.cpp:17]   --->   Operation 792 'mul' 'mul_ln17_212' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 793 [1/1] (8.51ns)   --->   "%mul_ln17_213 = mul nsw i32 %tmp_42, %tmp_245" [Brutal_design.cpp:17]   --->   Operation 793 'mul' 'mul_ln17_213' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 794 [1/1] (8.51ns)   --->   "%mul_ln17_214 = mul nsw i32 %tmp_44, %tmp_246" [Brutal_design.cpp:17]   --->   Operation 794 'mul' 'mul_ln17_214' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 795 [1/1] (8.51ns)   --->   "%mul_ln17_215 = mul nsw i32 %tmp_46, %tmp_247" [Brutal_design.cpp:17]   --->   Operation 795 'mul' 'mul_ln17_215' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 796 [1/1] (8.51ns)   --->   "%mul_ln17_216 = mul nsw i32 %tmp_48, %tmp_248" [Brutal_design.cpp:17]   --->   Operation 796 'mul' 'mul_ln17_216' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 797 [1/1] (8.51ns)   --->   "%mul_ln17_217 = mul nsw i32 %tmp_50, %tmp_249" [Brutal_design.cpp:17]   --->   Operation 797 'mul' 'mul_ln17_217' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 798 [1/1] (8.51ns)   --->   "%mul_ln17_218 = mul nsw i32 %tmp_52, %tmp_250" [Brutal_design.cpp:17]   --->   Operation 798 'mul' 'mul_ln17_218' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 799 [1/1] (8.51ns)   --->   "%mul_ln17_219 = mul nsw i32 %tmp_54, %tmp_251" [Brutal_design.cpp:17]   --->   Operation 799 'mul' 'mul_ln17_219' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 800 [1/1] (8.51ns)   --->   "%mul_ln17_220 = mul nsw i32 %tmp_56, %tmp_252" [Brutal_design.cpp:17]   --->   Operation 800 'mul' 'mul_ln17_220' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 801 [1/1] (8.51ns)   --->   "%mul_ln17_221 = mul nsw i32 %tmp_58, %tmp_253" [Brutal_design.cpp:17]   --->   Operation 801 'mul' 'mul_ln17_221' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 802 [1/1] (8.51ns)   --->   "%mul_ln17_222 = mul nsw i32 %tmp_60, %tmp_254" [Brutal_design.cpp:17]   --->   Operation 802 'mul' 'mul_ln17_222' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 803 [1/1] (8.51ns)   --->   "%mul_ln17_223 = mul nsw i32 %tmp_62, %tmp_255" [Brutal_design.cpp:17]   --->   Operation 803 'mul' 'mul_ln17_223' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 804 [1/1] (8.51ns)   --->   "%mul_ln17_224 = mul nsw i32 %trunc_ln17, %trunc_ln17_8" [Brutal_design.cpp:17]   --->   Operation 804 'mul' 'mul_ln17_224' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 805 [1/1] (8.51ns)   --->   "%mul_ln17_225 = mul nsw i32 %tmp_3, %tmp_257" [Brutal_design.cpp:17]   --->   Operation 805 'mul' 'mul_ln17_225' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 806 [1/1] (8.51ns)   --->   "%mul_ln17_226 = mul nsw i32 %tmp_5, %tmp_258" [Brutal_design.cpp:17]   --->   Operation 806 'mul' 'mul_ln17_226' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 807 [1/1] (8.51ns)   --->   "%mul_ln17_227 = mul nsw i32 %tmp_7, %tmp_259" [Brutal_design.cpp:17]   --->   Operation 807 'mul' 'mul_ln17_227' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 808 [1/1] (8.51ns)   --->   "%mul_ln17_228 = mul nsw i32 %tmp_9, %tmp_260" [Brutal_design.cpp:17]   --->   Operation 808 'mul' 'mul_ln17_228' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 809 [1/1] (8.51ns)   --->   "%mul_ln17_229 = mul nsw i32 %tmp_10, %tmp_261" [Brutal_design.cpp:17]   --->   Operation 809 'mul' 'mul_ln17_229' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 810 [1/1] (8.51ns)   --->   "%mul_ln17_230 = mul nsw i32 %tmp_12, %tmp_262" [Brutal_design.cpp:17]   --->   Operation 810 'mul' 'mul_ln17_230' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 811 [1/1] (8.51ns)   --->   "%mul_ln17_231 = mul nsw i32 %tmp_14, %tmp_263" [Brutal_design.cpp:17]   --->   Operation 811 'mul' 'mul_ln17_231' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 812 [1/1] (8.51ns)   --->   "%mul_ln17_232 = mul nsw i32 %tmp_16, %tmp_264" [Brutal_design.cpp:17]   --->   Operation 812 'mul' 'mul_ln17_232' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 813 [1/1] (8.51ns)   --->   "%mul_ln17_233 = mul nsw i32 %tmp_18, %tmp_265" [Brutal_design.cpp:17]   --->   Operation 813 'mul' 'mul_ln17_233' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 814 [1/1] (8.51ns)   --->   "%mul_ln17_234 = mul nsw i32 %tmp_20, %tmp_266" [Brutal_design.cpp:17]   --->   Operation 814 'mul' 'mul_ln17_234' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 815 [1/1] (8.51ns)   --->   "%mul_ln17_235 = mul nsw i32 %tmp_22, %tmp_267" [Brutal_design.cpp:17]   --->   Operation 815 'mul' 'mul_ln17_235' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 816 [1/1] (8.51ns)   --->   "%mul_ln17_236 = mul nsw i32 %tmp_24, %tmp_268" [Brutal_design.cpp:17]   --->   Operation 816 'mul' 'mul_ln17_236' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 817 [1/1] (8.51ns)   --->   "%mul_ln17_237 = mul nsw i32 %tmp_26, %tmp_269" [Brutal_design.cpp:17]   --->   Operation 817 'mul' 'mul_ln17_237' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 818 [1/1] (8.51ns)   --->   "%mul_ln17_238 = mul nsw i32 %tmp_28, %tmp_270" [Brutal_design.cpp:17]   --->   Operation 818 'mul' 'mul_ln17_238' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 819 [1/1] (8.51ns)   --->   "%mul_ln17_239 = mul nsw i32 %tmp_30, %tmp_271" [Brutal_design.cpp:17]   --->   Operation 819 'mul' 'mul_ln17_239' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 820 [1/1] (8.51ns)   --->   "%mul_ln17_240 = mul nsw i32 %tmp_32, %tmp_272" [Brutal_design.cpp:17]   --->   Operation 820 'mul' 'mul_ln17_240' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 821 [1/1] (8.51ns)   --->   "%mul_ln17_241 = mul nsw i32 %tmp_34, %tmp_273" [Brutal_design.cpp:17]   --->   Operation 821 'mul' 'mul_ln17_241' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 822 [1/1] (8.51ns)   --->   "%mul_ln17_242 = mul nsw i32 %tmp_36, %tmp_274" [Brutal_design.cpp:17]   --->   Operation 822 'mul' 'mul_ln17_242' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 823 [1/1] (8.51ns)   --->   "%mul_ln17_243 = mul nsw i32 %tmp_38, %tmp_275" [Brutal_design.cpp:17]   --->   Operation 823 'mul' 'mul_ln17_243' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 824 [1/1] (8.51ns)   --->   "%mul_ln17_244 = mul nsw i32 %tmp_40, %tmp_276" [Brutal_design.cpp:17]   --->   Operation 824 'mul' 'mul_ln17_244' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 825 [1/1] (8.51ns)   --->   "%mul_ln17_245 = mul nsw i32 %tmp_42, %tmp_277" [Brutal_design.cpp:17]   --->   Operation 825 'mul' 'mul_ln17_245' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 826 [1/1] (8.51ns)   --->   "%mul_ln17_246 = mul nsw i32 %tmp_44, %tmp_278" [Brutal_design.cpp:17]   --->   Operation 826 'mul' 'mul_ln17_246' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 827 [1/1] (8.51ns)   --->   "%mul_ln17_247 = mul nsw i32 %tmp_46, %tmp_279" [Brutal_design.cpp:17]   --->   Operation 827 'mul' 'mul_ln17_247' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 828 [1/1] (8.51ns)   --->   "%mul_ln17_248 = mul nsw i32 %tmp_48, %tmp_280" [Brutal_design.cpp:17]   --->   Operation 828 'mul' 'mul_ln17_248' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 829 [1/1] (8.51ns)   --->   "%mul_ln17_249 = mul nsw i32 %tmp_50, %tmp_281" [Brutal_design.cpp:17]   --->   Operation 829 'mul' 'mul_ln17_249' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 830 [1/1] (8.51ns)   --->   "%mul_ln17_250 = mul nsw i32 %tmp_52, %tmp_282" [Brutal_design.cpp:17]   --->   Operation 830 'mul' 'mul_ln17_250' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 831 [1/1] (8.51ns)   --->   "%mul_ln17_251 = mul nsw i32 %tmp_54, %tmp_283" [Brutal_design.cpp:17]   --->   Operation 831 'mul' 'mul_ln17_251' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 832 [1/1] (8.51ns)   --->   "%mul_ln17_252 = mul nsw i32 %tmp_56, %tmp_284" [Brutal_design.cpp:17]   --->   Operation 832 'mul' 'mul_ln17_252' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 833 [1/1] (8.51ns)   --->   "%mul_ln17_253 = mul nsw i32 %tmp_58, %tmp_285" [Brutal_design.cpp:17]   --->   Operation 833 'mul' 'mul_ln17_253' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 834 [1/1] (8.51ns)   --->   "%mul_ln17_254 = mul nsw i32 %tmp_60, %tmp_286" [Brutal_design.cpp:17]   --->   Operation 834 'mul' 'mul_ln17_254' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 835 [1/1] (8.51ns)   --->   "%mul_ln17_255 = mul nsw i32 %tmp_62, %tmp_287" [Brutal_design.cpp:17]   --->   Operation 835 'mul' 'mul_ln17_255' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 836 [1/2] (3.25ns)   --->   "%B_load_8 = load i1024* %B_addr_8, align 8" [Brutal_design.cpp:17]   --->   Operation 836 'load' 'B_load_8' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln17_9 = trunc i1024 %B_load_8 to i32" [Brutal_design.cpp:17]   --->   Operation 837 'trunc' 'trunc_ln17_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_289 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 838 'partselect' 'tmp_289' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_290 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 839 'partselect' 'tmp_290' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_291 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 840 'partselect' 'tmp_291' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_292 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 841 'partselect' 'tmp_292' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_293 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 842 'partselect' 'tmp_293' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_294 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 843 'partselect' 'tmp_294' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_295 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 844 'partselect' 'tmp_295' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_296 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 845 'partselect' 'tmp_296' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_297 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 846 'partselect' 'tmp_297' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_298 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 847 'partselect' 'tmp_298' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_299 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 848 'partselect' 'tmp_299' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_300 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 849 'partselect' 'tmp_300' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_301 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 850 'partselect' 'tmp_301' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_302 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 851 'partselect' 'tmp_302' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_303 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 852 'partselect' 'tmp_303' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_304 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 853 'partselect' 'tmp_304' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_305 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 854 'partselect' 'tmp_305' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_306 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 855 'partselect' 'tmp_306' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_307 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 856 'partselect' 'tmp_307' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_308 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 857 'partselect' 'tmp_308' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_309 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 858 'partselect' 'tmp_309' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_310 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 859 'partselect' 'tmp_310' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_311 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 860 'partselect' 'tmp_311' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_312 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 861 'partselect' 'tmp_312' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_313 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 862 'partselect' 'tmp_313' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_314 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 863 'partselect' 'tmp_314' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_315 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 864 'partselect' 'tmp_315' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_316 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 865 'partselect' 'tmp_316' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_317 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 866 'partselect' 'tmp_317' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_318 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 867 'partselect' 'tmp_318' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_319 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_8, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 868 'partselect' 'tmp_319' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 869 [1/2] (3.25ns)   --->   "%B_load_9 = load i1024* %B_addr_9, align 8" [Brutal_design.cpp:17]   --->   Operation 869 'load' 'B_load_9' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln17_10 = trunc i1024 %B_load_9 to i32" [Brutal_design.cpp:17]   --->   Operation 870 'trunc' 'trunc_ln17_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_321 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 871 'partselect' 'tmp_321' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_322 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 872 'partselect' 'tmp_322' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_323 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 873 'partselect' 'tmp_323' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_324 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 874 'partselect' 'tmp_324' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_325 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 875 'partselect' 'tmp_325' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_326 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 876 'partselect' 'tmp_326' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_327 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 877 'partselect' 'tmp_327' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_328 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 878 'partselect' 'tmp_328' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_329 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 879 'partselect' 'tmp_329' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_330 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 880 'partselect' 'tmp_330' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_331 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 881 'partselect' 'tmp_331' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_332 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 882 'partselect' 'tmp_332' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_333 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 883 'partselect' 'tmp_333' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_334 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 884 'partselect' 'tmp_334' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_335 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 885 'partselect' 'tmp_335' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_336 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 886 'partselect' 'tmp_336' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_337 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 887 'partselect' 'tmp_337' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_338 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 888 'partselect' 'tmp_338' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_339 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 889 'partselect' 'tmp_339' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_340 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 890 'partselect' 'tmp_340' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_341 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 891 'partselect' 'tmp_341' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_342 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 892 'partselect' 'tmp_342' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_343 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 893 'partselect' 'tmp_343' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_344 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 894 'partselect' 'tmp_344' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_345 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 895 'partselect' 'tmp_345' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_346 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 896 'partselect' 'tmp_346' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_347 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 897 'partselect' 'tmp_347' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_348 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 898 'partselect' 'tmp_348' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_349 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 899 'partselect' 'tmp_349' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_350 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 900 'partselect' 'tmp_350' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_351 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_9, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 901 'partselect' 'tmp_351' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 902 [2/2] (3.25ns)   --->   "%B_load_10 = load i1024* %B_addr_10, align 8" [Brutal_design.cpp:17]   --->   Operation 902 'load' 'B_load_10' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 903 [2/2] (3.25ns)   --->   "%B_load_11 = load i1024* %B_addr_11, align 8" [Brutal_design.cpp:17]   --->   Operation 903 'load' 'B_load_11' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 8.74>
ST_8 : Operation 904 [1/1] (0.00ns)   --->   "%or_ln19_1 = or i11 %tmp_1, 2" [Brutal_design.cpp:19]   --->   Operation 904 'or' 'or_ln19_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_64 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_1)" [Brutal_design.cpp:19]   --->   Operation 905 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 906 [1/1] (0.00ns)   --->   "%AB_addr_2 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_64" [Brutal_design.cpp:19]   --->   Operation 906 'getelementptr' 'AB_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 907 [1/1] (0.00ns)   --->   "%or_ln19_2 = or i11 %tmp_1, 3" [Brutal_design.cpp:19]   --->   Operation 907 'or' 'or_ln19_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_96 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_2)" [Brutal_design.cpp:19]   --->   Operation 908 'bitconcatenate' 'tmp_96' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 909 [1/1] (0.00ns)   --->   "%AB_addr_3 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_96" [Brutal_design.cpp:19]   --->   Operation 909 'getelementptr' 'AB_addr_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 910 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_76 = add i32 %add_ln17_75, %add_ln17_68" [Brutal_design.cpp:17]   --->   Operation 910 'add' 'add_ln17_76' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 911 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_92 = add nsw i32 %add_ln17_91, %add_ln17_76" [Brutal_design.cpp:17]   --->   Operation 911 'add' 'add_ln17_92' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 912 [1/1] (3.25ns)   --->   "store i32 %add_ln17_92, i32* %AB_addr_2, align 4" [Brutal_design.cpp:19]   --->   Operation 912 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 913 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_107 = add i32 %add_ln17_106, %add_ln17_99" [Brutal_design.cpp:17]   --->   Operation 913 'add' 'add_ln17_107' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 914 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_123 = add nsw i32 %add_ln17_122, %add_ln17_107" [Brutal_design.cpp:17]   --->   Operation 914 'add' 'add_ln17_123' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 915 [1/1] (3.25ns)   --->   "store i32 %add_ln17_123, i32* %AB_addr_3, align 4" [Brutal_design.cpp:19]   --->   Operation 915 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_126 = add i32 %add_ln17_125, %add_ln17_124" [Brutal_design.cpp:17]   --->   Operation 916 'add' 'add_ln17_126' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 917 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_130 = add i32 %add_ln17_129, %add_ln17_126" [Brutal_design.cpp:17]   --->   Operation 917 'add' 'add_ln17_130' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_133 = add i32 %add_ln17_132, %add_ln17_131" [Brutal_design.cpp:17]   --->   Operation 918 'add' 'add_ln17_133' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 919 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_137 = add i32 %add_ln17_136, %add_ln17_133" [Brutal_design.cpp:17]   --->   Operation 919 'add' 'add_ln17_137' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_145 = add i32 %add_ln17_144, %add_ln17_141" [Brutal_design.cpp:17]   --->   Operation 920 'add' 'add_ln17_145' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_148 = add i32 %add_ln17_147, %add_ln17_146" [Brutal_design.cpp:17]   --->   Operation 921 'add' 'add_ln17_148' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 922 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_152 = add i32 %add_ln17_151, %add_ln17_148" [Brutal_design.cpp:17]   --->   Operation 922 'add' 'add_ln17_152' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 923 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_153 = add i32 %add_ln17_152, %add_ln17_145" [Brutal_design.cpp:17]   --->   Operation 923 'add' 'add_ln17_153' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_157 = add i32 %add_ln17_156, %add_ln17_155" [Brutal_design.cpp:17]   --->   Operation 924 'add' 'add_ln17_157' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 925 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_161 = add i32 %add_ln17_160, %add_ln17_157" [Brutal_design.cpp:17]   --->   Operation 925 'add' 'add_ln17_161' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_164 = add i32 %add_ln17_163, %add_ln17_162" [Brutal_design.cpp:17]   --->   Operation 926 'add' 'add_ln17_164' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 927 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_168 = add i32 %add_ln17_167, %add_ln17_164" [Brutal_design.cpp:17]   --->   Operation 927 'add' 'add_ln17_168' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 928 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_176 = add i32 %add_ln17_175, %add_ln17_172" [Brutal_design.cpp:17]   --->   Operation 928 'add' 'add_ln17_176' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_179 = add i32 %add_ln17_178, %add_ln17_177" [Brutal_design.cpp:17]   --->   Operation 929 'add' 'add_ln17_179' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 930 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_183 = add i32 %add_ln17_182, %add_ln17_179" [Brutal_design.cpp:17]   --->   Operation 930 'add' 'add_ln17_183' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 931 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_184 = add i32 %add_ln17_183, %add_ln17_176" [Brutal_design.cpp:17]   --->   Operation 931 'add' 'add_ln17_184' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 932 [1/1] (2.55ns)   --->   "%add_ln17_186 = add i32 %mul_ln17_192, %mul_ln17_193" [Brutal_design.cpp:17]   --->   Operation 932 'add' 'add_ln17_186' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 933 [1/1] (2.55ns)   --->   "%add_ln17_187 = add i32 %mul_ln17_194, %mul_ln17_195" [Brutal_design.cpp:17]   --->   Operation 933 'add' 'add_ln17_187' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_189 = add i32 %mul_ln17_196, %mul_ln17_197" [Brutal_design.cpp:17]   --->   Operation 934 'add' 'add_ln17_189' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 935 [1/1] (2.55ns)   --->   "%add_ln17_190 = add i32 %mul_ln17_198, %mul_ln17_199" [Brutal_design.cpp:17]   --->   Operation 935 'add' 'add_ln17_190' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 936 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_191 = add i32 %add_ln17_190, %add_ln17_189" [Brutal_design.cpp:17]   --->   Operation 936 'add' 'add_ln17_191' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 937 [1/1] (2.55ns)   --->   "%add_ln17_193 = add i32 %mul_ln17_200, %mul_ln17_201" [Brutal_design.cpp:17]   --->   Operation 937 'add' 'add_ln17_193' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 938 [1/1] (2.55ns)   --->   "%add_ln17_194 = add i32 %mul_ln17_202, %mul_ln17_203" [Brutal_design.cpp:17]   --->   Operation 938 'add' 'add_ln17_194' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_196 = add i32 %mul_ln17_204, %mul_ln17_205" [Brutal_design.cpp:17]   --->   Operation 939 'add' 'add_ln17_196' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 940 [1/1] (2.55ns)   --->   "%add_ln17_197 = add i32 %mul_ln17_206, %mul_ln17_207" [Brutal_design.cpp:17]   --->   Operation 940 'add' 'add_ln17_197' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 941 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_198 = add i32 %add_ln17_197, %add_ln17_196" [Brutal_design.cpp:17]   --->   Operation 941 'add' 'add_ln17_198' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_201 = add i32 %mul_ln17_208, %mul_ln17_209" [Brutal_design.cpp:17]   --->   Operation 942 'add' 'add_ln17_201' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 943 [1/1] (2.55ns)   --->   "%add_ln17_202 = add i32 %mul_ln17_210, %mul_ln17_211" [Brutal_design.cpp:17]   --->   Operation 943 'add' 'add_ln17_202' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 944 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_203 = add i32 %add_ln17_202, %add_ln17_201" [Brutal_design.cpp:17]   --->   Operation 944 'add' 'add_ln17_203' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_204 = add i32 %mul_ln17_212, %mul_ln17_213" [Brutal_design.cpp:17]   --->   Operation 945 'add' 'add_ln17_204' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 946 [1/1] (2.55ns)   --->   "%add_ln17_205 = add i32 %mul_ln17_214, %mul_ln17_215" [Brutal_design.cpp:17]   --->   Operation 946 'add' 'add_ln17_205' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 947 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_206 = add i32 %add_ln17_205, %add_ln17_204" [Brutal_design.cpp:17]   --->   Operation 947 'add' 'add_ln17_206' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 948 [1/1] (2.55ns)   --->   "%add_ln17_208 = add i32 %mul_ln17_216, %mul_ln17_217" [Brutal_design.cpp:17]   --->   Operation 948 'add' 'add_ln17_208' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 949 [1/1] (2.55ns)   --->   "%add_ln17_209 = add i32 %mul_ln17_218, %mul_ln17_219" [Brutal_design.cpp:17]   --->   Operation 949 'add' 'add_ln17_209' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 950 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_211 = add i32 %mul_ln17_220, %mul_ln17_221" [Brutal_design.cpp:17]   --->   Operation 950 'add' 'add_ln17_211' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 951 [1/1] (2.55ns)   --->   "%add_ln17_212 = add i32 %mul_ln17_222, %mul_ln17_223" [Brutal_design.cpp:17]   --->   Operation 951 'add' 'add_ln17_212' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 952 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_213 = add i32 %add_ln17_212, %add_ln17_211" [Brutal_design.cpp:17]   --->   Operation 952 'add' 'add_ln17_213' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 953 [1/1] (2.55ns)   --->   "%add_ln17_217 = add i32 %mul_ln17_224, %mul_ln17_225" [Brutal_design.cpp:17]   --->   Operation 953 'add' 'add_ln17_217' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 954 [1/1] (2.55ns)   --->   "%add_ln17_218 = add i32 %mul_ln17_226, %mul_ln17_227" [Brutal_design.cpp:17]   --->   Operation 954 'add' 'add_ln17_218' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_220 = add i32 %mul_ln17_228, %mul_ln17_229" [Brutal_design.cpp:17]   --->   Operation 955 'add' 'add_ln17_220' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 956 [1/1] (2.55ns)   --->   "%add_ln17_221 = add i32 %mul_ln17_230, %mul_ln17_231" [Brutal_design.cpp:17]   --->   Operation 956 'add' 'add_ln17_221' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 957 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_222 = add i32 %add_ln17_221, %add_ln17_220" [Brutal_design.cpp:17]   --->   Operation 957 'add' 'add_ln17_222' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 958 [1/1] (2.55ns)   --->   "%add_ln17_224 = add i32 %mul_ln17_232, %mul_ln17_233" [Brutal_design.cpp:17]   --->   Operation 958 'add' 'add_ln17_224' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 959 [1/1] (2.55ns)   --->   "%add_ln17_225 = add i32 %mul_ln17_234, %mul_ln17_235" [Brutal_design.cpp:17]   --->   Operation 959 'add' 'add_ln17_225' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_227 = add i32 %mul_ln17_236, %mul_ln17_237" [Brutal_design.cpp:17]   --->   Operation 960 'add' 'add_ln17_227' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 961 [1/1] (2.55ns)   --->   "%add_ln17_228 = add i32 %mul_ln17_238, %mul_ln17_239" [Brutal_design.cpp:17]   --->   Operation 961 'add' 'add_ln17_228' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 962 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_229 = add i32 %add_ln17_228, %add_ln17_227" [Brutal_design.cpp:17]   --->   Operation 962 'add' 'add_ln17_229' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_232 = add i32 %mul_ln17_240, %mul_ln17_241" [Brutal_design.cpp:17]   --->   Operation 963 'add' 'add_ln17_232' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 964 [1/1] (2.55ns)   --->   "%add_ln17_233 = add i32 %mul_ln17_242, %mul_ln17_243" [Brutal_design.cpp:17]   --->   Operation 964 'add' 'add_ln17_233' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 965 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_234 = add i32 %add_ln17_233, %add_ln17_232" [Brutal_design.cpp:17]   --->   Operation 965 'add' 'add_ln17_234' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_235 = add i32 %mul_ln17_244, %mul_ln17_245" [Brutal_design.cpp:17]   --->   Operation 966 'add' 'add_ln17_235' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 967 [1/1] (2.55ns)   --->   "%add_ln17_236 = add i32 %mul_ln17_246, %mul_ln17_247" [Brutal_design.cpp:17]   --->   Operation 967 'add' 'add_ln17_236' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 968 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_237 = add i32 %add_ln17_236, %add_ln17_235" [Brutal_design.cpp:17]   --->   Operation 968 'add' 'add_ln17_237' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 969 [1/1] (2.55ns)   --->   "%add_ln17_239 = add i32 %mul_ln17_248, %mul_ln17_249" [Brutal_design.cpp:17]   --->   Operation 969 'add' 'add_ln17_239' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 970 [1/1] (2.55ns)   --->   "%add_ln17_240 = add i32 %mul_ln17_250, %mul_ln17_251" [Brutal_design.cpp:17]   --->   Operation 970 'add' 'add_ln17_240' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_242 = add i32 %mul_ln17_252, %mul_ln17_253" [Brutal_design.cpp:17]   --->   Operation 971 'add' 'add_ln17_242' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 972 [1/1] (2.55ns)   --->   "%add_ln17_243 = add i32 %mul_ln17_254, %mul_ln17_255" [Brutal_design.cpp:17]   --->   Operation 972 'add' 'add_ln17_243' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 973 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_244 = add i32 %add_ln17_243, %add_ln17_242" [Brutal_design.cpp:17]   --->   Operation 973 'add' 'add_ln17_244' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 974 [1/1] (8.51ns)   --->   "%mul_ln17_256 = mul nsw i32 %trunc_ln17, %trunc_ln17_9" [Brutal_design.cpp:17]   --->   Operation 974 'mul' 'mul_ln17_256' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 975 [1/1] (8.51ns)   --->   "%mul_ln17_257 = mul nsw i32 %tmp_3, %tmp_289" [Brutal_design.cpp:17]   --->   Operation 975 'mul' 'mul_ln17_257' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 976 [1/1] (8.51ns)   --->   "%mul_ln17_258 = mul nsw i32 %tmp_5, %tmp_290" [Brutal_design.cpp:17]   --->   Operation 976 'mul' 'mul_ln17_258' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 977 [1/1] (8.51ns)   --->   "%mul_ln17_259 = mul nsw i32 %tmp_7, %tmp_291" [Brutal_design.cpp:17]   --->   Operation 977 'mul' 'mul_ln17_259' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 978 [1/1] (8.51ns)   --->   "%mul_ln17_260 = mul nsw i32 %tmp_9, %tmp_292" [Brutal_design.cpp:17]   --->   Operation 978 'mul' 'mul_ln17_260' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 979 [1/1] (8.51ns)   --->   "%mul_ln17_261 = mul nsw i32 %tmp_10, %tmp_293" [Brutal_design.cpp:17]   --->   Operation 979 'mul' 'mul_ln17_261' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 980 [1/1] (8.51ns)   --->   "%mul_ln17_262 = mul nsw i32 %tmp_12, %tmp_294" [Brutal_design.cpp:17]   --->   Operation 980 'mul' 'mul_ln17_262' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 981 [1/1] (8.51ns)   --->   "%mul_ln17_263 = mul nsw i32 %tmp_14, %tmp_295" [Brutal_design.cpp:17]   --->   Operation 981 'mul' 'mul_ln17_263' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 982 [1/1] (8.51ns)   --->   "%mul_ln17_264 = mul nsw i32 %tmp_16, %tmp_296" [Brutal_design.cpp:17]   --->   Operation 982 'mul' 'mul_ln17_264' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 983 [1/1] (8.51ns)   --->   "%mul_ln17_265 = mul nsw i32 %tmp_18, %tmp_297" [Brutal_design.cpp:17]   --->   Operation 983 'mul' 'mul_ln17_265' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 984 [1/1] (8.51ns)   --->   "%mul_ln17_266 = mul nsw i32 %tmp_20, %tmp_298" [Brutal_design.cpp:17]   --->   Operation 984 'mul' 'mul_ln17_266' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 985 [1/1] (8.51ns)   --->   "%mul_ln17_267 = mul nsw i32 %tmp_22, %tmp_299" [Brutal_design.cpp:17]   --->   Operation 985 'mul' 'mul_ln17_267' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 986 [1/1] (8.51ns)   --->   "%mul_ln17_268 = mul nsw i32 %tmp_24, %tmp_300" [Brutal_design.cpp:17]   --->   Operation 986 'mul' 'mul_ln17_268' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 987 [1/1] (8.51ns)   --->   "%mul_ln17_269 = mul nsw i32 %tmp_26, %tmp_301" [Brutal_design.cpp:17]   --->   Operation 987 'mul' 'mul_ln17_269' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 988 [1/1] (8.51ns)   --->   "%mul_ln17_270 = mul nsw i32 %tmp_28, %tmp_302" [Brutal_design.cpp:17]   --->   Operation 988 'mul' 'mul_ln17_270' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 989 [1/1] (8.51ns)   --->   "%mul_ln17_271 = mul nsw i32 %tmp_30, %tmp_303" [Brutal_design.cpp:17]   --->   Operation 989 'mul' 'mul_ln17_271' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 990 [1/1] (8.51ns)   --->   "%mul_ln17_272 = mul nsw i32 %tmp_32, %tmp_304" [Brutal_design.cpp:17]   --->   Operation 990 'mul' 'mul_ln17_272' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 991 [1/1] (8.51ns)   --->   "%mul_ln17_273 = mul nsw i32 %tmp_34, %tmp_305" [Brutal_design.cpp:17]   --->   Operation 991 'mul' 'mul_ln17_273' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 992 [1/1] (8.51ns)   --->   "%mul_ln17_274 = mul nsw i32 %tmp_36, %tmp_306" [Brutal_design.cpp:17]   --->   Operation 992 'mul' 'mul_ln17_274' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 993 [1/1] (8.51ns)   --->   "%mul_ln17_275 = mul nsw i32 %tmp_38, %tmp_307" [Brutal_design.cpp:17]   --->   Operation 993 'mul' 'mul_ln17_275' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 994 [1/1] (8.51ns)   --->   "%mul_ln17_276 = mul nsw i32 %tmp_40, %tmp_308" [Brutal_design.cpp:17]   --->   Operation 994 'mul' 'mul_ln17_276' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 995 [1/1] (8.51ns)   --->   "%mul_ln17_277 = mul nsw i32 %tmp_42, %tmp_309" [Brutal_design.cpp:17]   --->   Operation 995 'mul' 'mul_ln17_277' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 996 [1/1] (8.51ns)   --->   "%mul_ln17_278 = mul nsw i32 %tmp_44, %tmp_310" [Brutal_design.cpp:17]   --->   Operation 996 'mul' 'mul_ln17_278' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 997 [1/1] (8.51ns)   --->   "%mul_ln17_279 = mul nsw i32 %tmp_46, %tmp_311" [Brutal_design.cpp:17]   --->   Operation 997 'mul' 'mul_ln17_279' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 998 [1/1] (8.51ns)   --->   "%mul_ln17_280 = mul nsw i32 %tmp_48, %tmp_312" [Brutal_design.cpp:17]   --->   Operation 998 'mul' 'mul_ln17_280' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 999 [1/1] (8.51ns)   --->   "%mul_ln17_281 = mul nsw i32 %tmp_50, %tmp_313" [Brutal_design.cpp:17]   --->   Operation 999 'mul' 'mul_ln17_281' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1000 [1/1] (8.51ns)   --->   "%mul_ln17_282 = mul nsw i32 %tmp_52, %tmp_314" [Brutal_design.cpp:17]   --->   Operation 1000 'mul' 'mul_ln17_282' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1001 [1/1] (8.51ns)   --->   "%mul_ln17_283 = mul nsw i32 %tmp_54, %tmp_315" [Brutal_design.cpp:17]   --->   Operation 1001 'mul' 'mul_ln17_283' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1002 [1/1] (8.51ns)   --->   "%mul_ln17_284 = mul nsw i32 %tmp_56, %tmp_316" [Brutal_design.cpp:17]   --->   Operation 1002 'mul' 'mul_ln17_284' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1003 [1/1] (8.51ns)   --->   "%mul_ln17_285 = mul nsw i32 %tmp_58, %tmp_317" [Brutal_design.cpp:17]   --->   Operation 1003 'mul' 'mul_ln17_285' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1004 [1/1] (8.51ns)   --->   "%mul_ln17_286 = mul nsw i32 %tmp_60, %tmp_318" [Brutal_design.cpp:17]   --->   Operation 1004 'mul' 'mul_ln17_286' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1005 [1/1] (8.51ns)   --->   "%mul_ln17_287 = mul nsw i32 %tmp_62, %tmp_319" [Brutal_design.cpp:17]   --->   Operation 1005 'mul' 'mul_ln17_287' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1006 [1/1] (8.51ns)   --->   "%mul_ln17_288 = mul nsw i32 %trunc_ln17, %trunc_ln17_10" [Brutal_design.cpp:17]   --->   Operation 1006 'mul' 'mul_ln17_288' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1007 [1/1] (8.51ns)   --->   "%mul_ln17_289 = mul nsw i32 %tmp_3, %tmp_321" [Brutal_design.cpp:17]   --->   Operation 1007 'mul' 'mul_ln17_289' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1008 [1/1] (8.51ns)   --->   "%mul_ln17_290 = mul nsw i32 %tmp_5, %tmp_322" [Brutal_design.cpp:17]   --->   Operation 1008 'mul' 'mul_ln17_290' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1009 [1/1] (8.51ns)   --->   "%mul_ln17_291 = mul nsw i32 %tmp_7, %tmp_323" [Brutal_design.cpp:17]   --->   Operation 1009 'mul' 'mul_ln17_291' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1010 [1/1] (8.51ns)   --->   "%mul_ln17_292 = mul nsw i32 %tmp_9, %tmp_324" [Brutal_design.cpp:17]   --->   Operation 1010 'mul' 'mul_ln17_292' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1011 [1/1] (8.51ns)   --->   "%mul_ln17_293 = mul nsw i32 %tmp_10, %tmp_325" [Brutal_design.cpp:17]   --->   Operation 1011 'mul' 'mul_ln17_293' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1012 [1/1] (8.51ns)   --->   "%mul_ln17_294 = mul nsw i32 %tmp_12, %tmp_326" [Brutal_design.cpp:17]   --->   Operation 1012 'mul' 'mul_ln17_294' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1013 [1/1] (8.51ns)   --->   "%mul_ln17_295 = mul nsw i32 %tmp_14, %tmp_327" [Brutal_design.cpp:17]   --->   Operation 1013 'mul' 'mul_ln17_295' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1014 [1/1] (8.51ns)   --->   "%mul_ln17_296 = mul nsw i32 %tmp_16, %tmp_328" [Brutal_design.cpp:17]   --->   Operation 1014 'mul' 'mul_ln17_296' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1015 [1/1] (8.51ns)   --->   "%mul_ln17_297 = mul nsw i32 %tmp_18, %tmp_329" [Brutal_design.cpp:17]   --->   Operation 1015 'mul' 'mul_ln17_297' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1016 [1/1] (8.51ns)   --->   "%mul_ln17_298 = mul nsw i32 %tmp_20, %tmp_330" [Brutal_design.cpp:17]   --->   Operation 1016 'mul' 'mul_ln17_298' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1017 [1/1] (8.51ns)   --->   "%mul_ln17_299 = mul nsw i32 %tmp_22, %tmp_331" [Brutal_design.cpp:17]   --->   Operation 1017 'mul' 'mul_ln17_299' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1018 [1/1] (8.51ns)   --->   "%mul_ln17_300 = mul nsw i32 %tmp_24, %tmp_332" [Brutal_design.cpp:17]   --->   Operation 1018 'mul' 'mul_ln17_300' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1019 [1/1] (8.51ns)   --->   "%mul_ln17_301 = mul nsw i32 %tmp_26, %tmp_333" [Brutal_design.cpp:17]   --->   Operation 1019 'mul' 'mul_ln17_301' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1020 [1/1] (8.51ns)   --->   "%mul_ln17_302 = mul nsw i32 %tmp_28, %tmp_334" [Brutal_design.cpp:17]   --->   Operation 1020 'mul' 'mul_ln17_302' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1021 [1/1] (8.51ns)   --->   "%mul_ln17_303 = mul nsw i32 %tmp_30, %tmp_335" [Brutal_design.cpp:17]   --->   Operation 1021 'mul' 'mul_ln17_303' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1022 [1/1] (8.51ns)   --->   "%mul_ln17_304 = mul nsw i32 %tmp_32, %tmp_336" [Brutal_design.cpp:17]   --->   Operation 1022 'mul' 'mul_ln17_304' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1023 [1/1] (8.51ns)   --->   "%mul_ln17_305 = mul nsw i32 %tmp_34, %tmp_337" [Brutal_design.cpp:17]   --->   Operation 1023 'mul' 'mul_ln17_305' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1024 [1/1] (8.51ns)   --->   "%mul_ln17_306 = mul nsw i32 %tmp_36, %tmp_338" [Brutal_design.cpp:17]   --->   Operation 1024 'mul' 'mul_ln17_306' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1025 [1/1] (8.51ns)   --->   "%mul_ln17_307 = mul nsw i32 %tmp_38, %tmp_339" [Brutal_design.cpp:17]   --->   Operation 1025 'mul' 'mul_ln17_307' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1026 [1/1] (8.51ns)   --->   "%mul_ln17_308 = mul nsw i32 %tmp_40, %tmp_340" [Brutal_design.cpp:17]   --->   Operation 1026 'mul' 'mul_ln17_308' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1027 [1/1] (8.51ns)   --->   "%mul_ln17_309 = mul nsw i32 %tmp_42, %tmp_341" [Brutal_design.cpp:17]   --->   Operation 1027 'mul' 'mul_ln17_309' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1028 [1/1] (8.51ns)   --->   "%mul_ln17_310 = mul nsw i32 %tmp_44, %tmp_342" [Brutal_design.cpp:17]   --->   Operation 1028 'mul' 'mul_ln17_310' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1029 [1/1] (8.51ns)   --->   "%mul_ln17_311 = mul nsw i32 %tmp_46, %tmp_343" [Brutal_design.cpp:17]   --->   Operation 1029 'mul' 'mul_ln17_311' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1030 [1/1] (8.51ns)   --->   "%mul_ln17_312 = mul nsw i32 %tmp_48, %tmp_344" [Brutal_design.cpp:17]   --->   Operation 1030 'mul' 'mul_ln17_312' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1031 [1/1] (8.51ns)   --->   "%mul_ln17_313 = mul nsw i32 %tmp_50, %tmp_345" [Brutal_design.cpp:17]   --->   Operation 1031 'mul' 'mul_ln17_313' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1032 [1/1] (8.51ns)   --->   "%mul_ln17_314 = mul nsw i32 %tmp_52, %tmp_346" [Brutal_design.cpp:17]   --->   Operation 1032 'mul' 'mul_ln17_314' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1033 [1/1] (8.51ns)   --->   "%mul_ln17_315 = mul nsw i32 %tmp_54, %tmp_347" [Brutal_design.cpp:17]   --->   Operation 1033 'mul' 'mul_ln17_315' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1034 [1/1] (8.51ns)   --->   "%mul_ln17_316 = mul nsw i32 %tmp_56, %tmp_348" [Brutal_design.cpp:17]   --->   Operation 1034 'mul' 'mul_ln17_316' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1035 [1/1] (8.51ns)   --->   "%mul_ln17_317 = mul nsw i32 %tmp_58, %tmp_349" [Brutal_design.cpp:17]   --->   Operation 1035 'mul' 'mul_ln17_317' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1036 [1/1] (8.51ns)   --->   "%mul_ln17_318 = mul nsw i32 %tmp_60, %tmp_350" [Brutal_design.cpp:17]   --->   Operation 1036 'mul' 'mul_ln17_318' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1037 [1/1] (8.51ns)   --->   "%mul_ln17_319 = mul nsw i32 %tmp_62, %tmp_351" [Brutal_design.cpp:17]   --->   Operation 1037 'mul' 'mul_ln17_319' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1038 [1/2] (3.25ns)   --->   "%B_load_10 = load i1024* %B_addr_10, align 8" [Brutal_design.cpp:17]   --->   Operation 1038 'load' 'B_load_10' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln17_11 = trunc i1024 %B_load_10 to i32" [Brutal_design.cpp:17]   --->   Operation 1039 'trunc' 'trunc_ln17_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_353 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 1040 'partselect' 'tmp_353' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_354 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 1041 'partselect' 'tmp_354' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1042 [1/1] (0.00ns)   --->   "%tmp_355 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 1042 'partselect' 'tmp_355' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_356 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 1043 'partselect' 'tmp_356' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1044 [1/1] (0.00ns)   --->   "%tmp_357 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 1044 'partselect' 'tmp_357' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_358 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 1045 'partselect' 'tmp_358' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_359 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 1046 'partselect' 'tmp_359' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_360 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 1047 'partselect' 'tmp_360' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_361 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 1048 'partselect' 'tmp_361' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_362 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 1049 'partselect' 'tmp_362' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_363 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 1050 'partselect' 'tmp_363' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_364 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 1051 'partselect' 'tmp_364' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_365 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 1052 'partselect' 'tmp_365' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_366 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 1053 'partselect' 'tmp_366' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_367 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 1054 'partselect' 'tmp_367' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_368 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 1055 'partselect' 'tmp_368' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_369 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 1056 'partselect' 'tmp_369' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_370 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 1057 'partselect' 'tmp_370' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_371 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 1058 'partselect' 'tmp_371' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_372 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 1059 'partselect' 'tmp_372' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_373 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 1060 'partselect' 'tmp_373' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_374 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 1061 'partselect' 'tmp_374' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp_375 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 1062 'partselect' 'tmp_375' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_376 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 1063 'partselect' 'tmp_376' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_377 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 1064 'partselect' 'tmp_377' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_378 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 1065 'partselect' 'tmp_378' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_379 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 1066 'partselect' 'tmp_379' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_380 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 1067 'partselect' 'tmp_380' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1068 [1/1] (0.00ns)   --->   "%tmp_381 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 1068 'partselect' 'tmp_381' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_382 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 1069 'partselect' 'tmp_382' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_383 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_10, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 1070 'partselect' 'tmp_383' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1071 [1/2] (3.25ns)   --->   "%B_load_11 = load i1024* %B_addr_11, align 8" [Brutal_design.cpp:17]   --->   Operation 1071 'load' 'B_load_11' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln17_12 = trunc i1024 %B_load_11 to i32" [Brutal_design.cpp:17]   --->   Operation 1072 'trunc' 'trunc_ln17_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_385 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 1073 'partselect' 'tmp_385' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1074 [1/1] (0.00ns)   --->   "%tmp_386 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 1074 'partselect' 'tmp_386' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1075 [1/1] (0.00ns)   --->   "%tmp_387 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 1075 'partselect' 'tmp_387' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_388 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 1076 'partselect' 'tmp_388' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1077 [1/1] (0.00ns)   --->   "%tmp_389 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 1077 'partselect' 'tmp_389' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1078 [1/1] (0.00ns)   --->   "%tmp_390 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 1078 'partselect' 'tmp_390' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_391 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 1079 'partselect' 'tmp_391' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_392 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 1080 'partselect' 'tmp_392' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_393 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 1081 'partselect' 'tmp_393' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_394 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 1082 'partselect' 'tmp_394' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_395 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 1083 'partselect' 'tmp_395' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_396 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 1084 'partselect' 'tmp_396' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1085 [1/1] (0.00ns)   --->   "%tmp_397 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 1085 'partselect' 'tmp_397' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_398 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 1086 'partselect' 'tmp_398' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_399 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 1087 'partselect' 'tmp_399' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_400 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 1088 'partselect' 'tmp_400' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_401 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 1089 'partselect' 'tmp_401' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp_402 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 1090 'partselect' 'tmp_402' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_403 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 1091 'partselect' 'tmp_403' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_404 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 1092 'partselect' 'tmp_404' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_405 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 1093 'partselect' 'tmp_405' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_406 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 1094 'partselect' 'tmp_406' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_407 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 1095 'partselect' 'tmp_407' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1096 [1/1] (0.00ns)   --->   "%tmp_408 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 1096 'partselect' 'tmp_408' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_409 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 1097 'partselect' 'tmp_409' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_410 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 1098 'partselect' 'tmp_410' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_411 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 1099 'partselect' 'tmp_411' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_412 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 1100 'partselect' 'tmp_412' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_413 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 1101 'partselect' 'tmp_413' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_414 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 1102 'partselect' 'tmp_414' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_415 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_11, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 1103 'partselect' 'tmp_415' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 1104 [2/2] (3.25ns)   --->   "%B_load_12 = load i1024* %B_addr_12, align 8" [Brutal_design.cpp:17]   --->   Operation 1104 'load' 'B_load_12' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 1105 [2/2] (3.25ns)   --->   "%B_load_13 = load i1024* %B_addr_13, align 8" [Brutal_design.cpp:17]   --->   Operation 1105 'load' 'B_load_13' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 8.74>
ST_9 : Operation 1106 [1/1] (0.00ns)   --->   "%or_ln19_3 = or i11 %tmp_1, 4" [Brutal_design.cpp:19]   --->   Operation 1106 'or' 'or_ln19_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1107 [1/1] (0.00ns)   --->   "%tmp_128 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_3)" [Brutal_design.cpp:19]   --->   Operation 1107 'bitconcatenate' 'tmp_128' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1108 [1/1] (0.00ns)   --->   "%AB_addr_4 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_128" [Brutal_design.cpp:19]   --->   Operation 1108 'getelementptr' 'AB_addr_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1109 [1/1] (0.00ns)   --->   "%or_ln19_4 = or i11 %tmp_1, 5" [Brutal_design.cpp:19]   --->   Operation 1109 'or' 'or_ln19_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_160 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_4)" [Brutal_design.cpp:19]   --->   Operation 1110 'bitconcatenate' 'tmp_160' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1111 [1/1] (0.00ns)   --->   "%AB_addr_5 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_160" [Brutal_design.cpp:19]   --->   Operation 1111 'getelementptr' 'AB_addr_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_138 = add i32 %add_ln17_137, %add_ln17_130" [Brutal_design.cpp:17]   --->   Operation 1112 'add' 'add_ln17_138' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1113 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_154 = add nsw i32 %add_ln17_153, %add_ln17_138" [Brutal_design.cpp:17]   --->   Operation 1113 'add' 'add_ln17_154' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1114 [1/1] (3.25ns)   --->   "store i32 %add_ln17_154, i32* %AB_addr_4, align 4" [Brutal_design.cpp:19]   --->   Operation 1114 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 1115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_169 = add i32 %add_ln17_168, %add_ln17_161" [Brutal_design.cpp:17]   --->   Operation 1115 'add' 'add_ln17_169' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1116 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_185 = add nsw i32 %add_ln17_184, %add_ln17_169" [Brutal_design.cpp:17]   --->   Operation 1116 'add' 'add_ln17_185' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1117 [1/1] (3.25ns)   --->   "store i32 %add_ln17_185, i32* %AB_addr_5, align 4" [Brutal_design.cpp:19]   --->   Operation 1117 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 1118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_188 = add i32 %add_ln17_187, %add_ln17_186" [Brutal_design.cpp:17]   --->   Operation 1118 'add' 'add_ln17_188' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1119 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_192 = add i32 %add_ln17_191, %add_ln17_188" [Brutal_design.cpp:17]   --->   Operation 1119 'add' 'add_ln17_192' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_195 = add i32 %add_ln17_194, %add_ln17_193" [Brutal_design.cpp:17]   --->   Operation 1120 'add' 'add_ln17_195' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1121 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_199 = add i32 %add_ln17_198, %add_ln17_195" [Brutal_design.cpp:17]   --->   Operation 1121 'add' 'add_ln17_199' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_207 = add i32 %add_ln17_206, %add_ln17_203" [Brutal_design.cpp:17]   --->   Operation 1122 'add' 'add_ln17_207' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_210 = add i32 %add_ln17_209, %add_ln17_208" [Brutal_design.cpp:17]   --->   Operation 1123 'add' 'add_ln17_210' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1124 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_214 = add i32 %add_ln17_213, %add_ln17_210" [Brutal_design.cpp:17]   --->   Operation 1124 'add' 'add_ln17_214' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1125 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_215 = add i32 %add_ln17_214, %add_ln17_207" [Brutal_design.cpp:17]   --->   Operation 1125 'add' 'add_ln17_215' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_219 = add i32 %add_ln17_218, %add_ln17_217" [Brutal_design.cpp:17]   --->   Operation 1126 'add' 'add_ln17_219' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1127 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_223 = add i32 %add_ln17_222, %add_ln17_219" [Brutal_design.cpp:17]   --->   Operation 1127 'add' 'add_ln17_223' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_226 = add i32 %add_ln17_225, %add_ln17_224" [Brutal_design.cpp:17]   --->   Operation 1128 'add' 'add_ln17_226' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1129 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_230 = add i32 %add_ln17_229, %add_ln17_226" [Brutal_design.cpp:17]   --->   Operation 1129 'add' 'add_ln17_230' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_238 = add i32 %add_ln17_237, %add_ln17_234" [Brutal_design.cpp:17]   --->   Operation 1130 'add' 'add_ln17_238' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_241 = add i32 %add_ln17_240, %add_ln17_239" [Brutal_design.cpp:17]   --->   Operation 1131 'add' 'add_ln17_241' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1132 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_245 = add i32 %add_ln17_244, %add_ln17_241" [Brutal_design.cpp:17]   --->   Operation 1132 'add' 'add_ln17_245' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1133 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_246 = add i32 %add_ln17_245, %add_ln17_238" [Brutal_design.cpp:17]   --->   Operation 1133 'add' 'add_ln17_246' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1134 [1/1] (2.55ns)   --->   "%add_ln17_248 = add i32 %mul_ln17_256, %mul_ln17_257" [Brutal_design.cpp:17]   --->   Operation 1134 'add' 'add_ln17_248' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1135 [1/1] (2.55ns)   --->   "%add_ln17_249 = add i32 %mul_ln17_258, %mul_ln17_259" [Brutal_design.cpp:17]   --->   Operation 1135 'add' 'add_ln17_249' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_251 = add i32 %mul_ln17_260, %mul_ln17_261" [Brutal_design.cpp:17]   --->   Operation 1136 'add' 'add_ln17_251' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1137 [1/1] (2.55ns)   --->   "%add_ln17_252 = add i32 %mul_ln17_262, %mul_ln17_263" [Brutal_design.cpp:17]   --->   Operation 1137 'add' 'add_ln17_252' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1138 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_253 = add i32 %add_ln17_252, %add_ln17_251" [Brutal_design.cpp:17]   --->   Operation 1138 'add' 'add_ln17_253' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1139 [1/1] (2.55ns)   --->   "%add_ln17_255 = add i32 %mul_ln17_264, %mul_ln17_265" [Brutal_design.cpp:17]   --->   Operation 1139 'add' 'add_ln17_255' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1140 [1/1] (2.55ns)   --->   "%add_ln17_256 = add i32 %mul_ln17_266, %mul_ln17_267" [Brutal_design.cpp:17]   --->   Operation 1140 'add' 'add_ln17_256' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_258 = add i32 %mul_ln17_268, %mul_ln17_269" [Brutal_design.cpp:17]   --->   Operation 1141 'add' 'add_ln17_258' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1142 [1/1] (2.55ns)   --->   "%add_ln17_259 = add i32 %mul_ln17_270, %mul_ln17_271" [Brutal_design.cpp:17]   --->   Operation 1142 'add' 'add_ln17_259' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1143 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_260 = add i32 %add_ln17_259, %add_ln17_258" [Brutal_design.cpp:17]   --->   Operation 1143 'add' 'add_ln17_260' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_263 = add i32 %mul_ln17_272, %mul_ln17_273" [Brutal_design.cpp:17]   --->   Operation 1144 'add' 'add_ln17_263' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1145 [1/1] (2.55ns)   --->   "%add_ln17_264 = add i32 %mul_ln17_274, %mul_ln17_275" [Brutal_design.cpp:17]   --->   Operation 1145 'add' 'add_ln17_264' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1146 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_265 = add i32 %add_ln17_264, %add_ln17_263" [Brutal_design.cpp:17]   --->   Operation 1146 'add' 'add_ln17_265' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_266 = add i32 %mul_ln17_276, %mul_ln17_277" [Brutal_design.cpp:17]   --->   Operation 1147 'add' 'add_ln17_266' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1148 [1/1] (2.55ns)   --->   "%add_ln17_267 = add i32 %mul_ln17_278, %mul_ln17_279" [Brutal_design.cpp:17]   --->   Operation 1148 'add' 'add_ln17_267' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1149 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_268 = add i32 %add_ln17_267, %add_ln17_266" [Brutal_design.cpp:17]   --->   Operation 1149 'add' 'add_ln17_268' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1150 [1/1] (2.55ns)   --->   "%add_ln17_270 = add i32 %mul_ln17_280, %mul_ln17_281" [Brutal_design.cpp:17]   --->   Operation 1150 'add' 'add_ln17_270' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1151 [1/1] (2.55ns)   --->   "%add_ln17_271 = add i32 %mul_ln17_282, %mul_ln17_283" [Brutal_design.cpp:17]   --->   Operation 1151 'add' 'add_ln17_271' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_273 = add i32 %mul_ln17_284, %mul_ln17_285" [Brutal_design.cpp:17]   --->   Operation 1152 'add' 'add_ln17_273' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1153 [1/1] (2.55ns)   --->   "%add_ln17_274 = add i32 %mul_ln17_286, %mul_ln17_287" [Brutal_design.cpp:17]   --->   Operation 1153 'add' 'add_ln17_274' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1154 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_275 = add i32 %add_ln17_274, %add_ln17_273" [Brutal_design.cpp:17]   --->   Operation 1154 'add' 'add_ln17_275' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1155 [1/1] (2.55ns)   --->   "%add_ln17_279 = add i32 %mul_ln17_288, %mul_ln17_289" [Brutal_design.cpp:17]   --->   Operation 1155 'add' 'add_ln17_279' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1156 [1/1] (2.55ns)   --->   "%add_ln17_280 = add i32 %mul_ln17_290, %mul_ln17_291" [Brutal_design.cpp:17]   --->   Operation 1156 'add' 'add_ln17_280' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_282 = add i32 %mul_ln17_292, %mul_ln17_293" [Brutal_design.cpp:17]   --->   Operation 1157 'add' 'add_ln17_282' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1158 [1/1] (2.55ns)   --->   "%add_ln17_283 = add i32 %mul_ln17_294, %mul_ln17_295" [Brutal_design.cpp:17]   --->   Operation 1158 'add' 'add_ln17_283' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1159 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_284 = add i32 %add_ln17_283, %add_ln17_282" [Brutal_design.cpp:17]   --->   Operation 1159 'add' 'add_ln17_284' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1160 [1/1] (2.55ns)   --->   "%add_ln17_286 = add i32 %mul_ln17_296, %mul_ln17_297" [Brutal_design.cpp:17]   --->   Operation 1160 'add' 'add_ln17_286' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1161 [1/1] (2.55ns)   --->   "%add_ln17_287 = add i32 %mul_ln17_298, %mul_ln17_299" [Brutal_design.cpp:17]   --->   Operation 1161 'add' 'add_ln17_287' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_289 = add i32 %mul_ln17_300, %mul_ln17_301" [Brutal_design.cpp:17]   --->   Operation 1162 'add' 'add_ln17_289' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1163 [1/1] (2.55ns)   --->   "%add_ln17_290 = add i32 %mul_ln17_302, %mul_ln17_303" [Brutal_design.cpp:17]   --->   Operation 1163 'add' 'add_ln17_290' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1164 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_291 = add i32 %add_ln17_290, %add_ln17_289" [Brutal_design.cpp:17]   --->   Operation 1164 'add' 'add_ln17_291' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_294 = add i32 %mul_ln17_304, %mul_ln17_305" [Brutal_design.cpp:17]   --->   Operation 1165 'add' 'add_ln17_294' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1166 [1/1] (2.55ns)   --->   "%add_ln17_295 = add i32 %mul_ln17_306, %mul_ln17_307" [Brutal_design.cpp:17]   --->   Operation 1166 'add' 'add_ln17_295' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1167 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_296 = add i32 %add_ln17_295, %add_ln17_294" [Brutal_design.cpp:17]   --->   Operation 1167 'add' 'add_ln17_296' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_297 = add i32 %mul_ln17_308, %mul_ln17_309" [Brutal_design.cpp:17]   --->   Operation 1168 'add' 'add_ln17_297' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1169 [1/1] (2.55ns)   --->   "%add_ln17_298 = add i32 %mul_ln17_310, %mul_ln17_311" [Brutal_design.cpp:17]   --->   Operation 1169 'add' 'add_ln17_298' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1170 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_299 = add i32 %add_ln17_298, %add_ln17_297" [Brutal_design.cpp:17]   --->   Operation 1170 'add' 'add_ln17_299' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1171 [1/1] (2.55ns)   --->   "%add_ln17_301 = add i32 %mul_ln17_312, %mul_ln17_313" [Brutal_design.cpp:17]   --->   Operation 1171 'add' 'add_ln17_301' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1172 [1/1] (2.55ns)   --->   "%add_ln17_302 = add i32 %mul_ln17_314, %mul_ln17_315" [Brutal_design.cpp:17]   --->   Operation 1172 'add' 'add_ln17_302' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_304 = add i32 %mul_ln17_316, %mul_ln17_317" [Brutal_design.cpp:17]   --->   Operation 1173 'add' 'add_ln17_304' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1174 [1/1] (2.55ns)   --->   "%add_ln17_305 = add i32 %mul_ln17_318, %mul_ln17_319" [Brutal_design.cpp:17]   --->   Operation 1174 'add' 'add_ln17_305' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1175 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_306 = add i32 %add_ln17_305, %add_ln17_304" [Brutal_design.cpp:17]   --->   Operation 1175 'add' 'add_ln17_306' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1176 [1/1] (8.51ns)   --->   "%mul_ln17_320 = mul nsw i32 %trunc_ln17, %trunc_ln17_11" [Brutal_design.cpp:17]   --->   Operation 1176 'mul' 'mul_ln17_320' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1177 [1/1] (8.51ns)   --->   "%mul_ln17_321 = mul nsw i32 %tmp_3, %tmp_353" [Brutal_design.cpp:17]   --->   Operation 1177 'mul' 'mul_ln17_321' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1178 [1/1] (8.51ns)   --->   "%mul_ln17_322 = mul nsw i32 %tmp_5, %tmp_354" [Brutal_design.cpp:17]   --->   Operation 1178 'mul' 'mul_ln17_322' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1179 [1/1] (8.51ns)   --->   "%mul_ln17_323 = mul nsw i32 %tmp_7, %tmp_355" [Brutal_design.cpp:17]   --->   Operation 1179 'mul' 'mul_ln17_323' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1180 [1/1] (8.51ns)   --->   "%mul_ln17_324 = mul nsw i32 %tmp_9, %tmp_356" [Brutal_design.cpp:17]   --->   Operation 1180 'mul' 'mul_ln17_324' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1181 [1/1] (8.51ns)   --->   "%mul_ln17_325 = mul nsw i32 %tmp_10, %tmp_357" [Brutal_design.cpp:17]   --->   Operation 1181 'mul' 'mul_ln17_325' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1182 [1/1] (8.51ns)   --->   "%mul_ln17_326 = mul nsw i32 %tmp_12, %tmp_358" [Brutal_design.cpp:17]   --->   Operation 1182 'mul' 'mul_ln17_326' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1183 [1/1] (8.51ns)   --->   "%mul_ln17_327 = mul nsw i32 %tmp_14, %tmp_359" [Brutal_design.cpp:17]   --->   Operation 1183 'mul' 'mul_ln17_327' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1184 [1/1] (8.51ns)   --->   "%mul_ln17_328 = mul nsw i32 %tmp_16, %tmp_360" [Brutal_design.cpp:17]   --->   Operation 1184 'mul' 'mul_ln17_328' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1185 [1/1] (8.51ns)   --->   "%mul_ln17_329 = mul nsw i32 %tmp_18, %tmp_361" [Brutal_design.cpp:17]   --->   Operation 1185 'mul' 'mul_ln17_329' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1186 [1/1] (8.51ns)   --->   "%mul_ln17_330 = mul nsw i32 %tmp_20, %tmp_362" [Brutal_design.cpp:17]   --->   Operation 1186 'mul' 'mul_ln17_330' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1187 [1/1] (8.51ns)   --->   "%mul_ln17_331 = mul nsw i32 %tmp_22, %tmp_363" [Brutal_design.cpp:17]   --->   Operation 1187 'mul' 'mul_ln17_331' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1188 [1/1] (8.51ns)   --->   "%mul_ln17_332 = mul nsw i32 %tmp_24, %tmp_364" [Brutal_design.cpp:17]   --->   Operation 1188 'mul' 'mul_ln17_332' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1189 [1/1] (8.51ns)   --->   "%mul_ln17_333 = mul nsw i32 %tmp_26, %tmp_365" [Brutal_design.cpp:17]   --->   Operation 1189 'mul' 'mul_ln17_333' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1190 [1/1] (8.51ns)   --->   "%mul_ln17_334 = mul nsw i32 %tmp_28, %tmp_366" [Brutal_design.cpp:17]   --->   Operation 1190 'mul' 'mul_ln17_334' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1191 [1/1] (8.51ns)   --->   "%mul_ln17_335 = mul nsw i32 %tmp_30, %tmp_367" [Brutal_design.cpp:17]   --->   Operation 1191 'mul' 'mul_ln17_335' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1192 [1/1] (8.51ns)   --->   "%mul_ln17_336 = mul nsw i32 %tmp_32, %tmp_368" [Brutal_design.cpp:17]   --->   Operation 1192 'mul' 'mul_ln17_336' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1193 [1/1] (8.51ns)   --->   "%mul_ln17_337 = mul nsw i32 %tmp_34, %tmp_369" [Brutal_design.cpp:17]   --->   Operation 1193 'mul' 'mul_ln17_337' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1194 [1/1] (8.51ns)   --->   "%mul_ln17_338 = mul nsw i32 %tmp_36, %tmp_370" [Brutal_design.cpp:17]   --->   Operation 1194 'mul' 'mul_ln17_338' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1195 [1/1] (8.51ns)   --->   "%mul_ln17_339 = mul nsw i32 %tmp_38, %tmp_371" [Brutal_design.cpp:17]   --->   Operation 1195 'mul' 'mul_ln17_339' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1196 [1/1] (8.51ns)   --->   "%mul_ln17_340 = mul nsw i32 %tmp_40, %tmp_372" [Brutal_design.cpp:17]   --->   Operation 1196 'mul' 'mul_ln17_340' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1197 [1/1] (8.51ns)   --->   "%mul_ln17_341 = mul nsw i32 %tmp_42, %tmp_373" [Brutal_design.cpp:17]   --->   Operation 1197 'mul' 'mul_ln17_341' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1198 [1/1] (8.51ns)   --->   "%mul_ln17_342 = mul nsw i32 %tmp_44, %tmp_374" [Brutal_design.cpp:17]   --->   Operation 1198 'mul' 'mul_ln17_342' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1199 [1/1] (8.51ns)   --->   "%mul_ln17_343 = mul nsw i32 %tmp_46, %tmp_375" [Brutal_design.cpp:17]   --->   Operation 1199 'mul' 'mul_ln17_343' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1200 [1/1] (8.51ns)   --->   "%mul_ln17_344 = mul nsw i32 %tmp_48, %tmp_376" [Brutal_design.cpp:17]   --->   Operation 1200 'mul' 'mul_ln17_344' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1201 [1/1] (8.51ns)   --->   "%mul_ln17_345 = mul nsw i32 %tmp_50, %tmp_377" [Brutal_design.cpp:17]   --->   Operation 1201 'mul' 'mul_ln17_345' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1202 [1/1] (8.51ns)   --->   "%mul_ln17_346 = mul nsw i32 %tmp_52, %tmp_378" [Brutal_design.cpp:17]   --->   Operation 1202 'mul' 'mul_ln17_346' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1203 [1/1] (8.51ns)   --->   "%mul_ln17_347 = mul nsw i32 %tmp_54, %tmp_379" [Brutal_design.cpp:17]   --->   Operation 1203 'mul' 'mul_ln17_347' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1204 [1/1] (8.51ns)   --->   "%mul_ln17_348 = mul nsw i32 %tmp_56, %tmp_380" [Brutal_design.cpp:17]   --->   Operation 1204 'mul' 'mul_ln17_348' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1205 [1/1] (8.51ns)   --->   "%mul_ln17_349 = mul nsw i32 %tmp_58, %tmp_381" [Brutal_design.cpp:17]   --->   Operation 1205 'mul' 'mul_ln17_349' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1206 [1/1] (8.51ns)   --->   "%mul_ln17_350 = mul nsw i32 %tmp_60, %tmp_382" [Brutal_design.cpp:17]   --->   Operation 1206 'mul' 'mul_ln17_350' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1207 [1/1] (8.51ns)   --->   "%mul_ln17_351 = mul nsw i32 %tmp_62, %tmp_383" [Brutal_design.cpp:17]   --->   Operation 1207 'mul' 'mul_ln17_351' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1208 [1/1] (8.51ns)   --->   "%mul_ln17_352 = mul nsw i32 %trunc_ln17, %trunc_ln17_12" [Brutal_design.cpp:17]   --->   Operation 1208 'mul' 'mul_ln17_352' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1209 [1/1] (8.51ns)   --->   "%mul_ln17_353 = mul nsw i32 %tmp_3, %tmp_385" [Brutal_design.cpp:17]   --->   Operation 1209 'mul' 'mul_ln17_353' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1210 [1/1] (8.51ns)   --->   "%mul_ln17_354 = mul nsw i32 %tmp_5, %tmp_386" [Brutal_design.cpp:17]   --->   Operation 1210 'mul' 'mul_ln17_354' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1211 [1/1] (8.51ns)   --->   "%mul_ln17_355 = mul nsw i32 %tmp_7, %tmp_387" [Brutal_design.cpp:17]   --->   Operation 1211 'mul' 'mul_ln17_355' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1212 [1/1] (8.51ns)   --->   "%mul_ln17_356 = mul nsw i32 %tmp_9, %tmp_388" [Brutal_design.cpp:17]   --->   Operation 1212 'mul' 'mul_ln17_356' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1213 [1/1] (8.51ns)   --->   "%mul_ln17_357 = mul nsw i32 %tmp_10, %tmp_389" [Brutal_design.cpp:17]   --->   Operation 1213 'mul' 'mul_ln17_357' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1214 [1/1] (8.51ns)   --->   "%mul_ln17_358 = mul nsw i32 %tmp_12, %tmp_390" [Brutal_design.cpp:17]   --->   Operation 1214 'mul' 'mul_ln17_358' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1215 [1/1] (8.51ns)   --->   "%mul_ln17_359 = mul nsw i32 %tmp_14, %tmp_391" [Brutal_design.cpp:17]   --->   Operation 1215 'mul' 'mul_ln17_359' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1216 [1/1] (8.51ns)   --->   "%mul_ln17_360 = mul nsw i32 %tmp_16, %tmp_392" [Brutal_design.cpp:17]   --->   Operation 1216 'mul' 'mul_ln17_360' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1217 [1/1] (8.51ns)   --->   "%mul_ln17_361 = mul nsw i32 %tmp_18, %tmp_393" [Brutal_design.cpp:17]   --->   Operation 1217 'mul' 'mul_ln17_361' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1218 [1/1] (8.51ns)   --->   "%mul_ln17_362 = mul nsw i32 %tmp_20, %tmp_394" [Brutal_design.cpp:17]   --->   Operation 1218 'mul' 'mul_ln17_362' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1219 [1/1] (8.51ns)   --->   "%mul_ln17_363 = mul nsw i32 %tmp_22, %tmp_395" [Brutal_design.cpp:17]   --->   Operation 1219 'mul' 'mul_ln17_363' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1220 [1/1] (8.51ns)   --->   "%mul_ln17_364 = mul nsw i32 %tmp_24, %tmp_396" [Brutal_design.cpp:17]   --->   Operation 1220 'mul' 'mul_ln17_364' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1221 [1/1] (8.51ns)   --->   "%mul_ln17_365 = mul nsw i32 %tmp_26, %tmp_397" [Brutal_design.cpp:17]   --->   Operation 1221 'mul' 'mul_ln17_365' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1222 [1/1] (8.51ns)   --->   "%mul_ln17_366 = mul nsw i32 %tmp_28, %tmp_398" [Brutal_design.cpp:17]   --->   Operation 1222 'mul' 'mul_ln17_366' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1223 [1/1] (8.51ns)   --->   "%mul_ln17_367 = mul nsw i32 %tmp_30, %tmp_399" [Brutal_design.cpp:17]   --->   Operation 1223 'mul' 'mul_ln17_367' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1224 [1/1] (8.51ns)   --->   "%mul_ln17_368 = mul nsw i32 %tmp_32, %tmp_400" [Brutal_design.cpp:17]   --->   Operation 1224 'mul' 'mul_ln17_368' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1225 [1/1] (8.51ns)   --->   "%mul_ln17_369 = mul nsw i32 %tmp_34, %tmp_401" [Brutal_design.cpp:17]   --->   Operation 1225 'mul' 'mul_ln17_369' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1226 [1/1] (8.51ns)   --->   "%mul_ln17_370 = mul nsw i32 %tmp_36, %tmp_402" [Brutal_design.cpp:17]   --->   Operation 1226 'mul' 'mul_ln17_370' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1227 [1/1] (8.51ns)   --->   "%mul_ln17_371 = mul nsw i32 %tmp_38, %tmp_403" [Brutal_design.cpp:17]   --->   Operation 1227 'mul' 'mul_ln17_371' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1228 [1/1] (8.51ns)   --->   "%mul_ln17_372 = mul nsw i32 %tmp_40, %tmp_404" [Brutal_design.cpp:17]   --->   Operation 1228 'mul' 'mul_ln17_372' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1229 [1/1] (8.51ns)   --->   "%mul_ln17_373 = mul nsw i32 %tmp_42, %tmp_405" [Brutal_design.cpp:17]   --->   Operation 1229 'mul' 'mul_ln17_373' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1230 [1/1] (8.51ns)   --->   "%mul_ln17_374 = mul nsw i32 %tmp_44, %tmp_406" [Brutal_design.cpp:17]   --->   Operation 1230 'mul' 'mul_ln17_374' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1231 [1/1] (8.51ns)   --->   "%mul_ln17_375 = mul nsw i32 %tmp_46, %tmp_407" [Brutal_design.cpp:17]   --->   Operation 1231 'mul' 'mul_ln17_375' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1232 [1/1] (8.51ns)   --->   "%mul_ln17_376 = mul nsw i32 %tmp_48, %tmp_408" [Brutal_design.cpp:17]   --->   Operation 1232 'mul' 'mul_ln17_376' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1233 [1/1] (8.51ns)   --->   "%mul_ln17_377 = mul nsw i32 %tmp_50, %tmp_409" [Brutal_design.cpp:17]   --->   Operation 1233 'mul' 'mul_ln17_377' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1234 [1/1] (8.51ns)   --->   "%mul_ln17_378 = mul nsw i32 %tmp_52, %tmp_410" [Brutal_design.cpp:17]   --->   Operation 1234 'mul' 'mul_ln17_378' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1235 [1/1] (8.51ns)   --->   "%mul_ln17_379 = mul nsw i32 %tmp_54, %tmp_411" [Brutal_design.cpp:17]   --->   Operation 1235 'mul' 'mul_ln17_379' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1236 [1/1] (8.51ns)   --->   "%mul_ln17_380 = mul nsw i32 %tmp_56, %tmp_412" [Brutal_design.cpp:17]   --->   Operation 1236 'mul' 'mul_ln17_380' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1237 [1/1] (8.51ns)   --->   "%mul_ln17_381 = mul nsw i32 %tmp_58, %tmp_413" [Brutal_design.cpp:17]   --->   Operation 1237 'mul' 'mul_ln17_381' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1238 [1/1] (8.51ns)   --->   "%mul_ln17_382 = mul nsw i32 %tmp_60, %tmp_414" [Brutal_design.cpp:17]   --->   Operation 1238 'mul' 'mul_ln17_382' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1239 [1/1] (8.51ns)   --->   "%mul_ln17_383 = mul nsw i32 %tmp_62, %tmp_415" [Brutal_design.cpp:17]   --->   Operation 1239 'mul' 'mul_ln17_383' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1240 [1/2] (3.25ns)   --->   "%B_load_12 = load i1024* %B_addr_12, align 8" [Brutal_design.cpp:17]   --->   Operation 1240 'load' 'B_load_12' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 1241 [1/1] (0.00ns)   --->   "%trunc_ln17_13 = trunc i1024 %B_load_12 to i32" [Brutal_design.cpp:17]   --->   Operation 1241 'trunc' 'trunc_ln17_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp_417 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 1242 'partselect' 'tmp_417' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_418 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 1243 'partselect' 'tmp_418' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_419 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 1244 'partselect' 'tmp_419' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1245 [1/1] (0.00ns)   --->   "%tmp_420 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 1245 'partselect' 'tmp_420' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_421 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 1246 'partselect' 'tmp_421' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1247 [1/1] (0.00ns)   --->   "%tmp_422 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 1247 'partselect' 'tmp_422' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_423 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 1248 'partselect' 'tmp_423' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_424 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 1249 'partselect' 'tmp_424' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_425 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 1250 'partselect' 'tmp_425' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1251 [1/1] (0.00ns)   --->   "%tmp_426 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 1251 'partselect' 'tmp_426' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_427 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 1252 'partselect' 'tmp_427' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_428 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 1253 'partselect' 'tmp_428' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_429 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 1254 'partselect' 'tmp_429' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_430 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 1255 'partselect' 'tmp_430' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_431 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 1256 'partselect' 'tmp_431' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_432 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 1257 'partselect' 'tmp_432' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp_433 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 1258 'partselect' 'tmp_433' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_434 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 1259 'partselect' 'tmp_434' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_435 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 1260 'partselect' 'tmp_435' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_436 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 1261 'partselect' 'tmp_436' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_437 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 1262 'partselect' 'tmp_437' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_438 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 1263 'partselect' 'tmp_438' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_439 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 1264 'partselect' 'tmp_439' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1265 [1/1] (0.00ns)   --->   "%tmp_440 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 1265 'partselect' 'tmp_440' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_441 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 1266 'partselect' 'tmp_441' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_442 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 1267 'partselect' 'tmp_442' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_443 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 1268 'partselect' 'tmp_443' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1269 [1/1] (0.00ns)   --->   "%tmp_444 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 1269 'partselect' 'tmp_444' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1270 [1/1] (0.00ns)   --->   "%tmp_445 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 1270 'partselect' 'tmp_445' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_446 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 1271 'partselect' 'tmp_446' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_447 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_12, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 1272 'partselect' 'tmp_447' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1273 [1/2] (3.25ns)   --->   "%B_load_13 = load i1024* %B_addr_13, align 8" [Brutal_design.cpp:17]   --->   Operation 1273 'load' 'B_load_13' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 1274 [1/1] (0.00ns)   --->   "%trunc_ln17_14 = trunc i1024 %B_load_13 to i32" [Brutal_design.cpp:17]   --->   Operation 1274 'trunc' 'trunc_ln17_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1275 [1/1] (0.00ns)   --->   "%tmp_449 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 1275 'partselect' 'tmp_449' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_450 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 1276 'partselect' 'tmp_450' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_451 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 1277 'partselect' 'tmp_451' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1278 [1/1] (0.00ns)   --->   "%tmp_452 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 1278 'partselect' 'tmp_452' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_453 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 1279 'partselect' 'tmp_453' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_454 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 1280 'partselect' 'tmp_454' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1281 [1/1] (0.00ns)   --->   "%tmp_455 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 1281 'partselect' 'tmp_455' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1282 [1/1] (0.00ns)   --->   "%tmp_456 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 1282 'partselect' 'tmp_456' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1283 [1/1] (0.00ns)   --->   "%tmp_457 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 1283 'partselect' 'tmp_457' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_458 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 1284 'partselect' 'tmp_458' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1285 [1/1] (0.00ns)   --->   "%tmp_459 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 1285 'partselect' 'tmp_459' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_460 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 1286 'partselect' 'tmp_460' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_461 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 1287 'partselect' 'tmp_461' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_462 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 1288 'partselect' 'tmp_462' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_463 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 1289 'partselect' 'tmp_463' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_464 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 1290 'partselect' 'tmp_464' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_465 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 1291 'partselect' 'tmp_465' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_466 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 1292 'partselect' 'tmp_466' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1293 [1/1] (0.00ns)   --->   "%tmp_467 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 1293 'partselect' 'tmp_467' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1294 [1/1] (0.00ns)   --->   "%tmp_468 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 1294 'partselect' 'tmp_468' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_469 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 1295 'partselect' 'tmp_469' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1296 [1/1] (0.00ns)   --->   "%tmp_470 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 1296 'partselect' 'tmp_470' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1297 [1/1] (0.00ns)   --->   "%tmp_471 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 1297 'partselect' 'tmp_471' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_472 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 1298 'partselect' 'tmp_472' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_473 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 1299 'partselect' 'tmp_473' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1300 [1/1] (0.00ns)   --->   "%tmp_474 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 1300 'partselect' 'tmp_474' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1301 [1/1] (0.00ns)   --->   "%tmp_475 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 1301 'partselect' 'tmp_475' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_476 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 1302 'partselect' 'tmp_476' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1303 [1/1] (0.00ns)   --->   "%tmp_477 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 1303 'partselect' 'tmp_477' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1304 [1/1] (0.00ns)   --->   "%tmp_478 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 1304 'partselect' 'tmp_478' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1305 [1/1] (0.00ns)   --->   "%tmp_479 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_13, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 1305 'partselect' 'tmp_479' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 1306 [2/2] (3.25ns)   --->   "%B_load_14 = load i1024* %B_addr_14, align 8" [Brutal_design.cpp:17]   --->   Operation 1306 'load' 'B_load_14' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 1307 [2/2] (3.25ns)   --->   "%B_load_15 = load i1024* %B_addr_15, align 8" [Brutal_design.cpp:17]   --->   Operation 1307 'load' 'B_load_15' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 8.74>
ST_10 : Operation 1308 [1/1] (0.00ns)   --->   "%or_ln19_5 = or i11 %tmp_1, 6" [Brutal_design.cpp:19]   --->   Operation 1308 'or' 'or_ln19_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_192 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_5)" [Brutal_design.cpp:19]   --->   Operation 1309 'bitconcatenate' 'tmp_192' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1310 [1/1] (0.00ns)   --->   "%AB_addr_6 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_192" [Brutal_design.cpp:19]   --->   Operation 1310 'getelementptr' 'AB_addr_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1311 [1/1] (0.00ns)   --->   "%or_ln19_6 = or i11 %tmp_1, 7" [Brutal_design.cpp:19]   --->   Operation 1311 'or' 'or_ln19_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1312 [1/1] (0.00ns)   --->   "%tmp_224 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_6)" [Brutal_design.cpp:19]   --->   Operation 1312 'bitconcatenate' 'tmp_224' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1313 [1/1] (0.00ns)   --->   "%AB_addr_7 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_224" [Brutal_design.cpp:19]   --->   Operation 1313 'getelementptr' 'AB_addr_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_200 = add i32 %add_ln17_199, %add_ln17_192" [Brutal_design.cpp:17]   --->   Operation 1314 'add' 'add_ln17_200' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1315 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_216 = add nsw i32 %add_ln17_215, %add_ln17_200" [Brutal_design.cpp:17]   --->   Operation 1315 'add' 'add_ln17_216' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1316 [1/1] (3.25ns)   --->   "store i32 %add_ln17_216, i32* %AB_addr_6, align 4" [Brutal_design.cpp:19]   --->   Operation 1316 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 1317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_231 = add i32 %add_ln17_230, %add_ln17_223" [Brutal_design.cpp:17]   --->   Operation 1317 'add' 'add_ln17_231' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1318 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_247 = add nsw i32 %add_ln17_246, %add_ln17_231" [Brutal_design.cpp:17]   --->   Operation 1318 'add' 'add_ln17_247' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1319 [1/1] (3.25ns)   --->   "store i32 %add_ln17_247, i32* %AB_addr_7, align 4" [Brutal_design.cpp:19]   --->   Operation 1319 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 1320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_250 = add i32 %add_ln17_249, %add_ln17_248" [Brutal_design.cpp:17]   --->   Operation 1320 'add' 'add_ln17_250' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1321 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_254 = add i32 %add_ln17_253, %add_ln17_250" [Brutal_design.cpp:17]   --->   Operation 1321 'add' 'add_ln17_254' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_257 = add i32 %add_ln17_256, %add_ln17_255" [Brutal_design.cpp:17]   --->   Operation 1322 'add' 'add_ln17_257' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1323 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_261 = add i32 %add_ln17_260, %add_ln17_257" [Brutal_design.cpp:17]   --->   Operation 1323 'add' 'add_ln17_261' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_269 = add i32 %add_ln17_268, %add_ln17_265" [Brutal_design.cpp:17]   --->   Operation 1324 'add' 'add_ln17_269' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_272 = add i32 %add_ln17_271, %add_ln17_270" [Brutal_design.cpp:17]   --->   Operation 1325 'add' 'add_ln17_272' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1326 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_276 = add i32 %add_ln17_275, %add_ln17_272" [Brutal_design.cpp:17]   --->   Operation 1326 'add' 'add_ln17_276' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1327 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_277 = add i32 %add_ln17_276, %add_ln17_269" [Brutal_design.cpp:17]   --->   Operation 1327 'add' 'add_ln17_277' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_281 = add i32 %add_ln17_280, %add_ln17_279" [Brutal_design.cpp:17]   --->   Operation 1328 'add' 'add_ln17_281' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1329 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_285 = add i32 %add_ln17_284, %add_ln17_281" [Brutal_design.cpp:17]   --->   Operation 1329 'add' 'add_ln17_285' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_288 = add i32 %add_ln17_287, %add_ln17_286" [Brutal_design.cpp:17]   --->   Operation 1330 'add' 'add_ln17_288' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1331 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_292 = add i32 %add_ln17_291, %add_ln17_288" [Brutal_design.cpp:17]   --->   Operation 1331 'add' 'add_ln17_292' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_300 = add i32 %add_ln17_299, %add_ln17_296" [Brutal_design.cpp:17]   --->   Operation 1332 'add' 'add_ln17_300' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_303 = add i32 %add_ln17_302, %add_ln17_301" [Brutal_design.cpp:17]   --->   Operation 1333 'add' 'add_ln17_303' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1334 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_307 = add i32 %add_ln17_306, %add_ln17_303" [Brutal_design.cpp:17]   --->   Operation 1334 'add' 'add_ln17_307' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1335 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_308 = add i32 %add_ln17_307, %add_ln17_300" [Brutal_design.cpp:17]   --->   Operation 1335 'add' 'add_ln17_308' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1336 [1/1] (2.55ns)   --->   "%add_ln17_310 = add i32 %mul_ln17_320, %mul_ln17_321" [Brutal_design.cpp:17]   --->   Operation 1336 'add' 'add_ln17_310' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1337 [1/1] (2.55ns)   --->   "%add_ln17_311 = add i32 %mul_ln17_322, %mul_ln17_323" [Brutal_design.cpp:17]   --->   Operation 1337 'add' 'add_ln17_311' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_313 = add i32 %mul_ln17_324, %mul_ln17_325" [Brutal_design.cpp:17]   --->   Operation 1338 'add' 'add_ln17_313' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1339 [1/1] (2.55ns)   --->   "%add_ln17_314 = add i32 %mul_ln17_326, %mul_ln17_327" [Brutal_design.cpp:17]   --->   Operation 1339 'add' 'add_ln17_314' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1340 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_315 = add i32 %add_ln17_314, %add_ln17_313" [Brutal_design.cpp:17]   --->   Operation 1340 'add' 'add_ln17_315' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1341 [1/1] (2.55ns)   --->   "%add_ln17_317 = add i32 %mul_ln17_328, %mul_ln17_329" [Brutal_design.cpp:17]   --->   Operation 1341 'add' 'add_ln17_317' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1342 [1/1] (2.55ns)   --->   "%add_ln17_318 = add i32 %mul_ln17_330, %mul_ln17_331" [Brutal_design.cpp:17]   --->   Operation 1342 'add' 'add_ln17_318' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_320 = add i32 %mul_ln17_332, %mul_ln17_333" [Brutal_design.cpp:17]   --->   Operation 1343 'add' 'add_ln17_320' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1344 [1/1] (2.55ns)   --->   "%add_ln17_321 = add i32 %mul_ln17_334, %mul_ln17_335" [Brutal_design.cpp:17]   --->   Operation 1344 'add' 'add_ln17_321' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1345 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_322 = add i32 %add_ln17_321, %add_ln17_320" [Brutal_design.cpp:17]   --->   Operation 1345 'add' 'add_ln17_322' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_325 = add i32 %mul_ln17_336, %mul_ln17_337" [Brutal_design.cpp:17]   --->   Operation 1346 'add' 'add_ln17_325' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1347 [1/1] (2.55ns)   --->   "%add_ln17_326 = add i32 %mul_ln17_338, %mul_ln17_339" [Brutal_design.cpp:17]   --->   Operation 1347 'add' 'add_ln17_326' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1348 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_327 = add i32 %add_ln17_326, %add_ln17_325" [Brutal_design.cpp:17]   --->   Operation 1348 'add' 'add_ln17_327' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_328 = add i32 %mul_ln17_340, %mul_ln17_341" [Brutal_design.cpp:17]   --->   Operation 1349 'add' 'add_ln17_328' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1350 [1/1] (2.55ns)   --->   "%add_ln17_329 = add i32 %mul_ln17_342, %mul_ln17_343" [Brutal_design.cpp:17]   --->   Operation 1350 'add' 'add_ln17_329' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1351 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_330 = add i32 %add_ln17_329, %add_ln17_328" [Brutal_design.cpp:17]   --->   Operation 1351 'add' 'add_ln17_330' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1352 [1/1] (2.55ns)   --->   "%add_ln17_332 = add i32 %mul_ln17_344, %mul_ln17_345" [Brutal_design.cpp:17]   --->   Operation 1352 'add' 'add_ln17_332' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1353 [1/1] (2.55ns)   --->   "%add_ln17_333 = add i32 %mul_ln17_346, %mul_ln17_347" [Brutal_design.cpp:17]   --->   Operation 1353 'add' 'add_ln17_333' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_335 = add i32 %mul_ln17_348, %mul_ln17_349" [Brutal_design.cpp:17]   --->   Operation 1354 'add' 'add_ln17_335' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1355 [1/1] (2.55ns)   --->   "%add_ln17_336 = add i32 %mul_ln17_350, %mul_ln17_351" [Brutal_design.cpp:17]   --->   Operation 1355 'add' 'add_ln17_336' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1356 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_337 = add i32 %add_ln17_336, %add_ln17_335" [Brutal_design.cpp:17]   --->   Operation 1356 'add' 'add_ln17_337' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1357 [1/1] (2.55ns)   --->   "%add_ln17_341 = add i32 %mul_ln17_352, %mul_ln17_353" [Brutal_design.cpp:17]   --->   Operation 1357 'add' 'add_ln17_341' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1358 [1/1] (2.55ns)   --->   "%add_ln17_342 = add i32 %mul_ln17_354, %mul_ln17_355" [Brutal_design.cpp:17]   --->   Operation 1358 'add' 'add_ln17_342' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_344 = add i32 %mul_ln17_356, %mul_ln17_357" [Brutal_design.cpp:17]   --->   Operation 1359 'add' 'add_ln17_344' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1360 [1/1] (2.55ns)   --->   "%add_ln17_345 = add i32 %mul_ln17_358, %mul_ln17_359" [Brutal_design.cpp:17]   --->   Operation 1360 'add' 'add_ln17_345' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1361 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_346 = add i32 %add_ln17_345, %add_ln17_344" [Brutal_design.cpp:17]   --->   Operation 1361 'add' 'add_ln17_346' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1362 [1/1] (2.55ns)   --->   "%add_ln17_348 = add i32 %mul_ln17_360, %mul_ln17_361" [Brutal_design.cpp:17]   --->   Operation 1362 'add' 'add_ln17_348' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1363 [1/1] (2.55ns)   --->   "%add_ln17_349 = add i32 %mul_ln17_362, %mul_ln17_363" [Brutal_design.cpp:17]   --->   Operation 1363 'add' 'add_ln17_349' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_351 = add i32 %mul_ln17_364, %mul_ln17_365" [Brutal_design.cpp:17]   --->   Operation 1364 'add' 'add_ln17_351' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1365 [1/1] (2.55ns)   --->   "%add_ln17_352 = add i32 %mul_ln17_366, %mul_ln17_367" [Brutal_design.cpp:17]   --->   Operation 1365 'add' 'add_ln17_352' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1366 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_353 = add i32 %add_ln17_352, %add_ln17_351" [Brutal_design.cpp:17]   --->   Operation 1366 'add' 'add_ln17_353' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_356 = add i32 %mul_ln17_368, %mul_ln17_369" [Brutal_design.cpp:17]   --->   Operation 1367 'add' 'add_ln17_356' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1368 [1/1] (2.55ns)   --->   "%add_ln17_357 = add i32 %mul_ln17_370, %mul_ln17_371" [Brutal_design.cpp:17]   --->   Operation 1368 'add' 'add_ln17_357' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1369 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_358 = add i32 %add_ln17_357, %add_ln17_356" [Brutal_design.cpp:17]   --->   Operation 1369 'add' 'add_ln17_358' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_359 = add i32 %mul_ln17_372, %mul_ln17_373" [Brutal_design.cpp:17]   --->   Operation 1370 'add' 'add_ln17_359' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1371 [1/1] (2.55ns)   --->   "%add_ln17_360 = add i32 %mul_ln17_374, %mul_ln17_375" [Brutal_design.cpp:17]   --->   Operation 1371 'add' 'add_ln17_360' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1372 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_361 = add i32 %add_ln17_360, %add_ln17_359" [Brutal_design.cpp:17]   --->   Operation 1372 'add' 'add_ln17_361' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1373 [1/1] (2.55ns)   --->   "%add_ln17_363 = add i32 %mul_ln17_376, %mul_ln17_377" [Brutal_design.cpp:17]   --->   Operation 1373 'add' 'add_ln17_363' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1374 [1/1] (2.55ns)   --->   "%add_ln17_364 = add i32 %mul_ln17_378, %mul_ln17_379" [Brutal_design.cpp:17]   --->   Operation 1374 'add' 'add_ln17_364' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_366 = add i32 %mul_ln17_380, %mul_ln17_381" [Brutal_design.cpp:17]   --->   Operation 1375 'add' 'add_ln17_366' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1376 [1/1] (2.55ns)   --->   "%add_ln17_367 = add i32 %mul_ln17_382, %mul_ln17_383" [Brutal_design.cpp:17]   --->   Operation 1376 'add' 'add_ln17_367' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1377 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_368 = add i32 %add_ln17_367, %add_ln17_366" [Brutal_design.cpp:17]   --->   Operation 1377 'add' 'add_ln17_368' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1378 [1/1] (8.51ns)   --->   "%mul_ln17_384 = mul nsw i32 %trunc_ln17, %trunc_ln17_13" [Brutal_design.cpp:17]   --->   Operation 1378 'mul' 'mul_ln17_384' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1379 [1/1] (8.51ns)   --->   "%mul_ln17_385 = mul nsw i32 %tmp_3, %tmp_417" [Brutal_design.cpp:17]   --->   Operation 1379 'mul' 'mul_ln17_385' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1380 [1/1] (8.51ns)   --->   "%mul_ln17_386 = mul nsw i32 %tmp_5, %tmp_418" [Brutal_design.cpp:17]   --->   Operation 1380 'mul' 'mul_ln17_386' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1381 [1/1] (8.51ns)   --->   "%mul_ln17_387 = mul nsw i32 %tmp_7, %tmp_419" [Brutal_design.cpp:17]   --->   Operation 1381 'mul' 'mul_ln17_387' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1382 [1/1] (8.51ns)   --->   "%mul_ln17_388 = mul nsw i32 %tmp_9, %tmp_420" [Brutal_design.cpp:17]   --->   Operation 1382 'mul' 'mul_ln17_388' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1383 [1/1] (8.51ns)   --->   "%mul_ln17_389 = mul nsw i32 %tmp_10, %tmp_421" [Brutal_design.cpp:17]   --->   Operation 1383 'mul' 'mul_ln17_389' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1384 [1/1] (8.51ns)   --->   "%mul_ln17_390 = mul nsw i32 %tmp_12, %tmp_422" [Brutal_design.cpp:17]   --->   Operation 1384 'mul' 'mul_ln17_390' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1385 [1/1] (8.51ns)   --->   "%mul_ln17_391 = mul nsw i32 %tmp_14, %tmp_423" [Brutal_design.cpp:17]   --->   Operation 1385 'mul' 'mul_ln17_391' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1386 [1/1] (8.51ns)   --->   "%mul_ln17_392 = mul nsw i32 %tmp_16, %tmp_424" [Brutal_design.cpp:17]   --->   Operation 1386 'mul' 'mul_ln17_392' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1387 [1/1] (8.51ns)   --->   "%mul_ln17_393 = mul nsw i32 %tmp_18, %tmp_425" [Brutal_design.cpp:17]   --->   Operation 1387 'mul' 'mul_ln17_393' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1388 [1/1] (8.51ns)   --->   "%mul_ln17_394 = mul nsw i32 %tmp_20, %tmp_426" [Brutal_design.cpp:17]   --->   Operation 1388 'mul' 'mul_ln17_394' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1389 [1/1] (8.51ns)   --->   "%mul_ln17_395 = mul nsw i32 %tmp_22, %tmp_427" [Brutal_design.cpp:17]   --->   Operation 1389 'mul' 'mul_ln17_395' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1390 [1/1] (8.51ns)   --->   "%mul_ln17_396 = mul nsw i32 %tmp_24, %tmp_428" [Brutal_design.cpp:17]   --->   Operation 1390 'mul' 'mul_ln17_396' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1391 [1/1] (8.51ns)   --->   "%mul_ln17_397 = mul nsw i32 %tmp_26, %tmp_429" [Brutal_design.cpp:17]   --->   Operation 1391 'mul' 'mul_ln17_397' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1392 [1/1] (8.51ns)   --->   "%mul_ln17_398 = mul nsw i32 %tmp_28, %tmp_430" [Brutal_design.cpp:17]   --->   Operation 1392 'mul' 'mul_ln17_398' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1393 [1/1] (8.51ns)   --->   "%mul_ln17_399 = mul nsw i32 %tmp_30, %tmp_431" [Brutal_design.cpp:17]   --->   Operation 1393 'mul' 'mul_ln17_399' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1394 [1/1] (8.51ns)   --->   "%mul_ln17_400 = mul nsw i32 %tmp_32, %tmp_432" [Brutal_design.cpp:17]   --->   Operation 1394 'mul' 'mul_ln17_400' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1395 [1/1] (8.51ns)   --->   "%mul_ln17_401 = mul nsw i32 %tmp_34, %tmp_433" [Brutal_design.cpp:17]   --->   Operation 1395 'mul' 'mul_ln17_401' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1396 [1/1] (8.51ns)   --->   "%mul_ln17_402 = mul nsw i32 %tmp_36, %tmp_434" [Brutal_design.cpp:17]   --->   Operation 1396 'mul' 'mul_ln17_402' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1397 [1/1] (8.51ns)   --->   "%mul_ln17_403 = mul nsw i32 %tmp_38, %tmp_435" [Brutal_design.cpp:17]   --->   Operation 1397 'mul' 'mul_ln17_403' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1398 [1/1] (8.51ns)   --->   "%mul_ln17_404 = mul nsw i32 %tmp_40, %tmp_436" [Brutal_design.cpp:17]   --->   Operation 1398 'mul' 'mul_ln17_404' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1399 [1/1] (8.51ns)   --->   "%mul_ln17_405 = mul nsw i32 %tmp_42, %tmp_437" [Brutal_design.cpp:17]   --->   Operation 1399 'mul' 'mul_ln17_405' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1400 [1/1] (8.51ns)   --->   "%mul_ln17_406 = mul nsw i32 %tmp_44, %tmp_438" [Brutal_design.cpp:17]   --->   Operation 1400 'mul' 'mul_ln17_406' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1401 [1/1] (8.51ns)   --->   "%mul_ln17_407 = mul nsw i32 %tmp_46, %tmp_439" [Brutal_design.cpp:17]   --->   Operation 1401 'mul' 'mul_ln17_407' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1402 [1/1] (8.51ns)   --->   "%mul_ln17_408 = mul nsw i32 %tmp_48, %tmp_440" [Brutal_design.cpp:17]   --->   Operation 1402 'mul' 'mul_ln17_408' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1403 [1/1] (8.51ns)   --->   "%mul_ln17_409 = mul nsw i32 %tmp_50, %tmp_441" [Brutal_design.cpp:17]   --->   Operation 1403 'mul' 'mul_ln17_409' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1404 [1/1] (8.51ns)   --->   "%mul_ln17_410 = mul nsw i32 %tmp_52, %tmp_442" [Brutal_design.cpp:17]   --->   Operation 1404 'mul' 'mul_ln17_410' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1405 [1/1] (8.51ns)   --->   "%mul_ln17_411 = mul nsw i32 %tmp_54, %tmp_443" [Brutal_design.cpp:17]   --->   Operation 1405 'mul' 'mul_ln17_411' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1406 [1/1] (8.51ns)   --->   "%mul_ln17_412 = mul nsw i32 %tmp_56, %tmp_444" [Brutal_design.cpp:17]   --->   Operation 1406 'mul' 'mul_ln17_412' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1407 [1/1] (8.51ns)   --->   "%mul_ln17_413 = mul nsw i32 %tmp_58, %tmp_445" [Brutal_design.cpp:17]   --->   Operation 1407 'mul' 'mul_ln17_413' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1408 [1/1] (8.51ns)   --->   "%mul_ln17_414 = mul nsw i32 %tmp_60, %tmp_446" [Brutal_design.cpp:17]   --->   Operation 1408 'mul' 'mul_ln17_414' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1409 [1/1] (8.51ns)   --->   "%mul_ln17_415 = mul nsw i32 %tmp_62, %tmp_447" [Brutal_design.cpp:17]   --->   Operation 1409 'mul' 'mul_ln17_415' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1410 [1/1] (8.51ns)   --->   "%mul_ln17_416 = mul nsw i32 %trunc_ln17, %trunc_ln17_14" [Brutal_design.cpp:17]   --->   Operation 1410 'mul' 'mul_ln17_416' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1411 [1/1] (8.51ns)   --->   "%mul_ln17_417 = mul nsw i32 %tmp_3, %tmp_449" [Brutal_design.cpp:17]   --->   Operation 1411 'mul' 'mul_ln17_417' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1412 [1/1] (8.51ns)   --->   "%mul_ln17_418 = mul nsw i32 %tmp_5, %tmp_450" [Brutal_design.cpp:17]   --->   Operation 1412 'mul' 'mul_ln17_418' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1413 [1/1] (8.51ns)   --->   "%mul_ln17_419 = mul nsw i32 %tmp_7, %tmp_451" [Brutal_design.cpp:17]   --->   Operation 1413 'mul' 'mul_ln17_419' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1414 [1/1] (8.51ns)   --->   "%mul_ln17_420 = mul nsw i32 %tmp_9, %tmp_452" [Brutal_design.cpp:17]   --->   Operation 1414 'mul' 'mul_ln17_420' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1415 [1/1] (8.51ns)   --->   "%mul_ln17_421 = mul nsw i32 %tmp_10, %tmp_453" [Brutal_design.cpp:17]   --->   Operation 1415 'mul' 'mul_ln17_421' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1416 [1/1] (8.51ns)   --->   "%mul_ln17_422 = mul nsw i32 %tmp_12, %tmp_454" [Brutal_design.cpp:17]   --->   Operation 1416 'mul' 'mul_ln17_422' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1417 [1/1] (8.51ns)   --->   "%mul_ln17_423 = mul nsw i32 %tmp_14, %tmp_455" [Brutal_design.cpp:17]   --->   Operation 1417 'mul' 'mul_ln17_423' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1418 [1/1] (8.51ns)   --->   "%mul_ln17_424 = mul nsw i32 %tmp_16, %tmp_456" [Brutal_design.cpp:17]   --->   Operation 1418 'mul' 'mul_ln17_424' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1419 [1/1] (8.51ns)   --->   "%mul_ln17_425 = mul nsw i32 %tmp_18, %tmp_457" [Brutal_design.cpp:17]   --->   Operation 1419 'mul' 'mul_ln17_425' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1420 [1/1] (8.51ns)   --->   "%mul_ln17_426 = mul nsw i32 %tmp_20, %tmp_458" [Brutal_design.cpp:17]   --->   Operation 1420 'mul' 'mul_ln17_426' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1421 [1/1] (8.51ns)   --->   "%mul_ln17_427 = mul nsw i32 %tmp_22, %tmp_459" [Brutal_design.cpp:17]   --->   Operation 1421 'mul' 'mul_ln17_427' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1422 [1/1] (8.51ns)   --->   "%mul_ln17_428 = mul nsw i32 %tmp_24, %tmp_460" [Brutal_design.cpp:17]   --->   Operation 1422 'mul' 'mul_ln17_428' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1423 [1/1] (8.51ns)   --->   "%mul_ln17_429 = mul nsw i32 %tmp_26, %tmp_461" [Brutal_design.cpp:17]   --->   Operation 1423 'mul' 'mul_ln17_429' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1424 [1/1] (8.51ns)   --->   "%mul_ln17_430 = mul nsw i32 %tmp_28, %tmp_462" [Brutal_design.cpp:17]   --->   Operation 1424 'mul' 'mul_ln17_430' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1425 [1/1] (8.51ns)   --->   "%mul_ln17_431 = mul nsw i32 %tmp_30, %tmp_463" [Brutal_design.cpp:17]   --->   Operation 1425 'mul' 'mul_ln17_431' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1426 [1/1] (8.51ns)   --->   "%mul_ln17_432 = mul nsw i32 %tmp_32, %tmp_464" [Brutal_design.cpp:17]   --->   Operation 1426 'mul' 'mul_ln17_432' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1427 [1/1] (8.51ns)   --->   "%mul_ln17_433 = mul nsw i32 %tmp_34, %tmp_465" [Brutal_design.cpp:17]   --->   Operation 1427 'mul' 'mul_ln17_433' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1428 [1/1] (8.51ns)   --->   "%mul_ln17_434 = mul nsw i32 %tmp_36, %tmp_466" [Brutal_design.cpp:17]   --->   Operation 1428 'mul' 'mul_ln17_434' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1429 [1/1] (8.51ns)   --->   "%mul_ln17_435 = mul nsw i32 %tmp_38, %tmp_467" [Brutal_design.cpp:17]   --->   Operation 1429 'mul' 'mul_ln17_435' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1430 [1/1] (8.51ns)   --->   "%mul_ln17_436 = mul nsw i32 %tmp_40, %tmp_468" [Brutal_design.cpp:17]   --->   Operation 1430 'mul' 'mul_ln17_436' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1431 [1/1] (8.51ns)   --->   "%mul_ln17_437 = mul nsw i32 %tmp_42, %tmp_469" [Brutal_design.cpp:17]   --->   Operation 1431 'mul' 'mul_ln17_437' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1432 [1/1] (8.51ns)   --->   "%mul_ln17_438 = mul nsw i32 %tmp_44, %tmp_470" [Brutal_design.cpp:17]   --->   Operation 1432 'mul' 'mul_ln17_438' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1433 [1/1] (8.51ns)   --->   "%mul_ln17_439 = mul nsw i32 %tmp_46, %tmp_471" [Brutal_design.cpp:17]   --->   Operation 1433 'mul' 'mul_ln17_439' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1434 [1/1] (8.51ns)   --->   "%mul_ln17_440 = mul nsw i32 %tmp_48, %tmp_472" [Brutal_design.cpp:17]   --->   Operation 1434 'mul' 'mul_ln17_440' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1435 [1/1] (8.51ns)   --->   "%mul_ln17_441 = mul nsw i32 %tmp_50, %tmp_473" [Brutal_design.cpp:17]   --->   Operation 1435 'mul' 'mul_ln17_441' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1436 [1/1] (8.51ns)   --->   "%mul_ln17_442 = mul nsw i32 %tmp_52, %tmp_474" [Brutal_design.cpp:17]   --->   Operation 1436 'mul' 'mul_ln17_442' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1437 [1/1] (8.51ns)   --->   "%mul_ln17_443 = mul nsw i32 %tmp_54, %tmp_475" [Brutal_design.cpp:17]   --->   Operation 1437 'mul' 'mul_ln17_443' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1438 [1/1] (8.51ns)   --->   "%mul_ln17_444 = mul nsw i32 %tmp_56, %tmp_476" [Brutal_design.cpp:17]   --->   Operation 1438 'mul' 'mul_ln17_444' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1439 [1/1] (8.51ns)   --->   "%mul_ln17_445 = mul nsw i32 %tmp_58, %tmp_477" [Brutal_design.cpp:17]   --->   Operation 1439 'mul' 'mul_ln17_445' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1440 [1/1] (8.51ns)   --->   "%mul_ln17_446 = mul nsw i32 %tmp_60, %tmp_478" [Brutal_design.cpp:17]   --->   Operation 1440 'mul' 'mul_ln17_446' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1441 [1/1] (8.51ns)   --->   "%mul_ln17_447 = mul nsw i32 %tmp_62, %tmp_479" [Brutal_design.cpp:17]   --->   Operation 1441 'mul' 'mul_ln17_447' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1442 [1/2] (3.25ns)   --->   "%B_load_14 = load i1024* %B_addr_14, align 8" [Brutal_design.cpp:17]   --->   Operation 1442 'load' 'B_load_14' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 1443 [1/1] (0.00ns)   --->   "%trunc_ln17_15 = trunc i1024 %B_load_14 to i32" [Brutal_design.cpp:17]   --->   Operation 1443 'trunc' 'trunc_ln17_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1444 [1/1] (0.00ns)   --->   "%tmp_481 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 1444 'partselect' 'tmp_481' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1445 [1/1] (0.00ns)   --->   "%tmp_482 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 1445 'partselect' 'tmp_482' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1446 [1/1] (0.00ns)   --->   "%tmp_483 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 1446 'partselect' 'tmp_483' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_484 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 1447 'partselect' 'tmp_484' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_485 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 1448 'partselect' 'tmp_485' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1449 [1/1] (0.00ns)   --->   "%tmp_486 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 1449 'partselect' 'tmp_486' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1450 [1/1] (0.00ns)   --->   "%tmp_487 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 1450 'partselect' 'tmp_487' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1451 [1/1] (0.00ns)   --->   "%tmp_488 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 1451 'partselect' 'tmp_488' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1452 [1/1] (0.00ns)   --->   "%tmp_489 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 1452 'partselect' 'tmp_489' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1453 [1/1] (0.00ns)   --->   "%tmp_490 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 1453 'partselect' 'tmp_490' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1454 [1/1] (0.00ns)   --->   "%tmp_491 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 1454 'partselect' 'tmp_491' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1455 [1/1] (0.00ns)   --->   "%tmp_492 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 1455 'partselect' 'tmp_492' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1456 [1/1] (0.00ns)   --->   "%tmp_493 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 1456 'partselect' 'tmp_493' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_494 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 1457 'partselect' 'tmp_494' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1458 [1/1] (0.00ns)   --->   "%tmp_495 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 1458 'partselect' 'tmp_495' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1459 [1/1] (0.00ns)   --->   "%tmp_496 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 1459 'partselect' 'tmp_496' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1460 [1/1] (0.00ns)   --->   "%tmp_497 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 1460 'partselect' 'tmp_497' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1461 [1/1] (0.00ns)   --->   "%tmp_498 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 1461 'partselect' 'tmp_498' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_499 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 1462 'partselect' 'tmp_499' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1463 [1/1] (0.00ns)   --->   "%tmp_500 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 1463 'partselect' 'tmp_500' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1464 [1/1] (0.00ns)   --->   "%tmp_501 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 1464 'partselect' 'tmp_501' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1465 [1/1] (0.00ns)   --->   "%tmp_502 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 1465 'partselect' 'tmp_502' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_503 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 1466 'partselect' 'tmp_503' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_504 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 1467 'partselect' 'tmp_504' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1468 [1/1] (0.00ns)   --->   "%tmp_505 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 1468 'partselect' 'tmp_505' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_506 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 1469 'partselect' 'tmp_506' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1470 [1/1] (0.00ns)   --->   "%tmp_507 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 1470 'partselect' 'tmp_507' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1471 [1/1] (0.00ns)   --->   "%tmp_508 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 1471 'partselect' 'tmp_508' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_509 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 1472 'partselect' 'tmp_509' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_510 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 1473 'partselect' 'tmp_510' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1474 [1/1] (0.00ns)   --->   "%tmp_511 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_14, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 1474 'partselect' 'tmp_511' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1475 [1/2] (3.25ns)   --->   "%B_load_15 = load i1024* %B_addr_15, align 8" [Brutal_design.cpp:17]   --->   Operation 1475 'load' 'B_load_15' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 1476 [1/1] (0.00ns)   --->   "%trunc_ln17_16 = trunc i1024 %B_load_15 to i32" [Brutal_design.cpp:17]   --->   Operation 1476 'trunc' 'trunc_ln17_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1477 [1/1] (0.00ns)   --->   "%tmp_513 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 1477 'partselect' 'tmp_513' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1478 [1/1] (0.00ns)   --->   "%tmp_514 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 1478 'partselect' 'tmp_514' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1479 [1/1] (0.00ns)   --->   "%tmp_515 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 1479 'partselect' 'tmp_515' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1480 [1/1] (0.00ns)   --->   "%tmp_516 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 1480 'partselect' 'tmp_516' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1481 [1/1] (0.00ns)   --->   "%tmp_517 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 1481 'partselect' 'tmp_517' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1482 [1/1] (0.00ns)   --->   "%tmp_518 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 1482 'partselect' 'tmp_518' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1483 [1/1] (0.00ns)   --->   "%tmp_519 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 1483 'partselect' 'tmp_519' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1484 [1/1] (0.00ns)   --->   "%tmp_520 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 1484 'partselect' 'tmp_520' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1485 [1/1] (0.00ns)   --->   "%tmp_521 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 1485 'partselect' 'tmp_521' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_522 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 1486 'partselect' 'tmp_522' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1487 [1/1] (0.00ns)   --->   "%tmp_523 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 1487 'partselect' 'tmp_523' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1488 [1/1] (0.00ns)   --->   "%tmp_524 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 1488 'partselect' 'tmp_524' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1489 [1/1] (0.00ns)   --->   "%tmp_525 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 1489 'partselect' 'tmp_525' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1490 [1/1] (0.00ns)   --->   "%tmp_526 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 1490 'partselect' 'tmp_526' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1491 [1/1] (0.00ns)   --->   "%tmp_527 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 1491 'partselect' 'tmp_527' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1492 [1/1] (0.00ns)   --->   "%tmp_528 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 1492 'partselect' 'tmp_528' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_529 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 1493 'partselect' 'tmp_529' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1494 [1/1] (0.00ns)   --->   "%tmp_530 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 1494 'partselect' 'tmp_530' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1495 [1/1] (0.00ns)   --->   "%tmp_531 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 1495 'partselect' 'tmp_531' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1496 [1/1] (0.00ns)   --->   "%tmp_532 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 1496 'partselect' 'tmp_532' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1497 [1/1] (0.00ns)   --->   "%tmp_533 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 1497 'partselect' 'tmp_533' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1498 [1/1] (0.00ns)   --->   "%tmp_534 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 1498 'partselect' 'tmp_534' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1499 [1/1] (0.00ns)   --->   "%tmp_535 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 1499 'partselect' 'tmp_535' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1500 [1/1] (0.00ns)   --->   "%tmp_536 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 1500 'partselect' 'tmp_536' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_537 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 1501 'partselect' 'tmp_537' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1502 [1/1] (0.00ns)   --->   "%tmp_538 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 1502 'partselect' 'tmp_538' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_539 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 1503 'partselect' 'tmp_539' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1504 [1/1] (0.00ns)   --->   "%tmp_540 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 1504 'partselect' 'tmp_540' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1505 [1/1] (0.00ns)   --->   "%tmp_541 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 1505 'partselect' 'tmp_541' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1506 [1/1] (0.00ns)   --->   "%tmp_542 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 1506 'partselect' 'tmp_542' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1507 [1/1] (0.00ns)   --->   "%tmp_543 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_15, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 1507 'partselect' 'tmp_543' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 1508 [2/2] (3.25ns)   --->   "%B_load_16 = load i1024* %B_addr_16, align 8" [Brutal_design.cpp:17]   --->   Operation 1508 'load' 'B_load_16' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 1509 [2/2] (3.25ns)   --->   "%B_load_17 = load i1024* %B_addr_17, align 8" [Brutal_design.cpp:17]   --->   Operation 1509 'load' 'B_load_17' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 8.74>
ST_11 : Operation 1510 [1/1] (0.00ns)   --->   "%or_ln19_7 = or i11 %tmp_1, 8" [Brutal_design.cpp:19]   --->   Operation 1510 'or' 'or_ln19_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1511 [1/1] (0.00ns)   --->   "%tmp_256 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_7)" [Brutal_design.cpp:19]   --->   Operation 1511 'bitconcatenate' 'tmp_256' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1512 [1/1] (0.00ns)   --->   "%AB_addr_8 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_256" [Brutal_design.cpp:19]   --->   Operation 1512 'getelementptr' 'AB_addr_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1513 [1/1] (0.00ns)   --->   "%or_ln19_8 = or i11 %tmp_1, 9" [Brutal_design.cpp:19]   --->   Operation 1513 'or' 'or_ln19_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1514 [1/1] (0.00ns)   --->   "%tmp_288 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_8)" [Brutal_design.cpp:19]   --->   Operation 1514 'bitconcatenate' 'tmp_288' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1515 [1/1] (0.00ns)   --->   "%AB_addr_9 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_288" [Brutal_design.cpp:19]   --->   Operation 1515 'getelementptr' 'AB_addr_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_262 = add i32 %add_ln17_261, %add_ln17_254" [Brutal_design.cpp:17]   --->   Operation 1516 'add' 'add_ln17_262' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1517 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_278 = add nsw i32 %add_ln17_277, %add_ln17_262" [Brutal_design.cpp:17]   --->   Operation 1517 'add' 'add_ln17_278' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1518 [1/1] (3.25ns)   --->   "store i32 %add_ln17_278, i32* %AB_addr_8, align 4" [Brutal_design.cpp:19]   --->   Operation 1518 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 1519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_293 = add i32 %add_ln17_292, %add_ln17_285" [Brutal_design.cpp:17]   --->   Operation 1519 'add' 'add_ln17_293' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1520 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_309 = add nsw i32 %add_ln17_308, %add_ln17_293" [Brutal_design.cpp:17]   --->   Operation 1520 'add' 'add_ln17_309' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1521 [1/1] (3.25ns)   --->   "store i32 %add_ln17_309, i32* %AB_addr_9, align 4" [Brutal_design.cpp:19]   --->   Operation 1521 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 1522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_312 = add i32 %add_ln17_311, %add_ln17_310" [Brutal_design.cpp:17]   --->   Operation 1522 'add' 'add_ln17_312' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1523 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_316 = add i32 %add_ln17_315, %add_ln17_312" [Brutal_design.cpp:17]   --->   Operation 1523 'add' 'add_ln17_316' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_319 = add i32 %add_ln17_318, %add_ln17_317" [Brutal_design.cpp:17]   --->   Operation 1524 'add' 'add_ln17_319' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1525 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_323 = add i32 %add_ln17_322, %add_ln17_319" [Brutal_design.cpp:17]   --->   Operation 1525 'add' 'add_ln17_323' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_331 = add i32 %add_ln17_330, %add_ln17_327" [Brutal_design.cpp:17]   --->   Operation 1526 'add' 'add_ln17_331' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_334 = add i32 %add_ln17_333, %add_ln17_332" [Brutal_design.cpp:17]   --->   Operation 1527 'add' 'add_ln17_334' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1528 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_338 = add i32 %add_ln17_337, %add_ln17_334" [Brutal_design.cpp:17]   --->   Operation 1528 'add' 'add_ln17_338' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1529 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_339 = add i32 %add_ln17_338, %add_ln17_331" [Brutal_design.cpp:17]   --->   Operation 1529 'add' 'add_ln17_339' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_343 = add i32 %add_ln17_342, %add_ln17_341" [Brutal_design.cpp:17]   --->   Operation 1530 'add' 'add_ln17_343' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1531 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_347 = add i32 %add_ln17_346, %add_ln17_343" [Brutal_design.cpp:17]   --->   Operation 1531 'add' 'add_ln17_347' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_350 = add i32 %add_ln17_349, %add_ln17_348" [Brutal_design.cpp:17]   --->   Operation 1532 'add' 'add_ln17_350' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1533 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_354 = add i32 %add_ln17_353, %add_ln17_350" [Brutal_design.cpp:17]   --->   Operation 1533 'add' 'add_ln17_354' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_362 = add i32 %add_ln17_361, %add_ln17_358" [Brutal_design.cpp:17]   --->   Operation 1534 'add' 'add_ln17_362' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_365 = add i32 %add_ln17_364, %add_ln17_363" [Brutal_design.cpp:17]   --->   Operation 1535 'add' 'add_ln17_365' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1536 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_369 = add i32 %add_ln17_368, %add_ln17_365" [Brutal_design.cpp:17]   --->   Operation 1536 'add' 'add_ln17_369' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1537 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_370 = add i32 %add_ln17_369, %add_ln17_362" [Brutal_design.cpp:17]   --->   Operation 1537 'add' 'add_ln17_370' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1538 [1/1] (2.55ns)   --->   "%add_ln17_372 = add i32 %mul_ln17_384, %mul_ln17_385" [Brutal_design.cpp:17]   --->   Operation 1538 'add' 'add_ln17_372' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1539 [1/1] (2.55ns)   --->   "%add_ln17_373 = add i32 %mul_ln17_386, %mul_ln17_387" [Brutal_design.cpp:17]   --->   Operation 1539 'add' 'add_ln17_373' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_375 = add i32 %mul_ln17_388, %mul_ln17_389" [Brutal_design.cpp:17]   --->   Operation 1540 'add' 'add_ln17_375' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1541 [1/1] (2.55ns)   --->   "%add_ln17_376 = add i32 %mul_ln17_390, %mul_ln17_391" [Brutal_design.cpp:17]   --->   Operation 1541 'add' 'add_ln17_376' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1542 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_377 = add i32 %add_ln17_376, %add_ln17_375" [Brutal_design.cpp:17]   --->   Operation 1542 'add' 'add_ln17_377' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1543 [1/1] (2.55ns)   --->   "%add_ln17_379 = add i32 %mul_ln17_392, %mul_ln17_393" [Brutal_design.cpp:17]   --->   Operation 1543 'add' 'add_ln17_379' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1544 [1/1] (2.55ns)   --->   "%add_ln17_380 = add i32 %mul_ln17_394, %mul_ln17_395" [Brutal_design.cpp:17]   --->   Operation 1544 'add' 'add_ln17_380' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_382 = add i32 %mul_ln17_396, %mul_ln17_397" [Brutal_design.cpp:17]   --->   Operation 1545 'add' 'add_ln17_382' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1546 [1/1] (2.55ns)   --->   "%add_ln17_383 = add i32 %mul_ln17_398, %mul_ln17_399" [Brutal_design.cpp:17]   --->   Operation 1546 'add' 'add_ln17_383' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1547 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_384 = add i32 %add_ln17_383, %add_ln17_382" [Brutal_design.cpp:17]   --->   Operation 1547 'add' 'add_ln17_384' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_387 = add i32 %mul_ln17_400, %mul_ln17_401" [Brutal_design.cpp:17]   --->   Operation 1548 'add' 'add_ln17_387' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1549 [1/1] (2.55ns)   --->   "%add_ln17_388 = add i32 %mul_ln17_402, %mul_ln17_403" [Brutal_design.cpp:17]   --->   Operation 1549 'add' 'add_ln17_388' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1550 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_389 = add i32 %add_ln17_388, %add_ln17_387" [Brutal_design.cpp:17]   --->   Operation 1550 'add' 'add_ln17_389' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_390 = add i32 %mul_ln17_404, %mul_ln17_405" [Brutal_design.cpp:17]   --->   Operation 1551 'add' 'add_ln17_390' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1552 [1/1] (2.55ns)   --->   "%add_ln17_391 = add i32 %mul_ln17_406, %mul_ln17_407" [Brutal_design.cpp:17]   --->   Operation 1552 'add' 'add_ln17_391' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1553 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_392 = add i32 %add_ln17_391, %add_ln17_390" [Brutal_design.cpp:17]   --->   Operation 1553 'add' 'add_ln17_392' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1554 [1/1] (2.55ns)   --->   "%add_ln17_394 = add i32 %mul_ln17_408, %mul_ln17_409" [Brutal_design.cpp:17]   --->   Operation 1554 'add' 'add_ln17_394' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1555 [1/1] (2.55ns)   --->   "%add_ln17_395 = add i32 %mul_ln17_410, %mul_ln17_411" [Brutal_design.cpp:17]   --->   Operation 1555 'add' 'add_ln17_395' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_397 = add i32 %mul_ln17_412, %mul_ln17_413" [Brutal_design.cpp:17]   --->   Operation 1556 'add' 'add_ln17_397' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1557 [1/1] (2.55ns)   --->   "%add_ln17_398 = add i32 %mul_ln17_414, %mul_ln17_415" [Brutal_design.cpp:17]   --->   Operation 1557 'add' 'add_ln17_398' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1558 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_399 = add i32 %add_ln17_398, %add_ln17_397" [Brutal_design.cpp:17]   --->   Operation 1558 'add' 'add_ln17_399' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1559 [1/1] (2.55ns)   --->   "%add_ln17_403 = add i32 %mul_ln17_416, %mul_ln17_417" [Brutal_design.cpp:17]   --->   Operation 1559 'add' 'add_ln17_403' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1560 [1/1] (2.55ns)   --->   "%add_ln17_404 = add i32 %mul_ln17_418, %mul_ln17_419" [Brutal_design.cpp:17]   --->   Operation 1560 'add' 'add_ln17_404' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_406 = add i32 %mul_ln17_420, %mul_ln17_421" [Brutal_design.cpp:17]   --->   Operation 1561 'add' 'add_ln17_406' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1562 [1/1] (2.55ns)   --->   "%add_ln17_407 = add i32 %mul_ln17_422, %mul_ln17_423" [Brutal_design.cpp:17]   --->   Operation 1562 'add' 'add_ln17_407' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1563 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_408 = add i32 %add_ln17_407, %add_ln17_406" [Brutal_design.cpp:17]   --->   Operation 1563 'add' 'add_ln17_408' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1564 [1/1] (2.55ns)   --->   "%add_ln17_410 = add i32 %mul_ln17_424, %mul_ln17_425" [Brutal_design.cpp:17]   --->   Operation 1564 'add' 'add_ln17_410' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1565 [1/1] (2.55ns)   --->   "%add_ln17_411 = add i32 %mul_ln17_426, %mul_ln17_427" [Brutal_design.cpp:17]   --->   Operation 1565 'add' 'add_ln17_411' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_413 = add i32 %mul_ln17_428, %mul_ln17_429" [Brutal_design.cpp:17]   --->   Operation 1566 'add' 'add_ln17_413' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1567 [1/1] (2.55ns)   --->   "%add_ln17_414 = add i32 %mul_ln17_430, %mul_ln17_431" [Brutal_design.cpp:17]   --->   Operation 1567 'add' 'add_ln17_414' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1568 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_415 = add i32 %add_ln17_414, %add_ln17_413" [Brutal_design.cpp:17]   --->   Operation 1568 'add' 'add_ln17_415' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_418 = add i32 %mul_ln17_432, %mul_ln17_433" [Brutal_design.cpp:17]   --->   Operation 1569 'add' 'add_ln17_418' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1570 [1/1] (2.55ns)   --->   "%add_ln17_419 = add i32 %mul_ln17_434, %mul_ln17_435" [Brutal_design.cpp:17]   --->   Operation 1570 'add' 'add_ln17_419' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1571 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_420 = add i32 %add_ln17_419, %add_ln17_418" [Brutal_design.cpp:17]   --->   Operation 1571 'add' 'add_ln17_420' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_421 = add i32 %mul_ln17_436, %mul_ln17_437" [Brutal_design.cpp:17]   --->   Operation 1572 'add' 'add_ln17_421' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1573 [1/1] (2.55ns)   --->   "%add_ln17_422 = add i32 %mul_ln17_438, %mul_ln17_439" [Brutal_design.cpp:17]   --->   Operation 1573 'add' 'add_ln17_422' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1574 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_423 = add i32 %add_ln17_422, %add_ln17_421" [Brutal_design.cpp:17]   --->   Operation 1574 'add' 'add_ln17_423' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1575 [1/1] (2.55ns)   --->   "%add_ln17_425 = add i32 %mul_ln17_440, %mul_ln17_441" [Brutal_design.cpp:17]   --->   Operation 1575 'add' 'add_ln17_425' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1576 [1/1] (2.55ns)   --->   "%add_ln17_426 = add i32 %mul_ln17_442, %mul_ln17_443" [Brutal_design.cpp:17]   --->   Operation 1576 'add' 'add_ln17_426' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_428 = add i32 %mul_ln17_444, %mul_ln17_445" [Brutal_design.cpp:17]   --->   Operation 1577 'add' 'add_ln17_428' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1578 [1/1] (2.55ns)   --->   "%add_ln17_429 = add i32 %mul_ln17_446, %mul_ln17_447" [Brutal_design.cpp:17]   --->   Operation 1578 'add' 'add_ln17_429' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1579 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_430 = add i32 %add_ln17_429, %add_ln17_428" [Brutal_design.cpp:17]   --->   Operation 1579 'add' 'add_ln17_430' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1580 [1/1] (8.51ns)   --->   "%mul_ln17_448 = mul nsw i32 %trunc_ln17, %trunc_ln17_15" [Brutal_design.cpp:17]   --->   Operation 1580 'mul' 'mul_ln17_448' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1581 [1/1] (8.51ns)   --->   "%mul_ln17_449 = mul nsw i32 %tmp_3, %tmp_481" [Brutal_design.cpp:17]   --->   Operation 1581 'mul' 'mul_ln17_449' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1582 [1/1] (8.51ns)   --->   "%mul_ln17_450 = mul nsw i32 %tmp_5, %tmp_482" [Brutal_design.cpp:17]   --->   Operation 1582 'mul' 'mul_ln17_450' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1583 [1/1] (8.51ns)   --->   "%mul_ln17_451 = mul nsw i32 %tmp_7, %tmp_483" [Brutal_design.cpp:17]   --->   Operation 1583 'mul' 'mul_ln17_451' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1584 [1/1] (8.51ns)   --->   "%mul_ln17_452 = mul nsw i32 %tmp_9, %tmp_484" [Brutal_design.cpp:17]   --->   Operation 1584 'mul' 'mul_ln17_452' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1585 [1/1] (8.51ns)   --->   "%mul_ln17_453 = mul nsw i32 %tmp_10, %tmp_485" [Brutal_design.cpp:17]   --->   Operation 1585 'mul' 'mul_ln17_453' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1586 [1/1] (8.51ns)   --->   "%mul_ln17_454 = mul nsw i32 %tmp_12, %tmp_486" [Brutal_design.cpp:17]   --->   Operation 1586 'mul' 'mul_ln17_454' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1587 [1/1] (8.51ns)   --->   "%mul_ln17_455 = mul nsw i32 %tmp_14, %tmp_487" [Brutal_design.cpp:17]   --->   Operation 1587 'mul' 'mul_ln17_455' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1588 [1/1] (8.51ns)   --->   "%mul_ln17_456 = mul nsw i32 %tmp_16, %tmp_488" [Brutal_design.cpp:17]   --->   Operation 1588 'mul' 'mul_ln17_456' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1589 [1/1] (8.51ns)   --->   "%mul_ln17_457 = mul nsw i32 %tmp_18, %tmp_489" [Brutal_design.cpp:17]   --->   Operation 1589 'mul' 'mul_ln17_457' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1590 [1/1] (8.51ns)   --->   "%mul_ln17_458 = mul nsw i32 %tmp_20, %tmp_490" [Brutal_design.cpp:17]   --->   Operation 1590 'mul' 'mul_ln17_458' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1591 [1/1] (8.51ns)   --->   "%mul_ln17_459 = mul nsw i32 %tmp_22, %tmp_491" [Brutal_design.cpp:17]   --->   Operation 1591 'mul' 'mul_ln17_459' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1592 [1/1] (8.51ns)   --->   "%mul_ln17_460 = mul nsw i32 %tmp_24, %tmp_492" [Brutal_design.cpp:17]   --->   Operation 1592 'mul' 'mul_ln17_460' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1593 [1/1] (8.51ns)   --->   "%mul_ln17_461 = mul nsw i32 %tmp_26, %tmp_493" [Brutal_design.cpp:17]   --->   Operation 1593 'mul' 'mul_ln17_461' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1594 [1/1] (8.51ns)   --->   "%mul_ln17_462 = mul nsw i32 %tmp_28, %tmp_494" [Brutal_design.cpp:17]   --->   Operation 1594 'mul' 'mul_ln17_462' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1595 [1/1] (8.51ns)   --->   "%mul_ln17_463 = mul nsw i32 %tmp_30, %tmp_495" [Brutal_design.cpp:17]   --->   Operation 1595 'mul' 'mul_ln17_463' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1596 [1/1] (8.51ns)   --->   "%mul_ln17_464 = mul nsw i32 %tmp_32, %tmp_496" [Brutal_design.cpp:17]   --->   Operation 1596 'mul' 'mul_ln17_464' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1597 [1/1] (8.51ns)   --->   "%mul_ln17_465 = mul nsw i32 %tmp_34, %tmp_497" [Brutal_design.cpp:17]   --->   Operation 1597 'mul' 'mul_ln17_465' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1598 [1/1] (8.51ns)   --->   "%mul_ln17_466 = mul nsw i32 %tmp_36, %tmp_498" [Brutal_design.cpp:17]   --->   Operation 1598 'mul' 'mul_ln17_466' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1599 [1/1] (8.51ns)   --->   "%mul_ln17_467 = mul nsw i32 %tmp_38, %tmp_499" [Brutal_design.cpp:17]   --->   Operation 1599 'mul' 'mul_ln17_467' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1600 [1/1] (8.51ns)   --->   "%mul_ln17_468 = mul nsw i32 %tmp_40, %tmp_500" [Brutal_design.cpp:17]   --->   Operation 1600 'mul' 'mul_ln17_468' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1601 [1/1] (8.51ns)   --->   "%mul_ln17_469 = mul nsw i32 %tmp_42, %tmp_501" [Brutal_design.cpp:17]   --->   Operation 1601 'mul' 'mul_ln17_469' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1602 [1/1] (8.51ns)   --->   "%mul_ln17_470 = mul nsw i32 %tmp_44, %tmp_502" [Brutal_design.cpp:17]   --->   Operation 1602 'mul' 'mul_ln17_470' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1603 [1/1] (8.51ns)   --->   "%mul_ln17_471 = mul nsw i32 %tmp_46, %tmp_503" [Brutal_design.cpp:17]   --->   Operation 1603 'mul' 'mul_ln17_471' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1604 [1/1] (8.51ns)   --->   "%mul_ln17_472 = mul nsw i32 %tmp_48, %tmp_504" [Brutal_design.cpp:17]   --->   Operation 1604 'mul' 'mul_ln17_472' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1605 [1/1] (8.51ns)   --->   "%mul_ln17_473 = mul nsw i32 %tmp_50, %tmp_505" [Brutal_design.cpp:17]   --->   Operation 1605 'mul' 'mul_ln17_473' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1606 [1/1] (8.51ns)   --->   "%mul_ln17_474 = mul nsw i32 %tmp_52, %tmp_506" [Brutal_design.cpp:17]   --->   Operation 1606 'mul' 'mul_ln17_474' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1607 [1/1] (8.51ns)   --->   "%mul_ln17_475 = mul nsw i32 %tmp_54, %tmp_507" [Brutal_design.cpp:17]   --->   Operation 1607 'mul' 'mul_ln17_475' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1608 [1/1] (8.51ns)   --->   "%mul_ln17_476 = mul nsw i32 %tmp_56, %tmp_508" [Brutal_design.cpp:17]   --->   Operation 1608 'mul' 'mul_ln17_476' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1609 [1/1] (8.51ns)   --->   "%mul_ln17_477 = mul nsw i32 %tmp_58, %tmp_509" [Brutal_design.cpp:17]   --->   Operation 1609 'mul' 'mul_ln17_477' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1610 [1/1] (8.51ns)   --->   "%mul_ln17_478 = mul nsw i32 %tmp_60, %tmp_510" [Brutal_design.cpp:17]   --->   Operation 1610 'mul' 'mul_ln17_478' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1611 [1/1] (8.51ns)   --->   "%mul_ln17_479 = mul nsw i32 %tmp_62, %tmp_511" [Brutal_design.cpp:17]   --->   Operation 1611 'mul' 'mul_ln17_479' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1612 [1/1] (8.51ns)   --->   "%mul_ln17_480 = mul nsw i32 %trunc_ln17, %trunc_ln17_16" [Brutal_design.cpp:17]   --->   Operation 1612 'mul' 'mul_ln17_480' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1613 [1/1] (8.51ns)   --->   "%mul_ln17_481 = mul nsw i32 %tmp_3, %tmp_513" [Brutal_design.cpp:17]   --->   Operation 1613 'mul' 'mul_ln17_481' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1614 [1/1] (8.51ns)   --->   "%mul_ln17_482 = mul nsw i32 %tmp_5, %tmp_514" [Brutal_design.cpp:17]   --->   Operation 1614 'mul' 'mul_ln17_482' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1615 [1/1] (8.51ns)   --->   "%mul_ln17_483 = mul nsw i32 %tmp_7, %tmp_515" [Brutal_design.cpp:17]   --->   Operation 1615 'mul' 'mul_ln17_483' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1616 [1/1] (8.51ns)   --->   "%mul_ln17_484 = mul nsw i32 %tmp_9, %tmp_516" [Brutal_design.cpp:17]   --->   Operation 1616 'mul' 'mul_ln17_484' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1617 [1/1] (8.51ns)   --->   "%mul_ln17_485 = mul nsw i32 %tmp_10, %tmp_517" [Brutal_design.cpp:17]   --->   Operation 1617 'mul' 'mul_ln17_485' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1618 [1/1] (8.51ns)   --->   "%mul_ln17_486 = mul nsw i32 %tmp_12, %tmp_518" [Brutal_design.cpp:17]   --->   Operation 1618 'mul' 'mul_ln17_486' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1619 [1/1] (8.51ns)   --->   "%mul_ln17_487 = mul nsw i32 %tmp_14, %tmp_519" [Brutal_design.cpp:17]   --->   Operation 1619 'mul' 'mul_ln17_487' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1620 [1/1] (8.51ns)   --->   "%mul_ln17_488 = mul nsw i32 %tmp_16, %tmp_520" [Brutal_design.cpp:17]   --->   Operation 1620 'mul' 'mul_ln17_488' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1621 [1/1] (8.51ns)   --->   "%mul_ln17_489 = mul nsw i32 %tmp_18, %tmp_521" [Brutal_design.cpp:17]   --->   Operation 1621 'mul' 'mul_ln17_489' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1622 [1/1] (8.51ns)   --->   "%mul_ln17_490 = mul nsw i32 %tmp_20, %tmp_522" [Brutal_design.cpp:17]   --->   Operation 1622 'mul' 'mul_ln17_490' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1623 [1/1] (8.51ns)   --->   "%mul_ln17_491 = mul nsw i32 %tmp_22, %tmp_523" [Brutal_design.cpp:17]   --->   Operation 1623 'mul' 'mul_ln17_491' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1624 [1/1] (8.51ns)   --->   "%mul_ln17_492 = mul nsw i32 %tmp_24, %tmp_524" [Brutal_design.cpp:17]   --->   Operation 1624 'mul' 'mul_ln17_492' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1625 [1/1] (8.51ns)   --->   "%mul_ln17_493 = mul nsw i32 %tmp_26, %tmp_525" [Brutal_design.cpp:17]   --->   Operation 1625 'mul' 'mul_ln17_493' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1626 [1/1] (8.51ns)   --->   "%mul_ln17_494 = mul nsw i32 %tmp_28, %tmp_526" [Brutal_design.cpp:17]   --->   Operation 1626 'mul' 'mul_ln17_494' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1627 [1/1] (8.51ns)   --->   "%mul_ln17_495 = mul nsw i32 %tmp_30, %tmp_527" [Brutal_design.cpp:17]   --->   Operation 1627 'mul' 'mul_ln17_495' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1628 [1/1] (8.51ns)   --->   "%mul_ln17_496 = mul nsw i32 %tmp_32, %tmp_528" [Brutal_design.cpp:17]   --->   Operation 1628 'mul' 'mul_ln17_496' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1629 [1/1] (8.51ns)   --->   "%mul_ln17_497 = mul nsw i32 %tmp_34, %tmp_529" [Brutal_design.cpp:17]   --->   Operation 1629 'mul' 'mul_ln17_497' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1630 [1/1] (8.51ns)   --->   "%mul_ln17_498 = mul nsw i32 %tmp_36, %tmp_530" [Brutal_design.cpp:17]   --->   Operation 1630 'mul' 'mul_ln17_498' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1631 [1/1] (8.51ns)   --->   "%mul_ln17_499 = mul nsw i32 %tmp_38, %tmp_531" [Brutal_design.cpp:17]   --->   Operation 1631 'mul' 'mul_ln17_499' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1632 [1/1] (8.51ns)   --->   "%mul_ln17_500 = mul nsw i32 %tmp_40, %tmp_532" [Brutal_design.cpp:17]   --->   Operation 1632 'mul' 'mul_ln17_500' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1633 [1/1] (8.51ns)   --->   "%mul_ln17_501 = mul nsw i32 %tmp_42, %tmp_533" [Brutal_design.cpp:17]   --->   Operation 1633 'mul' 'mul_ln17_501' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1634 [1/1] (8.51ns)   --->   "%mul_ln17_502 = mul nsw i32 %tmp_44, %tmp_534" [Brutal_design.cpp:17]   --->   Operation 1634 'mul' 'mul_ln17_502' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1635 [1/1] (8.51ns)   --->   "%mul_ln17_503 = mul nsw i32 %tmp_46, %tmp_535" [Brutal_design.cpp:17]   --->   Operation 1635 'mul' 'mul_ln17_503' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1636 [1/1] (8.51ns)   --->   "%mul_ln17_504 = mul nsw i32 %tmp_48, %tmp_536" [Brutal_design.cpp:17]   --->   Operation 1636 'mul' 'mul_ln17_504' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1637 [1/1] (8.51ns)   --->   "%mul_ln17_505 = mul nsw i32 %tmp_50, %tmp_537" [Brutal_design.cpp:17]   --->   Operation 1637 'mul' 'mul_ln17_505' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1638 [1/1] (8.51ns)   --->   "%mul_ln17_506 = mul nsw i32 %tmp_52, %tmp_538" [Brutal_design.cpp:17]   --->   Operation 1638 'mul' 'mul_ln17_506' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1639 [1/1] (8.51ns)   --->   "%mul_ln17_507 = mul nsw i32 %tmp_54, %tmp_539" [Brutal_design.cpp:17]   --->   Operation 1639 'mul' 'mul_ln17_507' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1640 [1/1] (8.51ns)   --->   "%mul_ln17_508 = mul nsw i32 %tmp_56, %tmp_540" [Brutal_design.cpp:17]   --->   Operation 1640 'mul' 'mul_ln17_508' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1641 [1/1] (8.51ns)   --->   "%mul_ln17_509 = mul nsw i32 %tmp_58, %tmp_541" [Brutal_design.cpp:17]   --->   Operation 1641 'mul' 'mul_ln17_509' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1642 [1/1] (8.51ns)   --->   "%mul_ln17_510 = mul nsw i32 %tmp_60, %tmp_542" [Brutal_design.cpp:17]   --->   Operation 1642 'mul' 'mul_ln17_510' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1643 [1/1] (8.51ns)   --->   "%mul_ln17_511 = mul nsw i32 %tmp_62, %tmp_543" [Brutal_design.cpp:17]   --->   Operation 1643 'mul' 'mul_ln17_511' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1644 [1/2] (3.25ns)   --->   "%B_load_16 = load i1024* %B_addr_16, align 8" [Brutal_design.cpp:17]   --->   Operation 1644 'load' 'B_load_16' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 1645 [1/1] (0.00ns)   --->   "%trunc_ln17_17 = trunc i1024 %B_load_16 to i32" [Brutal_design.cpp:17]   --->   Operation 1645 'trunc' 'trunc_ln17_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1646 [1/1] (0.00ns)   --->   "%tmp_545 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 1646 'partselect' 'tmp_545' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1647 [1/1] (0.00ns)   --->   "%tmp_546 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 1647 'partselect' 'tmp_546' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_547 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 1648 'partselect' 'tmp_547' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_548 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 1649 'partselect' 'tmp_548' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1650 [1/1] (0.00ns)   --->   "%tmp_549 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 1650 'partselect' 'tmp_549' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1651 [1/1] (0.00ns)   --->   "%tmp_550 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 1651 'partselect' 'tmp_550' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1652 [1/1] (0.00ns)   --->   "%tmp_551 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 1652 'partselect' 'tmp_551' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1653 [1/1] (0.00ns)   --->   "%tmp_552 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 1653 'partselect' 'tmp_552' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1654 [1/1] (0.00ns)   --->   "%tmp_553 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 1654 'partselect' 'tmp_553' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1655 [1/1] (0.00ns)   --->   "%tmp_554 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 1655 'partselect' 'tmp_554' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1656 [1/1] (0.00ns)   --->   "%tmp_555 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 1656 'partselect' 'tmp_555' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1657 [1/1] (0.00ns)   --->   "%tmp_556 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 1657 'partselect' 'tmp_556' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1658 [1/1] (0.00ns)   --->   "%tmp_557 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 1658 'partselect' 'tmp_557' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1659 [1/1] (0.00ns)   --->   "%tmp_558 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 1659 'partselect' 'tmp_558' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1660 [1/1] (0.00ns)   --->   "%tmp_559 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 1660 'partselect' 'tmp_559' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1661 [1/1] (0.00ns)   --->   "%tmp_560 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 1661 'partselect' 'tmp_560' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1662 [1/1] (0.00ns)   --->   "%tmp_561 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 1662 'partselect' 'tmp_561' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1663 [1/1] (0.00ns)   --->   "%tmp_562 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 1663 'partselect' 'tmp_562' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1664 [1/1] (0.00ns)   --->   "%tmp_563 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 1664 'partselect' 'tmp_563' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1665 [1/1] (0.00ns)   --->   "%tmp_564 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 1665 'partselect' 'tmp_564' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_565 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 1666 'partselect' 'tmp_565' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1667 [1/1] (0.00ns)   --->   "%tmp_566 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 1667 'partselect' 'tmp_566' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1668 [1/1] (0.00ns)   --->   "%tmp_567 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 1668 'partselect' 'tmp_567' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1669 [1/1] (0.00ns)   --->   "%tmp_568 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 1669 'partselect' 'tmp_568' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1670 [1/1] (0.00ns)   --->   "%tmp_569 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 1670 'partselect' 'tmp_569' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1671 [1/1] (0.00ns)   --->   "%tmp_570 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 1671 'partselect' 'tmp_570' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1672 [1/1] (0.00ns)   --->   "%tmp_571 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 1672 'partselect' 'tmp_571' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1673 [1/1] (0.00ns)   --->   "%tmp_572 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 1673 'partselect' 'tmp_572' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp_573 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 1674 'partselect' 'tmp_573' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_574 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 1675 'partselect' 'tmp_574' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1676 [1/1] (0.00ns)   --->   "%tmp_575 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_16, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 1676 'partselect' 'tmp_575' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1677 [1/2] (3.25ns)   --->   "%B_load_17 = load i1024* %B_addr_17, align 8" [Brutal_design.cpp:17]   --->   Operation 1677 'load' 'B_load_17' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 1678 [1/1] (0.00ns)   --->   "%trunc_ln17_18 = trunc i1024 %B_load_17 to i32" [Brutal_design.cpp:17]   --->   Operation 1678 'trunc' 'trunc_ln17_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1679 [1/1] (0.00ns)   --->   "%tmp_577 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 1679 'partselect' 'tmp_577' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1680 [1/1] (0.00ns)   --->   "%tmp_578 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 1680 'partselect' 'tmp_578' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1681 [1/1] (0.00ns)   --->   "%tmp_579 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 1681 'partselect' 'tmp_579' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1682 [1/1] (0.00ns)   --->   "%tmp_580 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 1682 'partselect' 'tmp_580' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1683 [1/1] (0.00ns)   --->   "%tmp_581 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 1683 'partselect' 'tmp_581' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1684 [1/1] (0.00ns)   --->   "%tmp_582 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 1684 'partselect' 'tmp_582' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1685 [1/1] (0.00ns)   --->   "%tmp_583 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 1685 'partselect' 'tmp_583' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1686 [1/1] (0.00ns)   --->   "%tmp_584 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 1686 'partselect' 'tmp_584' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1687 [1/1] (0.00ns)   --->   "%tmp_585 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 1687 'partselect' 'tmp_585' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1688 [1/1] (0.00ns)   --->   "%tmp_586 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 1688 'partselect' 'tmp_586' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1689 [1/1] (0.00ns)   --->   "%tmp_587 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 1689 'partselect' 'tmp_587' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1690 [1/1] (0.00ns)   --->   "%tmp_588 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 1690 'partselect' 'tmp_588' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1691 [1/1] (0.00ns)   --->   "%tmp_589 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 1691 'partselect' 'tmp_589' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1692 [1/1] (0.00ns)   --->   "%tmp_590 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 1692 'partselect' 'tmp_590' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1693 [1/1] (0.00ns)   --->   "%tmp_591 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 1693 'partselect' 'tmp_591' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1694 [1/1] (0.00ns)   --->   "%tmp_592 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 1694 'partselect' 'tmp_592' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1695 [1/1] (0.00ns)   --->   "%tmp_593 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 1695 'partselect' 'tmp_593' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1696 [1/1] (0.00ns)   --->   "%tmp_594 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 1696 'partselect' 'tmp_594' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1697 [1/1] (0.00ns)   --->   "%tmp_595 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 1697 'partselect' 'tmp_595' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_596 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 1698 'partselect' 'tmp_596' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1699 [1/1] (0.00ns)   --->   "%tmp_597 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 1699 'partselect' 'tmp_597' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1700 [1/1] (0.00ns)   --->   "%tmp_598 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 1700 'partselect' 'tmp_598' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1701 [1/1] (0.00ns)   --->   "%tmp_599 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 1701 'partselect' 'tmp_599' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1702 [1/1] (0.00ns)   --->   "%tmp_600 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 1702 'partselect' 'tmp_600' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1703 [1/1] (0.00ns)   --->   "%tmp_601 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 1703 'partselect' 'tmp_601' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1704 [1/1] (0.00ns)   --->   "%tmp_602 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 1704 'partselect' 'tmp_602' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1705 [1/1] (0.00ns)   --->   "%tmp_603 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 1705 'partselect' 'tmp_603' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1706 [1/1] (0.00ns)   --->   "%tmp_604 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 1706 'partselect' 'tmp_604' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1707 [1/1] (0.00ns)   --->   "%tmp_605 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 1707 'partselect' 'tmp_605' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1708 [1/1] (0.00ns)   --->   "%tmp_606 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 1708 'partselect' 'tmp_606' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1709 [1/1] (0.00ns)   --->   "%tmp_607 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_17, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 1709 'partselect' 'tmp_607' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 1710 [2/2] (3.25ns)   --->   "%B_load_18 = load i1024* %B_addr_18, align 8" [Brutal_design.cpp:17]   --->   Operation 1710 'load' 'B_load_18' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 1711 [2/2] (3.25ns)   --->   "%B_load_19 = load i1024* %B_addr_19, align 8" [Brutal_design.cpp:17]   --->   Operation 1711 'load' 'B_load_19' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 8.74>
ST_12 : Operation 1712 [1/1] (0.00ns)   --->   "%or_ln19_9 = or i11 %tmp_1, 10" [Brutal_design.cpp:19]   --->   Operation 1712 'or' 'or_ln19_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1713 [1/1] (0.00ns)   --->   "%tmp_320 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_9)" [Brutal_design.cpp:19]   --->   Operation 1713 'bitconcatenate' 'tmp_320' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1714 [1/1] (0.00ns)   --->   "%AB_addr_10 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_320" [Brutal_design.cpp:19]   --->   Operation 1714 'getelementptr' 'AB_addr_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1715 [1/1] (0.00ns)   --->   "%or_ln19_10 = or i11 %tmp_1, 11" [Brutal_design.cpp:19]   --->   Operation 1715 'or' 'or_ln19_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1716 [1/1] (0.00ns)   --->   "%tmp_352 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_10)" [Brutal_design.cpp:19]   --->   Operation 1716 'bitconcatenate' 'tmp_352' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1717 [1/1] (0.00ns)   --->   "%AB_addr_11 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_352" [Brutal_design.cpp:19]   --->   Operation 1717 'getelementptr' 'AB_addr_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_324 = add i32 %add_ln17_323, %add_ln17_316" [Brutal_design.cpp:17]   --->   Operation 1718 'add' 'add_ln17_324' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1719 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_340 = add nsw i32 %add_ln17_339, %add_ln17_324" [Brutal_design.cpp:17]   --->   Operation 1719 'add' 'add_ln17_340' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1720 [1/1] (3.25ns)   --->   "store i32 %add_ln17_340, i32* %AB_addr_10, align 4" [Brutal_design.cpp:19]   --->   Operation 1720 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 1721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_355 = add i32 %add_ln17_354, %add_ln17_347" [Brutal_design.cpp:17]   --->   Operation 1721 'add' 'add_ln17_355' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1722 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_371 = add nsw i32 %add_ln17_370, %add_ln17_355" [Brutal_design.cpp:17]   --->   Operation 1722 'add' 'add_ln17_371' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1723 [1/1] (3.25ns)   --->   "store i32 %add_ln17_371, i32* %AB_addr_11, align 4" [Brutal_design.cpp:19]   --->   Operation 1723 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 1724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_374 = add i32 %add_ln17_373, %add_ln17_372" [Brutal_design.cpp:17]   --->   Operation 1724 'add' 'add_ln17_374' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1725 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_378 = add i32 %add_ln17_377, %add_ln17_374" [Brutal_design.cpp:17]   --->   Operation 1725 'add' 'add_ln17_378' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_381 = add i32 %add_ln17_380, %add_ln17_379" [Brutal_design.cpp:17]   --->   Operation 1726 'add' 'add_ln17_381' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1727 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_385 = add i32 %add_ln17_384, %add_ln17_381" [Brutal_design.cpp:17]   --->   Operation 1727 'add' 'add_ln17_385' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_393 = add i32 %add_ln17_392, %add_ln17_389" [Brutal_design.cpp:17]   --->   Operation 1728 'add' 'add_ln17_393' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_396 = add i32 %add_ln17_395, %add_ln17_394" [Brutal_design.cpp:17]   --->   Operation 1729 'add' 'add_ln17_396' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1730 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_400 = add i32 %add_ln17_399, %add_ln17_396" [Brutal_design.cpp:17]   --->   Operation 1730 'add' 'add_ln17_400' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1731 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_401 = add i32 %add_ln17_400, %add_ln17_393" [Brutal_design.cpp:17]   --->   Operation 1731 'add' 'add_ln17_401' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_405 = add i32 %add_ln17_404, %add_ln17_403" [Brutal_design.cpp:17]   --->   Operation 1732 'add' 'add_ln17_405' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1733 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_409 = add i32 %add_ln17_408, %add_ln17_405" [Brutal_design.cpp:17]   --->   Operation 1733 'add' 'add_ln17_409' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_412 = add i32 %add_ln17_411, %add_ln17_410" [Brutal_design.cpp:17]   --->   Operation 1734 'add' 'add_ln17_412' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1735 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_416 = add i32 %add_ln17_415, %add_ln17_412" [Brutal_design.cpp:17]   --->   Operation 1735 'add' 'add_ln17_416' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_424 = add i32 %add_ln17_423, %add_ln17_420" [Brutal_design.cpp:17]   --->   Operation 1736 'add' 'add_ln17_424' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1737 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_427 = add i32 %add_ln17_426, %add_ln17_425" [Brutal_design.cpp:17]   --->   Operation 1737 'add' 'add_ln17_427' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1738 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_431 = add i32 %add_ln17_430, %add_ln17_427" [Brutal_design.cpp:17]   --->   Operation 1738 'add' 'add_ln17_431' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1739 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_432 = add i32 %add_ln17_431, %add_ln17_424" [Brutal_design.cpp:17]   --->   Operation 1739 'add' 'add_ln17_432' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1740 [1/1] (2.55ns)   --->   "%add_ln17_434 = add i32 %mul_ln17_448, %mul_ln17_449" [Brutal_design.cpp:17]   --->   Operation 1740 'add' 'add_ln17_434' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1741 [1/1] (2.55ns)   --->   "%add_ln17_435 = add i32 %mul_ln17_450, %mul_ln17_451" [Brutal_design.cpp:17]   --->   Operation 1741 'add' 'add_ln17_435' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_437 = add i32 %mul_ln17_452, %mul_ln17_453" [Brutal_design.cpp:17]   --->   Operation 1742 'add' 'add_ln17_437' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1743 [1/1] (2.55ns)   --->   "%add_ln17_438 = add i32 %mul_ln17_454, %mul_ln17_455" [Brutal_design.cpp:17]   --->   Operation 1743 'add' 'add_ln17_438' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1744 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_439 = add i32 %add_ln17_438, %add_ln17_437" [Brutal_design.cpp:17]   --->   Operation 1744 'add' 'add_ln17_439' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1745 [1/1] (2.55ns)   --->   "%add_ln17_441 = add i32 %mul_ln17_456, %mul_ln17_457" [Brutal_design.cpp:17]   --->   Operation 1745 'add' 'add_ln17_441' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1746 [1/1] (2.55ns)   --->   "%add_ln17_442 = add i32 %mul_ln17_458, %mul_ln17_459" [Brutal_design.cpp:17]   --->   Operation 1746 'add' 'add_ln17_442' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_444 = add i32 %mul_ln17_460, %mul_ln17_461" [Brutal_design.cpp:17]   --->   Operation 1747 'add' 'add_ln17_444' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1748 [1/1] (2.55ns)   --->   "%add_ln17_445 = add i32 %mul_ln17_462, %mul_ln17_463" [Brutal_design.cpp:17]   --->   Operation 1748 'add' 'add_ln17_445' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1749 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_446 = add i32 %add_ln17_445, %add_ln17_444" [Brutal_design.cpp:17]   --->   Operation 1749 'add' 'add_ln17_446' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_449 = add i32 %mul_ln17_464, %mul_ln17_465" [Brutal_design.cpp:17]   --->   Operation 1750 'add' 'add_ln17_449' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1751 [1/1] (2.55ns)   --->   "%add_ln17_450 = add i32 %mul_ln17_466, %mul_ln17_467" [Brutal_design.cpp:17]   --->   Operation 1751 'add' 'add_ln17_450' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1752 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_451 = add i32 %add_ln17_450, %add_ln17_449" [Brutal_design.cpp:17]   --->   Operation 1752 'add' 'add_ln17_451' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_452 = add i32 %mul_ln17_468, %mul_ln17_469" [Brutal_design.cpp:17]   --->   Operation 1753 'add' 'add_ln17_452' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1754 [1/1] (2.55ns)   --->   "%add_ln17_453 = add i32 %mul_ln17_470, %mul_ln17_471" [Brutal_design.cpp:17]   --->   Operation 1754 'add' 'add_ln17_453' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1755 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_454 = add i32 %add_ln17_453, %add_ln17_452" [Brutal_design.cpp:17]   --->   Operation 1755 'add' 'add_ln17_454' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1756 [1/1] (2.55ns)   --->   "%add_ln17_456 = add i32 %mul_ln17_472, %mul_ln17_473" [Brutal_design.cpp:17]   --->   Operation 1756 'add' 'add_ln17_456' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1757 [1/1] (2.55ns)   --->   "%add_ln17_457 = add i32 %mul_ln17_474, %mul_ln17_475" [Brutal_design.cpp:17]   --->   Operation 1757 'add' 'add_ln17_457' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_459 = add i32 %mul_ln17_476, %mul_ln17_477" [Brutal_design.cpp:17]   --->   Operation 1758 'add' 'add_ln17_459' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1759 [1/1] (2.55ns)   --->   "%add_ln17_460 = add i32 %mul_ln17_478, %mul_ln17_479" [Brutal_design.cpp:17]   --->   Operation 1759 'add' 'add_ln17_460' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1760 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_461 = add i32 %add_ln17_460, %add_ln17_459" [Brutal_design.cpp:17]   --->   Operation 1760 'add' 'add_ln17_461' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1761 [1/1] (2.55ns)   --->   "%add_ln17_465 = add i32 %mul_ln17_480, %mul_ln17_481" [Brutal_design.cpp:17]   --->   Operation 1761 'add' 'add_ln17_465' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1762 [1/1] (2.55ns)   --->   "%add_ln17_466 = add i32 %mul_ln17_482, %mul_ln17_483" [Brutal_design.cpp:17]   --->   Operation 1762 'add' 'add_ln17_466' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_468 = add i32 %mul_ln17_484, %mul_ln17_485" [Brutal_design.cpp:17]   --->   Operation 1763 'add' 'add_ln17_468' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1764 [1/1] (2.55ns)   --->   "%add_ln17_469 = add i32 %mul_ln17_486, %mul_ln17_487" [Brutal_design.cpp:17]   --->   Operation 1764 'add' 'add_ln17_469' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1765 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_470 = add i32 %add_ln17_469, %add_ln17_468" [Brutal_design.cpp:17]   --->   Operation 1765 'add' 'add_ln17_470' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1766 [1/1] (2.55ns)   --->   "%add_ln17_472 = add i32 %mul_ln17_488, %mul_ln17_489" [Brutal_design.cpp:17]   --->   Operation 1766 'add' 'add_ln17_472' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1767 [1/1] (2.55ns)   --->   "%add_ln17_473 = add i32 %mul_ln17_490, %mul_ln17_491" [Brutal_design.cpp:17]   --->   Operation 1767 'add' 'add_ln17_473' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_475 = add i32 %mul_ln17_492, %mul_ln17_493" [Brutal_design.cpp:17]   --->   Operation 1768 'add' 'add_ln17_475' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1769 [1/1] (2.55ns)   --->   "%add_ln17_476 = add i32 %mul_ln17_494, %mul_ln17_495" [Brutal_design.cpp:17]   --->   Operation 1769 'add' 'add_ln17_476' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1770 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_477 = add i32 %add_ln17_476, %add_ln17_475" [Brutal_design.cpp:17]   --->   Operation 1770 'add' 'add_ln17_477' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_480 = add i32 %mul_ln17_496, %mul_ln17_497" [Brutal_design.cpp:17]   --->   Operation 1771 'add' 'add_ln17_480' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1772 [1/1] (2.55ns)   --->   "%add_ln17_481 = add i32 %mul_ln17_498, %mul_ln17_499" [Brutal_design.cpp:17]   --->   Operation 1772 'add' 'add_ln17_481' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1773 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_482 = add i32 %add_ln17_481, %add_ln17_480" [Brutal_design.cpp:17]   --->   Operation 1773 'add' 'add_ln17_482' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_483 = add i32 %mul_ln17_500, %mul_ln17_501" [Brutal_design.cpp:17]   --->   Operation 1774 'add' 'add_ln17_483' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1775 [1/1] (2.55ns)   --->   "%add_ln17_484 = add i32 %mul_ln17_502, %mul_ln17_503" [Brutal_design.cpp:17]   --->   Operation 1775 'add' 'add_ln17_484' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1776 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_485 = add i32 %add_ln17_484, %add_ln17_483" [Brutal_design.cpp:17]   --->   Operation 1776 'add' 'add_ln17_485' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1777 [1/1] (2.55ns)   --->   "%add_ln17_487 = add i32 %mul_ln17_504, %mul_ln17_505" [Brutal_design.cpp:17]   --->   Operation 1777 'add' 'add_ln17_487' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1778 [1/1] (2.55ns)   --->   "%add_ln17_488 = add i32 %mul_ln17_506, %mul_ln17_507" [Brutal_design.cpp:17]   --->   Operation 1778 'add' 'add_ln17_488' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_490 = add i32 %mul_ln17_508, %mul_ln17_509" [Brutal_design.cpp:17]   --->   Operation 1779 'add' 'add_ln17_490' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1780 [1/1] (2.55ns)   --->   "%add_ln17_491 = add i32 %mul_ln17_510, %mul_ln17_511" [Brutal_design.cpp:17]   --->   Operation 1780 'add' 'add_ln17_491' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1781 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_492 = add i32 %add_ln17_491, %add_ln17_490" [Brutal_design.cpp:17]   --->   Operation 1781 'add' 'add_ln17_492' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1782 [1/1] (8.51ns)   --->   "%mul_ln17_512 = mul nsw i32 %trunc_ln17, %trunc_ln17_17" [Brutal_design.cpp:17]   --->   Operation 1782 'mul' 'mul_ln17_512' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1783 [1/1] (8.51ns)   --->   "%mul_ln17_513 = mul nsw i32 %tmp_3, %tmp_545" [Brutal_design.cpp:17]   --->   Operation 1783 'mul' 'mul_ln17_513' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1784 [1/1] (8.51ns)   --->   "%mul_ln17_514 = mul nsw i32 %tmp_5, %tmp_546" [Brutal_design.cpp:17]   --->   Operation 1784 'mul' 'mul_ln17_514' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1785 [1/1] (8.51ns)   --->   "%mul_ln17_515 = mul nsw i32 %tmp_7, %tmp_547" [Brutal_design.cpp:17]   --->   Operation 1785 'mul' 'mul_ln17_515' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1786 [1/1] (8.51ns)   --->   "%mul_ln17_516 = mul nsw i32 %tmp_9, %tmp_548" [Brutal_design.cpp:17]   --->   Operation 1786 'mul' 'mul_ln17_516' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1787 [1/1] (8.51ns)   --->   "%mul_ln17_517 = mul nsw i32 %tmp_10, %tmp_549" [Brutal_design.cpp:17]   --->   Operation 1787 'mul' 'mul_ln17_517' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1788 [1/1] (8.51ns)   --->   "%mul_ln17_518 = mul nsw i32 %tmp_12, %tmp_550" [Brutal_design.cpp:17]   --->   Operation 1788 'mul' 'mul_ln17_518' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1789 [1/1] (8.51ns)   --->   "%mul_ln17_519 = mul nsw i32 %tmp_14, %tmp_551" [Brutal_design.cpp:17]   --->   Operation 1789 'mul' 'mul_ln17_519' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1790 [1/1] (8.51ns)   --->   "%mul_ln17_520 = mul nsw i32 %tmp_16, %tmp_552" [Brutal_design.cpp:17]   --->   Operation 1790 'mul' 'mul_ln17_520' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1791 [1/1] (8.51ns)   --->   "%mul_ln17_521 = mul nsw i32 %tmp_18, %tmp_553" [Brutal_design.cpp:17]   --->   Operation 1791 'mul' 'mul_ln17_521' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1792 [1/1] (8.51ns)   --->   "%mul_ln17_522 = mul nsw i32 %tmp_20, %tmp_554" [Brutal_design.cpp:17]   --->   Operation 1792 'mul' 'mul_ln17_522' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1793 [1/1] (8.51ns)   --->   "%mul_ln17_523 = mul nsw i32 %tmp_22, %tmp_555" [Brutal_design.cpp:17]   --->   Operation 1793 'mul' 'mul_ln17_523' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1794 [1/1] (8.51ns)   --->   "%mul_ln17_524 = mul nsw i32 %tmp_24, %tmp_556" [Brutal_design.cpp:17]   --->   Operation 1794 'mul' 'mul_ln17_524' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1795 [1/1] (8.51ns)   --->   "%mul_ln17_525 = mul nsw i32 %tmp_26, %tmp_557" [Brutal_design.cpp:17]   --->   Operation 1795 'mul' 'mul_ln17_525' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1796 [1/1] (8.51ns)   --->   "%mul_ln17_526 = mul nsw i32 %tmp_28, %tmp_558" [Brutal_design.cpp:17]   --->   Operation 1796 'mul' 'mul_ln17_526' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1797 [1/1] (8.51ns)   --->   "%mul_ln17_527 = mul nsw i32 %tmp_30, %tmp_559" [Brutal_design.cpp:17]   --->   Operation 1797 'mul' 'mul_ln17_527' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1798 [1/1] (8.51ns)   --->   "%mul_ln17_528 = mul nsw i32 %tmp_32, %tmp_560" [Brutal_design.cpp:17]   --->   Operation 1798 'mul' 'mul_ln17_528' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1799 [1/1] (8.51ns)   --->   "%mul_ln17_529 = mul nsw i32 %tmp_34, %tmp_561" [Brutal_design.cpp:17]   --->   Operation 1799 'mul' 'mul_ln17_529' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1800 [1/1] (8.51ns)   --->   "%mul_ln17_530 = mul nsw i32 %tmp_36, %tmp_562" [Brutal_design.cpp:17]   --->   Operation 1800 'mul' 'mul_ln17_530' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1801 [1/1] (8.51ns)   --->   "%mul_ln17_531 = mul nsw i32 %tmp_38, %tmp_563" [Brutal_design.cpp:17]   --->   Operation 1801 'mul' 'mul_ln17_531' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1802 [1/1] (8.51ns)   --->   "%mul_ln17_532 = mul nsw i32 %tmp_40, %tmp_564" [Brutal_design.cpp:17]   --->   Operation 1802 'mul' 'mul_ln17_532' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1803 [1/1] (8.51ns)   --->   "%mul_ln17_533 = mul nsw i32 %tmp_42, %tmp_565" [Brutal_design.cpp:17]   --->   Operation 1803 'mul' 'mul_ln17_533' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1804 [1/1] (8.51ns)   --->   "%mul_ln17_534 = mul nsw i32 %tmp_44, %tmp_566" [Brutal_design.cpp:17]   --->   Operation 1804 'mul' 'mul_ln17_534' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1805 [1/1] (8.51ns)   --->   "%mul_ln17_535 = mul nsw i32 %tmp_46, %tmp_567" [Brutal_design.cpp:17]   --->   Operation 1805 'mul' 'mul_ln17_535' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1806 [1/1] (8.51ns)   --->   "%mul_ln17_536 = mul nsw i32 %tmp_48, %tmp_568" [Brutal_design.cpp:17]   --->   Operation 1806 'mul' 'mul_ln17_536' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1807 [1/1] (8.51ns)   --->   "%mul_ln17_537 = mul nsw i32 %tmp_50, %tmp_569" [Brutal_design.cpp:17]   --->   Operation 1807 'mul' 'mul_ln17_537' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1808 [1/1] (8.51ns)   --->   "%mul_ln17_538 = mul nsw i32 %tmp_52, %tmp_570" [Brutal_design.cpp:17]   --->   Operation 1808 'mul' 'mul_ln17_538' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1809 [1/1] (8.51ns)   --->   "%mul_ln17_539 = mul nsw i32 %tmp_54, %tmp_571" [Brutal_design.cpp:17]   --->   Operation 1809 'mul' 'mul_ln17_539' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1810 [1/1] (8.51ns)   --->   "%mul_ln17_540 = mul nsw i32 %tmp_56, %tmp_572" [Brutal_design.cpp:17]   --->   Operation 1810 'mul' 'mul_ln17_540' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1811 [1/1] (8.51ns)   --->   "%mul_ln17_541 = mul nsw i32 %tmp_58, %tmp_573" [Brutal_design.cpp:17]   --->   Operation 1811 'mul' 'mul_ln17_541' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1812 [1/1] (8.51ns)   --->   "%mul_ln17_542 = mul nsw i32 %tmp_60, %tmp_574" [Brutal_design.cpp:17]   --->   Operation 1812 'mul' 'mul_ln17_542' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1813 [1/1] (8.51ns)   --->   "%mul_ln17_543 = mul nsw i32 %tmp_62, %tmp_575" [Brutal_design.cpp:17]   --->   Operation 1813 'mul' 'mul_ln17_543' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1814 [1/1] (8.51ns)   --->   "%mul_ln17_544 = mul nsw i32 %trunc_ln17, %trunc_ln17_18" [Brutal_design.cpp:17]   --->   Operation 1814 'mul' 'mul_ln17_544' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1815 [1/1] (8.51ns)   --->   "%mul_ln17_545 = mul nsw i32 %tmp_3, %tmp_577" [Brutal_design.cpp:17]   --->   Operation 1815 'mul' 'mul_ln17_545' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1816 [1/1] (8.51ns)   --->   "%mul_ln17_546 = mul nsw i32 %tmp_5, %tmp_578" [Brutal_design.cpp:17]   --->   Operation 1816 'mul' 'mul_ln17_546' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1817 [1/1] (8.51ns)   --->   "%mul_ln17_547 = mul nsw i32 %tmp_7, %tmp_579" [Brutal_design.cpp:17]   --->   Operation 1817 'mul' 'mul_ln17_547' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1818 [1/1] (8.51ns)   --->   "%mul_ln17_548 = mul nsw i32 %tmp_9, %tmp_580" [Brutal_design.cpp:17]   --->   Operation 1818 'mul' 'mul_ln17_548' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1819 [1/1] (8.51ns)   --->   "%mul_ln17_549 = mul nsw i32 %tmp_10, %tmp_581" [Brutal_design.cpp:17]   --->   Operation 1819 'mul' 'mul_ln17_549' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1820 [1/1] (8.51ns)   --->   "%mul_ln17_550 = mul nsw i32 %tmp_12, %tmp_582" [Brutal_design.cpp:17]   --->   Operation 1820 'mul' 'mul_ln17_550' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1821 [1/1] (8.51ns)   --->   "%mul_ln17_551 = mul nsw i32 %tmp_14, %tmp_583" [Brutal_design.cpp:17]   --->   Operation 1821 'mul' 'mul_ln17_551' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1822 [1/1] (8.51ns)   --->   "%mul_ln17_552 = mul nsw i32 %tmp_16, %tmp_584" [Brutal_design.cpp:17]   --->   Operation 1822 'mul' 'mul_ln17_552' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1823 [1/1] (8.51ns)   --->   "%mul_ln17_553 = mul nsw i32 %tmp_18, %tmp_585" [Brutal_design.cpp:17]   --->   Operation 1823 'mul' 'mul_ln17_553' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1824 [1/1] (8.51ns)   --->   "%mul_ln17_554 = mul nsw i32 %tmp_20, %tmp_586" [Brutal_design.cpp:17]   --->   Operation 1824 'mul' 'mul_ln17_554' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1825 [1/1] (8.51ns)   --->   "%mul_ln17_555 = mul nsw i32 %tmp_22, %tmp_587" [Brutal_design.cpp:17]   --->   Operation 1825 'mul' 'mul_ln17_555' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1826 [1/1] (8.51ns)   --->   "%mul_ln17_556 = mul nsw i32 %tmp_24, %tmp_588" [Brutal_design.cpp:17]   --->   Operation 1826 'mul' 'mul_ln17_556' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1827 [1/1] (8.51ns)   --->   "%mul_ln17_557 = mul nsw i32 %tmp_26, %tmp_589" [Brutal_design.cpp:17]   --->   Operation 1827 'mul' 'mul_ln17_557' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1828 [1/1] (8.51ns)   --->   "%mul_ln17_558 = mul nsw i32 %tmp_28, %tmp_590" [Brutal_design.cpp:17]   --->   Operation 1828 'mul' 'mul_ln17_558' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1829 [1/1] (8.51ns)   --->   "%mul_ln17_559 = mul nsw i32 %tmp_30, %tmp_591" [Brutal_design.cpp:17]   --->   Operation 1829 'mul' 'mul_ln17_559' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1830 [1/1] (8.51ns)   --->   "%mul_ln17_560 = mul nsw i32 %tmp_32, %tmp_592" [Brutal_design.cpp:17]   --->   Operation 1830 'mul' 'mul_ln17_560' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1831 [1/1] (8.51ns)   --->   "%mul_ln17_561 = mul nsw i32 %tmp_34, %tmp_593" [Brutal_design.cpp:17]   --->   Operation 1831 'mul' 'mul_ln17_561' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1832 [1/1] (8.51ns)   --->   "%mul_ln17_562 = mul nsw i32 %tmp_36, %tmp_594" [Brutal_design.cpp:17]   --->   Operation 1832 'mul' 'mul_ln17_562' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1833 [1/1] (8.51ns)   --->   "%mul_ln17_563 = mul nsw i32 %tmp_38, %tmp_595" [Brutal_design.cpp:17]   --->   Operation 1833 'mul' 'mul_ln17_563' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1834 [1/1] (8.51ns)   --->   "%mul_ln17_564 = mul nsw i32 %tmp_40, %tmp_596" [Brutal_design.cpp:17]   --->   Operation 1834 'mul' 'mul_ln17_564' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1835 [1/1] (8.51ns)   --->   "%mul_ln17_565 = mul nsw i32 %tmp_42, %tmp_597" [Brutal_design.cpp:17]   --->   Operation 1835 'mul' 'mul_ln17_565' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1836 [1/1] (8.51ns)   --->   "%mul_ln17_566 = mul nsw i32 %tmp_44, %tmp_598" [Brutal_design.cpp:17]   --->   Operation 1836 'mul' 'mul_ln17_566' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1837 [1/1] (8.51ns)   --->   "%mul_ln17_567 = mul nsw i32 %tmp_46, %tmp_599" [Brutal_design.cpp:17]   --->   Operation 1837 'mul' 'mul_ln17_567' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1838 [1/1] (8.51ns)   --->   "%mul_ln17_568 = mul nsw i32 %tmp_48, %tmp_600" [Brutal_design.cpp:17]   --->   Operation 1838 'mul' 'mul_ln17_568' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1839 [1/1] (8.51ns)   --->   "%mul_ln17_569 = mul nsw i32 %tmp_50, %tmp_601" [Brutal_design.cpp:17]   --->   Operation 1839 'mul' 'mul_ln17_569' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1840 [1/1] (8.51ns)   --->   "%mul_ln17_570 = mul nsw i32 %tmp_52, %tmp_602" [Brutal_design.cpp:17]   --->   Operation 1840 'mul' 'mul_ln17_570' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1841 [1/1] (8.51ns)   --->   "%mul_ln17_571 = mul nsw i32 %tmp_54, %tmp_603" [Brutal_design.cpp:17]   --->   Operation 1841 'mul' 'mul_ln17_571' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1842 [1/1] (8.51ns)   --->   "%mul_ln17_572 = mul nsw i32 %tmp_56, %tmp_604" [Brutal_design.cpp:17]   --->   Operation 1842 'mul' 'mul_ln17_572' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1843 [1/1] (8.51ns)   --->   "%mul_ln17_573 = mul nsw i32 %tmp_58, %tmp_605" [Brutal_design.cpp:17]   --->   Operation 1843 'mul' 'mul_ln17_573' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1844 [1/1] (8.51ns)   --->   "%mul_ln17_574 = mul nsw i32 %tmp_60, %tmp_606" [Brutal_design.cpp:17]   --->   Operation 1844 'mul' 'mul_ln17_574' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1845 [1/1] (8.51ns)   --->   "%mul_ln17_575 = mul nsw i32 %tmp_62, %tmp_607" [Brutal_design.cpp:17]   --->   Operation 1845 'mul' 'mul_ln17_575' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1846 [1/2] (3.25ns)   --->   "%B_load_18 = load i1024* %B_addr_18, align 8" [Brutal_design.cpp:17]   --->   Operation 1846 'load' 'B_load_18' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 1847 [1/1] (0.00ns)   --->   "%trunc_ln17_19 = trunc i1024 %B_load_18 to i32" [Brutal_design.cpp:17]   --->   Operation 1847 'trunc' 'trunc_ln17_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1848 [1/1] (0.00ns)   --->   "%tmp_609 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 1848 'partselect' 'tmp_609' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1849 [1/1] (0.00ns)   --->   "%tmp_610 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 1849 'partselect' 'tmp_610' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_611 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 1850 'partselect' 'tmp_611' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1851 [1/1] (0.00ns)   --->   "%tmp_612 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 1851 'partselect' 'tmp_612' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1852 [1/1] (0.00ns)   --->   "%tmp_613 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 1852 'partselect' 'tmp_613' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1853 [1/1] (0.00ns)   --->   "%tmp_614 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 1853 'partselect' 'tmp_614' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1854 [1/1] (0.00ns)   --->   "%tmp_615 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 1854 'partselect' 'tmp_615' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1855 [1/1] (0.00ns)   --->   "%tmp_616 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 1855 'partselect' 'tmp_616' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1856 [1/1] (0.00ns)   --->   "%tmp_617 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 1856 'partselect' 'tmp_617' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1857 [1/1] (0.00ns)   --->   "%tmp_618 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 1857 'partselect' 'tmp_618' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1858 [1/1] (0.00ns)   --->   "%tmp_619 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 1858 'partselect' 'tmp_619' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1859 [1/1] (0.00ns)   --->   "%tmp_620 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 1859 'partselect' 'tmp_620' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1860 [1/1] (0.00ns)   --->   "%tmp_621 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 1860 'partselect' 'tmp_621' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1861 [1/1] (0.00ns)   --->   "%tmp_622 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 1861 'partselect' 'tmp_622' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1862 [1/1] (0.00ns)   --->   "%tmp_623 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 1862 'partselect' 'tmp_623' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1863 [1/1] (0.00ns)   --->   "%tmp_624 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 1863 'partselect' 'tmp_624' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1864 [1/1] (0.00ns)   --->   "%tmp_625 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 1864 'partselect' 'tmp_625' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1865 [1/1] (0.00ns)   --->   "%tmp_626 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 1865 'partselect' 'tmp_626' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1866 [1/1] (0.00ns)   --->   "%tmp_627 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 1866 'partselect' 'tmp_627' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1867 [1/1] (0.00ns)   --->   "%tmp_628 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 1867 'partselect' 'tmp_628' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1868 [1/1] (0.00ns)   --->   "%tmp_629 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 1868 'partselect' 'tmp_629' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1869 [1/1] (0.00ns)   --->   "%tmp_630 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 1869 'partselect' 'tmp_630' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1870 [1/1] (0.00ns)   --->   "%tmp_631 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 1870 'partselect' 'tmp_631' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1871 [1/1] (0.00ns)   --->   "%tmp_632 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 1871 'partselect' 'tmp_632' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1872 [1/1] (0.00ns)   --->   "%tmp_633 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 1872 'partselect' 'tmp_633' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1873 [1/1] (0.00ns)   --->   "%tmp_634 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 1873 'partselect' 'tmp_634' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1874 [1/1] (0.00ns)   --->   "%tmp_635 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 1874 'partselect' 'tmp_635' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1875 [1/1] (0.00ns)   --->   "%tmp_636 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 1875 'partselect' 'tmp_636' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1876 [1/1] (0.00ns)   --->   "%tmp_637 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 1876 'partselect' 'tmp_637' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1877 [1/1] (0.00ns)   --->   "%tmp_638 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 1877 'partselect' 'tmp_638' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1878 [1/1] (0.00ns)   --->   "%tmp_639 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_18, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 1878 'partselect' 'tmp_639' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1879 [1/2] (3.25ns)   --->   "%B_load_19 = load i1024* %B_addr_19, align 8" [Brutal_design.cpp:17]   --->   Operation 1879 'load' 'B_load_19' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 1880 [1/1] (0.00ns)   --->   "%trunc_ln17_20 = trunc i1024 %B_load_19 to i32" [Brutal_design.cpp:17]   --->   Operation 1880 'trunc' 'trunc_ln17_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1881 [1/1] (0.00ns)   --->   "%tmp_641 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 1881 'partselect' 'tmp_641' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1882 [1/1] (0.00ns)   --->   "%tmp_642 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 1882 'partselect' 'tmp_642' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1883 [1/1] (0.00ns)   --->   "%tmp_643 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 1883 'partselect' 'tmp_643' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1884 [1/1] (0.00ns)   --->   "%tmp_644 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 1884 'partselect' 'tmp_644' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1885 [1/1] (0.00ns)   --->   "%tmp_645 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 1885 'partselect' 'tmp_645' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1886 [1/1] (0.00ns)   --->   "%tmp_646 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 1886 'partselect' 'tmp_646' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1887 [1/1] (0.00ns)   --->   "%tmp_647 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 1887 'partselect' 'tmp_647' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp_648 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 1888 'partselect' 'tmp_648' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1889 [1/1] (0.00ns)   --->   "%tmp_649 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 1889 'partselect' 'tmp_649' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp_650 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 1890 'partselect' 'tmp_650' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1891 [1/1] (0.00ns)   --->   "%tmp_651 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 1891 'partselect' 'tmp_651' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1892 [1/1] (0.00ns)   --->   "%tmp_652 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 1892 'partselect' 'tmp_652' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1893 [1/1] (0.00ns)   --->   "%tmp_653 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 1893 'partselect' 'tmp_653' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1894 [1/1] (0.00ns)   --->   "%tmp_654 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 1894 'partselect' 'tmp_654' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1895 [1/1] (0.00ns)   --->   "%tmp_655 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 1895 'partselect' 'tmp_655' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1896 [1/1] (0.00ns)   --->   "%tmp_656 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 1896 'partselect' 'tmp_656' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1897 [1/1] (0.00ns)   --->   "%tmp_657 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 1897 'partselect' 'tmp_657' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1898 [1/1] (0.00ns)   --->   "%tmp_659 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 1898 'partselect' 'tmp_659' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1899 [1/1] (0.00ns)   --->   "%tmp_661 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 1899 'partselect' 'tmp_661' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1900 [1/1] (0.00ns)   --->   "%tmp_663 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 1900 'partselect' 'tmp_663' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1901 [1/1] (0.00ns)   --->   "%tmp_665 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 1901 'partselect' 'tmp_665' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1902 [1/1] (0.00ns)   --->   "%tmp_667 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 1902 'partselect' 'tmp_667' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1903 [1/1] (0.00ns)   --->   "%tmp_669 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 1903 'partselect' 'tmp_669' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1904 [1/1] (0.00ns)   --->   "%tmp_671 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 1904 'partselect' 'tmp_671' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1905 [1/1] (0.00ns)   --->   "%tmp_673 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 1905 'partselect' 'tmp_673' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1906 [1/1] (0.00ns)   --->   "%tmp_675 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 1906 'partselect' 'tmp_675' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1907 [1/1] (0.00ns)   --->   "%tmp_677 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 1907 'partselect' 'tmp_677' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1908 [1/1] (0.00ns)   --->   "%tmp_679 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 1908 'partselect' 'tmp_679' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1909 [1/1] (0.00ns)   --->   "%tmp_681 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 1909 'partselect' 'tmp_681' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1910 [1/1] (0.00ns)   --->   "%tmp_683 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 1910 'partselect' 'tmp_683' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1911 [1/1] (0.00ns)   --->   "%tmp_685 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_19, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 1911 'partselect' 'tmp_685' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 1912 [2/2] (3.25ns)   --->   "%B_load_20 = load i1024* %B_addr_20, align 8" [Brutal_design.cpp:17]   --->   Operation 1912 'load' 'B_load_20' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 1913 [2/2] (3.25ns)   --->   "%B_load_21 = load i1024* %B_addr_21, align 8" [Brutal_design.cpp:17]   --->   Operation 1913 'load' 'B_load_21' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 8.74>
ST_13 : Operation 1914 [1/1] (0.00ns)   --->   "%or_ln19_11 = or i11 %tmp_1, 12" [Brutal_design.cpp:19]   --->   Operation 1914 'or' 'or_ln19_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 1915 [1/1] (0.00ns)   --->   "%tmp_384 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_11)" [Brutal_design.cpp:19]   --->   Operation 1915 'bitconcatenate' 'tmp_384' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 1916 [1/1] (0.00ns)   --->   "%AB_addr_12 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_384" [Brutal_design.cpp:19]   --->   Operation 1916 'getelementptr' 'AB_addr_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 1917 [1/1] (0.00ns)   --->   "%or_ln19_12 = or i11 %tmp_1, 13" [Brutal_design.cpp:19]   --->   Operation 1917 'or' 'or_ln19_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 1918 [1/1] (0.00ns)   --->   "%tmp_416 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_12)" [Brutal_design.cpp:19]   --->   Operation 1918 'bitconcatenate' 'tmp_416' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 1919 [1/1] (0.00ns)   --->   "%AB_addr_13 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_416" [Brutal_design.cpp:19]   --->   Operation 1919 'getelementptr' 'AB_addr_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 1920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_386 = add i32 %add_ln17_385, %add_ln17_378" [Brutal_design.cpp:17]   --->   Operation 1920 'add' 'add_ln17_386' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1921 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_402 = add nsw i32 %add_ln17_401, %add_ln17_386" [Brutal_design.cpp:17]   --->   Operation 1921 'add' 'add_ln17_402' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1922 [1/1] (3.25ns)   --->   "store i32 %add_ln17_402, i32* %AB_addr_12, align 4" [Brutal_design.cpp:19]   --->   Operation 1922 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 1923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_417 = add i32 %add_ln17_416, %add_ln17_409" [Brutal_design.cpp:17]   --->   Operation 1923 'add' 'add_ln17_417' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1924 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_433 = add nsw i32 %add_ln17_432, %add_ln17_417" [Brutal_design.cpp:17]   --->   Operation 1924 'add' 'add_ln17_433' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1925 [1/1] (3.25ns)   --->   "store i32 %add_ln17_433, i32* %AB_addr_13, align 4" [Brutal_design.cpp:19]   --->   Operation 1925 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 1926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_436 = add i32 %add_ln17_435, %add_ln17_434" [Brutal_design.cpp:17]   --->   Operation 1926 'add' 'add_ln17_436' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1927 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_440 = add i32 %add_ln17_439, %add_ln17_436" [Brutal_design.cpp:17]   --->   Operation 1927 'add' 'add_ln17_440' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1928 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_443 = add i32 %add_ln17_442, %add_ln17_441" [Brutal_design.cpp:17]   --->   Operation 1928 'add' 'add_ln17_443' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1929 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_447 = add i32 %add_ln17_446, %add_ln17_443" [Brutal_design.cpp:17]   --->   Operation 1929 'add' 'add_ln17_447' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_455 = add i32 %add_ln17_454, %add_ln17_451" [Brutal_design.cpp:17]   --->   Operation 1930 'add' 'add_ln17_455' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1931 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_458 = add i32 %add_ln17_457, %add_ln17_456" [Brutal_design.cpp:17]   --->   Operation 1931 'add' 'add_ln17_458' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1932 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_462 = add i32 %add_ln17_461, %add_ln17_458" [Brutal_design.cpp:17]   --->   Operation 1932 'add' 'add_ln17_462' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1933 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_463 = add i32 %add_ln17_462, %add_ln17_455" [Brutal_design.cpp:17]   --->   Operation 1933 'add' 'add_ln17_463' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_467 = add i32 %add_ln17_466, %add_ln17_465" [Brutal_design.cpp:17]   --->   Operation 1934 'add' 'add_ln17_467' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1935 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_471 = add i32 %add_ln17_470, %add_ln17_467" [Brutal_design.cpp:17]   --->   Operation 1935 'add' 'add_ln17_471' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1936 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_474 = add i32 %add_ln17_473, %add_ln17_472" [Brutal_design.cpp:17]   --->   Operation 1936 'add' 'add_ln17_474' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1937 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_478 = add i32 %add_ln17_477, %add_ln17_474" [Brutal_design.cpp:17]   --->   Operation 1937 'add' 'add_ln17_478' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1938 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_486 = add i32 %add_ln17_485, %add_ln17_482" [Brutal_design.cpp:17]   --->   Operation 1938 'add' 'add_ln17_486' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_489 = add i32 %add_ln17_488, %add_ln17_487" [Brutal_design.cpp:17]   --->   Operation 1939 'add' 'add_ln17_489' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1940 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_493 = add i32 %add_ln17_492, %add_ln17_489" [Brutal_design.cpp:17]   --->   Operation 1940 'add' 'add_ln17_493' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1941 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_494 = add i32 %add_ln17_493, %add_ln17_486" [Brutal_design.cpp:17]   --->   Operation 1941 'add' 'add_ln17_494' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1942 [1/1] (2.55ns)   --->   "%add_ln17_496 = add i32 %mul_ln17_512, %mul_ln17_513" [Brutal_design.cpp:17]   --->   Operation 1942 'add' 'add_ln17_496' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1943 [1/1] (2.55ns)   --->   "%add_ln17_497 = add i32 %mul_ln17_514, %mul_ln17_515" [Brutal_design.cpp:17]   --->   Operation 1943 'add' 'add_ln17_497' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_499 = add i32 %mul_ln17_516, %mul_ln17_517" [Brutal_design.cpp:17]   --->   Operation 1944 'add' 'add_ln17_499' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1945 [1/1] (2.55ns)   --->   "%add_ln17_500 = add i32 %mul_ln17_518, %mul_ln17_519" [Brutal_design.cpp:17]   --->   Operation 1945 'add' 'add_ln17_500' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1946 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_501 = add i32 %add_ln17_500, %add_ln17_499" [Brutal_design.cpp:17]   --->   Operation 1946 'add' 'add_ln17_501' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1947 [1/1] (2.55ns)   --->   "%add_ln17_503 = add i32 %mul_ln17_520, %mul_ln17_521" [Brutal_design.cpp:17]   --->   Operation 1947 'add' 'add_ln17_503' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1948 [1/1] (2.55ns)   --->   "%add_ln17_504 = add i32 %mul_ln17_522, %mul_ln17_523" [Brutal_design.cpp:17]   --->   Operation 1948 'add' 'add_ln17_504' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_506 = add i32 %mul_ln17_524, %mul_ln17_525" [Brutal_design.cpp:17]   --->   Operation 1949 'add' 'add_ln17_506' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1950 [1/1] (2.55ns)   --->   "%add_ln17_507 = add i32 %mul_ln17_526, %mul_ln17_527" [Brutal_design.cpp:17]   --->   Operation 1950 'add' 'add_ln17_507' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1951 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_508 = add i32 %add_ln17_507, %add_ln17_506" [Brutal_design.cpp:17]   --->   Operation 1951 'add' 'add_ln17_508' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_511 = add i32 %mul_ln17_528, %mul_ln17_529" [Brutal_design.cpp:17]   --->   Operation 1952 'add' 'add_ln17_511' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1953 [1/1] (2.55ns)   --->   "%add_ln17_512 = add i32 %mul_ln17_530, %mul_ln17_531" [Brutal_design.cpp:17]   --->   Operation 1953 'add' 'add_ln17_512' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1954 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_513 = add i32 %add_ln17_512, %add_ln17_511" [Brutal_design.cpp:17]   --->   Operation 1954 'add' 'add_ln17_513' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_514 = add i32 %mul_ln17_532, %mul_ln17_533" [Brutal_design.cpp:17]   --->   Operation 1955 'add' 'add_ln17_514' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1956 [1/1] (2.55ns)   --->   "%add_ln17_515 = add i32 %mul_ln17_534, %mul_ln17_535" [Brutal_design.cpp:17]   --->   Operation 1956 'add' 'add_ln17_515' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1957 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_516 = add i32 %add_ln17_515, %add_ln17_514" [Brutal_design.cpp:17]   --->   Operation 1957 'add' 'add_ln17_516' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1958 [1/1] (2.55ns)   --->   "%add_ln17_518 = add i32 %mul_ln17_536, %mul_ln17_537" [Brutal_design.cpp:17]   --->   Operation 1958 'add' 'add_ln17_518' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1959 [1/1] (2.55ns)   --->   "%add_ln17_519 = add i32 %mul_ln17_538, %mul_ln17_539" [Brutal_design.cpp:17]   --->   Operation 1959 'add' 'add_ln17_519' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_521 = add i32 %mul_ln17_540, %mul_ln17_541" [Brutal_design.cpp:17]   --->   Operation 1960 'add' 'add_ln17_521' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1961 [1/1] (2.55ns)   --->   "%add_ln17_522 = add i32 %mul_ln17_542, %mul_ln17_543" [Brutal_design.cpp:17]   --->   Operation 1961 'add' 'add_ln17_522' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1962 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_523 = add i32 %add_ln17_522, %add_ln17_521" [Brutal_design.cpp:17]   --->   Operation 1962 'add' 'add_ln17_523' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1963 [1/1] (2.55ns)   --->   "%add_ln17_527 = add i32 %mul_ln17_544, %mul_ln17_545" [Brutal_design.cpp:17]   --->   Operation 1963 'add' 'add_ln17_527' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1964 [1/1] (2.55ns)   --->   "%add_ln17_528 = add i32 %mul_ln17_546, %mul_ln17_547" [Brutal_design.cpp:17]   --->   Operation 1964 'add' 'add_ln17_528' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_530 = add i32 %mul_ln17_548, %mul_ln17_549" [Brutal_design.cpp:17]   --->   Operation 1965 'add' 'add_ln17_530' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1966 [1/1] (2.55ns)   --->   "%add_ln17_531 = add i32 %mul_ln17_550, %mul_ln17_551" [Brutal_design.cpp:17]   --->   Operation 1966 'add' 'add_ln17_531' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1967 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_532 = add i32 %add_ln17_531, %add_ln17_530" [Brutal_design.cpp:17]   --->   Operation 1967 'add' 'add_ln17_532' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1968 [1/1] (2.55ns)   --->   "%add_ln17_534 = add i32 %mul_ln17_552, %mul_ln17_553" [Brutal_design.cpp:17]   --->   Operation 1968 'add' 'add_ln17_534' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1969 [1/1] (2.55ns)   --->   "%add_ln17_535 = add i32 %mul_ln17_554, %mul_ln17_555" [Brutal_design.cpp:17]   --->   Operation 1969 'add' 'add_ln17_535' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_537 = add i32 %mul_ln17_556, %mul_ln17_557" [Brutal_design.cpp:17]   --->   Operation 1970 'add' 'add_ln17_537' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1971 [1/1] (2.55ns)   --->   "%add_ln17_538 = add i32 %mul_ln17_558, %mul_ln17_559" [Brutal_design.cpp:17]   --->   Operation 1971 'add' 'add_ln17_538' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1972 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_539 = add i32 %add_ln17_538, %add_ln17_537" [Brutal_design.cpp:17]   --->   Operation 1972 'add' 'add_ln17_539' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_542 = add i32 %mul_ln17_560, %mul_ln17_561" [Brutal_design.cpp:17]   --->   Operation 1973 'add' 'add_ln17_542' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1974 [1/1] (2.55ns)   --->   "%add_ln17_543 = add i32 %mul_ln17_562, %mul_ln17_563" [Brutal_design.cpp:17]   --->   Operation 1974 'add' 'add_ln17_543' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1975 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_544 = add i32 %add_ln17_543, %add_ln17_542" [Brutal_design.cpp:17]   --->   Operation 1975 'add' 'add_ln17_544' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1976 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_545 = add i32 %mul_ln17_564, %mul_ln17_565" [Brutal_design.cpp:17]   --->   Operation 1976 'add' 'add_ln17_545' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1977 [1/1] (2.55ns)   --->   "%add_ln17_546 = add i32 %mul_ln17_566, %mul_ln17_567" [Brutal_design.cpp:17]   --->   Operation 1977 'add' 'add_ln17_546' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1978 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_547 = add i32 %add_ln17_546, %add_ln17_545" [Brutal_design.cpp:17]   --->   Operation 1978 'add' 'add_ln17_547' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1979 [1/1] (2.55ns)   --->   "%add_ln17_549 = add i32 %mul_ln17_568, %mul_ln17_569" [Brutal_design.cpp:17]   --->   Operation 1979 'add' 'add_ln17_549' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1980 [1/1] (2.55ns)   --->   "%add_ln17_550 = add i32 %mul_ln17_570, %mul_ln17_571" [Brutal_design.cpp:17]   --->   Operation 1980 'add' 'add_ln17_550' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_552 = add i32 %mul_ln17_572, %mul_ln17_573" [Brutal_design.cpp:17]   --->   Operation 1981 'add' 'add_ln17_552' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1982 [1/1] (2.55ns)   --->   "%add_ln17_553 = add i32 %mul_ln17_574, %mul_ln17_575" [Brutal_design.cpp:17]   --->   Operation 1982 'add' 'add_ln17_553' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1983 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_554 = add i32 %add_ln17_553, %add_ln17_552" [Brutal_design.cpp:17]   --->   Operation 1983 'add' 'add_ln17_554' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1984 [1/1] (8.51ns)   --->   "%mul_ln17_576 = mul nsw i32 %trunc_ln17, %trunc_ln17_19" [Brutal_design.cpp:17]   --->   Operation 1984 'mul' 'mul_ln17_576' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1985 [1/1] (8.51ns)   --->   "%mul_ln17_577 = mul nsw i32 %tmp_3, %tmp_609" [Brutal_design.cpp:17]   --->   Operation 1985 'mul' 'mul_ln17_577' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1986 [1/1] (8.51ns)   --->   "%mul_ln17_578 = mul nsw i32 %tmp_5, %tmp_610" [Brutal_design.cpp:17]   --->   Operation 1986 'mul' 'mul_ln17_578' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1987 [1/1] (8.51ns)   --->   "%mul_ln17_579 = mul nsw i32 %tmp_7, %tmp_611" [Brutal_design.cpp:17]   --->   Operation 1987 'mul' 'mul_ln17_579' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1988 [1/1] (8.51ns)   --->   "%mul_ln17_580 = mul nsw i32 %tmp_9, %tmp_612" [Brutal_design.cpp:17]   --->   Operation 1988 'mul' 'mul_ln17_580' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1989 [1/1] (8.51ns)   --->   "%mul_ln17_581 = mul nsw i32 %tmp_10, %tmp_613" [Brutal_design.cpp:17]   --->   Operation 1989 'mul' 'mul_ln17_581' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1990 [1/1] (8.51ns)   --->   "%mul_ln17_582 = mul nsw i32 %tmp_12, %tmp_614" [Brutal_design.cpp:17]   --->   Operation 1990 'mul' 'mul_ln17_582' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1991 [1/1] (8.51ns)   --->   "%mul_ln17_583 = mul nsw i32 %tmp_14, %tmp_615" [Brutal_design.cpp:17]   --->   Operation 1991 'mul' 'mul_ln17_583' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1992 [1/1] (8.51ns)   --->   "%mul_ln17_584 = mul nsw i32 %tmp_16, %tmp_616" [Brutal_design.cpp:17]   --->   Operation 1992 'mul' 'mul_ln17_584' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1993 [1/1] (8.51ns)   --->   "%mul_ln17_585 = mul nsw i32 %tmp_18, %tmp_617" [Brutal_design.cpp:17]   --->   Operation 1993 'mul' 'mul_ln17_585' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1994 [1/1] (8.51ns)   --->   "%mul_ln17_586 = mul nsw i32 %tmp_20, %tmp_618" [Brutal_design.cpp:17]   --->   Operation 1994 'mul' 'mul_ln17_586' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1995 [1/1] (8.51ns)   --->   "%mul_ln17_587 = mul nsw i32 %tmp_22, %tmp_619" [Brutal_design.cpp:17]   --->   Operation 1995 'mul' 'mul_ln17_587' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1996 [1/1] (8.51ns)   --->   "%mul_ln17_588 = mul nsw i32 %tmp_24, %tmp_620" [Brutal_design.cpp:17]   --->   Operation 1996 'mul' 'mul_ln17_588' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1997 [1/1] (8.51ns)   --->   "%mul_ln17_589 = mul nsw i32 %tmp_26, %tmp_621" [Brutal_design.cpp:17]   --->   Operation 1997 'mul' 'mul_ln17_589' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1998 [1/1] (8.51ns)   --->   "%mul_ln17_590 = mul nsw i32 %tmp_28, %tmp_622" [Brutal_design.cpp:17]   --->   Operation 1998 'mul' 'mul_ln17_590' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1999 [1/1] (8.51ns)   --->   "%mul_ln17_591 = mul nsw i32 %tmp_30, %tmp_623" [Brutal_design.cpp:17]   --->   Operation 1999 'mul' 'mul_ln17_591' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2000 [1/1] (8.51ns)   --->   "%mul_ln17_592 = mul nsw i32 %tmp_32, %tmp_624" [Brutal_design.cpp:17]   --->   Operation 2000 'mul' 'mul_ln17_592' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2001 [1/1] (8.51ns)   --->   "%mul_ln17_593 = mul nsw i32 %tmp_34, %tmp_625" [Brutal_design.cpp:17]   --->   Operation 2001 'mul' 'mul_ln17_593' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2002 [1/1] (8.51ns)   --->   "%mul_ln17_594 = mul nsw i32 %tmp_36, %tmp_626" [Brutal_design.cpp:17]   --->   Operation 2002 'mul' 'mul_ln17_594' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2003 [1/1] (8.51ns)   --->   "%mul_ln17_595 = mul nsw i32 %tmp_38, %tmp_627" [Brutal_design.cpp:17]   --->   Operation 2003 'mul' 'mul_ln17_595' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2004 [1/1] (8.51ns)   --->   "%mul_ln17_596 = mul nsw i32 %tmp_40, %tmp_628" [Brutal_design.cpp:17]   --->   Operation 2004 'mul' 'mul_ln17_596' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2005 [1/1] (8.51ns)   --->   "%mul_ln17_597 = mul nsw i32 %tmp_42, %tmp_629" [Brutal_design.cpp:17]   --->   Operation 2005 'mul' 'mul_ln17_597' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2006 [1/1] (8.51ns)   --->   "%mul_ln17_598 = mul nsw i32 %tmp_44, %tmp_630" [Brutal_design.cpp:17]   --->   Operation 2006 'mul' 'mul_ln17_598' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2007 [1/1] (8.51ns)   --->   "%mul_ln17_599 = mul nsw i32 %tmp_46, %tmp_631" [Brutal_design.cpp:17]   --->   Operation 2007 'mul' 'mul_ln17_599' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2008 [1/1] (8.51ns)   --->   "%mul_ln17_600 = mul nsw i32 %tmp_48, %tmp_632" [Brutal_design.cpp:17]   --->   Operation 2008 'mul' 'mul_ln17_600' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2009 [1/1] (8.51ns)   --->   "%mul_ln17_601 = mul nsw i32 %tmp_50, %tmp_633" [Brutal_design.cpp:17]   --->   Operation 2009 'mul' 'mul_ln17_601' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2010 [1/1] (8.51ns)   --->   "%mul_ln17_602 = mul nsw i32 %tmp_52, %tmp_634" [Brutal_design.cpp:17]   --->   Operation 2010 'mul' 'mul_ln17_602' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2011 [1/1] (8.51ns)   --->   "%mul_ln17_603 = mul nsw i32 %tmp_54, %tmp_635" [Brutal_design.cpp:17]   --->   Operation 2011 'mul' 'mul_ln17_603' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2012 [1/1] (8.51ns)   --->   "%mul_ln17_604 = mul nsw i32 %tmp_56, %tmp_636" [Brutal_design.cpp:17]   --->   Operation 2012 'mul' 'mul_ln17_604' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2013 [1/1] (8.51ns)   --->   "%mul_ln17_605 = mul nsw i32 %tmp_58, %tmp_637" [Brutal_design.cpp:17]   --->   Operation 2013 'mul' 'mul_ln17_605' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2014 [1/1] (8.51ns)   --->   "%mul_ln17_606 = mul nsw i32 %tmp_60, %tmp_638" [Brutal_design.cpp:17]   --->   Operation 2014 'mul' 'mul_ln17_606' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2015 [1/1] (8.51ns)   --->   "%mul_ln17_607 = mul nsw i32 %tmp_62, %tmp_639" [Brutal_design.cpp:17]   --->   Operation 2015 'mul' 'mul_ln17_607' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2016 [1/1] (8.51ns)   --->   "%mul_ln17_608 = mul nsw i32 %trunc_ln17, %trunc_ln17_20" [Brutal_design.cpp:17]   --->   Operation 2016 'mul' 'mul_ln17_608' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2017 [1/1] (8.51ns)   --->   "%mul_ln17_609 = mul nsw i32 %tmp_3, %tmp_641" [Brutal_design.cpp:17]   --->   Operation 2017 'mul' 'mul_ln17_609' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2018 [1/1] (8.51ns)   --->   "%mul_ln17_610 = mul nsw i32 %tmp_5, %tmp_642" [Brutal_design.cpp:17]   --->   Operation 2018 'mul' 'mul_ln17_610' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2019 [1/1] (8.51ns)   --->   "%mul_ln17_611 = mul nsw i32 %tmp_7, %tmp_643" [Brutal_design.cpp:17]   --->   Operation 2019 'mul' 'mul_ln17_611' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2020 [1/1] (8.51ns)   --->   "%mul_ln17_612 = mul nsw i32 %tmp_9, %tmp_644" [Brutal_design.cpp:17]   --->   Operation 2020 'mul' 'mul_ln17_612' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2021 [1/1] (8.51ns)   --->   "%mul_ln17_613 = mul nsw i32 %tmp_10, %tmp_645" [Brutal_design.cpp:17]   --->   Operation 2021 'mul' 'mul_ln17_613' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2022 [1/1] (8.51ns)   --->   "%mul_ln17_614 = mul nsw i32 %tmp_12, %tmp_646" [Brutal_design.cpp:17]   --->   Operation 2022 'mul' 'mul_ln17_614' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2023 [1/1] (8.51ns)   --->   "%mul_ln17_615 = mul nsw i32 %tmp_14, %tmp_647" [Brutal_design.cpp:17]   --->   Operation 2023 'mul' 'mul_ln17_615' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2024 [1/1] (8.51ns)   --->   "%mul_ln17_616 = mul nsw i32 %tmp_16, %tmp_648" [Brutal_design.cpp:17]   --->   Operation 2024 'mul' 'mul_ln17_616' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2025 [1/1] (8.51ns)   --->   "%mul_ln17_617 = mul nsw i32 %tmp_18, %tmp_649" [Brutal_design.cpp:17]   --->   Operation 2025 'mul' 'mul_ln17_617' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2026 [1/1] (8.51ns)   --->   "%mul_ln17_618 = mul nsw i32 %tmp_20, %tmp_650" [Brutal_design.cpp:17]   --->   Operation 2026 'mul' 'mul_ln17_618' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2027 [1/1] (8.51ns)   --->   "%mul_ln17_619 = mul nsw i32 %tmp_22, %tmp_651" [Brutal_design.cpp:17]   --->   Operation 2027 'mul' 'mul_ln17_619' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2028 [1/1] (8.51ns)   --->   "%mul_ln17_620 = mul nsw i32 %tmp_24, %tmp_652" [Brutal_design.cpp:17]   --->   Operation 2028 'mul' 'mul_ln17_620' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2029 [1/1] (8.51ns)   --->   "%mul_ln17_621 = mul nsw i32 %tmp_26, %tmp_653" [Brutal_design.cpp:17]   --->   Operation 2029 'mul' 'mul_ln17_621' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2030 [1/1] (8.51ns)   --->   "%mul_ln17_622 = mul nsw i32 %tmp_28, %tmp_654" [Brutal_design.cpp:17]   --->   Operation 2030 'mul' 'mul_ln17_622' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2031 [1/1] (8.51ns)   --->   "%mul_ln17_623 = mul nsw i32 %tmp_30, %tmp_655" [Brutal_design.cpp:17]   --->   Operation 2031 'mul' 'mul_ln17_623' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2032 [1/1] (8.51ns)   --->   "%mul_ln17_624 = mul nsw i32 %tmp_32, %tmp_656" [Brutal_design.cpp:17]   --->   Operation 2032 'mul' 'mul_ln17_624' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2033 [1/1] (8.51ns)   --->   "%mul_ln17_625 = mul nsw i32 %tmp_34, %tmp_657" [Brutal_design.cpp:17]   --->   Operation 2033 'mul' 'mul_ln17_625' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2034 [1/1] (8.51ns)   --->   "%mul_ln17_626 = mul nsw i32 %tmp_658, %tmp_659" [Brutal_design.cpp:17]   --->   Operation 2034 'mul' 'mul_ln17_626' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2035 [1/1] (8.51ns)   --->   "%mul_ln17_627 = mul nsw i32 %tmp_660, %tmp_661" [Brutal_design.cpp:17]   --->   Operation 2035 'mul' 'mul_ln17_627' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2036 [1/1] (8.51ns)   --->   "%mul_ln17_628 = mul nsw i32 %tmp_662, %tmp_663" [Brutal_design.cpp:17]   --->   Operation 2036 'mul' 'mul_ln17_628' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2037 [1/1] (8.51ns)   --->   "%mul_ln17_629 = mul nsw i32 %tmp_664, %tmp_665" [Brutal_design.cpp:17]   --->   Operation 2037 'mul' 'mul_ln17_629' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2038 [1/1] (8.51ns)   --->   "%mul_ln17_630 = mul nsw i32 %tmp_666, %tmp_667" [Brutal_design.cpp:17]   --->   Operation 2038 'mul' 'mul_ln17_630' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2039 [1/1] (8.51ns)   --->   "%mul_ln17_631 = mul nsw i32 %tmp_668, %tmp_669" [Brutal_design.cpp:17]   --->   Operation 2039 'mul' 'mul_ln17_631' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2040 [1/1] (8.51ns)   --->   "%mul_ln17_632 = mul nsw i32 %tmp_670, %tmp_671" [Brutal_design.cpp:17]   --->   Operation 2040 'mul' 'mul_ln17_632' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2041 [1/1] (8.51ns)   --->   "%mul_ln17_633 = mul nsw i32 %tmp_672, %tmp_673" [Brutal_design.cpp:17]   --->   Operation 2041 'mul' 'mul_ln17_633' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2042 [1/1] (8.51ns)   --->   "%mul_ln17_634 = mul nsw i32 %tmp_674, %tmp_675" [Brutal_design.cpp:17]   --->   Operation 2042 'mul' 'mul_ln17_634' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2043 [1/1] (8.51ns)   --->   "%mul_ln17_635 = mul nsw i32 %tmp_676, %tmp_677" [Brutal_design.cpp:17]   --->   Operation 2043 'mul' 'mul_ln17_635' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2044 [1/1] (8.51ns)   --->   "%mul_ln17_636 = mul nsw i32 %tmp_678, %tmp_679" [Brutal_design.cpp:17]   --->   Operation 2044 'mul' 'mul_ln17_636' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2045 [1/1] (8.51ns)   --->   "%mul_ln17_637 = mul nsw i32 %tmp_680, %tmp_681" [Brutal_design.cpp:17]   --->   Operation 2045 'mul' 'mul_ln17_637' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2046 [1/1] (8.51ns)   --->   "%mul_ln17_638 = mul nsw i32 %tmp_682, %tmp_683" [Brutal_design.cpp:17]   --->   Operation 2046 'mul' 'mul_ln17_638' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2047 [1/1] (8.51ns)   --->   "%mul_ln17_639 = mul nsw i32 %tmp_684, %tmp_685" [Brutal_design.cpp:17]   --->   Operation 2047 'mul' 'mul_ln17_639' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2048 [1/2] (3.25ns)   --->   "%B_load_20 = load i1024* %B_addr_20, align 8" [Brutal_design.cpp:17]   --->   Operation 2048 'load' 'B_load_20' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 2049 [1/1] (0.00ns)   --->   "%trunc_ln17_22 = trunc i1024 %B_load_20 to i32" [Brutal_design.cpp:17]   --->   Operation 2049 'trunc' 'trunc_ln17_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2050 [1/1] (0.00ns)   --->   "%tmp_689 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 2050 'partselect' 'tmp_689' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2051 [1/1] (0.00ns)   --->   "%tmp_691 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 2051 'partselect' 'tmp_691' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2052 [1/1] (0.00ns)   --->   "%tmp_693 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 2052 'partselect' 'tmp_693' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2053 [1/1] (0.00ns)   --->   "%tmp_695 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 2053 'partselect' 'tmp_695' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2054 [1/1] (0.00ns)   --->   "%tmp_697 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 2054 'partselect' 'tmp_697' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2055 [1/1] (0.00ns)   --->   "%tmp_699 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 2055 'partselect' 'tmp_699' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2056 [1/1] (0.00ns)   --->   "%tmp_701 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 2056 'partselect' 'tmp_701' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2057 [1/1] (0.00ns)   --->   "%tmp_703 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 2057 'partselect' 'tmp_703' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2058 [1/1] (0.00ns)   --->   "%tmp_705 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 2058 'partselect' 'tmp_705' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2059 [1/1] (0.00ns)   --->   "%tmp_707 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 2059 'partselect' 'tmp_707' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2060 [1/1] (0.00ns)   --->   "%tmp_709 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 2060 'partselect' 'tmp_709' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2061 [1/1] (0.00ns)   --->   "%tmp_711 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 2061 'partselect' 'tmp_711' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2062 [1/1] (0.00ns)   --->   "%tmp_713 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 2062 'partselect' 'tmp_713' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2063 [1/1] (0.00ns)   --->   "%tmp_715 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 2063 'partselect' 'tmp_715' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_717 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 2064 'partselect' 'tmp_717' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2065 [1/1] (0.00ns)   --->   "%tmp_719 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 2065 'partselect' 'tmp_719' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp_721 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 2066 'partselect' 'tmp_721' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2067 [1/1] (0.00ns)   --->   "%tmp_722 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 2067 'partselect' 'tmp_722' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2068 [1/1] (0.00ns)   --->   "%tmp_723 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 2068 'partselect' 'tmp_723' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2069 [1/1] (0.00ns)   --->   "%tmp_724 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 2069 'partselect' 'tmp_724' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2070 [1/1] (0.00ns)   --->   "%tmp_725 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 2070 'partselect' 'tmp_725' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2071 [1/1] (0.00ns)   --->   "%tmp_726 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 2071 'partselect' 'tmp_726' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2072 [1/1] (0.00ns)   --->   "%tmp_727 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 2072 'partselect' 'tmp_727' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2073 [1/1] (0.00ns)   --->   "%tmp_728 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 2073 'partselect' 'tmp_728' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2074 [1/1] (0.00ns)   --->   "%tmp_729 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 2074 'partselect' 'tmp_729' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2075 [1/1] (0.00ns)   --->   "%tmp_730 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 2075 'partselect' 'tmp_730' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2076 [1/1] (0.00ns)   --->   "%tmp_731 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 2076 'partselect' 'tmp_731' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2077 [1/1] (0.00ns)   --->   "%tmp_732 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 2077 'partselect' 'tmp_732' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2078 [1/1] (0.00ns)   --->   "%tmp_733 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 2078 'partselect' 'tmp_733' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2079 [1/1] (0.00ns)   --->   "%tmp_734 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 2079 'partselect' 'tmp_734' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2080 [1/1] (0.00ns)   --->   "%tmp_735 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_20, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 2080 'partselect' 'tmp_735' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2081 [1/2] (3.25ns)   --->   "%B_load_21 = load i1024* %B_addr_21, align 8" [Brutal_design.cpp:17]   --->   Operation 2081 'load' 'B_load_21' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 2082 [1/1] (0.00ns)   --->   "%trunc_ln17_23 = trunc i1024 %B_load_21 to i32" [Brutal_design.cpp:17]   --->   Operation 2082 'trunc' 'trunc_ln17_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2083 [1/1] (0.00ns)   --->   "%tmp_737 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 2083 'partselect' 'tmp_737' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_738 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 2084 'partselect' 'tmp_738' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2085 [1/1] (0.00ns)   --->   "%tmp_739 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 2085 'partselect' 'tmp_739' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2086 [1/1] (0.00ns)   --->   "%tmp_740 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 2086 'partselect' 'tmp_740' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2087 [1/1] (0.00ns)   --->   "%tmp_741 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 2087 'partselect' 'tmp_741' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2088 [1/1] (0.00ns)   --->   "%tmp_742 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 2088 'partselect' 'tmp_742' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2089 [1/1] (0.00ns)   --->   "%tmp_743 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 2089 'partselect' 'tmp_743' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2090 [1/1] (0.00ns)   --->   "%tmp_744 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 2090 'partselect' 'tmp_744' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2091 [1/1] (0.00ns)   --->   "%tmp_745 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 2091 'partselect' 'tmp_745' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2092 [1/1] (0.00ns)   --->   "%tmp_746 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 2092 'partselect' 'tmp_746' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2093 [1/1] (0.00ns)   --->   "%tmp_747 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 2093 'partselect' 'tmp_747' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2094 [1/1] (0.00ns)   --->   "%tmp_748 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 2094 'partselect' 'tmp_748' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2095 [1/1] (0.00ns)   --->   "%tmp_749 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 2095 'partselect' 'tmp_749' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2096 [1/1] (0.00ns)   --->   "%tmp_750 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 2096 'partselect' 'tmp_750' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2097 [1/1] (0.00ns)   --->   "%tmp_751 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 2097 'partselect' 'tmp_751' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2098 [1/1] (0.00ns)   --->   "%tmp_752 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 2098 'partselect' 'tmp_752' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2099 [1/1] (0.00ns)   --->   "%tmp_753 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 2099 'partselect' 'tmp_753' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2100 [1/1] (0.00ns)   --->   "%tmp_754 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 2100 'partselect' 'tmp_754' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2101 [1/1] (0.00ns)   --->   "%tmp_755 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 2101 'partselect' 'tmp_755' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2102 [1/1] (0.00ns)   --->   "%tmp_756 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 2102 'partselect' 'tmp_756' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2103 [1/1] (0.00ns)   --->   "%tmp_757 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 2103 'partselect' 'tmp_757' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2104 [1/1] (0.00ns)   --->   "%tmp_758 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 2104 'partselect' 'tmp_758' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2105 [1/1] (0.00ns)   --->   "%tmp_759 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 2105 'partselect' 'tmp_759' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2106 [1/1] (0.00ns)   --->   "%tmp_760 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 2106 'partselect' 'tmp_760' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2107 [1/1] (0.00ns)   --->   "%tmp_761 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 2107 'partselect' 'tmp_761' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2108 [1/1] (0.00ns)   --->   "%tmp_762 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 2108 'partselect' 'tmp_762' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2109 [1/1] (0.00ns)   --->   "%tmp_763 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 2109 'partselect' 'tmp_763' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2110 [1/1] (0.00ns)   --->   "%tmp_764 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 2110 'partselect' 'tmp_764' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2111 [1/1] (0.00ns)   --->   "%tmp_765 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 2111 'partselect' 'tmp_765' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2112 [1/1] (0.00ns)   --->   "%tmp_766 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 2112 'partselect' 'tmp_766' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2113 [1/1] (0.00ns)   --->   "%tmp_767 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_21, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 2113 'partselect' 'tmp_767' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 2114 [2/2] (3.25ns)   --->   "%B_load_22 = load i1024* %B_addr_22, align 8" [Brutal_design.cpp:17]   --->   Operation 2114 'load' 'B_load_22' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 2115 [2/2] (3.25ns)   --->   "%B_load_23 = load i1024* %B_addr_23, align 8" [Brutal_design.cpp:17]   --->   Operation 2115 'load' 'B_load_23' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 8.74>
ST_14 : Operation 2116 [1/1] (0.00ns)   --->   "%or_ln19_13 = or i11 %tmp_1, 14" [Brutal_design.cpp:19]   --->   Operation 2116 'or' 'or_ln19_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2117 [1/1] (0.00ns)   --->   "%tmp_448 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_13)" [Brutal_design.cpp:19]   --->   Operation 2117 'bitconcatenate' 'tmp_448' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2118 [1/1] (0.00ns)   --->   "%AB_addr_14 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_448" [Brutal_design.cpp:19]   --->   Operation 2118 'getelementptr' 'AB_addr_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2119 [1/1] (0.00ns)   --->   "%or_ln19_14 = or i11 %tmp_1, 15" [Brutal_design.cpp:19]   --->   Operation 2119 'or' 'or_ln19_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2120 [1/1] (0.00ns)   --->   "%tmp_480 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_14)" [Brutal_design.cpp:19]   --->   Operation 2120 'bitconcatenate' 'tmp_480' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2121 [1/1] (0.00ns)   --->   "%AB_addr_15 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_480" [Brutal_design.cpp:19]   --->   Operation 2121 'getelementptr' 'AB_addr_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_448 = add i32 %add_ln17_447, %add_ln17_440" [Brutal_design.cpp:17]   --->   Operation 2122 'add' 'add_ln17_448' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2123 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_464 = add nsw i32 %add_ln17_463, %add_ln17_448" [Brutal_design.cpp:17]   --->   Operation 2123 'add' 'add_ln17_464' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2124 [1/1] (3.25ns)   --->   "store i32 %add_ln17_464, i32* %AB_addr_14, align 4" [Brutal_design.cpp:19]   --->   Operation 2124 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 2125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_479 = add i32 %add_ln17_478, %add_ln17_471" [Brutal_design.cpp:17]   --->   Operation 2125 'add' 'add_ln17_479' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2126 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_495 = add nsw i32 %add_ln17_494, %add_ln17_479" [Brutal_design.cpp:17]   --->   Operation 2126 'add' 'add_ln17_495' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2127 [1/1] (3.25ns)   --->   "store i32 %add_ln17_495, i32* %AB_addr_15, align 4" [Brutal_design.cpp:19]   --->   Operation 2127 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 2128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_498 = add i32 %add_ln17_497, %add_ln17_496" [Brutal_design.cpp:17]   --->   Operation 2128 'add' 'add_ln17_498' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2129 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_502 = add i32 %add_ln17_501, %add_ln17_498" [Brutal_design.cpp:17]   --->   Operation 2129 'add' 'add_ln17_502' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_505 = add i32 %add_ln17_504, %add_ln17_503" [Brutal_design.cpp:17]   --->   Operation 2130 'add' 'add_ln17_505' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2131 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_509 = add i32 %add_ln17_508, %add_ln17_505" [Brutal_design.cpp:17]   --->   Operation 2131 'add' 'add_ln17_509' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_517 = add i32 %add_ln17_516, %add_ln17_513" [Brutal_design.cpp:17]   --->   Operation 2132 'add' 'add_ln17_517' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_520 = add i32 %add_ln17_519, %add_ln17_518" [Brutal_design.cpp:17]   --->   Operation 2133 'add' 'add_ln17_520' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2134 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_524 = add i32 %add_ln17_523, %add_ln17_520" [Brutal_design.cpp:17]   --->   Operation 2134 'add' 'add_ln17_524' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2135 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_525 = add i32 %add_ln17_524, %add_ln17_517" [Brutal_design.cpp:17]   --->   Operation 2135 'add' 'add_ln17_525' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_529 = add i32 %add_ln17_528, %add_ln17_527" [Brutal_design.cpp:17]   --->   Operation 2136 'add' 'add_ln17_529' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2137 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_533 = add i32 %add_ln17_532, %add_ln17_529" [Brutal_design.cpp:17]   --->   Operation 2137 'add' 'add_ln17_533' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_536 = add i32 %add_ln17_535, %add_ln17_534" [Brutal_design.cpp:17]   --->   Operation 2138 'add' 'add_ln17_536' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2139 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_540 = add i32 %add_ln17_539, %add_ln17_536" [Brutal_design.cpp:17]   --->   Operation 2139 'add' 'add_ln17_540' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_548 = add i32 %add_ln17_547, %add_ln17_544" [Brutal_design.cpp:17]   --->   Operation 2140 'add' 'add_ln17_548' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_551 = add i32 %add_ln17_550, %add_ln17_549" [Brutal_design.cpp:17]   --->   Operation 2141 'add' 'add_ln17_551' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2142 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_555 = add i32 %add_ln17_554, %add_ln17_551" [Brutal_design.cpp:17]   --->   Operation 2142 'add' 'add_ln17_555' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2143 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_556 = add i32 %add_ln17_555, %add_ln17_548" [Brutal_design.cpp:17]   --->   Operation 2143 'add' 'add_ln17_556' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2144 [1/1] (2.55ns)   --->   "%add_ln17_558 = add i32 %mul_ln17_576, %mul_ln17_577" [Brutal_design.cpp:17]   --->   Operation 2144 'add' 'add_ln17_558' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2145 [1/1] (2.55ns)   --->   "%add_ln17_559 = add i32 %mul_ln17_578, %mul_ln17_579" [Brutal_design.cpp:17]   --->   Operation 2145 'add' 'add_ln17_559' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_561 = add i32 %mul_ln17_580, %mul_ln17_581" [Brutal_design.cpp:17]   --->   Operation 2146 'add' 'add_ln17_561' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2147 [1/1] (2.55ns)   --->   "%add_ln17_562 = add i32 %mul_ln17_582, %mul_ln17_583" [Brutal_design.cpp:17]   --->   Operation 2147 'add' 'add_ln17_562' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2148 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_563 = add i32 %add_ln17_562, %add_ln17_561" [Brutal_design.cpp:17]   --->   Operation 2148 'add' 'add_ln17_563' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2149 [1/1] (2.55ns)   --->   "%add_ln17_565 = add i32 %mul_ln17_584, %mul_ln17_585" [Brutal_design.cpp:17]   --->   Operation 2149 'add' 'add_ln17_565' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2150 [1/1] (2.55ns)   --->   "%add_ln17_566 = add i32 %mul_ln17_586, %mul_ln17_587" [Brutal_design.cpp:17]   --->   Operation 2150 'add' 'add_ln17_566' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_568 = add i32 %mul_ln17_588, %mul_ln17_589" [Brutal_design.cpp:17]   --->   Operation 2151 'add' 'add_ln17_568' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2152 [1/1] (2.55ns)   --->   "%add_ln17_569 = add i32 %mul_ln17_590, %mul_ln17_591" [Brutal_design.cpp:17]   --->   Operation 2152 'add' 'add_ln17_569' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2153 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_570 = add i32 %add_ln17_569, %add_ln17_568" [Brutal_design.cpp:17]   --->   Operation 2153 'add' 'add_ln17_570' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_573 = add i32 %mul_ln17_592, %mul_ln17_593" [Brutal_design.cpp:17]   --->   Operation 2154 'add' 'add_ln17_573' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2155 [1/1] (2.55ns)   --->   "%add_ln17_574 = add i32 %mul_ln17_594, %mul_ln17_595" [Brutal_design.cpp:17]   --->   Operation 2155 'add' 'add_ln17_574' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2156 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_575 = add i32 %add_ln17_574, %add_ln17_573" [Brutal_design.cpp:17]   --->   Operation 2156 'add' 'add_ln17_575' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_576 = add i32 %mul_ln17_596, %mul_ln17_597" [Brutal_design.cpp:17]   --->   Operation 2157 'add' 'add_ln17_576' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2158 [1/1] (2.55ns)   --->   "%add_ln17_577 = add i32 %mul_ln17_598, %mul_ln17_599" [Brutal_design.cpp:17]   --->   Operation 2158 'add' 'add_ln17_577' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2159 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_578 = add i32 %add_ln17_577, %add_ln17_576" [Brutal_design.cpp:17]   --->   Operation 2159 'add' 'add_ln17_578' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2160 [1/1] (2.55ns)   --->   "%add_ln17_580 = add i32 %mul_ln17_600, %mul_ln17_601" [Brutal_design.cpp:17]   --->   Operation 2160 'add' 'add_ln17_580' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2161 [1/1] (2.55ns)   --->   "%add_ln17_581 = add i32 %mul_ln17_602, %mul_ln17_603" [Brutal_design.cpp:17]   --->   Operation 2161 'add' 'add_ln17_581' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_583 = add i32 %mul_ln17_604, %mul_ln17_605" [Brutal_design.cpp:17]   --->   Operation 2162 'add' 'add_ln17_583' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2163 [1/1] (2.55ns)   --->   "%add_ln17_584 = add i32 %mul_ln17_606, %mul_ln17_607" [Brutal_design.cpp:17]   --->   Operation 2163 'add' 'add_ln17_584' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2164 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_585 = add i32 %add_ln17_584, %add_ln17_583" [Brutal_design.cpp:17]   --->   Operation 2164 'add' 'add_ln17_585' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2165 [1/1] (2.55ns)   --->   "%add_ln17_589 = add i32 %mul_ln17_608, %mul_ln17_609" [Brutal_design.cpp:17]   --->   Operation 2165 'add' 'add_ln17_589' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2166 [1/1] (2.55ns)   --->   "%add_ln17_590 = add i32 %mul_ln17_610, %mul_ln17_611" [Brutal_design.cpp:17]   --->   Operation 2166 'add' 'add_ln17_590' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_592 = add i32 %mul_ln17_612, %mul_ln17_613" [Brutal_design.cpp:17]   --->   Operation 2167 'add' 'add_ln17_592' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2168 [1/1] (2.55ns)   --->   "%add_ln17_593 = add i32 %mul_ln17_614, %mul_ln17_615" [Brutal_design.cpp:17]   --->   Operation 2168 'add' 'add_ln17_593' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2169 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_594 = add i32 %add_ln17_593, %add_ln17_592" [Brutal_design.cpp:17]   --->   Operation 2169 'add' 'add_ln17_594' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2170 [1/1] (2.55ns)   --->   "%add_ln17_596 = add i32 %mul_ln17_616, %mul_ln17_617" [Brutal_design.cpp:17]   --->   Operation 2170 'add' 'add_ln17_596' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2171 [1/1] (2.55ns)   --->   "%add_ln17_597 = add i32 %mul_ln17_618, %mul_ln17_619" [Brutal_design.cpp:17]   --->   Operation 2171 'add' 'add_ln17_597' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_599 = add i32 %mul_ln17_620, %mul_ln17_621" [Brutal_design.cpp:17]   --->   Operation 2172 'add' 'add_ln17_599' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2173 [1/1] (2.55ns)   --->   "%add_ln17_600 = add i32 %mul_ln17_622, %mul_ln17_623" [Brutal_design.cpp:17]   --->   Operation 2173 'add' 'add_ln17_600' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2174 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_601 = add i32 %add_ln17_600, %add_ln17_599" [Brutal_design.cpp:17]   --->   Operation 2174 'add' 'add_ln17_601' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_604 = add i32 %mul_ln17_624, %mul_ln17_625" [Brutal_design.cpp:17]   --->   Operation 2175 'add' 'add_ln17_604' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2176 [1/1] (2.55ns)   --->   "%add_ln17_605 = add i32 %mul_ln17_626, %mul_ln17_627" [Brutal_design.cpp:17]   --->   Operation 2176 'add' 'add_ln17_605' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2177 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_606 = add i32 %add_ln17_605, %add_ln17_604" [Brutal_design.cpp:17]   --->   Operation 2177 'add' 'add_ln17_606' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_607 = add i32 %mul_ln17_628, %mul_ln17_629" [Brutal_design.cpp:17]   --->   Operation 2178 'add' 'add_ln17_607' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2179 [1/1] (2.55ns)   --->   "%add_ln17_608 = add i32 %mul_ln17_630, %mul_ln17_631" [Brutal_design.cpp:17]   --->   Operation 2179 'add' 'add_ln17_608' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2180 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_609 = add i32 %add_ln17_608, %add_ln17_607" [Brutal_design.cpp:17]   --->   Operation 2180 'add' 'add_ln17_609' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2181 [1/1] (2.55ns)   --->   "%add_ln17_611 = add i32 %mul_ln17_632, %mul_ln17_633" [Brutal_design.cpp:17]   --->   Operation 2181 'add' 'add_ln17_611' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2182 [1/1] (2.55ns)   --->   "%add_ln17_612 = add i32 %mul_ln17_634, %mul_ln17_635" [Brutal_design.cpp:17]   --->   Operation 2182 'add' 'add_ln17_612' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_614 = add i32 %mul_ln17_636, %mul_ln17_637" [Brutal_design.cpp:17]   --->   Operation 2183 'add' 'add_ln17_614' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2184 [1/1] (2.55ns)   --->   "%add_ln17_615 = add i32 %mul_ln17_638, %mul_ln17_639" [Brutal_design.cpp:17]   --->   Operation 2184 'add' 'add_ln17_615' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2185 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_616 = add i32 %add_ln17_615, %add_ln17_614" [Brutal_design.cpp:17]   --->   Operation 2185 'add' 'add_ln17_616' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2186 [1/1] (8.51ns)   --->   "%mul_ln17_640 = mul nsw i32 %trunc_ln17_21, %trunc_ln17_22" [Brutal_design.cpp:17]   --->   Operation 2186 'mul' 'mul_ln17_640' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2187 [1/1] (8.51ns)   --->   "%mul_ln17_641 = mul nsw i32 %tmp_688, %tmp_689" [Brutal_design.cpp:17]   --->   Operation 2187 'mul' 'mul_ln17_641' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2188 [1/1] (8.51ns)   --->   "%mul_ln17_642 = mul nsw i32 %tmp_690, %tmp_691" [Brutal_design.cpp:17]   --->   Operation 2188 'mul' 'mul_ln17_642' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2189 [1/1] (8.51ns)   --->   "%mul_ln17_643 = mul nsw i32 %tmp_692, %tmp_693" [Brutal_design.cpp:17]   --->   Operation 2189 'mul' 'mul_ln17_643' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2190 [1/1] (8.51ns)   --->   "%mul_ln17_644 = mul nsw i32 %tmp_694, %tmp_695" [Brutal_design.cpp:17]   --->   Operation 2190 'mul' 'mul_ln17_644' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2191 [1/1] (8.51ns)   --->   "%mul_ln17_645 = mul nsw i32 %tmp_696, %tmp_697" [Brutal_design.cpp:17]   --->   Operation 2191 'mul' 'mul_ln17_645' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2192 [1/1] (8.51ns)   --->   "%mul_ln17_646 = mul nsw i32 %tmp_698, %tmp_699" [Brutal_design.cpp:17]   --->   Operation 2192 'mul' 'mul_ln17_646' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2193 [1/1] (8.51ns)   --->   "%mul_ln17_647 = mul nsw i32 %tmp_700, %tmp_701" [Brutal_design.cpp:17]   --->   Operation 2193 'mul' 'mul_ln17_647' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2194 [1/1] (8.51ns)   --->   "%mul_ln17_648 = mul nsw i32 %tmp_702, %tmp_703" [Brutal_design.cpp:17]   --->   Operation 2194 'mul' 'mul_ln17_648' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2195 [1/1] (8.51ns)   --->   "%mul_ln17_649 = mul nsw i32 %tmp_704, %tmp_705" [Brutal_design.cpp:17]   --->   Operation 2195 'mul' 'mul_ln17_649' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2196 [1/1] (8.51ns)   --->   "%mul_ln17_650 = mul nsw i32 %tmp_706, %tmp_707" [Brutal_design.cpp:17]   --->   Operation 2196 'mul' 'mul_ln17_650' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2197 [1/1] (8.51ns)   --->   "%mul_ln17_651 = mul nsw i32 %tmp_708, %tmp_709" [Brutal_design.cpp:17]   --->   Operation 2197 'mul' 'mul_ln17_651' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2198 [1/1] (8.51ns)   --->   "%mul_ln17_652 = mul nsw i32 %tmp_710, %tmp_711" [Brutal_design.cpp:17]   --->   Operation 2198 'mul' 'mul_ln17_652' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2199 [1/1] (8.51ns)   --->   "%mul_ln17_653 = mul nsw i32 %tmp_712, %tmp_713" [Brutal_design.cpp:17]   --->   Operation 2199 'mul' 'mul_ln17_653' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2200 [1/1] (8.51ns)   --->   "%mul_ln17_654 = mul nsw i32 %tmp_714, %tmp_715" [Brutal_design.cpp:17]   --->   Operation 2200 'mul' 'mul_ln17_654' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2201 [1/1] (8.51ns)   --->   "%mul_ln17_655 = mul nsw i32 %tmp_716, %tmp_717" [Brutal_design.cpp:17]   --->   Operation 2201 'mul' 'mul_ln17_655' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2202 [1/1] (8.51ns)   --->   "%mul_ln17_656 = mul nsw i32 %tmp_718, %tmp_719" [Brutal_design.cpp:17]   --->   Operation 2202 'mul' 'mul_ln17_656' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2203 [1/1] (8.51ns)   --->   "%mul_ln17_657 = mul nsw i32 %tmp_720, %tmp_721" [Brutal_design.cpp:17]   --->   Operation 2203 'mul' 'mul_ln17_657' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2204 [1/1] (8.51ns)   --->   "%mul_ln17_658 = mul nsw i32 %tmp_658, %tmp_722" [Brutal_design.cpp:17]   --->   Operation 2204 'mul' 'mul_ln17_658' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2205 [1/1] (8.51ns)   --->   "%mul_ln17_659 = mul nsw i32 %tmp_660, %tmp_723" [Brutal_design.cpp:17]   --->   Operation 2205 'mul' 'mul_ln17_659' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2206 [1/1] (8.51ns)   --->   "%mul_ln17_660 = mul nsw i32 %tmp_662, %tmp_724" [Brutal_design.cpp:17]   --->   Operation 2206 'mul' 'mul_ln17_660' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2207 [1/1] (8.51ns)   --->   "%mul_ln17_661 = mul nsw i32 %tmp_664, %tmp_725" [Brutal_design.cpp:17]   --->   Operation 2207 'mul' 'mul_ln17_661' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2208 [1/1] (8.51ns)   --->   "%mul_ln17_662 = mul nsw i32 %tmp_666, %tmp_726" [Brutal_design.cpp:17]   --->   Operation 2208 'mul' 'mul_ln17_662' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2209 [1/1] (8.51ns)   --->   "%mul_ln17_663 = mul nsw i32 %tmp_668, %tmp_727" [Brutal_design.cpp:17]   --->   Operation 2209 'mul' 'mul_ln17_663' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2210 [1/1] (8.51ns)   --->   "%mul_ln17_664 = mul nsw i32 %tmp_670, %tmp_728" [Brutal_design.cpp:17]   --->   Operation 2210 'mul' 'mul_ln17_664' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2211 [1/1] (8.51ns)   --->   "%mul_ln17_665 = mul nsw i32 %tmp_672, %tmp_729" [Brutal_design.cpp:17]   --->   Operation 2211 'mul' 'mul_ln17_665' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2212 [1/1] (8.51ns)   --->   "%mul_ln17_666 = mul nsw i32 %tmp_674, %tmp_730" [Brutal_design.cpp:17]   --->   Operation 2212 'mul' 'mul_ln17_666' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2213 [1/1] (8.51ns)   --->   "%mul_ln17_667 = mul nsw i32 %tmp_676, %tmp_731" [Brutal_design.cpp:17]   --->   Operation 2213 'mul' 'mul_ln17_667' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2214 [1/1] (8.51ns)   --->   "%mul_ln17_668 = mul nsw i32 %tmp_678, %tmp_732" [Brutal_design.cpp:17]   --->   Operation 2214 'mul' 'mul_ln17_668' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2215 [1/1] (8.51ns)   --->   "%mul_ln17_669 = mul nsw i32 %tmp_680, %tmp_733" [Brutal_design.cpp:17]   --->   Operation 2215 'mul' 'mul_ln17_669' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2216 [1/1] (8.51ns)   --->   "%mul_ln17_670 = mul nsw i32 %tmp_682, %tmp_734" [Brutal_design.cpp:17]   --->   Operation 2216 'mul' 'mul_ln17_670' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2217 [1/1] (8.51ns)   --->   "%mul_ln17_671 = mul nsw i32 %tmp_684, %tmp_735" [Brutal_design.cpp:17]   --->   Operation 2217 'mul' 'mul_ln17_671' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2218 [1/1] (8.51ns)   --->   "%mul_ln17_672 = mul nsw i32 %trunc_ln17_21, %trunc_ln17_23" [Brutal_design.cpp:17]   --->   Operation 2218 'mul' 'mul_ln17_672' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2219 [1/1] (8.51ns)   --->   "%mul_ln17_673 = mul nsw i32 %tmp_688, %tmp_737" [Brutal_design.cpp:17]   --->   Operation 2219 'mul' 'mul_ln17_673' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2220 [1/1] (8.51ns)   --->   "%mul_ln17_674 = mul nsw i32 %tmp_690, %tmp_738" [Brutal_design.cpp:17]   --->   Operation 2220 'mul' 'mul_ln17_674' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2221 [1/1] (8.51ns)   --->   "%mul_ln17_675 = mul nsw i32 %tmp_692, %tmp_739" [Brutal_design.cpp:17]   --->   Operation 2221 'mul' 'mul_ln17_675' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2222 [1/1] (8.51ns)   --->   "%mul_ln17_676 = mul nsw i32 %tmp_694, %tmp_740" [Brutal_design.cpp:17]   --->   Operation 2222 'mul' 'mul_ln17_676' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2223 [1/1] (8.51ns)   --->   "%mul_ln17_677 = mul nsw i32 %tmp_696, %tmp_741" [Brutal_design.cpp:17]   --->   Operation 2223 'mul' 'mul_ln17_677' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2224 [1/1] (8.51ns)   --->   "%mul_ln17_678 = mul nsw i32 %tmp_698, %tmp_742" [Brutal_design.cpp:17]   --->   Operation 2224 'mul' 'mul_ln17_678' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2225 [1/1] (8.51ns)   --->   "%mul_ln17_679 = mul nsw i32 %tmp_700, %tmp_743" [Brutal_design.cpp:17]   --->   Operation 2225 'mul' 'mul_ln17_679' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2226 [1/1] (8.51ns)   --->   "%mul_ln17_680 = mul nsw i32 %tmp_702, %tmp_744" [Brutal_design.cpp:17]   --->   Operation 2226 'mul' 'mul_ln17_680' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2227 [1/1] (8.51ns)   --->   "%mul_ln17_681 = mul nsw i32 %tmp_704, %tmp_745" [Brutal_design.cpp:17]   --->   Operation 2227 'mul' 'mul_ln17_681' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2228 [1/1] (8.51ns)   --->   "%mul_ln17_682 = mul nsw i32 %tmp_706, %tmp_746" [Brutal_design.cpp:17]   --->   Operation 2228 'mul' 'mul_ln17_682' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2229 [1/1] (8.51ns)   --->   "%mul_ln17_683 = mul nsw i32 %tmp_708, %tmp_747" [Brutal_design.cpp:17]   --->   Operation 2229 'mul' 'mul_ln17_683' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2230 [1/1] (8.51ns)   --->   "%mul_ln17_684 = mul nsw i32 %tmp_710, %tmp_748" [Brutal_design.cpp:17]   --->   Operation 2230 'mul' 'mul_ln17_684' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2231 [1/1] (8.51ns)   --->   "%mul_ln17_685 = mul nsw i32 %tmp_712, %tmp_749" [Brutal_design.cpp:17]   --->   Operation 2231 'mul' 'mul_ln17_685' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2232 [1/1] (8.51ns)   --->   "%mul_ln17_686 = mul nsw i32 %tmp_714, %tmp_750" [Brutal_design.cpp:17]   --->   Operation 2232 'mul' 'mul_ln17_686' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2233 [1/1] (8.51ns)   --->   "%mul_ln17_687 = mul nsw i32 %tmp_716, %tmp_751" [Brutal_design.cpp:17]   --->   Operation 2233 'mul' 'mul_ln17_687' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2234 [1/1] (8.51ns)   --->   "%mul_ln17_688 = mul nsw i32 %tmp_718, %tmp_752" [Brutal_design.cpp:17]   --->   Operation 2234 'mul' 'mul_ln17_688' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2235 [1/1] (8.51ns)   --->   "%mul_ln17_689 = mul nsw i32 %tmp_720, %tmp_753" [Brutal_design.cpp:17]   --->   Operation 2235 'mul' 'mul_ln17_689' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2236 [1/1] (8.51ns)   --->   "%mul_ln17_690 = mul nsw i32 %tmp_658, %tmp_754" [Brutal_design.cpp:17]   --->   Operation 2236 'mul' 'mul_ln17_690' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2237 [1/1] (8.51ns)   --->   "%mul_ln17_691 = mul nsw i32 %tmp_660, %tmp_755" [Brutal_design.cpp:17]   --->   Operation 2237 'mul' 'mul_ln17_691' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2238 [1/1] (8.51ns)   --->   "%mul_ln17_692 = mul nsw i32 %tmp_662, %tmp_756" [Brutal_design.cpp:17]   --->   Operation 2238 'mul' 'mul_ln17_692' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2239 [1/1] (8.51ns)   --->   "%mul_ln17_693 = mul nsw i32 %tmp_664, %tmp_757" [Brutal_design.cpp:17]   --->   Operation 2239 'mul' 'mul_ln17_693' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2240 [1/1] (8.51ns)   --->   "%mul_ln17_694 = mul nsw i32 %tmp_666, %tmp_758" [Brutal_design.cpp:17]   --->   Operation 2240 'mul' 'mul_ln17_694' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2241 [1/1] (8.51ns)   --->   "%mul_ln17_695 = mul nsw i32 %tmp_668, %tmp_759" [Brutal_design.cpp:17]   --->   Operation 2241 'mul' 'mul_ln17_695' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2242 [1/1] (8.51ns)   --->   "%mul_ln17_696 = mul nsw i32 %tmp_670, %tmp_760" [Brutal_design.cpp:17]   --->   Operation 2242 'mul' 'mul_ln17_696' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2243 [1/1] (8.51ns)   --->   "%mul_ln17_697 = mul nsw i32 %tmp_672, %tmp_761" [Brutal_design.cpp:17]   --->   Operation 2243 'mul' 'mul_ln17_697' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2244 [1/1] (8.51ns)   --->   "%mul_ln17_698 = mul nsw i32 %tmp_674, %tmp_762" [Brutal_design.cpp:17]   --->   Operation 2244 'mul' 'mul_ln17_698' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2245 [1/1] (8.51ns)   --->   "%mul_ln17_699 = mul nsw i32 %tmp_676, %tmp_763" [Brutal_design.cpp:17]   --->   Operation 2245 'mul' 'mul_ln17_699' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2246 [1/1] (8.51ns)   --->   "%mul_ln17_700 = mul nsw i32 %tmp_678, %tmp_764" [Brutal_design.cpp:17]   --->   Operation 2246 'mul' 'mul_ln17_700' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2247 [1/1] (8.51ns)   --->   "%mul_ln17_701 = mul nsw i32 %tmp_680, %tmp_765" [Brutal_design.cpp:17]   --->   Operation 2247 'mul' 'mul_ln17_701' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2248 [1/1] (8.51ns)   --->   "%mul_ln17_702 = mul nsw i32 %tmp_682, %tmp_766" [Brutal_design.cpp:17]   --->   Operation 2248 'mul' 'mul_ln17_702' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2249 [1/1] (8.51ns)   --->   "%mul_ln17_703 = mul nsw i32 %tmp_684, %tmp_767" [Brutal_design.cpp:17]   --->   Operation 2249 'mul' 'mul_ln17_703' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2250 [1/2] (3.25ns)   --->   "%B_load_22 = load i1024* %B_addr_22, align 8" [Brutal_design.cpp:17]   --->   Operation 2250 'load' 'B_load_22' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 2251 [1/1] (0.00ns)   --->   "%trunc_ln17_24 = trunc i1024 %B_load_22 to i32" [Brutal_design.cpp:17]   --->   Operation 2251 'trunc' 'trunc_ln17_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2252 [1/1] (0.00ns)   --->   "%tmp_769 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 2252 'partselect' 'tmp_769' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2253 [1/1] (0.00ns)   --->   "%tmp_770 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 2253 'partselect' 'tmp_770' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2254 [1/1] (0.00ns)   --->   "%tmp_771 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 2254 'partselect' 'tmp_771' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2255 [1/1] (0.00ns)   --->   "%tmp_772 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 2255 'partselect' 'tmp_772' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2256 [1/1] (0.00ns)   --->   "%tmp_773 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 2256 'partselect' 'tmp_773' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2257 [1/1] (0.00ns)   --->   "%tmp_774 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 2257 'partselect' 'tmp_774' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2258 [1/1] (0.00ns)   --->   "%tmp_775 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 2258 'partselect' 'tmp_775' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2259 [1/1] (0.00ns)   --->   "%tmp_776 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 2259 'partselect' 'tmp_776' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2260 [1/1] (0.00ns)   --->   "%tmp_777 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 2260 'partselect' 'tmp_777' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2261 [1/1] (0.00ns)   --->   "%tmp_778 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 2261 'partselect' 'tmp_778' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2262 [1/1] (0.00ns)   --->   "%tmp_779 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 2262 'partselect' 'tmp_779' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2263 [1/1] (0.00ns)   --->   "%tmp_780 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 2263 'partselect' 'tmp_780' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2264 [1/1] (0.00ns)   --->   "%tmp_781 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 2264 'partselect' 'tmp_781' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2265 [1/1] (0.00ns)   --->   "%tmp_782 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 2265 'partselect' 'tmp_782' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2266 [1/1] (0.00ns)   --->   "%tmp_783 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 2266 'partselect' 'tmp_783' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2267 [1/1] (0.00ns)   --->   "%tmp_784 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 2267 'partselect' 'tmp_784' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2268 [1/1] (0.00ns)   --->   "%tmp_785 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 2268 'partselect' 'tmp_785' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2269 [1/1] (0.00ns)   --->   "%tmp_786 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 2269 'partselect' 'tmp_786' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2270 [1/1] (0.00ns)   --->   "%tmp_787 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 2270 'partselect' 'tmp_787' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2271 [1/1] (0.00ns)   --->   "%tmp_788 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 2271 'partselect' 'tmp_788' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2272 [1/1] (0.00ns)   --->   "%tmp_789 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 2272 'partselect' 'tmp_789' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2273 [1/1] (0.00ns)   --->   "%tmp_790 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 2273 'partselect' 'tmp_790' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2274 [1/1] (0.00ns)   --->   "%tmp_791 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 2274 'partselect' 'tmp_791' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2275 [1/1] (0.00ns)   --->   "%tmp_792 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 2275 'partselect' 'tmp_792' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2276 [1/1] (0.00ns)   --->   "%tmp_793 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 2276 'partselect' 'tmp_793' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2277 [1/1] (0.00ns)   --->   "%tmp_794 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 2277 'partselect' 'tmp_794' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2278 [1/1] (0.00ns)   --->   "%tmp_795 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 2278 'partselect' 'tmp_795' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2279 [1/1] (0.00ns)   --->   "%tmp_796 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 2279 'partselect' 'tmp_796' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2280 [1/1] (0.00ns)   --->   "%tmp_797 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 2280 'partselect' 'tmp_797' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2281 [1/1] (0.00ns)   --->   "%tmp_798 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 2281 'partselect' 'tmp_798' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2282 [1/1] (0.00ns)   --->   "%tmp_799 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_22, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 2282 'partselect' 'tmp_799' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2283 [1/2] (3.25ns)   --->   "%B_load_23 = load i1024* %B_addr_23, align 8" [Brutal_design.cpp:17]   --->   Operation 2283 'load' 'B_load_23' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 2284 [1/1] (0.00ns)   --->   "%trunc_ln17_25 = trunc i1024 %B_load_23 to i32" [Brutal_design.cpp:17]   --->   Operation 2284 'trunc' 'trunc_ln17_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2285 [1/1] (0.00ns)   --->   "%tmp_801 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 2285 'partselect' 'tmp_801' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2286 [1/1] (0.00ns)   --->   "%tmp_802 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 2286 'partselect' 'tmp_802' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2287 [1/1] (0.00ns)   --->   "%tmp_803 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 2287 'partselect' 'tmp_803' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2288 [1/1] (0.00ns)   --->   "%tmp_804 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 2288 'partselect' 'tmp_804' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2289 [1/1] (0.00ns)   --->   "%tmp_805 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 2289 'partselect' 'tmp_805' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2290 [1/1] (0.00ns)   --->   "%tmp_806 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 2290 'partselect' 'tmp_806' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2291 [1/1] (0.00ns)   --->   "%tmp_807 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 2291 'partselect' 'tmp_807' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2292 [1/1] (0.00ns)   --->   "%tmp_808 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 2292 'partselect' 'tmp_808' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2293 [1/1] (0.00ns)   --->   "%tmp_809 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 2293 'partselect' 'tmp_809' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2294 [1/1] (0.00ns)   --->   "%tmp_810 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 2294 'partselect' 'tmp_810' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2295 [1/1] (0.00ns)   --->   "%tmp_811 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 2295 'partselect' 'tmp_811' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2296 [1/1] (0.00ns)   --->   "%tmp_812 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 2296 'partselect' 'tmp_812' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2297 [1/1] (0.00ns)   --->   "%tmp_813 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 2297 'partselect' 'tmp_813' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2298 [1/1] (0.00ns)   --->   "%tmp_814 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 2298 'partselect' 'tmp_814' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2299 [1/1] (0.00ns)   --->   "%tmp_815 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 2299 'partselect' 'tmp_815' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2300 [1/1] (0.00ns)   --->   "%tmp_816 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 2300 'partselect' 'tmp_816' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2301 [1/1] (0.00ns)   --->   "%tmp_817 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 2301 'partselect' 'tmp_817' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2302 [1/1] (0.00ns)   --->   "%tmp_818 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 2302 'partselect' 'tmp_818' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2303 [1/1] (0.00ns)   --->   "%tmp_819 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 2303 'partselect' 'tmp_819' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2304 [1/1] (0.00ns)   --->   "%tmp_820 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 2304 'partselect' 'tmp_820' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2305 [1/1] (0.00ns)   --->   "%tmp_821 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 2305 'partselect' 'tmp_821' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2306 [1/1] (0.00ns)   --->   "%tmp_822 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 2306 'partselect' 'tmp_822' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2307 [1/1] (0.00ns)   --->   "%tmp_823 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 2307 'partselect' 'tmp_823' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2308 [1/1] (0.00ns)   --->   "%tmp_824 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 2308 'partselect' 'tmp_824' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2309 [1/1] (0.00ns)   --->   "%tmp_825 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 2309 'partselect' 'tmp_825' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2310 [1/1] (0.00ns)   --->   "%tmp_826 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 2310 'partselect' 'tmp_826' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2311 [1/1] (0.00ns)   --->   "%tmp_827 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 2311 'partselect' 'tmp_827' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2312 [1/1] (0.00ns)   --->   "%tmp_828 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 2312 'partselect' 'tmp_828' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2313 [1/1] (0.00ns)   --->   "%tmp_829 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 2313 'partselect' 'tmp_829' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2314 [1/1] (0.00ns)   --->   "%tmp_830 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 2314 'partselect' 'tmp_830' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2315 [1/1] (0.00ns)   --->   "%tmp_831 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_23, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 2315 'partselect' 'tmp_831' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 2316 [2/2] (3.25ns)   --->   "%B_load_24 = load i1024* %B_addr_24, align 8" [Brutal_design.cpp:17]   --->   Operation 2316 'load' 'B_load_24' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 2317 [2/2] (3.25ns)   --->   "%B_load_25 = load i1024* %B_addr_25, align 8" [Brutal_design.cpp:17]   --->   Operation 2317 'load' 'B_load_25' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 8.74>
ST_15 : Operation 2318 [1/1] (0.00ns)   --->   "%or_ln19_15 = or i11 %tmp_1, 16" [Brutal_design.cpp:19]   --->   Operation 2318 'or' 'or_ln19_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2319 [1/1] (0.00ns)   --->   "%tmp_512 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_15)" [Brutal_design.cpp:19]   --->   Operation 2319 'bitconcatenate' 'tmp_512' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2320 [1/1] (0.00ns)   --->   "%AB_addr_16 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_512" [Brutal_design.cpp:19]   --->   Operation 2320 'getelementptr' 'AB_addr_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2321 [1/1] (0.00ns)   --->   "%or_ln19_16 = or i11 %tmp_1, 17" [Brutal_design.cpp:19]   --->   Operation 2321 'or' 'or_ln19_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2322 [1/1] (0.00ns)   --->   "%tmp_544 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_16)" [Brutal_design.cpp:19]   --->   Operation 2322 'bitconcatenate' 'tmp_544' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2323 [1/1] (0.00ns)   --->   "%AB_addr_17 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_544" [Brutal_design.cpp:19]   --->   Operation 2323 'getelementptr' 'AB_addr_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_510 = add i32 %add_ln17_509, %add_ln17_502" [Brutal_design.cpp:17]   --->   Operation 2324 'add' 'add_ln17_510' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2325 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_526 = add nsw i32 %add_ln17_525, %add_ln17_510" [Brutal_design.cpp:17]   --->   Operation 2325 'add' 'add_ln17_526' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2326 [1/1] (3.25ns)   --->   "store i32 %add_ln17_526, i32* %AB_addr_16, align 4" [Brutal_design.cpp:19]   --->   Operation 2326 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 2327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_541 = add i32 %add_ln17_540, %add_ln17_533" [Brutal_design.cpp:17]   --->   Operation 2327 'add' 'add_ln17_541' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2328 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_557 = add nsw i32 %add_ln17_556, %add_ln17_541" [Brutal_design.cpp:17]   --->   Operation 2328 'add' 'add_ln17_557' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2329 [1/1] (3.25ns)   --->   "store i32 %add_ln17_557, i32* %AB_addr_17, align 4" [Brutal_design.cpp:19]   --->   Operation 2329 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 2330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_560 = add i32 %add_ln17_559, %add_ln17_558" [Brutal_design.cpp:17]   --->   Operation 2330 'add' 'add_ln17_560' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2331 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_564 = add i32 %add_ln17_563, %add_ln17_560" [Brutal_design.cpp:17]   --->   Operation 2331 'add' 'add_ln17_564' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_567 = add i32 %add_ln17_566, %add_ln17_565" [Brutal_design.cpp:17]   --->   Operation 2332 'add' 'add_ln17_567' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2333 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_571 = add i32 %add_ln17_570, %add_ln17_567" [Brutal_design.cpp:17]   --->   Operation 2333 'add' 'add_ln17_571' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_579 = add i32 %add_ln17_578, %add_ln17_575" [Brutal_design.cpp:17]   --->   Operation 2334 'add' 'add_ln17_579' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_582 = add i32 %add_ln17_581, %add_ln17_580" [Brutal_design.cpp:17]   --->   Operation 2335 'add' 'add_ln17_582' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2336 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_586 = add i32 %add_ln17_585, %add_ln17_582" [Brutal_design.cpp:17]   --->   Operation 2336 'add' 'add_ln17_586' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2337 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_587 = add i32 %add_ln17_586, %add_ln17_579" [Brutal_design.cpp:17]   --->   Operation 2337 'add' 'add_ln17_587' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_591 = add i32 %add_ln17_590, %add_ln17_589" [Brutal_design.cpp:17]   --->   Operation 2338 'add' 'add_ln17_591' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2339 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_595 = add i32 %add_ln17_594, %add_ln17_591" [Brutal_design.cpp:17]   --->   Operation 2339 'add' 'add_ln17_595' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_598 = add i32 %add_ln17_597, %add_ln17_596" [Brutal_design.cpp:17]   --->   Operation 2340 'add' 'add_ln17_598' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2341 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_602 = add i32 %add_ln17_601, %add_ln17_598" [Brutal_design.cpp:17]   --->   Operation 2341 'add' 'add_ln17_602' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_610 = add i32 %add_ln17_609, %add_ln17_606" [Brutal_design.cpp:17]   --->   Operation 2342 'add' 'add_ln17_610' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_613 = add i32 %add_ln17_612, %add_ln17_611" [Brutal_design.cpp:17]   --->   Operation 2343 'add' 'add_ln17_613' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2344 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_617 = add i32 %add_ln17_616, %add_ln17_613" [Brutal_design.cpp:17]   --->   Operation 2344 'add' 'add_ln17_617' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2345 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_618 = add i32 %add_ln17_617, %add_ln17_610" [Brutal_design.cpp:17]   --->   Operation 2345 'add' 'add_ln17_618' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2346 [1/1] (2.55ns)   --->   "%add_ln17_620 = add i32 %mul_ln17_640, %mul_ln17_641" [Brutal_design.cpp:17]   --->   Operation 2346 'add' 'add_ln17_620' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2347 [1/1] (2.55ns)   --->   "%add_ln17_621 = add i32 %mul_ln17_642, %mul_ln17_643" [Brutal_design.cpp:17]   --->   Operation 2347 'add' 'add_ln17_621' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_623 = add i32 %mul_ln17_644, %mul_ln17_645" [Brutal_design.cpp:17]   --->   Operation 2348 'add' 'add_ln17_623' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2349 [1/1] (2.55ns)   --->   "%add_ln17_624 = add i32 %mul_ln17_646, %mul_ln17_647" [Brutal_design.cpp:17]   --->   Operation 2349 'add' 'add_ln17_624' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2350 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_625 = add i32 %add_ln17_624, %add_ln17_623" [Brutal_design.cpp:17]   --->   Operation 2350 'add' 'add_ln17_625' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2351 [1/1] (2.55ns)   --->   "%add_ln17_627 = add i32 %mul_ln17_648, %mul_ln17_649" [Brutal_design.cpp:17]   --->   Operation 2351 'add' 'add_ln17_627' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2352 [1/1] (2.55ns)   --->   "%add_ln17_628 = add i32 %mul_ln17_650, %mul_ln17_651" [Brutal_design.cpp:17]   --->   Operation 2352 'add' 'add_ln17_628' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_630 = add i32 %mul_ln17_652, %mul_ln17_653" [Brutal_design.cpp:17]   --->   Operation 2353 'add' 'add_ln17_630' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2354 [1/1] (2.55ns)   --->   "%add_ln17_631 = add i32 %mul_ln17_654, %mul_ln17_655" [Brutal_design.cpp:17]   --->   Operation 2354 'add' 'add_ln17_631' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2355 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_632 = add i32 %add_ln17_631, %add_ln17_630" [Brutal_design.cpp:17]   --->   Operation 2355 'add' 'add_ln17_632' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_635 = add i32 %mul_ln17_656, %mul_ln17_657" [Brutal_design.cpp:17]   --->   Operation 2356 'add' 'add_ln17_635' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2357 [1/1] (2.55ns)   --->   "%add_ln17_636 = add i32 %mul_ln17_658, %mul_ln17_659" [Brutal_design.cpp:17]   --->   Operation 2357 'add' 'add_ln17_636' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2358 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_637 = add i32 %add_ln17_636, %add_ln17_635" [Brutal_design.cpp:17]   --->   Operation 2358 'add' 'add_ln17_637' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_638 = add i32 %mul_ln17_660, %mul_ln17_661" [Brutal_design.cpp:17]   --->   Operation 2359 'add' 'add_ln17_638' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2360 [1/1] (2.55ns)   --->   "%add_ln17_639 = add i32 %mul_ln17_662, %mul_ln17_663" [Brutal_design.cpp:17]   --->   Operation 2360 'add' 'add_ln17_639' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2361 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_640 = add i32 %add_ln17_639, %add_ln17_638" [Brutal_design.cpp:17]   --->   Operation 2361 'add' 'add_ln17_640' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2362 [1/1] (2.55ns)   --->   "%add_ln17_642 = add i32 %mul_ln17_664, %mul_ln17_665" [Brutal_design.cpp:17]   --->   Operation 2362 'add' 'add_ln17_642' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2363 [1/1] (2.55ns)   --->   "%add_ln17_643 = add i32 %mul_ln17_666, %mul_ln17_667" [Brutal_design.cpp:17]   --->   Operation 2363 'add' 'add_ln17_643' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_645 = add i32 %mul_ln17_668, %mul_ln17_669" [Brutal_design.cpp:17]   --->   Operation 2364 'add' 'add_ln17_645' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2365 [1/1] (2.55ns)   --->   "%add_ln17_646 = add i32 %mul_ln17_670, %mul_ln17_671" [Brutal_design.cpp:17]   --->   Operation 2365 'add' 'add_ln17_646' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2366 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_647 = add i32 %add_ln17_646, %add_ln17_645" [Brutal_design.cpp:17]   --->   Operation 2366 'add' 'add_ln17_647' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2367 [1/1] (2.55ns)   --->   "%add_ln17_651 = add i32 %mul_ln17_672, %mul_ln17_673" [Brutal_design.cpp:17]   --->   Operation 2367 'add' 'add_ln17_651' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2368 [1/1] (2.55ns)   --->   "%add_ln17_652 = add i32 %mul_ln17_674, %mul_ln17_675" [Brutal_design.cpp:17]   --->   Operation 2368 'add' 'add_ln17_652' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_654 = add i32 %mul_ln17_676, %mul_ln17_677" [Brutal_design.cpp:17]   --->   Operation 2369 'add' 'add_ln17_654' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2370 [1/1] (2.55ns)   --->   "%add_ln17_655 = add i32 %mul_ln17_678, %mul_ln17_679" [Brutal_design.cpp:17]   --->   Operation 2370 'add' 'add_ln17_655' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2371 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_656 = add i32 %add_ln17_655, %add_ln17_654" [Brutal_design.cpp:17]   --->   Operation 2371 'add' 'add_ln17_656' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2372 [1/1] (2.55ns)   --->   "%add_ln17_658 = add i32 %mul_ln17_680, %mul_ln17_681" [Brutal_design.cpp:17]   --->   Operation 2372 'add' 'add_ln17_658' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2373 [1/1] (2.55ns)   --->   "%add_ln17_659 = add i32 %mul_ln17_682, %mul_ln17_683" [Brutal_design.cpp:17]   --->   Operation 2373 'add' 'add_ln17_659' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_661 = add i32 %mul_ln17_684, %mul_ln17_685" [Brutal_design.cpp:17]   --->   Operation 2374 'add' 'add_ln17_661' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2375 [1/1] (2.55ns)   --->   "%add_ln17_662 = add i32 %mul_ln17_686, %mul_ln17_687" [Brutal_design.cpp:17]   --->   Operation 2375 'add' 'add_ln17_662' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2376 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_663 = add i32 %add_ln17_662, %add_ln17_661" [Brutal_design.cpp:17]   --->   Operation 2376 'add' 'add_ln17_663' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_666 = add i32 %mul_ln17_688, %mul_ln17_689" [Brutal_design.cpp:17]   --->   Operation 2377 'add' 'add_ln17_666' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2378 [1/1] (2.55ns)   --->   "%add_ln17_667 = add i32 %mul_ln17_690, %mul_ln17_691" [Brutal_design.cpp:17]   --->   Operation 2378 'add' 'add_ln17_667' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2379 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_668 = add i32 %add_ln17_667, %add_ln17_666" [Brutal_design.cpp:17]   --->   Operation 2379 'add' 'add_ln17_668' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_669 = add i32 %mul_ln17_692, %mul_ln17_693" [Brutal_design.cpp:17]   --->   Operation 2380 'add' 'add_ln17_669' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2381 [1/1] (2.55ns)   --->   "%add_ln17_670 = add i32 %mul_ln17_694, %mul_ln17_695" [Brutal_design.cpp:17]   --->   Operation 2381 'add' 'add_ln17_670' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2382 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_671 = add i32 %add_ln17_670, %add_ln17_669" [Brutal_design.cpp:17]   --->   Operation 2382 'add' 'add_ln17_671' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2383 [1/1] (2.55ns)   --->   "%add_ln17_673 = add i32 %mul_ln17_696, %mul_ln17_697" [Brutal_design.cpp:17]   --->   Operation 2383 'add' 'add_ln17_673' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2384 [1/1] (2.55ns)   --->   "%add_ln17_674 = add i32 %mul_ln17_698, %mul_ln17_699" [Brutal_design.cpp:17]   --->   Operation 2384 'add' 'add_ln17_674' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_676 = add i32 %mul_ln17_700, %mul_ln17_701" [Brutal_design.cpp:17]   --->   Operation 2385 'add' 'add_ln17_676' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2386 [1/1] (2.55ns)   --->   "%add_ln17_677 = add i32 %mul_ln17_702, %mul_ln17_703" [Brutal_design.cpp:17]   --->   Operation 2386 'add' 'add_ln17_677' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2387 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_678 = add i32 %add_ln17_677, %add_ln17_676" [Brutal_design.cpp:17]   --->   Operation 2387 'add' 'add_ln17_678' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2388 [1/1] (8.51ns)   --->   "%mul_ln17_704 = mul nsw i32 %trunc_ln17_21, %trunc_ln17_24" [Brutal_design.cpp:17]   --->   Operation 2388 'mul' 'mul_ln17_704' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2389 [1/1] (8.51ns)   --->   "%mul_ln17_705 = mul nsw i32 %tmp_688, %tmp_769" [Brutal_design.cpp:17]   --->   Operation 2389 'mul' 'mul_ln17_705' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2390 [1/1] (8.51ns)   --->   "%mul_ln17_706 = mul nsw i32 %tmp_690, %tmp_770" [Brutal_design.cpp:17]   --->   Operation 2390 'mul' 'mul_ln17_706' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2391 [1/1] (8.51ns)   --->   "%mul_ln17_707 = mul nsw i32 %tmp_692, %tmp_771" [Brutal_design.cpp:17]   --->   Operation 2391 'mul' 'mul_ln17_707' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2392 [1/1] (8.51ns)   --->   "%mul_ln17_708 = mul nsw i32 %tmp_694, %tmp_772" [Brutal_design.cpp:17]   --->   Operation 2392 'mul' 'mul_ln17_708' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2393 [1/1] (8.51ns)   --->   "%mul_ln17_709 = mul nsw i32 %tmp_696, %tmp_773" [Brutal_design.cpp:17]   --->   Operation 2393 'mul' 'mul_ln17_709' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2394 [1/1] (8.51ns)   --->   "%mul_ln17_710 = mul nsw i32 %tmp_698, %tmp_774" [Brutal_design.cpp:17]   --->   Operation 2394 'mul' 'mul_ln17_710' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2395 [1/1] (8.51ns)   --->   "%mul_ln17_711 = mul nsw i32 %tmp_700, %tmp_775" [Brutal_design.cpp:17]   --->   Operation 2395 'mul' 'mul_ln17_711' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2396 [1/1] (8.51ns)   --->   "%mul_ln17_712 = mul nsw i32 %tmp_702, %tmp_776" [Brutal_design.cpp:17]   --->   Operation 2396 'mul' 'mul_ln17_712' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2397 [1/1] (8.51ns)   --->   "%mul_ln17_713 = mul nsw i32 %tmp_704, %tmp_777" [Brutal_design.cpp:17]   --->   Operation 2397 'mul' 'mul_ln17_713' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2398 [1/1] (8.51ns)   --->   "%mul_ln17_714 = mul nsw i32 %tmp_706, %tmp_778" [Brutal_design.cpp:17]   --->   Operation 2398 'mul' 'mul_ln17_714' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2399 [1/1] (8.51ns)   --->   "%mul_ln17_715 = mul nsw i32 %tmp_708, %tmp_779" [Brutal_design.cpp:17]   --->   Operation 2399 'mul' 'mul_ln17_715' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2400 [1/1] (8.51ns)   --->   "%mul_ln17_716 = mul nsw i32 %tmp_710, %tmp_780" [Brutal_design.cpp:17]   --->   Operation 2400 'mul' 'mul_ln17_716' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2401 [1/1] (8.51ns)   --->   "%mul_ln17_717 = mul nsw i32 %tmp_712, %tmp_781" [Brutal_design.cpp:17]   --->   Operation 2401 'mul' 'mul_ln17_717' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2402 [1/1] (8.51ns)   --->   "%mul_ln17_718 = mul nsw i32 %tmp_714, %tmp_782" [Brutal_design.cpp:17]   --->   Operation 2402 'mul' 'mul_ln17_718' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2403 [1/1] (8.51ns)   --->   "%mul_ln17_719 = mul nsw i32 %tmp_716, %tmp_783" [Brutal_design.cpp:17]   --->   Operation 2403 'mul' 'mul_ln17_719' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2404 [1/1] (8.51ns)   --->   "%mul_ln17_720 = mul nsw i32 %tmp_718, %tmp_784" [Brutal_design.cpp:17]   --->   Operation 2404 'mul' 'mul_ln17_720' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2405 [1/1] (8.51ns)   --->   "%mul_ln17_721 = mul nsw i32 %tmp_720, %tmp_785" [Brutal_design.cpp:17]   --->   Operation 2405 'mul' 'mul_ln17_721' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2406 [1/1] (8.51ns)   --->   "%mul_ln17_722 = mul nsw i32 %tmp_658, %tmp_786" [Brutal_design.cpp:17]   --->   Operation 2406 'mul' 'mul_ln17_722' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2407 [1/1] (8.51ns)   --->   "%mul_ln17_723 = mul nsw i32 %tmp_660, %tmp_787" [Brutal_design.cpp:17]   --->   Operation 2407 'mul' 'mul_ln17_723' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2408 [1/1] (8.51ns)   --->   "%mul_ln17_724 = mul nsw i32 %tmp_662, %tmp_788" [Brutal_design.cpp:17]   --->   Operation 2408 'mul' 'mul_ln17_724' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2409 [1/1] (8.51ns)   --->   "%mul_ln17_725 = mul nsw i32 %tmp_664, %tmp_789" [Brutal_design.cpp:17]   --->   Operation 2409 'mul' 'mul_ln17_725' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2410 [1/1] (8.51ns)   --->   "%mul_ln17_726 = mul nsw i32 %tmp_666, %tmp_790" [Brutal_design.cpp:17]   --->   Operation 2410 'mul' 'mul_ln17_726' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2411 [1/1] (8.51ns)   --->   "%mul_ln17_727 = mul nsw i32 %tmp_668, %tmp_791" [Brutal_design.cpp:17]   --->   Operation 2411 'mul' 'mul_ln17_727' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2412 [1/1] (8.51ns)   --->   "%mul_ln17_728 = mul nsw i32 %tmp_670, %tmp_792" [Brutal_design.cpp:17]   --->   Operation 2412 'mul' 'mul_ln17_728' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2413 [1/1] (8.51ns)   --->   "%mul_ln17_729 = mul nsw i32 %tmp_672, %tmp_793" [Brutal_design.cpp:17]   --->   Operation 2413 'mul' 'mul_ln17_729' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2414 [1/1] (8.51ns)   --->   "%mul_ln17_730 = mul nsw i32 %tmp_674, %tmp_794" [Brutal_design.cpp:17]   --->   Operation 2414 'mul' 'mul_ln17_730' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2415 [1/1] (8.51ns)   --->   "%mul_ln17_731 = mul nsw i32 %tmp_676, %tmp_795" [Brutal_design.cpp:17]   --->   Operation 2415 'mul' 'mul_ln17_731' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2416 [1/1] (8.51ns)   --->   "%mul_ln17_732 = mul nsw i32 %tmp_678, %tmp_796" [Brutal_design.cpp:17]   --->   Operation 2416 'mul' 'mul_ln17_732' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2417 [1/1] (8.51ns)   --->   "%mul_ln17_733 = mul nsw i32 %tmp_680, %tmp_797" [Brutal_design.cpp:17]   --->   Operation 2417 'mul' 'mul_ln17_733' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2418 [1/1] (8.51ns)   --->   "%mul_ln17_734 = mul nsw i32 %tmp_682, %tmp_798" [Brutal_design.cpp:17]   --->   Operation 2418 'mul' 'mul_ln17_734' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2419 [1/1] (8.51ns)   --->   "%mul_ln17_735 = mul nsw i32 %tmp_684, %tmp_799" [Brutal_design.cpp:17]   --->   Operation 2419 'mul' 'mul_ln17_735' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2420 [1/1] (8.51ns)   --->   "%mul_ln17_736 = mul nsw i32 %trunc_ln17_21, %trunc_ln17_25" [Brutal_design.cpp:17]   --->   Operation 2420 'mul' 'mul_ln17_736' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2421 [1/1] (8.51ns)   --->   "%mul_ln17_737 = mul nsw i32 %tmp_688, %tmp_801" [Brutal_design.cpp:17]   --->   Operation 2421 'mul' 'mul_ln17_737' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2422 [1/1] (8.51ns)   --->   "%mul_ln17_738 = mul nsw i32 %tmp_690, %tmp_802" [Brutal_design.cpp:17]   --->   Operation 2422 'mul' 'mul_ln17_738' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2423 [1/1] (8.51ns)   --->   "%mul_ln17_739 = mul nsw i32 %tmp_692, %tmp_803" [Brutal_design.cpp:17]   --->   Operation 2423 'mul' 'mul_ln17_739' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2424 [1/1] (8.51ns)   --->   "%mul_ln17_740 = mul nsw i32 %tmp_694, %tmp_804" [Brutal_design.cpp:17]   --->   Operation 2424 'mul' 'mul_ln17_740' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2425 [1/1] (8.51ns)   --->   "%mul_ln17_741 = mul nsw i32 %tmp_696, %tmp_805" [Brutal_design.cpp:17]   --->   Operation 2425 'mul' 'mul_ln17_741' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2426 [1/1] (8.51ns)   --->   "%mul_ln17_742 = mul nsw i32 %tmp_698, %tmp_806" [Brutal_design.cpp:17]   --->   Operation 2426 'mul' 'mul_ln17_742' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2427 [1/1] (8.51ns)   --->   "%mul_ln17_743 = mul nsw i32 %tmp_700, %tmp_807" [Brutal_design.cpp:17]   --->   Operation 2427 'mul' 'mul_ln17_743' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2428 [1/1] (8.51ns)   --->   "%mul_ln17_744 = mul nsw i32 %tmp_702, %tmp_808" [Brutal_design.cpp:17]   --->   Operation 2428 'mul' 'mul_ln17_744' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2429 [1/1] (8.51ns)   --->   "%mul_ln17_745 = mul nsw i32 %tmp_704, %tmp_809" [Brutal_design.cpp:17]   --->   Operation 2429 'mul' 'mul_ln17_745' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2430 [1/1] (8.51ns)   --->   "%mul_ln17_746 = mul nsw i32 %tmp_706, %tmp_810" [Brutal_design.cpp:17]   --->   Operation 2430 'mul' 'mul_ln17_746' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2431 [1/1] (8.51ns)   --->   "%mul_ln17_747 = mul nsw i32 %tmp_708, %tmp_811" [Brutal_design.cpp:17]   --->   Operation 2431 'mul' 'mul_ln17_747' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2432 [1/1] (8.51ns)   --->   "%mul_ln17_748 = mul nsw i32 %tmp_710, %tmp_812" [Brutal_design.cpp:17]   --->   Operation 2432 'mul' 'mul_ln17_748' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2433 [1/1] (8.51ns)   --->   "%mul_ln17_749 = mul nsw i32 %tmp_712, %tmp_813" [Brutal_design.cpp:17]   --->   Operation 2433 'mul' 'mul_ln17_749' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2434 [1/1] (8.51ns)   --->   "%mul_ln17_750 = mul nsw i32 %tmp_714, %tmp_814" [Brutal_design.cpp:17]   --->   Operation 2434 'mul' 'mul_ln17_750' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2435 [1/1] (8.51ns)   --->   "%mul_ln17_751 = mul nsw i32 %tmp_716, %tmp_815" [Brutal_design.cpp:17]   --->   Operation 2435 'mul' 'mul_ln17_751' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2436 [1/1] (8.51ns)   --->   "%mul_ln17_752 = mul nsw i32 %tmp_718, %tmp_816" [Brutal_design.cpp:17]   --->   Operation 2436 'mul' 'mul_ln17_752' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2437 [1/1] (8.51ns)   --->   "%mul_ln17_753 = mul nsw i32 %tmp_720, %tmp_817" [Brutal_design.cpp:17]   --->   Operation 2437 'mul' 'mul_ln17_753' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2438 [1/1] (8.51ns)   --->   "%mul_ln17_754 = mul nsw i32 %tmp_658, %tmp_818" [Brutal_design.cpp:17]   --->   Operation 2438 'mul' 'mul_ln17_754' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2439 [1/1] (8.51ns)   --->   "%mul_ln17_755 = mul nsw i32 %tmp_660, %tmp_819" [Brutal_design.cpp:17]   --->   Operation 2439 'mul' 'mul_ln17_755' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2440 [1/1] (8.51ns)   --->   "%mul_ln17_756 = mul nsw i32 %tmp_662, %tmp_820" [Brutal_design.cpp:17]   --->   Operation 2440 'mul' 'mul_ln17_756' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2441 [1/1] (8.51ns)   --->   "%mul_ln17_757 = mul nsw i32 %tmp_664, %tmp_821" [Brutal_design.cpp:17]   --->   Operation 2441 'mul' 'mul_ln17_757' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2442 [1/1] (8.51ns)   --->   "%mul_ln17_758 = mul nsw i32 %tmp_666, %tmp_822" [Brutal_design.cpp:17]   --->   Operation 2442 'mul' 'mul_ln17_758' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2443 [1/1] (8.51ns)   --->   "%mul_ln17_759 = mul nsw i32 %tmp_668, %tmp_823" [Brutal_design.cpp:17]   --->   Operation 2443 'mul' 'mul_ln17_759' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2444 [1/1] (8.51ns)   --->   "%mul_ln17_760 = mul nsw i32 %tmp_670, %tmp_824" [Brutal_design.cpp:17]   --->   Operation 2444 'mul' 'mul_ln17_760' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2445 [1/1] (8.51ns)   --->   "%mul_ln17_761 = mul nsw i32 %tmp_672, %tmp_825" [Brutal_design.cpp:17]   --->   Operation 2445 'mul' 'mul_ln17_761' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2446 [1/1] (8.51ns)   --->   "%mul_ln17_762 = mul nsw i32 %tmp_674, %tmp_826" [Brutal_design.cpp:17]   --->   Operation 2446 'mul' 'mul_ln17_762' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2447 [1/1] (8.51ns)   --->   "%mul_ln17_763 = mul nsw i32 %tmp_676, %tmp_827" [Brutal_design.cpp:17]   --->   Operation 2447 'mul' 'mul_ln17_763' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2448 [1/1] (8.51ns)   --->   "%mul_ln17_764 = mul nsw i32 %tmp_678, %tmp_828" [Brutal_design.cpp:17]   --->   Operation 2448 'mul' 'mul_ln17_764' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2449 [1/1] (8.51ns)   --->   "%mul_ln17_765 = mul nsw i32 %tmp_680, %tmp_829" [Brutal_design.cpp:17]   --->   Operation 2449 'mul' 'mul_ln17_765' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2450 [1/1] (8.51ns)   --->   "%mul_ln17_766 = mul nsw i32 %tmp_682, %tmp_830" [Brutal_design.cpp:17]   --->   Operation 2450 'mul' 'mul_ln17_766' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2451 [1/1] (8.51ns)   --->   "%mul_ln17_767 = mul nsw i32 %tmp_684, %tmp_831" [Brutal_design.cpp:17]   --->   Operation 2451 'mul' 'mul_ln17_767' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2452 [1/2] (3.25ns)   --->   "%B_load_24 = load i1024* %B_addr_24, align 8" [Brutal_design.cpp:17]   --->   Operation 2452 'load' 'B_load_24' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 2453 [1/1] (0.00ns)   --->   "%trunc_ln17_26 = trunc i1024 %B_load_24 to i32" [Brutal_design.cpp:17]   --->   Operation 2453 'trunc' 'trunc_ln17_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2454 [1/1] (0.00ns)   --->   "%tmp_833 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 2454 'partselect' 'tmp_833' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2455 [1/1] (0.00ns)   --->   "%tmp_834 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 2455 'partselect' 'tmp_834' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2456 [1/1] (0.00ns)   --->   "%tmp_835 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 2456 'partselect' 'tmp_835' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2457 [1/1] (0.00ns)   --->   "%tmp_836 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 2457 'partselect' 'tmp_836' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2458 [1/1] (0.00ns)   --->   "%tmp_837 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 2458 'partselect' 'tmp_837' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2459 [1/1] (0.00ns)   --->   "%tmp_838 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 2459 'partselect' 'tmp_838' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2460 [1/1] (0.00ns)   --->   "%tmp_839 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 2460 'partselect' 'tmp_839' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2461 [1/1] (0.00ns)   --->   "%tmp_840 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 2461 'partselect' 'tmp_840' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2462 [1/1] (0.00ns)   --->   "%tmp_841 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 2462 'partselect' 'tmp_841' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2463 [1/1] (0.00ns)   --->   "%tmp_842 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 2463 'partselect' 'tmp_842' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2464 [1/1] (0.00ns)   --->   "%tmp_843 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 2464 'partselect' 'tmp_843' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2465 [1/1] (0.00ns)   --->   "%tmp_844 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 2465 'partselect' 'tmp_844' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2466 [1/1] (0.00ns)   --->   "%tmp_845 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 2466 'partselect' 'tmp_845' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2467 [1/1] (0.00ns)   --->   "%tmp_846 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 2467 'partselect' 'tmp_846' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2468 [1/1] (0.00ns)   --->   "%tmp_847 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 2468 'partselect' 'tmp_847' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2469 [1/1] (0.00ns)   --->   "%tmp_848 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 2469 'partselect' 'tmp_848' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2470 [1/1] (0.00ns)   --->   "%tmp_849 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 2470 'partselect' 'tmp_849' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2471 [1/1] (0.00ns)   --->   "%tmp_850 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 2471 'partselect' 'tmp_850' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2472 [1/1] (0.00ns)   --->   "%tmp_851 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 2472 'partselect' 'tmp_851' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2473 [1/1] (0.00ns)   --->   "%tmp_852 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 2473 'partselect' 'tmp_852' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2474 [1/1] (0.00ns)   --->   "%tmp_853 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 2474 'partselect' 'tmp_853' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2475 [1/1] (0.00ns)   --->   "%tmp_854 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 2475 'partselect' 'tmp_854' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2476 [1/1] (0.00ns)   --->   "%tmp_855 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 2476 'partselect' 'tmp_855' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2477 [1/1] (0.00ns)   --->   "%tmp_856 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 2477 'partselect' 'tmp_856' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2478 [1/1] (0.00ns)   --->   "%tmp_857 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 2478 'partselect' 'tmp_857' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2479 [1/1] (0.00ns)   --->   "%tmp_858 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 2479 'partselect' 'tmp_858' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2480 [1/1] (0.00ns)   --->   "%tmp_859 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 2480 'partselect' 'tmp_859' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2481 [1/1] (0.00ns)   --->   "%tmp_860 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 2481 'partselect' 'tmp_860' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2482 [1/1] (0.00ns)   --->   "%tmp_861 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 2482 'partselect' 'tmp_861' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2483 [1/1] (0.00ns)   --->   "%tmp_862 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 2483 'partselect' 'tmp_862' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2484 [1/1] (0.00ns)   --->   "%tmp_863 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_24, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 2484 'partselect' 'tmp_863' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2485 [1/2] (3.25ns)   --->   "%B_load_25 = load i1024* %B_addr_25, align 8" [Brutal_design.cpp:17]   --->   Operation 2485 'load' 'B_load_25' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 2486 [1/1] (0.00ns)   --->   "%trunc_ln17_27 = trunc i1024 %B_load_25 to i32" [Brutal_design.cpp:17]   --->   Operation 2486 'trunc' 'trunc_ln17_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2487 [1/1] (0.00ns)   --->   "%tmp_865 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 2487 'partselect' 'tmp_865' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2488 [1/1] (0.00ns)   --->   "%tmp_866 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 2488 'partselect' 'tmp_866' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2489 [1/1] (0.00ns)   --->   "%tmp_867 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 2489 'partselect' 'tmp_867' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2490 [1/1] (0.00ns)   --->   "%tmp_868 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 2490 'partselect' 'tmp_868' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2491 [1/1] (0.00ns)   --->   "%tmp_869 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 2491 'partselect' 'tmp_869' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2492 [1/1] (0.00ns)   --->   "%tmp_870 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 2492 'partselect' 'tmp_870' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2493 [1/1] (0.00ns)   --->   "%tmp_871 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 2493 'partselect' 'tmp_871' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2494 [1/1] (0.00ns)   --->   "%tmp_872 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 2494 'partselect' 'tmp_872' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2495 [1/1] (0.00ns)   --->   "%tmp_873 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 2495 'partselect' 'tmp_873' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2496 [1/1] (0.00ns)   --->   "%tmp_874 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 2496 'partselect' 'tmp_874' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2497 [1/1] (0.00ns)   --->   "%tmp_875 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 2497 'partselect' 'tmp_875' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2498 [1/1] (0.00ns)   --->   "%tmp_876 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 2498 'partselect' 'tmp_876' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2499 [1/1] (0.00ns)   --->   "%tmp_877 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 2499 'partselect' 'tmp_877' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2500 [1/1] (0.00ns)   --->   "%tmp_878 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 2500 'partselect' 'tmp_878' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2501 [1/1] (0.00ns)   --->   "%tmp_879 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 2501 'partselect' 'tmp_879' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2502 [1/1] (0.00ns)   --->   "%tmp_880 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 2502 'partselect' 'tmp_880' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2503 [1/1] (0.00ns)   --->   "%tmp_881 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 2503 'partselect' 'tmp_881' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2504 [1/1] (0.00ns)   --->   "%tmp_882 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 2504 'partselect' 'tmp_882' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2505 [1/1] (0.00ns)   --->   "%tmp_883 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 2505 'partselect' 'tmp_883' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2506 [1/1] (0.00ns)   --->   "%tmp_884 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 2506 'partselect' 'tmp_884' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2507 [1/1] (0.00ns)   --->   "%tmp_885 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 2507 'partselect' 'tmp_885' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2508 [1/1] (0.00ns)   --->   "%tmp_886 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 2508 'partselect' 'tmp_886' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2509 [1/1] (0.00ns)   --->   "%tmp_887 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 2509 'partselect' 'tmp_887' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2510 [1/1] (0.00ns)   --->   "%tmp_888 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 2510 'partselect' 'tmp_888' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2511 [1/1] (0.00ns)   --->   "%tmp_889 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 2511 'partselect' 'tmp_889' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2512 [1/1] (0.00ns)   --->   "%tmp_890 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 2512 'partselect' 'tmp_890' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2513 [1/1] (0.00ns)   --->   "%tmp_891 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 2513 'partselect' 'tmp_891' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2514 [1/1] (0.00ns)   --->   "%tmp_892 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 2514 'partselect' 'tmp_892' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2515 [1/1] (0.00ns)   --->   "%tmp_893 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 2515 'partselect' 'tmp_893' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2516 [1/1] (0.00ns)   --->   "%tmp_894 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 2516 'partselect' 'tmp_894' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2517 [1/1] (0.00ns)   --->   "%tmp_895 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_25, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 2517 'partselect' 'tmp_895' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 2518 [2/2] (3.25ns)   --->   "%B_load_26 = load i1024* %B_addr_26, align 8" [Brutal_design.cpp:17]   --->   Operation 2518 'load' 'B_load_26' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 2519 [2/2] (3.25ns)   --->   "%B_load_27 = load i1024* %B_addr_27, align 8" [Brutal_design.cpp:17]   --->   Operation 2519 'load' 'B_load_27' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 8.74>
ST_16 : Operation 2520 [1/1] (0.00ns)   --->   "%or_ln19_17 = or i11 %tmp_1, 18" [Brutal_design.cpp:19]   --->   Operation 2520 'or' 'or_ln19_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2521 [1/1] (0.00ns)   --->   "%tmp_576 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_17)" [Brutal_design.cpp:19]   --->   Operation 2521 'bitconcatenate' 'tmp_576' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2522 [1/1] (0.00ns)   --->   "%AB_addr_18 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_576" [Brutal_design.cpp:19]   --->   Operation 2522 'getelementptr' 'AB_addr_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2523 [1/1] (0.00ns)   --->   "%or_ln19_18 = or i11 %tmp_1, 19" [Brutal_design.cpp:19]   --->   Operation 2523 'or' 'or_ln19_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2524 [1/1] (0.00ns)   --->   "%tmp_608 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_18)" [Brutal_design.cpp:19]   --->   Operation 2524 'bitconcatenate' 'tmp_608' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2525 [1/1] (0.00ns)   --->   "%AB_addr_19 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_608" [Brutal_design.cpp:19]   --->   Operation 2525 'getelementptr' 'AB_addr_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_572 = add i32 %add_ln17_571, %add_ln17_564" [Brutal_design.cpp:17]   --->   Operation 2526 'add' 'add_ln17_572' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2527 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_588 = add nsw i32 %add_ln17_587, %add_ln17_572" [Brutal_design.cpp:17]   --->   Operation 2527 'add' 'add_ln17_588' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2528 [1/1] (3.25ns)   --->   "store i32 %add_ln17_588, i32* %AB_addr_18, align 4" [Brutal_design.cpp:19]   --->   Operation 2528 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 2529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_603 = add i32 %add_ln17_602, %add_ln17_595" [Brutal_design.cpp:17]   --->   Operation 2529 'add' 'add_ln17_603' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2530 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_619 = add nsw i32 %add_ln17_618, %add_ln17_603" [Brutal_design.cpp:17]   --->   Operation 2530 'add' 'add_ln17_619' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2531 [1/1] (3.25ns)   --->   "store i32 %add_ln17_619, i32* %AB_addr_19, align 4" [Brutal_design.cpp:19]   --->   Operation 2531 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 2532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_622 = add i32 %add_ln17_621, %add_ln17_620" [Brutal_design.cpp:17]   --->   Operation 2532 'add' 'add_ln17_622' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2533 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_626 = add i32 %add_ln17_625, %add_ln17_622" [Brutal_design.cpp:17]   --->   Operation 2533 'add' 'add_ln17_626' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_629 = add i32 %add_ln17_628, %add_ln17_627" [Brutal_design.cpp:17]   --->   Operation 2534 'add' 'add_ln17_629' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2535 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_633 = add i32 %add_ln17_632, %add_ln17_629" [Brutal_design.cpp:17]   --->   Operation 2535 'add' 'add_ln17_633' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_641 = add i32 %add_ln17_640, %add_ln17_637" [Brutal_design.cpp:17]   --->   Operation 2536 'add' 'add_ln17_641' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_644 = add i32 %add_ln17_643, %add_ln17_642" [Brutal_design.cpp:17]   --->   Operation 2537 'add' 'add_ln17_644' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2538 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_648 = add i32 %add_ln17_647, %add_ln17_644" [Brutal_design.cpp:17]   --->   Operation 2538 'add' 'add_ln17_648' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2539 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_649 = add i32 %add_ln17_648, %add_ln17_641" [Brutal_design.cpp:17]   --->   Operation 2539 'add' 'add_ln17_649' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_653 = add i32 %add_ln17_652, %add_ln17_651" [Brutal_design.cpp:17]   --->   Operation 2540 'add' 'add_ln17_653' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2541 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_657 = add i32 %add_ln17_656, %add_ln17_653" [Brutal_design.cpp:17]   --->   Operation 2541 'add' 'add_ln17_657' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_660 = add i32 %add_ln17_659, %add_ln17_658" [Brutal_design.cpp:17]   --->   Operation 2542 'add' 'add_ln17_660' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2543 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_664 = add i32 %add_ln17_663, %add_ln17_660" [Brutal_design.cpp:17]   --->   Operation 2543 'add' 'add_ln17_664' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_672 = add i32 %add_ln17_671, %add_ln17_668" [Brutal_design.cpp:17]   --->   Operation 2544 'add' 'add_ln17_672' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_675 = add i32 %add_ln17_674, %add_ln17_673" [Brutal_design.cpp:17]   --->   Operation 2545 'add' 'add_ln17_675' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2546 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_679 = add i32 %add_ln17_678, %add_ln17_675" [Brutal_design.cpp:17]   --->   Operation 2546 'add' 'add_ln17_679' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2547 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_680 = add i32 %add_ln17_679, %add_ln17_672" [Brutal_design.cpp:17]   --->   Operation 2547 'add' 'add_ln17_680' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2548 [1/1] (2.55ns)   --->   "%add_ln17_682 = add i32 %mul_ln17_704, %mul_ln17_705" [Brutal_design.cpp:17]   --->   Operation 2548 'add' 'add_ln17_682' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2549 [1/1] (2.55ns)   --->   "%add_ln17_683 = add i32 %mul_ln17_706, %mul_ln17_707" [Brutal_design.cpp:17]   --->   Operation 2549 'add' 'add_ln17_683' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_685 = add i32 %mul_ln17_708, %mul_ln17_709" [Brutal_design.cpp:17]   --->   Operation 2550 'add' 'add_ln17_685' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2551 [1/1] (2.55ns)   --->   "%add_ln17_686 = add i32 %mul_ln17_710, %mul_ln17_711" [Brutal_design.cpp:17]   --->   Operation 2551 'add' 'add_ln17_686' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2552 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_687 = add i32 %add_ln17_686, %add_ln17_685" [Brutal_design.cpp:17]   --->   Operation 2552 'add' 'add_ln17_687' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2553 [1/1] (2.55ns)   --->   "%add_ln17_689 = add i32 %mul_ln17_712, %mul_ln17_713" [Brutal_design.cpp:17]   --->   Operation 2553 'add' 'add_ln17_689' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2554 [1/1] (2.55ns)   --->   "%add_ln17_690 = add i32 %mul_ln17_714, %mul_ln17_715" [Brutal_design.cpp:17]   --->   Operation 2554 'add' 'add_ln17_690' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_692 = add i32 %mul_ln17_716, %mul_ln17_717" [Brutal_design.cpp:17]   --->   Operation 2555 'add' 'add_ln17_692' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2556 [1/1] (2.55ns)   --->   "%add_ln17_693 = add i32 %mul_ln17_718, %mul_ln17_719" [Brutal_design.cpp:17]   --->   Operation 2556 'add' 'add_ln17_693' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2557 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_694 = add i32 %add_ln17_693, %add_ln17_692" [Brutal_design.cpp:17]   --->   Operation 2557 'add' 'add_ln17_694' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_697 = add i32 %mul_ln17_720, %mul_ln17_721" [Brutal_design.cpp:17]   --->   Operation 2558 'add' 'add_ln17_697' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2559 [1/1] (2.55ns)   --->   "%add_ln17_698 = add i32 %mul_ln17_722, %mul_ln17_723" [Brutal_design.cpp:17]   --->   Operation 2559 'add' 'add_ln17_698' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2560 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_699 = add i32 %add_ln17_698, %add_ln17_697" [Brutal_design.cpp:17]   --->   Operation 2560 'add' 'add_ln17_699' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_700 = add i32 %mul_ln17_724, %mul_ln17_725" [Brutal_design.cpp:17]   --->   Operation 2561 'add' 'add_ln17_700' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2562 [1/1] (2.55ns)   --->   "%add_ln17_701 = add i32 %mul_ln17_726, %mul_ln17_727" [Brutal_design.cpp:17]   --->   Operation 2562 'add' 'add_ln17_701' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2563 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_702 = add i32 %add_ln17_701, %add_ln17_700" [Brutal_design.cpp:17]   --->   Operation 2563 'add' 'add_ln17_702' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2564 [1/1] (2.55ns)   --->   "%add_ln17_704 = add i32 %mul_ln17_728, %mul_ln17_729" [Brutal_design.cpp:17]   --->   Operation 2564 'add' 'add_ln17_704' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2565 [1/1] (2.55ns)   --->   "%add_ln17_705 = add i32 %mul_ln17_730, %mul_ln17_731" [Brutal_design.cpp:17]   --->   Operation 2565 'add' 'add_ln17_705' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_707 = add i32 %mul_ln17_732, %mul_ln17_733" [Brutal_design.cpp:17]   --->   Operation 2566 'add' 'add_ln17_707' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2567 [1/1] (2.55ns)   --->   "%add_ln17_708 = add i32 %mul_ln17_734, %mul_ln17_735" [Brutal_design.cpp:17]   --->   Operation 2567 'add' 'add_ln17_708' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2568 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_709 = add i32 %add_ln17_708, %add_ln17_707" [Brutal_design.cpp:17]   --->   Operation 2568 'add' 'add_ln17_709' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2569 [1/1] (2.55ns)   --->   "%add_ln17_713 = add i32 %mul_ln17_736, %mul_ln17_737" [Brutal_design.cpp:17]   --->   Operation 2569 'add' 'add_ln17_713' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2570 [1/1] (2.55ns)   --->   "%add_ln17_714 = add i32 %mul_ln17_738, %mul_ln17_739" [Brutal_design.cpp:17]   --->   Operation 2570 'add' 'add_ln17_714' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_716 = add i32 %mul_ln17_740, %mul_ln17_741" [Brutal_design.cpp:17]   --->   Operation 2571 'add' 'add_ln17_716' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2572 [1/1] (2.55ns)   --->   "%add_ln17_717 = add i32 %mul_ln17_742, %mul_ln17_743" [Brutal_design.cpp:17]   --->   Operation 2572 'add' 'add_ln17_717' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2573 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_718 = add i32 %add_ln17_717, %add_ln17_716" [Brutal_design.cpp:17]   --->   Operation 2573 'add' 'add_ln17_718' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2574 [1/1] (2.55ns)   --->   "%add_ln17_720 = add i32 %mul_ln17_744, %mul_ln17_745" [Brutal_design.cpp:17]   --->   Operation 2574 'add' 'add_ln17_720' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2575 [1/1] (2.55ns)   --->   "%add_ln17_721 = add i32 %mul_ln17_746, %mul_ln17_747" [Brutal_design.cpp:17]   --->   Operation 2575 'add' 'add_ln17_721' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_723 = add i32 %mul_ln17_748, %mul_ln17_749" [Brutal_design.cpp:17]   --->   Operation 2576 'add' 'add_ln17_723' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2577 [1/1] (2.55ns)   --->   "%add_ln17_724 = add i32 %mul_ln17_750, %mul_ln17_751" [Brutal_design.cpp:17]   --->   Operation 2577 'add' 'add_ln17_724' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2578 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_725 = add i32 %add_ln17_724, %add_ln17_723" [Brutal_design.cpp:17]   --->   Operation 2578 'add' 'add_ln17_725' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_728 = add i32 %mul_ln17_752, %mul_ln17_753" [Brutal_design.cpp:17]   --->   Operation 2579 'add' 'add_ln17_728' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2580 [1/1] (2.55ns)   --->   "%add_ln17_729 = add i32 %mul_ln17_754, %mul_ln17_755" [Brutal_design.cpp:17]   --->   Operation 2580 'add' 'add_ln17_729' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2581 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_730 = add i32 %add_ln17_729, %add_ln17_728" [Brutal_design.cpp:17]   --->   Operation 2581 'add' 'add_ln17_730' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2582 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_731 = add i32 %mul_ln17_756, %mul_ln17_757" [Brutal_design.cpp:17]   --->   Operation 2582 'add' 'add_ln17_731' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2583 [1/1] (2.55ns)   --->   "%add_ln17_732 = add i32 %mul_ln17_758, %mul_ln17_759" [Brutal_design.cpp:17]   --->   Operation 2583 'add' 'add_ln17_732' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2584 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_733 = add i32 %add_ln17_732, %add_ln17_731" [Brutal_design.cpp:17]   --->   Operation 2584 'add' 'add_ln17_733' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2585 [1/1] (2.55ns)   --->   "%add_ln17_735 = add i32 %mul_ln17_760, %mul_ln17_761" [Brutal_design.cpp:17]   --->   Operation 2585 'add' 'add_ln17_735' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2586 [1/1] (2.55ns)   --->   "%add_ln17_736 = add i32 %mul_ln17_762, %mul_ln17_763" [Brutal_design.cpp:17]   --->   Operation 2586 'add' 'add_ln17_736' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_738 = add i32 %mul_ln17_764, %mul_ln17_765" [Brutal_design.cpp:17]   --->   Operation 2587 'add' 'add_ln17_738' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2588 [1/1] (2.55ns)   --->   "%add_ln17_739 = add i32 %mul_ln17_766, %mul_ln17_767" [Brutal_design.cpp:17]   --->   Operation 2588 'add' 'add_ln17_739' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2589 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_740 = add i32 %add_ln17_739, %add_ln17_738" [Brutal_design.cpp:17]   --->   Operation 2589 'add' 'add_ln17_740' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2590 [1/1] (8.51ns)   --->   "%mul_ln17_768 = mul nsw i32 %trunc_ln17_21, %trunc_ln17_26" [Brutal_design.cpp:17]   --->   Operation 2590 'mul' 'mul_ln17_768' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2591 [1/1] (8.51ns)   --->   "%mul_ln17_769 = mul nsw i32 %tmp_688, %tmp_833" [Brutal_design.cpp:17]   --->   Operation 2591 'mul' 'mul_ln17_769' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2592 [1/1] (8.51ns)   --->   "%mul_ln17_770 = mul nsw i32 %tmp_690, %tmp_834" [Brutal_design.cpp:17]   --->   Operation 2592 'mul' 'mul_ln17_770' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2593 [1/1] (8.51ns)   --->   "%mul_ln17_771 = mul nsw i32 %tmp_692, %tmp_835" [Brutal_design.cpp:17]   --->   Operation 2593 'mul' 'mul_ln17_771' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2594 [1/1] (8.51ns)   --->   "%mul_ln17_772 = mul nsw i32 %tmp_694, %tmp_836" [Brutal_design.cpp:17]   --->   Operation 2594 'mul' 'mul_ln17_772' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2595 [1/1] (8.51ns)   --->   "%mul_ln17_773 = mul nsw i32 %tmp_696, %tmp_837" [Brutal_design.cpp:17]   --->   Operation 2595 'mul' 'mul_ln17_773' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2596 [1/1] (8.51ns)   --->   "%mul_ln17_774 = mul nsw i32 %tmp_698, %tmp_838" [Brutal_design.cpp:17]   --->   Operation 2596 'mul' 'mul_ln17_774' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2597 [1/1] (8.51ns)   --->   "%mul_ln17_775 = mul nsw i32 %tmp_700, %tmp_839" [Brutal_design.cpp:17]   --->   Operation 2597 'mul' 'mul_ln17_775' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2598 [1/1] (8.51ns)   --->   "%mul_ln17_776 = mul nsw i32 %tmp_702, %tmp_840" [Brutal_design.cpp:17]   --->   Operation 2598 'mul' 'mul_ln17_776' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2599 [1/1] (8.51ns)   --->   "%mul_ln17_777 = mul nsw i32 %tmp_704, %tmp_841" [Brutal_design.cpp:17]   --->   Operation 2599 'mul' 'mul_ln17_777' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2600 [1/1] (8.51ns)   --->   "%mul_ln17_778 = mul nsw i32 %tmp_706, %tmp_842" [Brutal_design.cpp:17]   --->   Operation 2600 'mul' 'mul_ln17_778' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2601 [1/1] (8.51ns)   --->   "%mul_ln17_779 = mul nsw i32 %tmp_708, %tmp_843" [Brutal_design.cpp:17]   --->   Operation 2601 'mul' 'mul_ln17_779' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2602 [1/1] (8.51ns)   --->   "%mul_ln17_780 = mul nsw i32 %tmp_710, %tmp_844" [Brutal_design.cpp:17]   --->   Operation 2602 'mul' 'mul_ln17_780' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2603 [1/1] (8.51ns)   --->   "%mul_ln17_781 = mul nsw i32 %tmp_712, %tmp_845" [Brutal_design.cpp:17]   --->   Operation 2603 'mul' 'mul_ln17_781' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2604 [1/1] (8.51ns)   --->   "%mul_ln17_782 = mul nsw i32 %tmp_714, %tmp_846" [Brutal_design.cpp:17]   --->   Operation 2604 'mul' 'mul_ln17_782' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2605 [1/1] (8.51ns)   --->   "%mul_ln17_783 = mul nsw i32 %tmp_716, %tmp_847" [Brutal_design.cpp:17]   --->   Operation 2605 'mul' 'mul_ln17_783' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2606 [1/1] (8.51ns)   --->   "%mul_ln17_784 = mul nsw i32 %tmp_718, %tmp_848" [Brutal_design.cpp:17]   --->   Operation 2606 'mul' 'mul_ln17_784' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2607 [1/1] (8.51ns)   --->   "%mul_ln17_785 = mul nsw i32 %tmp_720, %tmp_849" [Brutal_design.cpp:17]   --->   Operation 2607 'mul' 'mul_ln17_785' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2608 [1/1] (8.51ns)   --->   "%mul_ln17_786 = mul nsw i32 %tmp_658, %tmp_850" [Brutal_design.cpp:17]   --->   Operation 2608 'mul' 'mul_ln17_786' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2609 [1/1] (8.51ns)   --->   "%mul_ln17_787 = mul nsw i32 %tmp_660, %tmp_851" [Brutal_design.cpp:17]   --->   Operation 2609 'mul' 'mul_ln17_787' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2610 [1/1] (8.51ns)   --->   "%mul_ln17_788 = mul nsw i32 %tmp_662, %tmp_852" [Brutal_design.cpp:17]   --->   Operation 2610 'mul' 'mul_ln17_788' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2611 [1/1] (8.51ns)   --->   "%mul_ln17_789 = mul nsw i32 %tmp_664, %tmp_853" [Brutal_design.cpp:17]   --->   Operation 2611 'mul' 'mul_ln17_789' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2612 [1/1] (8.51ns)   --->   "%mul_ln17_790 = mul nsw i32 %tmp_666, %tmp_854" [Brutal_design.cpp:17]   --->   Operation 2612 'mul' 'mul_ln17_790' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2613 [1/1] (8.51ns)   --->   "%mul_ln17_791 = mul nsw i32 %tmp_668, %tmp_855" [Brutal_design.cpp:17]   --->   Operation 2613 'mul' 'mul_ln17_791' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2614 [1/1] (8.51ns)   --->   "%mul_ln17_792 = mul nsw i32 %tmp_670, %tmp_856" [Brutal_design.cpp:17]   --->   Operation 2614 'mul' 'mul_ln17_792' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2615 [1/1] (8.51ns)   --->   "%mul_ln17_793 = mul nsw i32 %tmp_672, %tmp_857" [Brutal_design.cpp:17]   --->   Operation 2615 'mul' 'mul_ln17_793' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2616 [1/1] (8.51ns)   --->   "%mul_ln17_794 = mul nsw i32 %tmp_674, %tmp_858" [Brutal_design.cpp:17]   --->   Operation 2616 'mul' 'mul_ln17_794' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2617 [1/1] (8.51ns)   --->   "%mul_ln17_795 = mul nsw i32 %tmp_676, %tmp_859" [Brutal_design.cpp:17]   --->   Operation 2617 'mul' 'mul_ln17_795' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2618 [1/1] (8.51ns)   --->   "%mul_ln17_796 = mul nsw i32 %tmp_678, %tmp_860" [Brutal_design.cpp:17]   --->   Operation 2618 'mul' 'mul_ln17_796' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2619 [1/1] (8.51ns)   --->   "%mul_ln17_797 = mul nsw i32 %tmp_680, %tmp_861" [Brutal_design.cpp:17]   --->   Operation 2619 'mul' 'mul_ln17_797' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2620 [1/1] (8.51ns)   --->   "%mul_ln17_798 = mul nsw i32 %tmp_682, %tmp_862" [Brutal_design.cpp:17]   --->   Operation 2620 'mul' 'mul_ln17_798' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2621 [1/1] (8.51ns)   --->   "%mul_ln17_799 = mul nsw i32 %tmp_684, %tmp_863" [Brutal_design.cpp:17]   --->   Operation 2621 'mul' 'mul_ln17_799' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2622 [1/1] (8.51ns)   --->   "%mul_ln17_800 = mul nsw i32 %trunc_ln17_21, %trunc_ln17_27" [Brutal_design.cpp:17]   --->   Operation 2622 'mul' 'mul_ln17_800' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2623 [1/1] (8.51ns)   --->   "%mul_ln17_801 = mul nsw i32 %tmp_688, %tmp_865" [Brutal_design.cpp:17]   --->   Operation 2623 'mul' 'mul_ln17_801' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2624 [1/1] (8.51ns)   --->   "%mul_ln17_802 = mul nsw i32 %tmp_690, %tmp_866" [Brutal_design.cpp:17]   --->   Operation 2624 'mul' 'mul_ln17_802' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2625 [1/1] (8.51ns)   --->   "%mul_ln17_803 = mul nsw i32 %tmp_692, %tmp_867" [Brutal_design.cpp:17]   --->   Operation 2625 'mul' 'mul_ln17_803' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2626 [1/1] (8.51ns)   --->   "%mul_ln17_804 = mul nsw i32 %tmp_694, %tmp_868" [Brutal_design.cpp:17]   --->   Operation 2626 'mul' 'mul_ln17_804' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2627 [1/1] (8.51ns)   --->   "%mul_ln17_805 = mul nsw i32 %tmp_696, %tmp_869" [Brutal_design.cpp:17]   --->   Operation 2627 'mul' 'mul_ln17_805' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2628 [1/1] (8.51ns)   --->   "%mul_ln17_806 = mul nsw i32 %tmp_698, %tmp_870" [Brutal_design.cpp:17]   --->   Operation 2628 'mul' 'mul_ln17_806' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2629 [1/1] (8.51ns)   --->   "%mul_ln17_807 = mul nsw i32 %tmp_700, %tmp_871" [Brutal_design.cpp:17]   --->   Operation 2629 'mul' 'mul_ln17_807' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2630 [1/1] (8.51ns)   --->   "%mul_ln17_808 = mul nsw i32 %tmp_702, %tmp_872" [Brutal_design.cpp:17]   --->   Operation 2630 'mul' 'mul_ln17_808' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2631 [1/1] (8.51ns)   --->   "%mul_ln17_809 = mul nsw i32 %tmp_704, %tmp_873" [Brutal_design.cpp:17]   --->   Operation 2631 'mul' 'mul_ln17_809' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2632 [1/1] (8.51ns)   --->   "%mul_ln17_810 = mul nsw i32 %tmp_706, %tmp_874" [Brutal_design.cpp:17]   --->   Operation 2632 'mul' 'mul_ln17_810' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2633 [1/1] (8.51ns)   --->   "%mul_ln17_811 = mul nsw i32 %tmp_708, %tmp_875" [Brutal_design.cpp:17]   --->   Operation 2633 'mul' 'mul_ln17_811' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2634 [1/1] (8.51ns)   --->   "%mul_ln17_812 = mul nsw i32 %tmp_710, %tmp_876" [Brutal_design.cpp:17]   --->   Operation 2634 'mul' 'mul_ln17_812' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2635 [1/1] (8.51ns)   --->   "%mul_ln17_813 = mul nsw i32 %tmp_712, %tmp_877" [Brutal_design.cpp:17]   --->   Operation 2635 'mul' 'mul_ln17_813' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2636 [1/1] (8.51ns)   --->   "%mul_ln17_814 = mul nsw i32 %tmp_714, %tmp_878" [Brutal_design.cpp:17]   --->   Operation 2636 'mul' 'mul_ln17_814' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2637 [1/1] (8.51ns)   --->   "%mul_ln17_815 = mul nsw i32 %tmp_716, %tmp_879" [Brutal_design.cpp:17]   --->   Operation 2637 'mul' 'mul_ln17_815' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2638 [1/1] (8.51ns)   --->   "%mul_ln17_816 = mul nsw i32 %tmp_718, %tmp_880" [Brutal_design.cpp:17]   --->   Operation 2638 'mul' 'mul_ln17_816' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2639 [1/1] (8.51ns)   --->   "%mul_ln17_817 = mul nsw i32 %tmp_720, %tmp_881" [Brutal_design.cpp:17]   --->   Operation 2639 'mul' 'mul_ln17_817' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2640 [1/1] (8.51ns)   --->   "%mul_ln17_818 = mul nsw i32 %tmp_658, %tmp_882" [Brutal_design.cpp:17]   --->   Operation 2640 'mul' 'mul_ln17_818' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2641 [1/1] (8.51ns)   --->   "%mul_ln17_819 = mul nsw i32 %tmp_660, %tmp_883" [Brutal_design.cpp:17]   --->   Operation 2641 'mul' 'mul_ln17_819' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2642 [1/1] (8.51ns)   --->   "%mul_ln17_820 = mul nsw i32 %tmp_662, %tmp_884" [Brutal_design.cpp:17]   --->   Operation 2642 'mul' 'mul_ln17_820' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2643 [1/1] (8.51ns)   --->   "%mul_ln17_821 = mul nsw i32 %tmp_664, %tmp_885" [Brutal_design.cpp:17]   --->   Operation 2643 'mul' 'mul_ln17_821' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2644 [1/1] (8.51ns)   --->   "%mul_ln17_822 = mul nsw i32 %tmp_666, %tmp_886" [Brutal_design.cpp:17]   --->   Operation 2644 'mul' 'mul_ln17_822' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2645 [1/1] (8.51ns)   --->   "%mul_ln17_823 = mul nsw i32 %tmp_668, %tmp_887" [Brutal_design.cpp:17]   --->   Operation 2645 'mul' 'mul_ln17_823' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2646 [1/1] (8.51ns)   --->   "%mul_ln17_824 = mul nsw i32 %tmp_670, %tmp_888" [Brutal_design.cpp:17]   --->   Operation 2646 'mul' 'mul_ln17_824' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2647 [1/1] (8.51ns)   --->   "%mul_ln17_825 = mul nsw i32 %tmp_672, %tmp_889" [Brutal_design.cpp:17]   --->   Operation 2647 'mul' 'mul_ln17_825' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2648 [1/1] (8.51ns)   --->   "%mul_ln17_826 = mul nsw i32 %tmp_674, %tmp_890" [Brutal_design.cpp:17]   --->   Operation 2648 'mul' 'mul_ln17_826' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2649 [1/1] (8.51ns)   --->   "%mul_ln17_827 = mul nsw i32 %tmp_676, %tmp_891" [Brutal_design.cpp:17]   --->   Operation 2649 'mul' 'mul_ln17_827' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2650 [1/1] (8.51ns)   --->   "%mul_ln17_828 = mul nsw i32 %tmp_678, %tmp_892" [Brutal_design.cpp:17]   --->   Operation 2650 'mul' 'mul_ln17_828' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2651 [1/1] (8.51ns)   --->   "%mul_ln17_829 = mul nsw i32 %tmp_680, %tmp_893" [Brutal_design.cpp:17]   --->   Operation 2651 'mul' 'mul_ln17_829' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2652 [1/1] (8.51ns)   --->   "%mul_ln17_830 = mul nsw i32 %tmp_682, %tmp_894" [Brutal_design.cpp:17]   --->   Operation 2652 'mul' 'mul_ln17_830' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2653 [1/1] (8.51ns)   --->   "%mul_ln17_831 = mul nsw i32 %tmp_684, %tmp_895" [Brutal_design.cpp:17]   --->   Operation 2653 'mul' 'mul_ln17_831' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2654 [1/2] (3.25ns)   --->   "%B_load_26 = load i1024* %B_addr_26, align 8" [Brutal_design.cpp:17]   --->   Operation 2654 'load' 'B_load_26' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 2655 [1/1] (0.00ns)   --->   "%trunc_ln17_28 = trunc i1024 %B_load_26 to i32" [Brutal_design.cpp:17]   --->   Operation 2655 'trunc' 'trunc_ln17_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2656 [1/1] (0.00ns)   --->   "%tmp_897 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 2656 'partselect' 'tmp_897' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2657 [1/1] (0.00ns)   --->   "%tmp_898 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 2657 'partselect' 'tmp_898' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2658 [1/1] (0.00ns)   --->   "%tmp_899 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 2658 'partselect' 'tmp_899' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2659 [1/1] (0.00ns)   --->   "%tmp_900 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 2659 'partselect' 'tmp_900' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2660 [1/1] (0.00ns)   --->   "%tmp_901 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 2660 'partselect' 'tmp_901' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2661 [1/1] (0.00ns)   --->   "%tmp_902 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 2661 'partselect' 'tmp_902' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2662 [1/1] (0.00ns)   --->   "%tmp_903 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 2662 'partselect' 'tmp_903' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2663 [1/1] (0.00ns)   --->   "%tmp_904 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 2663 'partselect' 'tmp_904' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2664 [1/1] (0.00ns)   --->   "%tmp_905 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 2664 'partselect' 'tmp_905' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2665 [1/1] (0.00ns)   --->   "%tmp_906 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 2665 'partselect' 'tmp_906' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2666 [1/1] (0.00ns)   --->   "%tmp_907 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 2666 'partselect' 'tmp_907' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2667 [1/1] (0.00ns)   --->   "%tmp_908 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 2667 'partselect' 'tmp_908' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2668 [1/1] (0.00ns)   --->   "%tmp_909 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 2668 'partselect' 'tmp_909' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2669 [1/1] (0.00ns)   --->   "%tmp_910 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 2669 'partselect' 'tmp_910' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2670 [1/1] (0.00ns)   --->   "%tmp_911 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 2670 'partselect' 'tmp_911' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2671 [1/1] (0.00ns)   --->   "%tmp_912 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 2671 'partselect' 'tmp_912' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2672 [1/1] (0.00ns)   --->   "%tmp_913 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 2672 'partselect' 'tmp_913' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2673 [1/1] (0.00ns)   --->   "%tmp_914 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 2673 'partselect' 'tmp_914' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2674 [1/1] (0.00ns)   --->   "%tmp_915 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 2674 'partselect' 'tmp_915' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2675 [1/1] (0.00ns)   --->   "%tmp_916 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 2675 'partselect' 'tmp_916' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2676 [1/1] (0.00ns)   --->   "%tmp_917 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 2676 'partselect' 'tmp_917' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2677 [1/1] (0.00ns)   --->   "%tmp_918 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 2677 'partselect' 'tmp_918' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2678 [1/1] (0.00ns)   --->   "%tmp_919 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 2678 'partselect' 'tmp_919' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2679 [1/1] (0.00ns)   --->   "%tmp_920 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 2679 'partselect' 'tmp_920' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2680 [1/1] (0.00ns)   --->   "%tmp_921 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 2680 'partselect' 'tmp_921' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2681 [1/1] (0.00ns)   --->   "%tmp_922 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 2681 'partselect' 'tmp_922' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2682 [1/1] (0.00ns)   --->   "%tmp_923 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 2682 'partselect' 'tmp_923' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2683 [1/1] (0.00ns)   --->   "%tmp_924 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 2683 'partselect' 'tmp_924' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2684 [1/1] (0.00ns)   --->   "%tmp_925 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 2684 'partselect' 'tmp_925' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2685 [1/1] (0.00ns)   --->   "%tmp_926 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 2685 'partselect' 'tmp_926' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2686 [1/1] (0.00ns)   --->   "%tmp_927 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_26, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 2686 'partselect' 'tmp_927' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2687 [1/2] (3.25ns)   --->   "%B_load_27 = load i1024* %B_addr_27, align 8" [Brutal_design.cpp:17]   --->   Operation 2687 'load' 'B_load_27' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 2688 [1/1] (0.00ns)   --->   "%trunc_ln17_29 = trunc i1024 %B_load_27 to i32" [Brutal_design.cpp:17]   --->   Operation 2688 'trunc' 'trunc_ln17_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2689 [1/1] (0.00ns)   --->   "%tmp_929 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 2689 'partselect' 'tmp_929' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2690 [1/1] (0.00ns)   --->   "%tmp_930 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 2690 'partselect' 'tmp_930' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2691 [1/1] (0.00ns)   --->   "%tmp_931 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 2691 'partselect' 'tmp_931' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2692 [1/1] (0.00ns)   --->   "%tmp_932 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 2692 'partselect' 'tmp_932' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2693 [1/1] (0.00ns)   --->   "%tmp_933 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 2693 'partselect' 'tmp_933' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2694 [1/1] (0.00ns)   --->   "%tmp_934 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 2694 'partselect' 'tmp_934' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2695 [1/1] (0.00ns)   --->   "%tmp_935 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 2695 'partselect' 'tmp_935' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2696 [1/1] (0.00ns)   --->   "%tmp_936 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 2696 'partselect' 'tmp_936' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2697 [1/1] (0.00ns)   --->   "%tmp_937 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 2697 'partselect' 'tmp_937' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2698 [1/1] (0.00ns)   --->   "%tmp_938 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 2698 'partselect' 'tmp_938' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2699 [1/1] (0.00ns)   --->   "%tmp_939 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 2699 'partselect' 'tmp_939' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2700 [1/1] (0.00ns)   --->   "%tmp_940 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 2700 'partselect' 'tmp_940' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2701 [1/1] (0.00ns)   --->   "%tmp_941 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 2701 'partselect' 'tmp_941' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2702 [1/1] (0.00ns)   --->   "%tmp_942 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 2702 'partselect' 'tmp_942' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2703 [1/1] (0.00ns)   --->   "%tmp_943 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 2703 'partselect' 'tmp_943' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2704 [1/1] (0.00ns)   --->   "%tmp_944 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 2704 'partselect' 'tmp_944' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2705 [1/1] (0.00ns)   --->   "%tmp_945 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 2705 'partselect' 'tmp_945' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2706 [1/1] (0.00ns)   --->   "%tmp_946 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 2706 'partselect' 'tmp_946' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2707 [1/1] (0.00ns)   --->   "%tmp_947 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 2707 'partselect' 'tmp_947' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2708 [1/1] (0.00ns)   --->   "%tmp_948 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 2708 'partselect' 'tmp_948' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2709 [1/1] (0.00ns)   --->   "%tmp_949 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 2709 'partselect' 'tmp_949' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2710 [1/1] (0.00ns)   --->   "%tmp_950 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 2710 'partselect' 'tmp_950' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2711 [1/1] (0.00ns)   --->   "%tmp_951 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 2711 'partselect' 'tmp_951' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2712 [1/1] (0.00ns)   --->   "%tmp_952 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 2712 'partselect' 'tmp_952' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2713 [1/1] (0.00ns)   --->   "%tmp_953 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 2713 'partselect' 'tmp_953' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2714 [1/1] (0.00ns)   --->   "%tmp_954 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 2714 'partselect' 'tmp_954' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2715 [1/1] (0.00ns)   --->   "%tmp_955 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 2715 'partselect' 'tmp_955' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2716 [1/1] (0.00ns)   --->   "%tmp_956 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 2716 'partselect' 'tmp_956' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2717 [1/1] (0.00ns)   --->   "%tmp_957 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 2717 'partselect' 'tmp_957' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2718 [1/1] (0.00ns)   --->   "%tmp_958 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 2718 'partselect' 'tmp_958' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2719 [1/1] (0.00ns)   --->   "%tmp_959 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_27, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 2719 'partselect' 'tmp_959' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 2720 [2/2] (3.25ns)   --->   "%B_load_28 = load i1024* %B_addr_28, align 8" [Brutal_design.cpp:17]   --->   Operation 2720 'load' 'B_load_28' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 2721 [2/2] (3.25ns)   --->   "%B_load_29 = load i1024* %B_addr_29, align 8" [Brutal_design.cpp:17]   --->   Operation 2721 'load' 'B_load_29' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 8.74>
ST_17 : Operation 2722 [1/1] (0.00ns)   --->   "%or_ln19_19 = or i11 %tmp_1, 20" [Brutal_design.cpp:19]   --->   Operation 2722 'or' 'or_ln19_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2723 [1/1] (0.00ns)   --->   "%tmp_640 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_19)" [Brutal_design.cpp:19]   --->   Operation 2723 'bitconcatenate' 'tmp_640' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2724 [1/1] (0.00ns)   --->   "%AB_addr_20 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_640" [Brutal_design.cpp:19]   --->   Operation 2724 'getelementptr' 'AB_addr_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2725 [1/1] (0.00ns)   --->   "%or_ln19_20 = or i11 %tmp_1, 21" [Brutal_design.cpp:19]   --->   Operation 2725 'or' 'or_ln19_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2726 [1/1] (0.00ns)   --->   "%tmp_686 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_20)" [Brutal_design.cpp:19]   --->   Operation 2726 'bitconcatenate' 'tmp_686' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2727 [1/1] (0.00ns)   --->   "%AB_addr_21 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_686" [Brutal_design.cpp:19]   --->   Operation 2727 'getelementptr' 'AB_addr_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_634 = add i32 %add_ln17_633, %add_ln17_626" [Brutal_design.cpp:17]   --->   Operation 2728 'add' 'add_ln17_634' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2729 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_650 = add nsw i32 %add_ln17_649, %add_ln17_634" [Brutal_design.cpp:17]   --->   Operation 2729 'add' 'add_ln17_650' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2730 [1/1] (3.25ns)   --->   "store i32 %add_ln17_650, i32* %AB_addr_20, align 4" [Brutal_design.cpp:19]   --->   Operation 2730 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 2731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_665 = add i32 %add_ln17_664, %add_ln17_657" [Brutal_design.cpp:17]   --->   Operation 2731 'add' 'add_ln17_665' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2732 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_681 = add nsw i32 %add_ln17_680, %add_ln17_665" [Brutal_design.cpp:17]   --->   Operation 2732 'add' 'add_ln17_681' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2733 [1/1] (3.25ns)   --->   "store i32 %add_ln17_681, i32* %AB_addr_21, align 4" [Brutal_design.cpp:19]   --->   Operation 2733 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 2734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_684 = add i32 %add_ln17_683, %add_ln17_682" [Brutal_design.cpp:17]   --->   Operation 2734 'add' 'add_ln17_684' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2735 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_688 = add i32 %add_ln17_687, %add_ln17_684" [Brutal_design.cpp:17]   --->   Operation 2735 'add' 'add_ln17_688' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_691 = add i32 %add_ln17_690, %add_ln17_689" [Brutal_design.cpp:17]   --->   Operation 2736 'add' 'add_ln17_691' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2737 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_695 = add i32 %add_ln17_694, %add_ln17_691" [Brutal_design.cpp:17]   --->   Operation 2737 'add' 'add_ln17_695' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_703 = add i32 %add_ln17_702, %add_ln17_699" [Brutal_design.cpp:17]   --->   Operation 2738 'add' 'add_ln17_703' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_706 = add i32 %add_ln17_705, %add_ln17_704" [Brutal_design.cpp:17]   --->   Operation 2739 'add' 'add_ln17_706' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2740 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_710 = add i32 %add_ln17_709, %add_ln17_706" [Brutal_design.cpp:17]   --->   Operation 2740 'add' 'add_ln17_710' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2741 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_711 = add i32 %add_ln17_710, %add_ln17_703" [Brutal_design.cpp:17]   --->   Operation 2741 'add' 'add_ln17_711' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_715 = add i32 %add_ln17_714, %add_ln17_713" [Brutal_design.cpp:17]   --->   Operation 2742 'add' 'add_ln17_715' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2743 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_719 = add i32 %add_ln17_718, %add_ln17_715" [Brutal_design.cpp:17]   --->   Operation 2743 'add' 'add_ln17_719' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_722 = add i32 %add_ln17_721, %add_ln17_720" [Brutal_design.cpp:17]   --->   Operation 2744 'add' 'add_ln17_722' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2745 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_726 = add i32 %add_ln17_725, %add_ln17_722" [Brutal_design.cpp:17]   --->   Operation 2745 'add' 'add_ln17_726' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_734 = add i32 %add_ln17_733, %add_ln17_730" [Brutal_design.cpp:17]   --->   Operation 2746 'add' 'add_ln17_734' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_737 = add i32 %add_ln17_736, %add_ln17_735" [Brutal_design.cpp:17]   --->   Operation 2747 'add' 'add_ln17_737' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2748 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_741 = add i32 %add_ln17_740, %add_ln17_737" [Brutal_design.cpp:17]   --->   Operation 2748 'add' 'add_ln17_741' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2749 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_742 = add i32 %add_ln17_741, %add_ln17_734" [Brutal_design.cpp:17]   --->   Operation 2749 'add' 'add_ln17_742' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2750 [1/1] (2.55ns)   --->   "%add_ln17_744 = add i32 %mul_ln17_768, %mul_ln17_769" [Brutal_design.cpp:17]   --->   Operation 2750 'add' 'add_ln17_744' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2751 [1/1] (2.55ns)   --->   "%add_ln17_745 = add i32 %mul_ln17_770, %mul_ln17_771" [Brutal_design.cpp:17]   --->   Operation 2751 'add' 'add_ln17_745' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_747 = add i32 %mul_ln17_772, %mul_ln17_773" [Brutal_design.cpp:17]   --->   Operation 2752 'add' 'add_ln17_747' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2753 [1/1] (2.55ns)   --->   "%add_ln17_748 = add i32 %mul_ln17_774, %mul_ln17_775" [Brutal_design.cpp:17]   --->   Operation 2753 'add' 'add_ln17_748' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2754 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_749 = add i32 %add_ln17_748, %add_ln17_747" [Brutal_design.cpp:17]   --->   Operation 2754 'add' 'add_ln17_749' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2755 [1/1] (2.55ns)   --->   "%add_ln17_751 = add i32 %mul_ln17_776, %mul_ln17_777" [Brutal_design.cpp:17]   --->   Operation 2755 'add' 'add_ln17_751' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2756 [1/1] (2.55ns)   --->   "%add_ln17_752 = add i32 %mul_ln17_778, %mul_ln17_779" [Brutal_design.cpp:17]   --->   Operation 2756 'add' 'add_ln17_752' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2757 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_754 = add i32 %mul_ln17_780, %mul_ln17_781" [Brutal_design.cpp:17]   --->   Operation 2757 'add' 'add_ln17_754' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2758 [1/1] (2.55ns)   --->   "%add_ln17_755 = add i32 %mul_ln17_782, %mul_ln17_783" [Brutal_design.cpp:17]   --->   Operation 2758 'add' 'add_ln17_755' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2759 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_756 = add i32 %add_ln17_755, %add_ln17_754" [Brutal_design.cpp:17]   --->   Operation 2759 'add' 'add_ln17_756' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_759 = add i32 %mul_ln17_784, %mul_ln17_785" [Brutal_design.cpp:17]   --->   Operation 2760 'add' 'add_ln17_759' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2761 [1/1] (2.55ns)   --->   "%add_ln17_760 = add i32 %mul_ln17_786, %mul_ln17_787" [Brutal_design.cpp:17]   --->   Operation 2761 'add' 'add_ln17_760' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2762 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_761 = add i32 %add_ln17_760, %add_ln17_759" [Brutal_design.cpp:17]   --->   Operation 2762 'add' 'add_ln17_761' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_762 = add i32 %mul_ln17_788, %mul_ln17_789" [Brutal_design.cpp:17]   --->   Operation 2763 'add' 'add_ln17_762' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2764 [1/1] (2.55ns)   --->   "%add_ln17_763 = add i32 %mul_ln17_790, %mul_ln17_791" [Brutal_design.cpp:17]   --->   Operation 2764 'add' 'add_ln17_763' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2765 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_764 = add i32 %add_ln17_763, %add_ln17_762" [Brutal_design.cpp:17]   --->   Operation 2765 'add' 'add_ln17_764' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2766 [1/1] (2.55ns)   --->   "%add_ln17_766 = add i32 %mul_ln17_792, %mul_ln17_793" [Brutal_design.cpp:17]   --->   Operation 2766 'add' 'add_ln17_766' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2767 [1/1] (2.55ns)   --->   "%add_ln17_767 = add i32 %mul_ln17_794, %mul_ln17_795" [Brutal_design.cpp:17]   --->   Operation 2767 'add' 'add_ln17_767' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_769 = add i32 %mul_ln17_796, %mul_ln17_797" [Brutal_design.cpp:17]   --->   Operation 2768 'add' 'add_ln17_769' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2769 [1/1] (2.55ns)   --->   "%add_ln17_770 = add i32 %mul_ln17_798, %mul_ln17_799" [Brutal_design.cpp:17]   --->   Operation 2769 'add' 'add_ln17_770' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2770 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_771 = add i32 %add_ln17_770, %add_ln17_769" [Brutal_design.cpp:17]   --->   Operation 2770 'add' 'add_ln17_771' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2771 [1/1] (2.55ns)   --->   "%add_ln17_775 = add i32 %mul_ln17_800, %mul_ln17_801" [Brutal_design.cpp:17]   --->   Operation 2771 'add' 'add_ln17_775' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2772 [1/1] (2.55ns)   --->   "%add_ln17_776 = add i32 %mul_ln17_802, %mul_ln17_803" [Brutal_design.cpp:17]   --->   Operation 2772 'add' 'add_ln17_776' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_778 = add i32 %mul_ln17_804, %mul_ln17_805" [Brutal_design.cpp:17]   --->   Operation 2773 'add' 'add_ln17_778' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2774 [1/1] (2.55ns)   --->   "%add_ln17_779 = add i32 %mul_ln17_806, %mul_ln17_807" [Brutal_design.cpp:17]   --->   Operation 2774 'add' 'add_ln17_779' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2775 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_780 = add i32 %add_ln17_779, %add_ln17_778" [Brutal_design.cpp:17]   --->   Operation 2775 'add' 'add_ln17_780' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2776 [1/1] (2.55ns)   --->   "%add_ln17_782 = add i32 %mul_ln17_808, %mul_ln17_809" [Brutal_design.cpp:17]   --->   Operation 2776 'add' 'add_ln17_782' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2777 [1/1] (2.55ns)   --->   "%add_ln17_783 = add i32 %mul_ln17_810, %mul_ln17_811" [Brutal_design.cpp:17]   --->   Operation 2777 'add' 'add_ln17_783' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_785 = add i32 %mul_ln17_812, %mul_ln17_813" [Brutal_design.cpp:17]   --->   Operation 2778 'add' 'add_ln17_785' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2779 [1/1] (2.55ns)   --->   "%add_ln17_786 = add i32 %mul_ln17_814, %mul_ln17_815" [Brutal_design.cpp:17]   --->   Operation 2779 'add' 'add_ln17_786' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2780 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_787 = add i32 %add_ln17_786, %add_ln17_785" [Brutal_design.cpp:17]   --->   Operation 2780 'add' 'add_ln17_787' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_790 = add i32 %mul_ln17_816, %mul_ln17_817" [Brutal_design.cpp:17]   --->   Operation 2781 'add' 'add_ln17_790' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2782 [1/1] (2.55ns)   --->   "%add_ln17_791 = add i32 %mul_ln17_818, %mul_ln17_819" [Brutal_design.cpp:17]   --->   Operation 2782 'add' 'add_ln17_791' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2783 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_792 = add i32 %add_ln17_791, %add_ln17_790" [Brutal_design.cpp:17]   --->   Operation 2783 'add' 'add_ln17_792' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2784 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_793 = add i32 %mul_ln17_820, %mul_ln17_821" [Brutal_design.cpp:17]   --->   Operation 2784 'add' 'add_ln17_793' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2785 [1/1] (2.55ns)   --->   "%add_ln17_794 = add i32 %mul_ln17_822, %mul_ln17_823" [Brutal_design.cpp:17]   --->   Operation 2785 'add' 'add_ln17_794' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2786 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_795 = add i32 %add_ln17_794, %add_ln17_793" [Brutal_design.cpp:17]   --->   Operation 2786 'add' 'add_ln17_795' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2787 [1/1] (2.55ns)   --->   "%add_ln17_797 = add i32 %mul_ln17_824, %mul_ln17_825" [Brutal_design.cpp:17]   --->   Operation 2787 'add' 'add_ln17_797' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2788 [1/1] (2.55ns)   --->   "%add_ln17_798 = add i32 %mul_ln17_826, %mul_ln17_827" [Brutal_design.cpp:17]   --->   Operation 2788 'add' 'add_ln17_798' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_800 = add i32 %mul_ln17_828, %mul_ln17_829" [Brutal_design.cpp:17]   --->   Operation 2789 'add' 'add_ln17_800' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2790 [1/1] (2.55ns)   --->   "%add_ln17_801 = add i32 %mul_ln17_830, %mul_ln17_831" [Brutal_design.cpp:17]   --->   Operation 2790 'add' 'add_ln17_801' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2791 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_802 = add i32 %add_ln17_801, %add_ln17_800" [Brutal_design.cpp:17]   --->   Operation 2791 'add' 'add_ln17_802' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2792 [1/1] (8.51ns)   --->   "%mul_ln17_832 = mul nsw i32 %trunc_ln17_21, %trunc_ln17_28" [Brutal_design.cpp:17]   --->   Operation 2792 'mul' 'mul_ln17_832' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2793 [1/1] (8.51ns)   --->   "%mul_ln17_833 = mul nsw i32 %tmp_688, %tmp_897" [Brutal_design.cpp:17]   --->   Operation 2793 'mul' 'mul_ln17_833' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2794 [1/1] (8.51ns)   --->   "%mul_ln17_834 = mul nsw i32 %tmp_690, %tmp_898" [Brutal_design.cpp:17]   --->   Operation 2794 'mul' 'mul_ln17_834' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2795 [1/1] (8.51ns)   --->   "%mul_ln17_835 = mul nsw i32 %tmp_692, %tmp_899" [Brutal_design.cpp:17]   --->   Operation 2795 'mul' 'mul_ln17_835' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2796 [1/1] (8.51ns)   --->   "%mul_ln17_836 = mul nsw i32 %tmp_694, %tmp_900" [Brutal_design.cpp:17]   --->   Operation 2796 'mul' 'mul_ln17_836' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2797 [1/1] (8.51ns)   --->   "%mul_ln17_837 = mul nsw i32 %tmp_696, %tmp_901" [Brutal_design.cpp:17]   --->   Operation 2797 'mul' 'mul_ln17_837' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2798 [1/1] (8.51ns)   --->   "%mul_ln17_838 = mul nsw i32 %tmp_698, %tmp_902" [Brutal_design.cpp:17]   --->   Operation 2798 'mul' 'mul_ln17_838' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2799 [1/1] (8.51ns)   --->   "%mul_ln17_839 = mul nsw i32 %tmp_700, %tmp_903" [Brutal_design.cpp:17]   --->   Operation 2799 'mul' 'mul_ln17_839' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2800 [1/1] (8.51ns)   --->   "%mul_ln17_840 = mul nsw i32 %tmp_702, %tmp_904" [Brutal_design.cpp:17]   --->   Operation 2800 'mul' 'mul_ln17_840' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2801 [1/1] (8.51ns)   --->   "%mul_ln17_841 = mul nsw i32 %tmp_704, %tmp_905" [Brutal_design.cpp:17]   --->   Operation 2801 'mul' 'mul_ln17_841' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2802 [1/1] (8.51ns)   --->   "%mul_ln17_842 = mul nsw i32 %tmp_706, %tmp_906" [Brutal_design.cpp:17]   --->   Operation 2802 'mul' 'mul_ln17_842' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2803 [1/1] (8.51ns)   --->   "%mul_ln17_843 = mul nsw i32 %tmp_708, %tmp_907" [Brutal_design.cpp:17]   --->   Operation 2803 'mul' 'mul_ln17_843' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2804 [1/1] (8.51ns)   --->   "%mul_ln17_844 = mul nsw i32 %tmp_710, %tmp_908" [Brutal_design.cpp:17]   --->   Operation 2804 'mul' 'mul_ln17_844' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2805 [1/1] (8.51ns)   --->   "%mul_ln17_845 = mul nsw i32 %tmp_712, %tmp_909" [Brutal_design.cpp:17]   --->   Operation 2805 'mul' 'mul_ln17_845' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2806 [1/1] (8.51ns)   --->   "%mul_ln17_846 = mul nsw i32 %tmp_714, %tmp_910" [Brutal_design.cpp:17]   --->   Operation 2806 'mul' 'mul_ln17_846' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2807 [1/1] (8.51ns)   --->   "%mul_ln17_847 = mul nsw i32 %tmp_716, %tmp_911" [Brutal_design.cpp:17]   --->   Operation 2807 'mul' 'mul_ln17_847' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2808 [1/1] (8.51ns)   --->   "%mul_ln17_848 = mul nsw i32 %tmp_718, %tmp_912" [Brutal_design.cpp:17]   --->   Operation 2808 'mul' 'mul_ln17_848' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2809 [1/1] (8.51ns)   --->   "%mul_ln17_849 = mul nsw i32 %tmp_720, %tmp_913" [Brutal_design.cpp:17]   --->   Operation 2809 'mul' 'mul_ln17_849' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2810 [1/1] (8.51ns)   --->   "%mul_ln17_850 = mul nsw i32 %tmp_658, %tmp_914" [Brutal_design.cpp:17]   --->   Operation 2810 'mul' 'mul_ln17_850' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2811 [1/1] (8.51ns)   --->   "%mul_ln17_851 = mul nsw i32 %tmp_660, %tmp_915" [Brutal_design.cpp:17]   --->   Operation 2811 'mul' 'mul_ln17_851' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2812 [1/1] (8.51ns)   --->   "%mul_ln17_852 = mul nsw i32 %tmp_662, %tmp_916" [Brutal_design.cpp:17]   --->   Operation 2812 'mul' 'mul_ln17_852' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2813 [1/1] (8.51ns)   --->   "%mul_ln17_853 = mul nsw i32 %tmp_664, %tmp_917" [Brutal_design.cpp:17]   --->   Operation 2813 'mul' 'mul_ln17_853' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2814 [1/1] (8.51ns)   --->   "%mul_ln17_854 = mul nsw i32 %tmp_666, %tmp_918" [Brutal_design.cpp:17]   --->   Operation 2814 'mul' 'mul_ln17_854' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2815 [1/1] (8.51ns)   --->   "%mul_ln17_855 = mul nsw i32 %tmp_668, %tmp_919" [Brutal_design.cpp:17]   --->   Operation 2815 'mul' 'mul_ln17_855' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2816 [1/1] (8.51ns)   --->   "%mul_ln17_856 = mul nsw i32 %tmp_670, %tmp_920" [Brutal_design.cpp:17]   --->   Operation 2816 'mul' 'mul_ln17_856' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2817 [1/1] (8.51ns)   --->   "%mul_ln17_857 = mul nsw i32 %tmp_672, %tmp_921" [Brutal_design.cpp:17]   --->   Operation 2817 'mul' 'mul_ln17_857' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2818 [1/1] (8.51ns)   --->   "%mul_ln17_858 = mul nsw i32 %tmp_674, %tmp_922" [Brutal_design.cpp:17]   --->   Operation 2818 'mul' 'mul_ln17_858' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2819 [1/1] (8.51ns)   --->   "%mul_ln17_859 = mul nsw i32 %tmp_676, %tmp_923" [Brutal_design.cpp:17]   --->   Operation 2819 'mul' 'mul_ln17_859' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2820 [1/1] (8.51ns)   --->   "%mul_ln17_860 = mul nsw i32 %tmp_678, %tmp_924" [Brutal_design.cpp:17]   --->   Operation 2820 'mul' 'mul_ln17_860' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2821 [1/1] (8.51ns)   --->   "%mul_ln17_861 = mul nsw i32 %tmp_680, %tmp_925" [Brutal_design.cpp:17]   --->   Operation 2821 'mul' 'mul_ln17_861' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2822 [1/1] (8.51ns)   --->   "%mul_ln17_862 = mul nsw i32 %tmp_682, %tmp_926" [Brutal_design.cpp:17]   --->   Operation 2822 'mul' 'mul_ln17_862' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2823 [1/1] (8.51ns)   --->   "%mul_ln17_863 = mul nsw i32 %tmp_684, %tmp_927" [Brutal_design.cpp:17]   --->   Operation 2823 'mul' 'mul_ln17_863' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2824 [1/1] (8.51ns)   --->   "%mul_ln17_864 = mul nsw i32 %trunc_ln17_21, %trunc_ln17_29" [Brutal_design.cpp:17]   --->   Operation 2824 'mul' 'mul_ln17_864' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2825 [1/1] (8.51ns)   --->   "%mul_ln17_865 = mul nsw i32 %tmp_688, %tmp_929" [Brutal_design.cpp:17]   --->   Operation 2825 'mul' 'mul_ln17_865' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2826 [1/1] (8.51ns)   --->   "%mul_ln17_866 = mul nsw i32 %tmp_690, %tmp_930" [Brutal_design.cpp:17]   --->   Operation 2826 'mul' 'mul_ln17_866' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2827 [1/1] (8.51ns)   --->   "%mul_ln17_867 = mul nsw i32 %tmp_692, %tmp_931" [Brutal_design.cpp:17]   --->   Operation 2827 'mul' 'mul_ln17_867' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2828 [1/1] (8.51ns)   --->   "%mul_ln17_868 = mul nsw i32 %tmp_694, %tmp_932" [Brutal_design.cpp:17]   --->   Operation 2828 'mul' 'mul_ln17_868' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2829 [1/1] (8.51ns)   --->   "%mul_ln17_869 = mul nsw i32 %tmp_696, %tmp_933" [Brutal_design.cpp:17]   --->   Operation 2829 'mul' 'mul_ln17_869' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2830 [1/1] (8.51ns)   --->   "%mul_ln17_870 = mul nsw i32 %tmp_698, %tmp_934" [Brutal_design.cpp:17]   --->   Operation 2830 'mul' 'mul_ln17_870' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2831 [1/1] (8.51ns)   --->   "%mul_ln17_871 = mul nsw i32 %tmp_700, %tmp_935" [Brutal_design.cpp:17]   --->   Operation 2831 'mul' 'mul_ln17_871' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2832 [1/1] (8.51ns)   --->   "%mul_ln17_872 = mul nsw i32 %tmp_702, %tmp_936" [Brutal_design.cpp:17]   --->   Operation 2832 'mul' 'mul_ln17_872' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2833 [1/1] (8.51ns)   --->   "%mul_ln17_873 = mul nsw i32 %tmp_704, %tmp_937" [Brutal_design.cpp:17]   --->   Operation 2833 'mul' 'mul_ln17_873' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2834 [1/1] (8.51ns)   --->   "%mul_ln17_874 = mul nsw i32 %tmp_706, %tmp_938" [Brutal_design.cpp:17]   --->   Operation 2834 'mul' 'mul_ln17_874' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2835 [1/1] (8.51ns)   --->   "%mul_ln17_875 = mul nsw i32 %tmp_708, %tmp_939" [Brutal_design.cpp:17]   --->   Operation 2835 'mul' 'mul_ln17_875' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2836 [1/1] (8.51ns)   --->   "%mul_ln17_876 = mul nsw i32 %tmp_710, %tmp_940" [Brutal_design.cpp:17]   --->   Operation 2836 'mul' 'mul_ln17_876' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2837 [1/1] (8.51ns)   --->   "%mul_ln17_877 = mul nsw i32 %tmp_712, %tmp_941" [Brutal_design.cpp:17]   --->   Operation 2837 'mul' 'mul_ln17_877' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2838 [1/1] (8.51ns)   --->   "%mul_ln17_878 = mul nsw i32 %tmp_714, %tmp_942" [Brutal_design.cpp:17]   --->   Operation 2838 'mul' 'mul_ln17_878' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2839 [1/1] (8.51ns)   --->   "%mul_ln17_879 = mul nsw i32 %tmp_716, %tmp_943" [Brutal_design.cpp:17]   --->   Operation 2839 'mul' 'mul_ln17_879' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2840 [1/1] (8.51ns)   --->   "%mul_ln17_880 = mul nsw i32 %tmp_718, %tmp_944" [Brutal_design.cpp:17]   --->   Operation 2840 'mul' 'mul_ln17_880' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2841 [1/1] (8.51ns)   --->   "%mul_ln17_881 = mul nsw i32 %tmp_720, %tmp_945" [Brutal_design.cpp:17]   --->   Operation 2841 'mul' 'mul_ln17_881' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2842 [1/1] (8.51ns)   --->   "%mul_ln17_882 = mul nsw i32 %tmp_658, %tmp_946" [Brutal_design.cpp:17]   --->   Operation 2842 'mul' 'mul_ln17_882' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2843 [1/1] (8.51ns)   --->   "%mul_ln17_883 = mul nsw i32 %tmp_660, %tmp_947" [Brutal_design.cpp:17]   --->   Operation 2843 'mul' 'mul_ln17_883' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2844 [1/1] (8.51ns)   --->   "%mul_ln17_884 = mul nsw i32 %tmp_662, %tmp_948" [Brutal_design.cpp:17]   --->   Operation 2844 'mul' 'mul_ln17_884' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2845 [1/1] (8.51ns)   --->   "%mul_ln17_885 = mul nsw i32 %tmp_664, %tmp_949" [Brutal_design.cpp:17]   --->   Operation 2845 'mul' 'mul_ln17_885' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2846 [1/1] (8.51ns)   --->   "%mul_ln17_886 = mul nsw i32 %tmp_666, %tmp_950" [Brutal_design.cpp:17]   --->   Operation 2846 'mul' 'mul_ln17_886' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2847 [1/1] (8.51ns)   --->   "%mul_ln17_887 = mul nsw i32 %tmp_668, %tmp_951" [Brutal_design.cpp:17]   --->   Operation 2847 'mul' 'mul_ln17_887' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2848 [1/1] (8.51ns)   --->   "%mul_ln17_888 = mul nsw i32 %tmp_670, %tmp_952" [Brutal_design.cpp:17]   --->   Operation 2848 'mul' 'mul_ln17_888' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2849 [1/1] (8.51ns)   --->   "%mul_ln17_889 = mul nsw i32 %tmp_672, %tmp_953" [Brutal_design.cpp:17]   --->   Operation 2849 'mul' 'mul_ln17_889' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2850 [1/1] (8.51ns)   --->   "%mul_ln17_890 = mul nsw i32 %tmp_674, %tmp_954" [Brutal_design.cpp:17]   --->   Operation 2850 'mul' 'mul_ln17_890' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2851 [1/1] (8.51ns)   --->   "%mul_ln17_891 = mul nsw i32 %tmp_676, %tmp_955" [Brutal_design.cpp:17]   --->   Operation 2851 'mul' 'mul_ln17_891' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2852 [1/1] (8.51ns)   --->   "%mul_ln17_892 = mul nsw i32 %tmp_678, %tmp_956" [Brutal_design.cpp:17]   --->   Operation 2852 'mul' 'mul_ln17_892' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2853 [1/1] (8.51ns)   --->   "%mul_ln17_893 = mul nsw i32 %tmp_680, %tmp_957" [Brutal_design.cpp:17]   --->   Operation 2853 'mul' 'mul_ln17_893' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2854 [1/1] (8.51ns)   --->   "%mul_ln17_894 = mul nsw i32 %tmp_682, %tmp_958" [Brutal_design.cpp:17]   --->   Operation 2854 'mul' 'mul_ln17_894' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2855 [1/1] (8.51ns)   --->   "%mul_ln17_895 = mul nsw i32 %tmp_684, %tmp_959" [Brutal_design.cpp:17]   --->   Operation 2855 'mul' 'mul_ln17_895' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2856 [1/2] (3.25ns)   --->   "%B_load_28 = load i1024* %B_addr_28, align 8" [Brutal_design.cpp:17]   --->   Operation 2856 'load' 'B_load_28' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 2857 [1/1] (0.00ns)   --->   "%trunc_ln17_30 = trunc i1024 %B_load_28 to i32" [Brutal_design.cpp:17]   --->   Operation 2857 'trunc' 'trunc_ln17_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2858 [1/1] (0.00ns)   --->   "%tmp_961 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 2858 'partselect' 'tmp_961' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2859 [1/1] (0.00ns)   --->   "%tmp_962 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 2859 'partselect' 'tmp_962' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2860 [1/1] (0.00ns)   --->   "%tmp_963 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 2860 'partselect' 'tmp_963' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2861 [1/1] (0.00ns)   --->   "%tmp_964 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 2861 'partselect' 'tmp_964' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2862 [1/1] (0.00ns)   --->   "%tmp_965 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 2862 'partselect' 'tmp_965' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2863 [1/1] (0.00ns)   --->   "%tmp_966 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 2863 'partselect' 'tmp_966' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2864 [1/1] (0.00ns)   --->   "%tmp_967 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 2864 'partselect' 'tmp_967' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2865 [1/1] (0.00ns)   --->   "%tmp_968 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 2865 'partselect' 'tmp_968' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2866 [1/1] (0.00ns)   --->   "%tmp_969 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 2866 'partselect' 'tmp_969' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2867 [1/1] (0.00ns)   --->   "%tmp_970 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 2867 'partselect' 'tmp_970' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2868 [1/1] (0.00ns)   --->   "%tmp_971 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 2868 'partselect' 'tmp_971' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2869 [1/1] (0.00ns)   --->   "%tmp_972 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 2869 'partselect' 'tmp_972' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2870 [1/1] (0.00ns)   --->   "%tmp_973 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 2870 'partselect' 'tmp_973' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2871 [1/1] (0.00ns)   --->   "%tmp_974 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 2871 'partselect' 'tmp_974' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2872 [1/1] (0.00ns)   --->   "%tmp_975 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 2872 'partselect' 'tmp_975' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2873 [1/1] (0.00ns)   --->   "%tmp_976 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 2873 'partselect' 'tmp_976' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2874 [1/1] (0.00ns)   --->   "%tmp_977 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 2874 'partselect' 'tmp_977' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2875 [1/1] (0.00ns)   --->   "%tmp_978 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 2875 'partselect' 'tmp_978' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2876 [1/1] (0.00ns)   --->   "%tmp_979 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 2876 'partselect' 'tmp_979' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2877 [1/1] (0.00ns)   --->   "%tmp_980 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 2877 'partselect' 'tmp_980' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2878 [1/1] (0.00ns)   --->   "%tmp_981 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 2878 'partselect' 'tmp_981' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2879 [1/1] (0.00ns)   --->   "%tmp_982 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 2879 'partselect' 'tmp_982' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2880 [1/1] (0.00ns)   --->   "%tmp_983 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 2880 'partselect' 'tmp_983' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2881 [1/1] (0.00ns)   --->   "%tmp_984 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 2881 'partselect' 'tmp_984' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2882 [1/1] (0.00ns)   --->   "%tmp_985 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 2882 'partselect' 'tmp_985' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2883 [1/1] (0.00ns)   --->   "%tmp_986 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 2883 'partselect' 'tmp_986' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2884 [1/1] (0.00ns)   --->   "%tmp_987 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 2884 'partselect' 'tmp_987' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2885 [1/1] (0.00ns)   --->   "%tmp_988 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 2885 'partselect' 'tmp_988' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2886 [1/1] (0.00ns)   --->   "%tmp_989 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 2886 'partselect' 'tmp_989' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2887 [1/1] (0.00ns)   --->   "%tmp_990 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 2887 'partselect' 'tmp_990' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2888 [1/1] (0.00ns)   --->   "%tmp_991 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_28, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 2888 'partselect' 'tmp_991' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2889 [1/2] (3.25ns)   --->   "%B_load_29 = load i1024* %B_addr_29, align 8" [Brutal_design.cpp:17]   --->   Operation 2889 'load' 'B_load_29' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 2890 [1/1] (0.00ns)   --->   "%trunc_ln17_31 = trunc i1024 %B_load_29 to i32" [Brutal_design.cpp:17]   --->   Operation 2890 'trunc' 'trunc_ln17_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2891 [1/1] (0.00ns)   --->   "%tmp_993 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 2891 'partselect' 'tmp_993' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2892 [1/1] (0.00ns)   --->   "%tmp_994 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 2892 'partselect' 'tmp_994' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2893 [1/1] (0.00ns)   --->   "%tmp_995 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 2893 'partselect' 'tmp_995' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2894 [1/1] (0.00ns)   --->   "%tmp_996 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 2894 'partselect' 'tmp_996' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2895 [1/1] (0.00ns)   --->   "%tmp_997 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 2895 'partselect' 'tmp_997' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2896 [1/1] (0.00ns)   --->   "%tmp_998 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 2896 'partselect' 'tmp_998' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2897 [1/1] (0.00ns)   --->   "%tmp_999 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 2897 'partselect' 'tmp_999' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2898 [1/1] (0.00ns)   --->   "%tmp_1000 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 2898 'partselect' 'tmp_1000' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2899 [1/1] (0.00ns)   --->   "%tmp_1001 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 2899 'partselect' 'tmp_1001' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2900 [1/1] (0.00ns)   --->   "%tmp_1002 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 2900 'partselect' 'tmp_1002' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2901 [1/1] (0.00ns)   --->   "%tmp_1003 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 2901 'partselect' 'tmp_1003' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2902 [1/1] (0.00ns)   --->   "%tmp_1004 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 2902 'partselect' 'tmp_1004' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2903 [1/1] (0.00ns)   --->   "%tmp_1005 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 2903 'partselect' 'tmp_1005' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2904 [1/1] (0.00ns)   --->   "%tmp_1006 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 2904 'partselect' 'tmp_1006' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2905 [1/1] (0.00ns)   --->   "%tmp_1007 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 2905 'partselect' 'tmp_1007' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2906 [1/1] (0.00ns)   --->   "%tmp_1008 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 2906 'partselect' 'tmp_1008' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2907 [1/1] (0.00ns)   --->   "%tmp_1009 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 2907 'partselect' 'tmp_1009' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2908 [1/1] (0.00ns)   --->   "%tmp_1010 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 2908 'partselect' 'tmp_1010' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2909 [1/1] (0.00ns)   --->   "%tmp_1011 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 2909 'partselect' 'tmp_1011' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2910 [1/1] (0.00ns)   --->   "%tmp_1012 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 2910 'partselect' 'tmp_1012' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2911 [1/1] (0.00ns)   --->   "%tmp_1013 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 2911 'partselect' 'tmp_1013' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2912 [1/1] (0.00ns)   --->   "%tmp_1014 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 2912 'partselect' 'tmp_1014' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2913 [1/1] (0.00ns)   --->   "%tmp_1015 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 2913 'partselect' 'tmp_1015' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2914 [1/1] (0.00ns)   --->   "%tmp_1016 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 2914 'partselect' 'tmp_1016' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2915 [1/1] (0.00ns)   --->   "%tmp_1017 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 2915 'partselect' 'tmp_1017' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2916 [1/1] (0.00ns)   --->   "%tmp_1018 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 2916 'partselect' 'tmp_1018' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2917 [1/1] (0.00ns)   --->   "%tmp_1019 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 2917 'partselect' 'tmp_1019' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2918 [1/1] (0.00ns)   --->   "%tmp_1020 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 2918 'partselect' 'tmp_1020' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2919 [1/1] (0.00ns)   --->   "%tmp_1021 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 2919 'partselect' 'tmp_1021' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2920 [1/1] (0.00ns)   --->   "%tmp_1022 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 2920 'partselect' 'tmp_1022' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2921 [1/1] (0.00ns)   --->   "%tmp_1023 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_29, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 2921 'partselect' 'tmp_1023' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 2922 [2/2] (3.25ns)   --->   "%B_load_30 = load i1024* %B_addr_30, align 8" [Brutal_design.cpp:17]   --->   Operation 2922 'load' 'B_load_30' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 2923 [2/2] (3.25ns)   --->   "%B_load_31 = load i1024* %B_addr_31, align 8" [Brutal_design.cpp:17]   --->   Operation 2923 'load' 'B_load_31' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 18 <SV = 17> <Delay = 8.74>
ST_18 : Operation 2924 [1/1] (0.00ns)   --->   "%or_ln19_21 = or i11 %tmp_1, 22" [Brutal_design.cpp:19]   --->   Operation 2924 'or' 'or_ln19_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 2925 [1/1] (0.00ns)   --->   "%tmp_687 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_21)" [Brutal_design.cpp:19]   --->   Operation 2925 'bitconcatenate' 'tmp_687' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 2926 [1/1] (0.00ns)   --->   "%AB_addr_22 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_687" [Brutal_design.cpp:19]   --->   Operation 2926 'getelementptr' 'AB_addr_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 2927 [1/1] (0.00ns)   --->   "%or_ln19_22 = or i11 %tmp_1, 23" [Brutal_design.cpp:19]   --->   Operation 2927 'or' 'or_ln19_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 2928 [1/1] (0.00ns)   --->   "%tmp_736 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_22)" [Brutal_design.cpp:19]   --->   Operation 2928 'bitconcatenate' 'tmp_736' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 2929 [1/1] (0.00ns)   --->   "%AB_addr_23 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_736" [Brutal_design.cpp:19]   --->   Operation 2929 'getelementptr' 'AB_addr_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 2930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_696 = add i32 %add_ln17_695, %add_ln17_688" [Brutal_design.cpp:17]   --->   Operation 2930 'add' 'add_ln17_696' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2931 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_712 = add nsw i32 %add_ln17_711, %add_ln17_696" [Brutal_design.cpp:17]   --->   Operation 2931 'add' 'add_ln17_712' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2932 [1/1] (3.25ns)   --->   "store i32 %add_ln17_712, i32* %AB_addr_22, align 4" [Brutal_design.cpp:19]   --->   Operation 2932 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 2933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_727 = add i32 %add_ln17_726, %add_ln17_719" [Brutal_design.cpp:17]   --->   Operation 2933 'add' 'add_ln17_727' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2934 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_743 = add nsw i32 %add_ln17_742, %add_ln17_727" [Brutal_design.cpp:17]   --->   Operation 2934 'add' 'add_ln17_743' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2935 [1/1] (3.25ns)   --->   "store i32 %add_ln17_743, i32* %AB_addr_23, align 4" [Brutal_design.cpp:19]   --->   Operation 2935 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 2936 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_746 = add i32 %add_ln17_745, %add_ln17_744" [Brutal_design.cpp:17]   --->   Operation 2936 'add' 'add_ln17_746' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2937 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_750 = add i32 %add_ln17_749, %add_ln17_746" [Brutal_design.cpp:17]   --->   Operation 2937 'add' 'add_ln17_750' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2938 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_753 = add i32 %add_ln17_752, %add_ln17_751" [Brutal_design.cpp:17]   --->   Operation 2938 'add' 'add_ln17_753' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2939 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_757 = add i32 %add_ln17_756, %add_ln17_753" [Brutal_design.cpp:17]   --->   Operation 2939 'add' 'add_ln17_757' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_765 = add i32 %add_ln17_764, %add_ln17_761" [Brutal_design.cpp:17]   --->   Operation 2940 'add' 'add_ln17_765' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_768 = add i32 %add_ln17_767, %add_ln17_766" [Brutal_design.cpp:17]   --->   Operation 2941 'add' 'add_ln17_768' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2942 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_772 = add i32 %add_ln17_771, %add_ln17_768" [Brutal_design.cpp:17]   --->   Operation 2942 'add' 'add_ln17_772' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2943 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_773 = add i32 %add_ln17_772, %add_ln17_765" [Brutal_design.cpp:17]   --->   Operation 2943 'add' 'add_ln17_773' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_777 = add i32 %add_ln17_776, %add_ln17_775" [Brutal_design.cpp:17]   --->   Operation 2944 'add' 'add_ln17_777' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2945 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_781 = add i32 %add_ln17_780, %add_ln17_777" [Brutal_design.cpp:17]   --->   Operation 2945 'add' 'add_ln17_781' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2946 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_784 = add i32 %add_ln17_783, %add_ln17_782" [Brutal_design.cpp:17]   --->   Operation 2946 'add' 'add_ln17_784' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2947 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_788 = add i32 %add_ln17_787, %add_ln17_784" [Brutal_design.cpp:17]   --->   Operation 2947 'add' 'add_ln17_788' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2948 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_796 = add i32 %add_ln17_795, %add_ln17_792" [Brutal_design.cpp:17]   --->   Operation 2948 'add' 'add_ln17_796' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_799 = add i32 %add_ln17_798, %add_ln17_797" [Brutal_design.cpp:17]   --->   Operation 2949 'add' 'add_ln17_799' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2950 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_803 = add i32 %add_ln17_802, %add_ln17_799" [Brutal_design.cpp:17]   --->   Operation 2950 'add' 'add_ln17_803' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2951 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_804 = add i32 %add_ln17_803, %add_ln17_796" [Brutal_design.cpp:17]   --->   Operation 2951 'add' 'add_ln17_804' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2952 [1/1] (2.55ns)   --->   "%add_ln17_806 = add i32 %mul_ln17_832, %mul_ln17_833" [Brutal_design.cpp:17]   --->   Operation 2952 'add' 'add_ln17_806' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2953 [1/1] (2.55ns)   --->   "%add_ln17_807 = add i32 %mul_ln17_834, %mul_ln17_835" [Brutal_design.cpp:17]   --->   Operation 2953 'add' 'add_ln17_807' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_809 = add i32 %mul_ln17_836, %mul_ln17_837" [Brutal_design.cpp:17]   --->   Operation 2954 'add' 'add_ln17_809' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2955 [1/1] (2.55ns)   --->   "%add_ln17_810 = add i32 %mul_ln17_838, %mul_ln17_839" [Brutal_design.cpp:17]   --->   Operation 2955 'add' 'add_ln17_810' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2956 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_811 = add i32 %add_ln17_810, %add_ln17_809" [Brutal_design.cpp:17]   --->   Operation 2956 'add' 'add_ln17_811' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2957 [1/1] (2.55ns)   --->   "%add_ln17_813 = add i32 %mul_ln17_840, %mul_ln17_841" [Brutal_design.cpp:17]   --->   Operation 2957 'add' 'add_ln17_813' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2958 [1/1] (2.55ns)   --->   "%add_ln17_814 = add i32 %mul_ln17_842, %mul_ln17_843" [Brutal_design.cpp:17]   --->   Operation 2958 'add' 'add_ln17_814' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_816 = add i32 %mul_ln17_844, %mul_ln17_845" [Brutal_design.cpp:17]   --->   Operation 2959 'add' 'add_ln17_816' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2960 [1/1] (2.55ns)   --->   "%add_ln17_817 = add i32 %mul_ln17_846, %mul_ln17_847" [Brutal_design.cpp:17]   --->   Operation 2960 'add' 'add_ln17_817' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2961 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_818 = add i32 %add_ln17_817, %add_ln17_816" [Brutal_design.cpp:17]   --->   Operation 2961 'add' 'add_ln17_818' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_821 = add i32 %mul_ln17_848, %mul_ln17_849" [Brutal_design.cpp:17]   --->   Operation 2962 'add' 'add_ln17_821' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2963 [1/1] (2.55ns)   --->   "%add_ln17_822 = add i32 %mul_ln17_850, %mul_ln17_851" [Brutal_design.cpp:17]   --->   Operation 2963 'add' 'add_ln17_822' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2964 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_823 = add i32 %add_ln17_822, %add_ln17_821" [Brutal_design.cpp:17]   --->   Operation 2964 'add' 'add_ln17_823' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_824 = add i32 %mul_ln17_852, %mul_ln17_853" [Brutal_design.cpp:17]   --->   Operation 2965 'add' 'add_ln17_824' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2966 [1/1] (2.55ns)   --->   "%add_ln17_825 = add i32 %mul_ln17_854, %mul_ln17_855" [Brutal_design.cpp:17]   --->   Operation 2966 'add' 'add_ln17_825' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2967 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_826 = add i32 %add_ln17_825, %add_ln17_824" [Brutal_design.cpp:17]   --->   Operation 2967 'add' 'add_ln17_826' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2968 [1/1] (2.55ns)   --->   "%add_ln17_828 = add i32 %mul_ln17_856, %mul_ln17_857" [Brutal_design.cpp:17]   --->   Operation 2968 'add' 'add_ln17_828' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2969 [1/1] (2.55ns)   --->   "%add_ln17_829 = add i32 %mul_ln17_858, %mul_ln17_859" [Brutal_design.cpp:17]   --->   Operation 2969 'add' 'add_ln17_829' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_831 = add i32 %mul_ln17_860, %mul_ln17_861" [Brutal_design.cpp:17]   --->   Operation 2970 'add' 'add_ln17_831' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2971 [1/1] (2.55ns)   --->   "%add_ln17_832 = add i32 %mul_ln17_862, %mul_ln17_863" [Brutal_design.cpp:17]   --->   Operation 2971 'add' 'add_ln17_832' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2972 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_833 = add i32 %add_ln17_832, %add_ln17_831" [Brutal_design.cpp:17]   --->   Operation 2972 'add' 'add_ln17_833' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2973 [1/1] (2.55ns)   --->   "%add_ln17_837 = add i32 %mul_ln17_864, %mul_ln17_865" [Brutal_design.cpp:17]   --->   Operation 2973 'add' 'add_ln17_837' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2974 [1/1] (2.55ns)   --->   "%add_ln17_838 = add i32 %mul_ln17_866, %mul_ln17_867" [Brutal_design.cpp:17]   --->   Operation 2974 'add' 'add_ln17_838' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2975 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_840 = add i32 %mul_ln17_868, %mul_ln17_869" [Brutal_design.cpp:17]   --->   Operation 2975 'add' 'add_ln17_840' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2976 [1/1] (2.55ns)   --->   "%add_ln17_841 = add i32 %mul_ln17_870, %mul_ln17_871" [Brutal_design.cpp:17]   --->   Operation 2976 'add' 'add_ln17_841' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2977 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_842 = add i32 %add_ln17_841, %add_ln17_840" [Brutal_design.cpp:17]   --->   Operation 2977 'add' 'add_ln17_842' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2978 [1/1] (2.55ns)   --->   "%add_ln17_844 = add i32 %mul_ln17_872, %mul_ln17_873" [Brutal_design.cpp:17]   --->   Operation 2978 'add' 'add_ln17_844' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2979 [1/1] (2.55ns)   --->   "%add_ln17_845 = add i32 %mul_ln17_874, %mul_ln17_875" [Brutal_design.cpp:17]   --->   Operation 2979 'add' 'add_ln17_845' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_847 = add i32 %mul_ln17_876, %mul_ln17_877" [Brutal_design.cpp:17]   --->   Operation 2980 'add' 'add_ln17_847' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2981 [1/1] (2.55ns)   --->   "%add_ln17_848 = add i32 %mul_ln17_878, %mul_ln17_879" [Brutal_design.cpp:17]   --->   Operation 2981 'add' 'add_ln17_848' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2982 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_849 = add i32 %add_ln17_848, %add_ln17_847" [Brutal_design.cpp:17]   --->   Operation 2982 'add' 'add_ln17_849' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_852 = add i32 %mul_ln17_880, %mul_ln17_881" [Brutal_design.cpp:17]   --->   Operation 2983 'add' 'add_ln17_852' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2984 [1/1] (2.55ns)   --->   "%add_ln17_853 = add i32 %mul_ln17_882, %mul_ln17_883" [Brutal_design.cpp:17]   --->   Operation 2984 'add' 'add_ln17_853' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2985 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_854 = add i32 %add_ln17_853, %add_ln17_852" [Brutal_design.cpp:17]   --->   Operation 2985 'add' 'add_ln17_854' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_855 = add i32 %mul_ln17_884, %mul_ln17_885" [Brutal_design.cpp:17]   --->   Operation 2986 'add' 'add_ln17_855' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2987 [1/1] (2.55ns)   --->   "%add_ln17_856 = add i32 %mul_ln17_886, %mul_ln17_887" [Brutal_design.cpp:17]   --->   Operation 2987 'add' 'add_ln17_856' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2988 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_857 = add i32 %add_ln17_856, %add_ln17_855" [Brutal_design.cpp:17]   --->   Operation 2988 'add' 'add_ln17_857' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2989 [1/1] (2.55ns)   --->   "%add_ln17_859 = add i32 %mul_ln17_888, %mul_ln17_889" [Brutal_design.cpp:17]   --->   Operation 2989 'add' 'add_ln17_859' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2990 [1/1] (2.55ns)   --->   "%add_ln17_860 = add i32 %mul_ln17_890, %mul_ln17_891" [Brutal_design.cpp:17]   --->   Operation 2990 'add' 'add_ln17_860' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_862 = add i32 %mul_ln17_892, %mul_ln17_893" [Brutal_design.cpp:17]   --->   Operation 2991 'add' 'add_ln17_862' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2992 [1/1] (2.55ns)   --->   "%add_ln17_863 = add i32 %mul_ln17_894, %mul_ln17_895" [Brutal_design.cpp:17]   --->   Operation 2992 'add' 'add_ln17_863' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2993 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_864 = add i32 %add_ln17_863, %add_ln17_862" [Brutal_design.cpp:17]   --->   Operation 2993 'add' 'add_ln17_864' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2994 [1/1] (8.51ns)   --->   "%mul_ln17_896 = mul nsw i32 %trunc_ln17_21, %trunc_ln17_30" [Brutal_design.cpp:17]   --->   Operation 2994 'mul' 'mul_ln17_896' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2995 [1/1] (8.51ns)   --->   "%mul_ln17_897 = mul nsw i32 %tmp_688, %tmp_961" [Brutal_design.cpp:17]   --->   Operation 2995 'mul' 'mul_ln17_897' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2996 [1/1] (8.51ns)   --->   "%mul_ln17_898 = mul nsw i32 %tmp_690, %tmp_962" [Brutal_design.cpp:17]   --->   Operation 2996 'mul' 'mul_ln17_898' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2997 [1/1] (8.51ns)   --->   "%mul_ln17_899 = mul nsw i32 %tmp_692, %tmp_963" [Brutal_design.cpp:17]   --->   Operation 2997 'mul' 'mul_ln17_899' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2998 [1/1] (8.51ns)   --->   "%mul_ln17_900 = mul nsw i32 %tmp_694, %tmp_964" [Brutal_design.cpp:17]   --->   Operation 2998 'mul' 'mul_ln17_900' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2999 [1/1] (8.51ns)   --->   "%mul_ln17_901 = mul nsw i32 %tmp_696, %tmp_965" [Brutal_design.cpp:17]   --->   Operation 2999 'mul' 'mul_ln17_901' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3000 [1/1] (8.51ns)   --->   "%mul_ln17_902 = mul nsw i32 %tmp_698, %tmp_966" [Brutal_design.cpp:17]   --->   Operation 3000 'mul' 'mul_ln17_902' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3001 [1/1] (8.51ns)   --->   "%mul_ln17_903 = mul nsw i32 %tmp_700, %tmp_967" [Brutal_design.cpp:17]   --->   Operation 3001 'mul' 'mul_ln17_903' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3002 [1/1] (8.51ns)   --->   "%mul_ln17_904 = mul nsw i32 %tmp_702, %tmp_968" [Brutal_design.cpp:17]   --->   Operation 3002 'mul' 'mul_ln17_904' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3003 [1/1] (8.51ns)   --->   "%mul_ln17_905 = mul nsw i32 %tmp_704, %tmp_969" [Brutal_design.cpp:17]   --->   Operation 3003 'mul' 'mul_ln17_905' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3004 [1/1] (8.51ns)   --->   "%mul_ln17_906 = mul nsw i32 %tmp_706, %tmp_970" [Brutal_design.cpp:17]   --->   Operation 3004 'mul' 'mul_ln17_906' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3005 [1/1] (8.51ns)   --->   "%mul_ln17_907 = mul nsw i32 %tmp_708, %tmp_971" [Brutal_design.cpp:17]   --->   Operation 3005 'mul' 'mul_ln17_907' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3006 [1/1] (8.51ns)   --->   "%mul_ln17_908 = mul nsw i32 %tmp_710, %tmp_972" [Brutal_design.cpp:17]   --->   Operation 3006 'mul' 'mul_ln17_908' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3007 [1/1] (8.51ns)   --->   "%mul_ln17_909 = mul nsw i32 %tmp_712, %tmp_973" [Brutal_design.cpp:17]   --->   Operation 3007 'mul' 'mul_ln17_909' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3008 [1/1] (8.51ns)   --->   "%mul_ln17_910 = mul nsw i32 %tmp_714, %tmp_974" [Brutal_design.cpp:17]   --->   Operation 3008 'mul' 'mul_ln17_910' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3009 [1/1] (8.51ns)   --->   "%mul_ln17_911 = mul nsw i32 %tmp_716, %tmp_975" [Brutal_design.cpp:17]   --->   Operation 3009 'mul' 'mul_ln17_911' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3010 [1/1] (8.51ns)   --->   "%mul_ln17_912 = mul nsw i32 %tmp_718, %tmp_976" [Brutal_design.cpp:17]   --->   Operation 3010 'mul' 'mul_ln17_912' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3011 [1/1] (8.51ns)   --->   "%mul_ln17_913 = mul nsw i32 %tmp_720, %tmp_977" [Brutal_design.cpp:17]   --->   Operation 3011 'mul' 'mul_ln17_913' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3012 [1/1] (8.51ns)   --->   "%mul_ln17_914 = mul nsw i32 %tmp_658, %tmp_978" [Brutal_design.cpp:17]   --->   Operation 3012 'mul' 'mul_ln17_914' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3013 [1/1] (8.51ns)   --->   "%mul_ln17_915 = mul nsw i32 %tmp_660, %tmp_979" [Brutal_design.cpp:17]   --->   Operation 3013 'mul' 'mul_ln17_915' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3014 [1/1] (8.51ns)   --->   "%mul_ln17_916 = mul nsw i32 %tmp_662, %tmp_980" [Brutal_design.cpp:17]   --->   Operation 3014 'mul' 'mul_ln17_916' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3015 [1/1] (8.51ns)   --->   "%mul_ln17_917 = mul nsw i32 %tmp_664, %tmp_981" [Brutal_design.cpp:17]   --->   Operation 3015 'mul' 'mul_ln17_917' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3016 [1/1] (8.51ns)   --->   "%mul_ln17_918 = mul nsw i32 %tmp_666, %tmp_982" [Brutal_design.cpp:17]   --->   Operation 3016 'mul' 'mul_ln17_918' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3017 [1/1] (8.51ns)   --->   "%mul_ln17_919 = mul nsw i32 %tmp_668, %tmp_983" [Brutal_design.cpp:17]   --->   Operation 3017 'mul' 'mul_ln17_919' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3018 [1/1] (8.51ns)   --->   "%mul_ln17_920 = mul nsw i32 %tmp_670, %tmp_984" [Brutal_design.cpp:17]   --->   Operation 3018 'mul' 'mul_ln17_920' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3019 [1/1] (8.51ns)   --->   "%mul_ln17_921 = mul nsw i32 %tmp_672, %tmp_985" [Brutal_design.cpp:17]   --->   Operation 3019 'mul' 'mul_ln17_921' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3020 [1/1] (8.51ns)   --->   "%mul_ln17_922 = mul nsw i32 %tmp_674, %tmp_986" [Brutal_design.cpp:17]   --->   Operation 3020 'mul' 'mul_ln17_922' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3021 [1/1] (8.51ns)   --->   "%mul_ln17_923 = mul nsw i32 %tmp_676, %tmp_987" [Brutal_design.cpp:17]   --->   Operation 3021 'mul' 'mul_ln17_923' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3022 [1/1] (8.51ns)   --->   "%mul_ln17_924 = mul nsw i32 %tmp_678, %tmp_988" [Brutal_design.cpp:17]   --->   Operation 3022 'mul' 'mul_ln17_924' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3023 [1/1] (8.51ns)   --->   "%mul_ln17_925 = mul nsw i32 %tmp_680, %tmp_989" [Brutal_design.cpp:17]   --->   Operation 3023 'mul' 'mul_ln17_925' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3024 [1/1] (8.51ns)   --->   "%mul_ln17_926 = mul nsw i32 %tmp_682, %tmp_990" [Brutal_design.cpp:17]   --->   Operation 3024 'mul' 'mul_ln17_926' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3025 [1/1] (8.51ns)   --->   "%mul_ln17_927 = mul nsw i32 %tmp_684, %tmp_991" [Brutal_design.cpp:17]   --->   Operation 3025 'mul' 'mul_ln17_927' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3026 [1/1] (8.51ns)   --->   "%mul_ln17_928 = mul nsw i32 %trunc_ln17_21, %trunc_ln17_31" [Brutal_design.cpp:17]   --->   Operation 3026 'mul' 'mul_ln17_928' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3027 [1/1] (8.51ns)   --->   "%mul_ln17_929 = mul nsw i32 %tmp_688, %tmp_993" [Brutal_design.cpp:17]   --->   Operation 3027 'mul' 'mul_ln17_929' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3028 [1/1] (8.51ns)   --->   "%mul_ln17_930 = mul nsw i32 %tmp_690, %tmp_994" [Brutal_design.cpp:17]   --->   Operation 3028 'mul' 'mul_ln17_930' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3029 [1/1] (8.51ns)   --->   "%mul_ln17_931 = mul nsw i32 %tmp_692, %tmp_995" [Brutal_design.cpp:17]   --->   Operation 3029 'mul' 'mul_ln17_931' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3030 [1/1] (8.51ns)   --->   "%mul_ln17_932 = mul nsw i32 %tmp_694, %tmp_996" [Brutal_design.cpp:17]   --->   Operation 3030 'mul' 'mul_ln17_932' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3031 [1/1] (8.51ns)   --->   "%mul_ln17_933 = mul nsw i32 %tmp_696, %tmp_997" [Brutal_design.cpp:17]   --->   Operation 3031 'mul' 'mul_ln17_933' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3032 [1/1] (8.51ns)   --->   "%mul_ln17_934 = mul nsw i32 %tmp_698, %tmp_998" [Brutal_design.cpp:17]   --->   Operation 3032 'mul' 'mul_ln17_934' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3033 [1/1] (8.51ns)   --->   "%mul_ln17_935 = mul nsw i32 %tmp_700, %tmp_999" [Brutal_design.cpp:17]   --->   Operation 3033 'mul' 'mul_ln17_935' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3034 [1/1] (8.51ns)   --->   "%mul_ln17_936 = mul nsw i32 %tmp_702, %tmp_1000" [Brutal_design.cpp:17]   --->   Operation 3034 'mul' 'mul_ln17_936' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3035 [1/1] (8.51ns)   --->   "%mul_ln17_937 = mul nsw i32 %tmp_704, %tmp_1001" [Brutal_design.cpp:17]   --->   Operation 3035 'mul' 'mul_ln17_937' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3036 [1/1] (8.51ns)   --->   "%mul_ln17_938 = mul nsw i32 %tmp_706, %tmp_1002" [Brutal_design.cpp:17]   --->   Operation 3036 'mul' 'mul_ln17_938' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3037 [1/1] (8.51ns)   --->   "%mul_ln17_939 = mul nsw i32 %tmp_708, %tmp_1003" [Brutal_design.cpp:17]   --->   Operation 3037 'mul' 'mul_ln17_939' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3038 [1/1] (8.51ns)   --->   "%mul_ln17_940 = mul nsw i32 %tmp_710, %tmp_1004" [Brutal_design.cpp:17]   --->   Operation 3038 'mul' 'mul_ln17_940' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3039 [1/1] (8.51ns)   --->   "%mul_ln17_941 = mul nsw i32 %tmp_712, %tmp_1005" [Brutal_design.cpp:17]   --->   Operation 3039 'mul' 'mul_ln17_941' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3040 [1/1] (8.51ns)   --->   "%mul_ln17_942 = mul nsw i32 %tmp_714, %tmp_1006" [Brutal_design.cpp:17]   --->   Operation 3040 'mul' 'mul_ln17_942' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3041 [1/1] (8.51ns)   --->   "%mul_ln17_943 = mul nsw i32 %tmp_716, %tmp_1007" [Brutal_design.cpp:17]   --->   Operation 3041 'mul' 'mul_ln17_943' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3042 [1/1] (8.51ns)   --->   "%mul_ln17_944 = mul nsw i32 %tmp_718, %tmp_1008" [Brutal_design.cpp:17]   --->   Operation 3042 'mul' 'mul_ln17_944' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3043 [1/1] (8.51ns)   --->   "%mul_ln17_945 = mul nsw i32 %tmp_720, %tmp_1009" [Brutal_design.cpp:17]   --->   Operation 3043 'mul' 'mul_ln17_945' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3044 [1/1] (8.51ns)   --->   "%mul_ln17_946 = mul nsw i32 %tmp_658, %tmp_1010" [Brutal_design.cpp:17]   --->   Operation 3044 'mul' 'mul_ln17_946' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3045 [1/1] (8.51ns)   --->   "%mul_ln17_947 = mul nsw i32 %tmp_660, %tmp_1011" [Brutal_design.cpp:17]   --->   Operation 3045 'mul' 'mul_ln17_947' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3046 [1/1] (8.51ns)   --->   "%mul_ln17_948 = mul nsw i32 %tmp_662, %tmp_1012" [Brutal_design.cpp:17]   --->   Operation 3046 'mul' 'mul_ln17_948' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3047 [1/1] (8.51ns)   --->   "%mul_ln17_949 = mul nsw i32 %tmp_664, %tmp_1013" [Brutal_design.cpp:17]   --->   Operation 3047 'mul' 'mul_ln17_949' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3048 [1/1] (8.51ns)   --->   "%mul_ln17_950 = mul nsw i32 %tmp_666, %tmp_1014" [Brutal_design.cpp:17]   --->   Operation 3048 'mul' 'mul_ln17_950' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3049 [1/1] (8.51ns)   --->   "%mul_ln17_951 = mul nsw i32 %tmp_668, %tmp_1015" [Brutal_design.cpp:17]   --->   Operation 3049 'mul' 'mul_ln17_951' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3050 [1/1] (8.51ns)   --->   "%mul_ln17_952 = mul nsw i32 %tmp_670, %tmp_1016" [Brutal_design.cpp:17]   --->   Operation 3050 'mul' 'mul_ln17_952' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3051 [1/1] (8.51ns)   --->   "%mul_ln17_953 = mul nsw i32 %tmp_672, %tmp_1017" [Brutal_design.cpp:17]   --->   Operation 3051 'mul' 'mul_ln17_953' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3052 [1/1] (8.51ns)   --->   "%mul_ln17_954 = mul nsw i32 %tmp_674, %tmp_1018" [Brutal_design.cpp:17]   --->   Operation 3052 'mul' 'mul_ln17_954' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3053 [1/1] (8.51ns)   --->   "%mul_ln17_955 = mul nsw i32 %tmp_676, %tmp_1019" [Brutal_design.cpp:17]   --->   Operation 3053 'mul' 'mul_ln17_955' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3054 [1/1] (8.51ns)   --->   "%mul_ln17_956 = mul nsw i32 %tmp_678, %tmp_1020" [Brutal_design.cpp:17]   --->   Operation 3054 'mul' 'mul_ln17_956' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3055 [1/1] (8.51ns)   --->   "%mul_ln17_957 = mul nsw i32 %tmp_680, %tmp_1021" [Brutal_design.cpp:17]   --->   Operation 3055 'mul' 'mul_ln17_957' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3056 [1/1] (8.51ns)   --->   "%mul_ln17_958 = mul nsw i32 %tmp_682, %tmp_1022" [Brutal_design.cpp:17]   --->   Operation 3056 'mul' 'mul_ln17_958' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3057 [1/1] (8.51ns)   --->   "%mul_ln17_959 = mul nsw i32 %tmp_684, %tmp_1023" [Brutal_design.cpp:17]   --->   Operation 3057 'mul' 'mul_ln17_959' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3058 [1/2] (3.25ns)   --->   "%B_load_30 = load i1024* %B_addr_30, align 8" [Brutal_design.cpp:17]   --->   Operation 3058 'load' 'B_load_30' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 3059 [1/1] (0.00ns)   --->   "%trunc_ln17_32 = trunc i1024 %B_load_30 to i32" [Brutal_design.cpp:17]   --->   Operation 3059 'trunc' 'trunc_ln17_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3060 [1/1] (0.00ns)   --->   "%tmp_1024 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 3060 'partselect' 'tmp_1024' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3061 [1/1] (0.00ns)   --->   "%tmp_1025 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 3061 'partselect' 'tmp_1025' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3062 [1/1] (0.00ns)   --->   "%tmp_1026 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 3062 'partselect' 'tmp_1026' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3063 [1/1] (0.00ns)   --->   "%tmp_1027 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 3063 'partselect' 'tmp_1027' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3064 [1/1] (0.00ns)   --->   "%tmp_1028 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 3064 'partselect' 'tmp_1028' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3065 [1/1] (0.00ns)   --->   "%tmp_1029 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 3065 'partselect' 'tmp_1029' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3066 [1/1] (0.00ns)   --->   "%tmp_1030 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 3066 'partselect' 'tmp_1030' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3067 [1/1] (0.00ns)   --->   "%tmp_1031 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 3067 'partselect' 'tmp_1031' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3068 [1/1] (0.00ns)   --->   "%tmp_1032 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 3068 'partselect' 'tmp_1032' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3069 [1/1] (0.00ns)   --->   "%tmp_1033 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 3069 'partselect' 'tmp_1033' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3070 [1/1] (0.00ns)   --->   "%tmp_1034 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 3070 'partselect' 'tmp_1034' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3071 [1/1] (0.00ns)   --->   "%tmp_1035 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 3071 'partselect' 'tmp_1035' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3072 [1/1] (0.00ns)   --->   "%tmp_1036 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 3072 'partselect' 'tmp_1036' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3073 [1/1] (0.00ns)   --->   "%tmp_1037 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 3073 'partselect' 'tmp_1037' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3074 [1/1] (0.00ns)   --->   "%tmp_1038 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 3074 'partselect' 'tmp_1038' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3075 [1/1] (0.00ns)   --->   "%tmp_1039 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 3075 'partselect' 'tmp_1039' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3076 [1/1] (0.00ns)   --->   "%tmp_1040 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 3076 'partselect' 'tmp_1040' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3077 [1/1] (0.00ns)   --->   "%tmp_1041 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 3077 'partselect' 'tmp_1041' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3078 [1/1] (0.00ns)   --->   "%tmp_1042 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 3078 'partselect' 'tmp_1042' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3079 [1/1] (0.00ns)   --->   "%tmp_1043 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 3079 'partselect' 'tmp_1043' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3080 [1/1] (0.00ns)   --->   "%tmp_1044 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 3080 'partselect' 'tmp_1044' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3081 [1/1] (0.00ns)   --->   "%tmp_1045 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 3081 'partselect' 'tmp_1045' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3082 [1/1] (0.00ns)   --->   "%tmp_1046 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 3082 'partselect' 'tmp_1046' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3083 [1/1] (0.00ns)   --->   "%tmp_1047 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 3083 'partselect' 'tmp_1047' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3084 [1/1] (0.00ns)   --->   "%tmp_1048 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 3084 'partselect' 'tmp_1048' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3085 [1/1] (0.00ns)   --->   "%tmp_1049 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 3085 'partselect' 'tmp_1049' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3086 [1/1] (0.00ns)   --->   "%tmp_1050 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 3086 'partselect' 'tmp_1050' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3087 [1/1] (0.00ns)   --->   "%tmp_1051 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 3087 'partselect' 'tmp_1051' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3088 [1/1] (0.00ns)   --->   "%tmp_1052 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 3088 'partselect' 'tmp_1052' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3089 [1/1] (0.00ns)   --->   "%tmp_1053 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 3089 'partselect' 'tmp_1053' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3090 [1/1] (0.00ns)   --->   "%tmp_1054 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_30, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 3090 'partselect' 'tmp_1054' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3091 [1/2] (3.25ns)   --->   "%B_load_31 = load i1024* %B_addr_31, align 8" [Brutal_design.cpp:17]   --->   Operation 3091 'load' 'B_load_31' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 3092 [1/1] (0.00ns)   --->   "%trunc_ln17_33 = trunc i1024 %B_load_31 to i32" [Brutal_design.cpp:17]   --->   Operation 3092 'trunc' 'trunc_ln17_33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3093 [1/1] (0.00ns)   --->   "%tmp_1055 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 32, i32 63)" [Brutal_design.cpp:17]   --->   Operation 3093 'partselect' 'tmp_1055' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3094 [1/1] (0.00ns)   --->   "%tmp_1056 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 64, i32 95)" [Brutal_design.cpp:17]   --->   Operation 3094 'partselect' 'tmp_1056' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3095 [1/1] (0.00ns)   --->   "%tmp_1057 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 96, i32 127)" [Brutal_design.cpp:17]   --->   Operation 3095 'partselect' 'tmp_1057' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3096 [1/1] (0.00ns)   --->   "%tmp_1058 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 128, i32 159)" [Brutal_design.cpp:17]   --->   Operation 3096 'partselect' 'tmp_1058' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3097 [1/1] (0.00ns)   --->   "%tmp_1059 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 160, i32 191)" [Brutal_design.cpp:17]   --->   Operation 3097 'partselect' 'tmp_1059' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3098 [1/1] (0.00ns)   --->   "%tmp_1060 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 192, i32 223)" [Brutal_design.cpp:17]   --->   Operation 3098 'partselect' 'tmp_1060' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3099 [1/1] (0.00ns)   --->   "%tmp_1061 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 224, i32 255)" [Brutal_design.cpp:17]   --->   Operation 3099 'partselect' 'tmp_1061' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3100 [1/1] (0.00ns)   --->   "%tmp_1062 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 256, i32 287)" [Brutal_design.cpp:17]   --->   Operation 3100 'partselect' 'tmp_1062' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3101 [1/1] (0.00ns)   --->   "%tmp_1063 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 288, i32 319)" [Brutal_design.cpp:17]   --->   Operation 3101 'partselect' 'tmp_1063' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3102 [1/1] (0.00ns)   --->   "%tmp_1064 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 320, i32 351)" [Brutal_design.cpp:17]   --->   Operation 3102 'partselect' 'tmp_1064' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3103 [1/1] (0.00ns)   --->   "%tmp_1065 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 352, i32 383)" [Brutal_design.cpp:17]   --->   Operation 3103 'partselect' 'tmp_1065' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3104 [1/1] (0.00ns)   --->   "%tmp_1066 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 384, i32 415)" [Brutal_design.cpp:17]   --->   Operation 3104 'partselect' 'tmp_1066' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3105 [1/1] (0.00ns)   --->   "%tmp_1067 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 416, i32 447)" [Brutal_design.cpp:17]   --->   Operation 3105 'partselect' 'tmp_1067' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3106 [1/1] (0.00ns)   --->   "%tmp_1068 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 448, i32 479)" [Brutal_design.cpp:17]   --->   Operation 3106 'partselect' 'tmp_1068' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3107 [1/1] (0.00ns)   --->   "%tmp_1069 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 480, i32 511)" [Brutal_design.cpp:17]   --->   Operation 3107 'partselect' 'tmp_1069' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3108 [1/1] (0.00ns)   --->   "%tmp_1070 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 512, i32 543)" [Brutal_design.cpp:17]   --->   Operation 3108 'partselect' 'tmp_1070' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3109 [1/1] (0.00ns)   --->   "%tmp_1071 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 544, i32 575)" [Brutal_design.cpp:17]   --->   Operation 3109 'partselect' 'tmp_1071' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3110 [1/1] (0.00ns)   --->   "%tmp_1072 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 576, i32 607)" [Brutal_design.cpp:17]   --->   Operation 3110 'partselect' 'tmp_1072' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3111 [1/1] (0.00ns)   --->   "%tmp_1073 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 608, i32 639)" [Brutal_design.cpp:17]   --->   Operation 3111 'partselect' 'tmp_1073' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3112 [1/1] (0.00ns)   --->   "%tmp_1074 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 640, i32 671)" [Brutal_design.cpp:17]   --->   Operation 3112 'partselect' 'tmp_1074' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3113 [1/1] (0.00ns)   --->   "%tmp_1075 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 672, i32 703)" [Brutal_design.cpp:17]   --->   Operation 3113 'partselect' 'tmp_1075' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3114 [1/1] (0.00ns)   --->   "%tmp_1076 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 704, i32 735)" [Brutal_design.cpp:17]   --->   Operation 3114 'partselect' 'tmp_1076' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3115 [1/1] (0.00ns)   --->   "%tmp_1077 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 736, i32 767)" [Brutal_design.cpp:17]   --->   Operation 3115 'partselect' 'tmp_1077' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3116 [1/1] (0.00ns)   --->   "%tmp_1078 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 768, i32 799)" [Brutal_design.cpp:17]   --->   Operation 3116 'partselect' 'tmp_1078' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3117 [1/1] (0.00ns)   --->   "%tmp_1079 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 800, i32 831)" [Brutal_design.cpp:17]   --->   Operation 3117 'partselect' 'tmp_1079' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3118 [1/1] (0.00ns)   --->   "%tmp_1080 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 832, i32 863)" [Brutal_design.cpp:17]   --->   Operation 3118 'partselect' 'tmp_1080' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3119 [1/1] (0.00ns)   --->   "%tmp_1081 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 864, i32 895)" [Brutal_design.cpp:17]   --->   Operation 3119 'partselect' 'tmp_1081' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3120 [1/1] (0.00ns)   --->   "%tmp_1082 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 896, i32 927)" [Brutal_design.cpp:17]   --->   Operation 3120 'partselect' 'tmp_1082' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3121 [1/1] (0.00ns)   --->   "%tmp_1083 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 928, i32 959)" [Brutal_design.cpp:17]   --->   Operation 3121 'partselect' 'tmp_1083' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3122 [1/1] (0.00ns)   --->   "%tmp_1084 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 960, i32 991)" [Brutal_design.cpp:17]   --->   Operation 3122 'partselect' 'tmp_1084' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 3123 [1/1] (0.00ns)   --->   "%tmp_1085 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load_31, i32 992, i32 1023)" [Brutal_design.cpp:17]   --->   Operation 3123 'partselect' 'tmp_1085' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 8.74>
ST_19 : Operation 3124 [1/1] (0.00ns)   --->   "%or_ln19_23 = or i11 %tmp_1, 24" [Brutal_design.cpp:19]   --->   Operation 3124 'or' 'or_ln19_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 3125 [1/1] (0.00ns)   --->   "%tmp_768 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_23)" [Brutal_design.cpp:19]   --->   Operation 3125 'bitconcatenate' 'tmp_768' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 3126 [1/1] (0.00ns)   --->   "%AB_addr_24 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_768" [Brutal_design.cpp:19]   --->   Operation 3126 'getelementptr' 'AB_addr_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 3127 [1/1] (0.00ns)   --->   "%or_ln19_24 = or i11 %tmp_1, 25" [Brutal_design.cpp:19]   --->   Operation 3127 'or' 'or_ln19_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 3128 [1/1] (0.00ns)   --->   "%tmp_800 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_24)" [Brutal_design.cpp:19]   --->   Operation 3128 'bitconcatenate' 'tmp_800' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 3129 [1/1] (0.00ns)   --->   "%AB_addr_25 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_800" [Brutal_design.cpp:19]   --->   Operation 3129 'getelementptr' 'AB_addr_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 3130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_758 = add i32 %add_ln17_757, %add_ln17_750" [Brutal_design.cpp:17]   --->   Operation 3130 'add' 'add_ln17_758' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3131 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_774 = add nsw i32 %add_ln17_773, %add_ln17_758" [Brutal_design.cpp:17]   --->   Operation 3131 'add' 'add_ln17_774' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3132 [1/1] (3.25ns)   --->   "store i32 %add_ln17_774, i32* %AB_addr_24, align 4" [Brutal_design.cpp:19]   --->   Operation 3132 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 3133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_789 = add i32 %add_ln17_788, %add_ln17_781" [Brutal_design.cpp:17]   --->   Operation 3133 'add' 'add_ln17_789' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3134 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_805 = add nsw i32 %add_ln17_804, %add_ln17_789" [Brutal_design.cpp:17]   --->   Operation 3134 'add' 'add_ln17_805' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3135 [1/1] (3.25ns)   --->   "store i32 %add_ln17_805, i32* %AB_addr_25, align 4" [Brutal_design.cpp:19]   --->   Operation 3135 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 3136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_808 = add i32 %add_ln17_807, %add_ln17_806" [Brutal_design.cpp:17]   --->   Operation 3136 'add' 'add_ln17_808' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3137 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_812 = add i32 %add_ln17_811, %add_ln17_808" [Brutal_design.cpp:17]   --->   Operation 3137 'add' 'add_ln17_812' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_815 = add i32 %add_ln17_814, %add_ln17_813" [Brutal_design.cpp:17]   --->   Operation 3138 'add' 'add_ln17_815' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3139 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_819 = add i32 %add_ln17_818, %add_ln17_815" [Brutal_design.cpp:17]   --->   Operation 3139 'add' 'add_ln17_819' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_827 = add i32 %add_ln17_826, %add_ln17_823" [Brutal_design.cpp:17]   --->   Operation 3140 'add' 'add_ln17_827' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_830 = add i32 %add_ln17_829, %add_ln17_828" [Brutal_design.cpp:17]   --->   Operation 3141 'add' 'add_ln17_830' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3142 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_834 = add i32 %add_ln17_833, %add_ln17_830" [Brutal_design.cpp:17]   --->   Operation 3142 'add' 'add_ln17_834' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3143 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_835 = add i32 %add_ln17_834, %add_ln17_827" [Brutal_design.cpp:17]   --->   Operation 3143 'add' 'add_ln17_835' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_839 = add i32 %add_ln17_838, %add_ln17_837" [Brutal_design.cpp:17]   --->   Operation 3144 'add' 'add_ln17_839' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3145 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_843 = add i32 %add_ln17_842, %add_ln17_839" [Brutal_design.cpp:17]   --->   Operation 3145 'add' 'add_ln17_843' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_846 = add i32 %add_ln17_845, %add_ln17_844" [Brutal_design.cpp:17]   --->   Operation 3146 'add' 'add_ln17_846' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3147 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_850 = add i32 %add_ln17_849, %add_ln17_846" [Brutal_design.cpp:17]   --->   Operation 3147 'add' 'add_ln17_850' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_858 = add i32 %add_ln17_857, %add_ln17_854" [Brutal_design.cpp:17]   --->   Operation 3148 'add' 'add_ln17_858' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_861 = add i32 %add_ln17_860, %add_ln17_859" [Brutal_design.cpp:17]   --->   Operation 3149 'add' 'add_ln17_861' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3150 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_865 = add i32 %add_ln17_864, %add_ln17_861" [Brutal_design.cpp:17]   --->   Operation 3150 'add' 'add_ln17_865' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3151 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_866 = add i32 %add_ln17_865, %add_ln17_858" [Brutal_design.cpp:17]   --->   Operation 3151 'add' 'add_ln17_866' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3152 [1/1] (2.55ns)   --->   "%add_ln17_868 = add i32 %mul_ln17_896, %mul_ln17_897" [Brutal_design.cpp:17]   --->   Operation 3152 'add' 'add_ln17_868' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3153 [1/1] (2.55ns)   --->   "%add_ln17_869 = add i32 %mul_ln17_898, %mul_ln17_899" [Brutal_design.cpp:17]   --->   Operation 3153 'add' 'add_ln17_869' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_871 = add i32 %mul_ln17_900, %mul_ln17_901" [Brutal_design.cpp:17]   --->   Operation 3154 'add' 'add_ln17_871' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3155 [1/1] (2.55ns)   --->   "%add_ln17_872 = add i32 %mul_ln17_902, %mul_ln17_903" [Brutal_design.cpp:17]   --->   Operation 3155 'add' 'add_ln17_872' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3156 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_873 = add i32 %add_ln17_872, %add_ln17_871" [Brutal_design.cpp:17]   --->   Operation 3156 'add' 'add_ln17_873' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3157 [1/1] (2.55ns)   --->   "%add_ln17_875 = add i32 %mul_ln17_904, %mul_ln17_905" [Brutal_design.cpp:17]   --->   Operation 3157 'add' 'add_ln17_875' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3158 [1/1] (2.55ns)   --->   "%add_ln17_876 = add i32 %mul_ln17_906, %mul_ln17_907" [Brutal_design.cpp:17]   --->   Operation 3158 'add' 'add_ln17_876' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_878 = add i32 %mul_ln17_908, %mul_ln17_909" [Brutal_design.cpp:17]   --->   Operation 3159 'add' 'add_ln17_878' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3160 [1/1] (2.55ns)   --->   "%add_ln17_879 = add i32 %mul_ln17_910, %mul_ln17_911" [Brutal_design.cpp:17]   --->   Operation 3160 'add' 'add_ln17_879' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3161 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_880 = add i32 %add_ln17_879, %add_ln17_878" [Brutal_design.cpp:17]   --->   Operation 3161 'add' 'add_ln17_880' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_883 = add i32 %mul_ln17_912, %mul_ln17_913" [Brutal_design.cpp:17]   --->   Operation 3162 'add' 'add_ln17_883' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3163 [1/1] (2.55ns)   --->   "%add_ln17_884 = add i32 %mul_ln17_914, %mul_ln17_915" [Brutal_design.cpp:17]   --->   Operation 3163 'add' 'add_ln17_884' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3164 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_885 = add i32 %add_ln17_884, %add_ln17_883" [Brutal_design.cpp:17]   --->   Operation 3164 'add' 'add_ln17_885' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_886 = add i32 %mul_ln17_916, %mul_ln17_917" [Brutal_design.cpp:17]   --->   Operation 3165 'add' 'add_ln17_886' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3166 [1/1] (2.55ns)   --->   "%add_ln17_887 = add i32 %mul_ln17_918, %mul_ln17_919" [Brutal_design.cpp:17]   --->   Operation 3166 'add' 'add_ln17_887' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3167 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_888 = add i32 %add_ln17_887, %add_ln17_886" [Brutal_design.cpp:17]   --->   Operation 3167 'add' 'add_ln17_888' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3168 [1/1] (2.55ns)   --->   "%add_ln17_890 = add i32 %mul_ln17_920, %mul_ln17_921" [Brutal_design.cpp:17]   --->   Operation 3168 'add' 'add_ln17_890' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3169 [1/1] (2.55ns)   --->   "%add_ln17_891 = add i32 %mul_ln17_922, %mul_ln17_923" [Brutal_design.cpp:17]   --->   Operation 3169 'add' 'add_ln17_891' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_893 = add i32 %mul_ln17_924, %mul_ln17_925" [Brutal_design.cpp:17]   --->   Operation 3170 'add' 'add_ln17_893' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3171 [1/1] (2.55ns)   --->   "%add_ln17_894 = add i32 %mul_ln17_926, %mul_ln17_927" [Brutal_design.cpp:17]   --->   Operation 3171 'add' 'add_ln17_894' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3172 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_895 = add i32 %add_ln17_894, %add_ln17_893" [Brutal_design.cpp:17]   --->   Operation 3172 'add' 'add_ln17_895' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3173 [1/1] (2.55ns)   --->   "%add_ln17_899 = add i32 %mul_ln17_928, %mul_ln17_929" [Brutal_design.cpp:17]   --->   Operation 3173 'add' 'add_ln17_899' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3174 [1/1] (2.55ns)   --->   "%add_ln17_900 = add i32 %mul_ln17_930, %mul_ln17_931" [Brutal_design.cpp:17]   --->   Operation 3174 'add' 'add_ln17_900' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_902 = add i32 %mul_ln17_932, %mul_ln17_933" [Brutal_design.cpp:17]   --->   Operation 3175 'add' 'add_ln17_902' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3176 [1/1] (2.55ns)   --->   "%add_ln17_903 = add i32 %mul_ln17_934, %mul_ln17_935" [Brutal_design.cpp:17]   --->   Operation 3176 'add' 'add_ln17_903' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3177 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_904 = add i32 %add_ln17_903, %add_ln17_902" [Brutal_design.cpp:17]   --->   Operation 3177 'add' 'add_ln17_904' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3178 [1/1] (2.55ns)   --->   "%add_ln17_906 = add i32 %mul_ln17_936, %mul_ln17_937" [Brutal_design.cpp:17]   --->   Operation 3178 'add' 'add_ln17_906' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3179 [1/1] (2.55ns)   --->   "%add_ln17_907 = add i32 %mul_ln17_938, %mul_ln17_939" [Brutal_design.cpp:17]   --->   Operation 3179 'add' 'add_ln17_907' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_909 = add i32 %mul_ln17_940, %mul_ln17_941" [Brutal_design.cpp:17]   --->   Operation 3180 'add' 'add_ln17_909' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3181 [1/1] (2.55ns)   --->   "%add_ln17_910 = add i32 %mul_ln17_942, %mul_ln17_943" [Brutal_design.cpp:17]   --->   Operation 3181 'add' 'add_ln17_910' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3182 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_911 = add i32 %add_ln17_910, %add_ln17_909" [Brutal_design.cpp:17]   --->   Operation 3182 'add' 'add_ln17_911' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_914 = add i32 %mul_ln17_944, %mul_ln17_945" [Brutal_design.cpp:17]   --->   Operation 3183 'add' 'add_ln17_914' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3184 [1/1] (2.55ns)   --->   "%add_ln17_915 = add i32 %mul_ln17_946, %mul_ln17_947" [Brutal_design.cpp:17]   --->   Operation 3184 'add' 'add_ln17_915' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3185 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_916 = add i32 %add_ln17_915, %add_ln17_914" [Brutal_design.cpp:17]   --->   Operation 3185 'add' 'add_ln17_916' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_917 = add i32 %mul_ln17_948, %mul_ln17_949" [Brutal_design.cpp:17]   --->   Operation 3186 'add' 'add_ln17_917' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3187 [1/1] (2.55ns)   --->   "%add_ln17_918 = add i32 %mul_ln17_950, %mul_ln17_951" [Brutal_design.cpp:17]   --->   Operation 3187 'add' 'add_ln17_918' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3188 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_919 = add i32 %add_ln17_918, %add_ln17_917" [Brutal_design.cpp:17]   --->   Operation 3188 'add' 'add_ln17_919' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3189 [1/1] (2.55ns)   --->   "%add_ln17_921 = add i32 %mul_ln17_952, %mul_ln17_953" [Brutal_design.cpp:17]   --->   Operation 3189 'add' 'add_ln17_921' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3190 [1/1] (2.55ns)   --->   "%add_ln17_922 = add i32 %mul_ln17_954, %mul_ln17_955" [Brutal_design.cpp:17]   --->   Operation 3190 'add' 'add_ln17_922' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_924 = add i32 %mul_ln17_956, %mul_ln17_957" [Brutal_design.cpp:17]   --->   Operation 3191 'add' 'add_ln17_924' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3192 [1/1] (2.55ns)   --->   "%add_ln17_925 = add i32 %mul_ln17_958, %mul_ln17_959" [Brutal_design.cpp:17]   --->   Operation 3192 'add' 'add_ln17_925' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3193 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_926 = add i32 %add_ln17_925, %add_ln17_924" [Brutal_design.cpp:17]   --->   Operation 3193 'add' 'add_ln17_926' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 3194 [1/1] (8.51ns)   --->   "%mul_ln17_960 = mul nsw i32 %trunc_ln17_21, %trunc_ln17_32" [Brutal_design.cpp:17]   --->   Operation 3194 'mul' 'mul_ln17_960' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3195 [1/1] (8.51ns)   --->   "%mul_ln17_961 = mul nsw i32 %tmp_688, %tmp_1024" [Brutal_design.cpp:17]   --->   Operation 3195 'mul' 'mul_ln17_961' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3196 [1/1] (8.51ns)   --->   "%mul_ln17_962 = mul nsw i32 %tmp_690, %tmp_1025" [Brutal_design.cpp:17]   --->   Operation 3196 'mul' 'mul_ln17_962' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3197 [1/1] (8.51ns)   --->   "%mul_ln17_963 = mul nsw i32 %tmp_692, %tmp_1026" [Brutal_design.cpp:17]   --->   Operation 3197 'mul' 'mul_ln17_963' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3198 [1/1] (8.51ns)   --->   "%mul_ln17_964 = mul nsw i32 %tmp_694, %tmp_1027" [Brutal_design.cpp:17]   --->   Operation 3198 'mul' 'mul_ln17_964' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3199 [1/1] (8.51ns)   --->   "%mul_ln17_965 = mul nsw i32 %tmp_696, %tmp_1028" [Brutal_design.cpp:17]   --->   Operation 3199 'mul' 'mul_ln17_965' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3200 [1/1] (8.51ns)   --->   "%mul_ln17_966 = mul nsw i32 %tmp_698, %tmp_1029" [Brutal_design.cpp:17]   --->   Operation 3200 'mul' 'mul_ln17_966' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3201 [1/1] (8.51ns)   --->   "%mul_ln17_967 = mul nsw i32 %tmp_700, %tmp_1030" [Brutal_design.cpp:17]   --->   Operation 3201 'mul' 'mul_ln17_967' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3202 [1/1] (8.51ns)   --->   "%mul_ln17_968 = mul nsw i32 %tmp_702, %tmp_1031" [Brutal_design.cpp:17]   --->   Operation 3202 'mul' 'mul_ln17_968' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3203 [1/1] (8.51ns)   --->   "%mul_ln17_969 = mul nsw i32 %tmp_704, %tmp_1032" [Brutal_design.cpp:17]   --->   Operation 3203 'mul' 'mul_ln17_969' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3204 [1/1] (8.51ns)   --->   "%mul_ln17_970 = mul nsw i32 %tmp_706, %tmp_1033" [Brutal_design.cpp:17]   --->   Operation 3204 'mul' 'mul_ln17_970' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3205 [1/1] (8.51ns)   --->   "%mul_ln17_971 = mul nsw i32 %tmp_708, %tmp_1034" [Brutal_design.cpp:17]   --->   Operation 3205 'mul' 'mul_ln17_971' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3206 [1/1] (8.51ns)   --->   "%mul_ln17_972 = mul nsw i32 %tmp_710, %tmp_1035" [Brutal_design.cpp:17]   --->   Operation 3206 'mul' 'mul_ln17_972' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3207 [1/1] (8.51ns)   --->   "%mul_ln17_973 = mul nsw i32 %tmp_712, %tmp_1036" [Brutal_design.cpp:17]   --->   Operation 3207 'mul' 'mul_ln17_973' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3208 [1/1] (8.51ns)   --->   "%mul_ln17_974 = mul nsw i32 %tmp_714, %tmp_1037" [Brutal_design.cpp:17]   --->   Operation 3208 'mul' 'mul_ln17_974' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3209 [1/1] (8.51ns)   --->   "%mul_ln17_975 = mul nsw i32 %tmp_716, %tmp_1038" [Brutal_design.cpp:17]   --->   Operation 3209 'mul' 'mul_ln17_975' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3210 [1/1] (8.51ns)   --->   "%mul_ln17_976 = mul nsw i32 %tmp_718, %tmp_1039" [Brutal_design.cpp:17]   --->   Operation 3210 'mul' 'mul_ln17_976' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3211 [1/1] (8.51ns)   --->   "%mul_ln17_977 = mul nsw i32 %tmp_720, %tmp_1040" [Brutal_design.cpp:17]   --->   Operation 3211 'mul' 'mul_ln17_977' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3212 [1/1] (8.51ns)   --->   "%mul_ln17_978 = mul nsw i32 %tmp_658, %tmp_1041" [Brutal_design.cpp:17]   --->   Operation 3212 'mul' 'mul_ln17_978' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3213 [1/1] (8.51ns)   --->   "%mul_ln17_979 = mul nsw i32 %tmp_660, %tmp_1042" [Brutal_design.cpp:17]   --->   Operation 3213 'mul' 'mul_ln17_979' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3214 [1/1] (8.51ns)   --->   "%mul_ln17_980 = mul nsw i32 %tmp_662, %tmp_1043" [Brutal_design.cpp:17]   --->   Operation 3214 'mul' 'mul_ln17_980' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3215 [1/1] (8.51ns)   --->   "%mul_ln17_981 = mul nsw i32 %tmp_664, %tmp_1044" [Brutal_design.cpp:17]   --->   Operation 3215 'mul' 'mul_ln17_981' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3216 [1/1] (8.51ns)   --->   "%mul_ln17_982 = mul nsw i32 %tmp_666, %tmp_1045" [Brutal_design.cpp:17]   --->   Operation 3216 'mul' 'mul_ln17_982' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3217 [1/1] (8.51ns)   --->   "%mul_ln17_983 = mul nsw i32 %tmp_668, %tmp_1046" [Brutal_design.cpp:17]   --->   Operation 3217 'mul' 'mul_ln17_983' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3218 [1/1] (8.51ns)   --->   "%mul_ln17_984 = mul nsw i32 %tmp_670, %tmp_1047" [Brutal_design.cpp:17]   --->   Operation 3218 'mul' 'mul_ln17_984' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3219 [1/1] (8.51ns)   --->   "%mul_ln17_985 = mul nsw i32 %tmp_672, %tmp_1048" [Brutal_design.cpp:17]   --->   Operation 3219 'mul' 'mul_ln17_985' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3220 [1/1] (8.51ns)   --->   "%mul_ln17_986 = mul nsw i32 %tmp_674, %tmp_1049" [Brutal_design.cpp:17]   --->   Operation 3220 'mul' 'mul_ln17_986' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3221 [1/1] (8.51ns)   --->   "%mul_ln17_987 = mul nsw i32 %tmp_676, %tmp_1050" [Brutal_design.cpp:17]   --->   Operation 3221 'mul' 'mul_ln17_987' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3222 [1/1] (8.51ns)   --->   "%mul_ln17_988 = mul nsw i32 %tmp_678, %tmp_1051" [Brutal_design.cpp:17]   --->   Operation 3222 'mul' 'mul_ln17_988' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3223 [1/1] (8.51ns)   --->   "%mul_ln17_989 = mul nsw i32 %tmp_680, %tmp_1052" [Brutal_design.cpp:17]   --->   Operation 3223 'mul' 'mul_ln17_989' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3224 [1/1] (8.51ns)   --->   "%mul_ln17_990 = mul nsw i32 %tmp_682, %tmp_1053" [Brutal_design.cpp:17]   --->   Operation 3224 'mul' 'mul_ln17_990' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3225 [1/1] (8.51ns)   --->   "%mul_ln17_991 = mul nsw i32 %tmp_684, %tmp_1054" [Brutal_design.cpp:17]   --->   Operation 3225 'mul' 'mul_ln17_991' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3226 [1/1] (8.51ns)   --->   "%mul_ln17_992 = mul nsw i32 %trunc_ln17_21, %trunc_ln17_33" [Brutal_design.cpp:17]   --->   Operation 3226 'mul' 'mul_ln17_992' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3227 [1/1] (8.51ns)   --->   "%mul_ln17_993 = mul nsw i32 %tmp_688, %tmp_1055" [Brutal_design.cpp:17]   --->   Operation 3227 'mul' 'mul_ln17_993' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3228 [1/1] (8.51ns)   --->   "%mul_ln17_994 = mul nsw i32 %tmp_690, %tmp_1056" [Brutal_design.cpp:17]   --->   Operation 3228 'mul' 'mul_ln17_994' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3229 [1/1] (8.51ns)   --->   "%mul_ln17_995 = mul nsw i32 %tmp_692, %tmp_1057" [Brutal_design.cpp:17]   --->   Operation 3229 'mul' 'mul_ln17_995' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3230 [1/1] (8.51ns)   --->   "%mul_ln17_996 = mul nsw i32 %tmp_694, %tmp_1058" [Brutal_design.cpp:17]   --->   Operation 3230 'mul' 'mul_ln17_996' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3231 [1/1] (8.51ns)   --->   "%mul_ln17_997 = mul nsw i32 %tmp_696, %tmp_1059" [Brutal_design.cpp:17]   --->   Operation 3231 'mul' 'mul_ln17_997' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3232 [1/1] (8.51ns)   --->   "%mul_ln17_998 = mul nsw i32 %tmp_698, %tmp_1060" [Brutal_design.cpp:17]   --->   Operation 3232 'mul' 'mul_ln17_998' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3233 [1/1] (8.51ns)   --->   "%mul_ln17_999 = mul nsw i32 %tmp_700, %tmp_1061" [Brutal_design.cpp:17]   --->   Operation 3233 'mul' 'mul_ln17_999' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3234 [1/1] (8.51ns)   --->   "%mul_ln17_1000 = mul nsw i32 %tmp_702, %tmp_1062" [Brutal_design.cpp:17]   --->   Operation 3234 'mul' 'mul_ln17_1000' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3235 [1/1] (8.51ns)   --->   "%mul_ln17_1001 = mul nsw i32 %tmp_704, %tmp_1063" [Brutal_design.cpp:17]   --->   Operation 3235 'mul' 'mul_ln17_1001' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3236 [1/1] (8.51ns)   --->   "%mul_ln17_1002 = mul nsw i32 %tmp_706, %tmp_1064" [Brutal_design.cpp:17]   --->   Operation 3236 'mul' 'mul_ln17_1002' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3237 [1/1] (8.51ns)   --->   "%mul_ln17_1003 = mul nsw i32 %tmp_708, %tmp_1065" [Brutal_design.cpp:17]   --->   Operation 3237 'mul' 'mul_ln17_1003' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3238 [1/1] (8.51ns)   --->   "%mul_ln17_1004 = mul nsw i32 %tmp_710, %tmp_1066" [Brutal_design.cpp:17]   --->   Operation 3238 'mul' 'mul_ln17_1004' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3239 [1/1] (8.51ns)   --->   "%mul_ln17_1005 = mul nsw i32 %tmp_712, %tmp_1067" [Brutal_design.cpp:17]   --->   Operation 3239 'mul' 'mul_ln17_1005' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3240 [1/1] (8.51ns)   --->   "%mul_ln17_1006 = mul nsw i32 %tmp_714, %tmp_1068" [Brutal_design.cpp:17]   --->   Operation 3240 'mul' 'mul_ln17_1006' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3241 [1/1] (8.51ns)   --->   "%mul_ln17_1007 = mul nsw i32 %tmp_716, %tmp_1069" [Brutal_design.cpp:17]   --->   Operation 3241 'mul' 'mul_ln17_1007' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3242 [1/1] (8.51ns)   --->   "%mul_ln17_1008 = mul nsw i32 %tmp_718, %tmp_1070" [Brutal_design.cpp:17]   --->   Operation 3242 'mul' 'mul_ln17_1008' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3243 [1/1] (8.51ns)   --->   "%mul_ln17_1009 = mul nsw i32 %tmp_720, %tmp_1071" [Brutal_design.cpp:17]   --->   Operation 3243 'mul' 'mul_ln17_1009' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3244 [1/1] (8.51ns)   --->   "%mul_ln17_1010 = mul nsw i32 %tmp_658, %tmp_1072" [Brutal_design.cpp:17]   --->   Operation 3244 'mul' 'mul_ln17_1010' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3245 [1/1] (8.51ns)   --->   "%mul_ln17_1011 = mul nsw i32 %tmp_660, %tmp_1073" [Brutal_design.cpp:17]   --->   Operation 3245 'mul' 'mul_ln17_1011' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3246 [1/1] (8.51ns)   --->   "%mul_ln17_1012 = mul nsw i32 %tmp_662, %tmp_1074" [Brutal_design.cpp:17]   --->   Operation 3246 'mul' 'mul_ln17_1012' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3247 [1/1] (8.51ns)   --->   "%mul_ln17_1013 = mul nsw i32 %tmp_664, %tmp_1075" [Brutal_design.cpp:17]   --->   Operation 3247 'mul' 'mul_ln17_1013' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3248 [1/1] (8.51ns)   --->   "%mul_ln17_1014 = mul nsw i32 %tmp_666, %tmp_1076" [Brutal_design.cpp:17]   --->   Operation 3248 'mul' 'mul_ln17_1014' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3249 [1/1] (8.51ns)   --->   "%mul_ln17_1015 = mul nsw i32 %tmp_668, %tmp_1077" [Brutal_design.cpp:17]   --->   Operation 3249 'mul' 'mul_ln17_1015' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3250 [1/1] (8.51ns)   --->   "%mul_ln17_1016 = mul nsw i32 %tmp_670, %tmp_1078" [Brutal_design.cpp:17]   --->   Operation 3250 'mul' 'mul_ln17_1016' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3251 [1/1] (8.51ns)   --->   "%mul_ln17_1017 = mul nsw i32 %tmp_672, %tmp_1079" [Brutal_design.cpp:17]   --->   Operation 3251 'mul' 'mul_ln17_1017' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3252 [1/1] (8.51ns)   --->   "%mul_ln17_1018 = mul nsw i32 %tmp_674, %tmp_1080" [Brutal_design.cpp:17]   --->   Operation 3252 'mul' 'mul_ln17_1018' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3253 [1/1] (8.51ns)   --->   "%mul_ln17_1019 = mul nsw i32 %tmp_676, %tmp_1081" [Brutal_design.cpp:17]   --->   Operation 3253 'mul' 'mul_ln17_1019' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3254 [1/1] (8.51ns)   --->   "%mul_ln17_1020 = mul nsw i32 %tmp_678, %tmp_1082" [Brutal_design.cpp:17]   --->   Operation 3254 'mul' 'mul_ln17_1020' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3255 [1/1] (8.51ns)   --->   "%mul_ln17_1021 = mul nsw i32 %tmp_680, %tmp_1083" [Brutal_design.cpp:17]   --->   Operation 3255 'mul' 'mul_ln17_1021' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3256 [1/1] (8.51ns)   --->   "%mul_ln17_1022 = mul nsw i32 %tmp_682, %tmp_1084" [Brutal_design.cpp:17]   --->   Operation 3256 'mul' 'mul_ln17_1022' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3257 [1/1] (8.51ns)   --->   "%mul_ln17_1023 = mul nsw i32 %tmp_684, %tmp_1085" [Brutal_design.cpp:17]   --->   Operation 3257 'mul' 'mul_ln17_1023' <Predicate = (!icmp_ln11)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.74>
ST_20 : Operation 3258 [1/1] (0.00ns)   --->   "%or_ln19_25 = or i11 %tmp_1, 26" [Brutal_design.cpp:19]   --->   Operation 3258 'or' 'or_ln19_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 3259 [1/1] (0.00ns)   --->   "%tmp_832 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_25)" [Brutal_design.cpp:19]   --->   Operation 3259 'bitconcatenate' 'tmp_832' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 3260 [1/1] (0.00ns)   --->   "%AB_addr_26 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_832" [Brutal_design.cpp:19]   --->   Operation 3260 'getelementptr' 'AB_addr_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 3261 [1/1] (0.00ns)   --->   "%or_ln19_26 = or i11 %tmp_1, 27" [Brutal_design.cpp:19]   --->   Operation 3261 'or' 'or_ln19_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 3262 [1/1] (0.00ns)   --->   "%tmp_864 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_26)" [Brutal_design.cpp:19]   --->   Operation 3262 'bitconcatenate' 'tmp_864' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 3263 [1/1] (0.00ns)   --->   "%AB_addr_27 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_864" [Brutal_design.cpp:19]   --->   Operation 3263 'getelementptr' 'AB_addr_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 3264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_820 = add i32 %add_ln17_819, %add_ln17_812" [Brutal_design.cpp:17]   --->   Operation 3264 'add' 'add_ln17_820' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3265 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_836 = add nsw i32 %add_ln17_835, %add_ln17_820" [Brutal_design.cpp:17]   --->   Operation 3265 'add' 'add_ln17_836' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3266 [1/1] (3.25ns)   --->   "store i32 %add_ln17_836, i32* %AB_addr_26, align 4" [Brutal_design.cpp:19]   --->   Operation 3266 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 3267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_851 = add i32 %add_ln17_850, %add_ln17_843" [Brutal_design.cpp:17]   --->   Operation 3267 'add' 'add_ln17_851' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3268 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_867 = add nsw i32 %add_ln17_866, %add_ln17_851" [Brutal_design.cpp:17]   --->   Operation 3268 'add' 'add_ln17_867' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3269 [1/1] (3.25ns)   --->   "store i32 %add_ln17_867, i32* %AB_addr_27, align 4" [Brutal_design.cpp:19]   --->   Operation 3269 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 3270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_870 = add i32 %add_ln17_869, %add_ln17_868" [Brutal_design.cpp:17]   --->   Operation 3270 'add' 'add_ln17_870' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3271 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_874 = add i32 %add_ln17_873, %add_ln17_870" [Brutal_design.cpp:17]   --->   Operation 3271 'add' 'add_ln17_874' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_877 = add i32 %add_ln17_876, %add_ln17_875" [Brutal_design.cpp:17]   --->   Operation 3272 'add' 'add_ln17_877' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3273 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_881 = add i32 %add_ln17_880, %add_ln17_877" [Brutal_design.cpp:17]   --->   Operation 3273 'add' 'add_ln17_881' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_889 = add i32 %add_ln17_888, %add_ln17_885" [Brutal_design.cpp:17]   --->   Operation 3274 'add' 'add_ln17_889' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_892 = add i32 %add_ln17_891, %add_ln17_890" [Brutal_design.cpp:17]   --->   Operation 3275 'add' 'add_ln17_892' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3276 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_896 = add i32 %add_ln17_895, %add_ln17_892" [Brutal_design.cpp:17]   --->   Operation 3276 'add' 'add_ln17_896' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3277 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_897 = add i32 %add_ln17_896, %add_ln17_889" [Brutal_design.cpp:17]   --->   Operation 3277 'add' 'add_ln17_897' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_901 = add i32 %add_ln17_900, %add_ln17_899" [Brutal_design.cpp:17]   --->   Operation 3278 'add' 'add_ln17_901' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3279 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_905 = add i32 %add_ln17_904, %add_ln17_901" [Brutal_design.cpp:17]   --->   Operation 3279 'add' 'add_ln17_905' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_908 = add i32 %add_ln17_907, %add_ln17_906" [Brutal_design.cpp:17]   --->   Operation 3280 'add' 'add_ln17_908' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3281 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_912 = add i32 %add_ln17_911, %add_ln17_908" [Brutal_design.cpp:17]   --->   Operation 3281 'add' 'add_ln17_912' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_920 = add i32 %add_ln17_919, %add_ln17_916" [Brutal_design.cpp:17]   --->   Operation 3282 'add' 'add_ln17_920' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_923 = add i32 %add_ln17_922, %add_ln17_921" [Brutal_design.cpp:17]   --->   Operation 3283 'add' 'add_ln17_923' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3284 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_927 = add i32 %add_ln17_926, %add_ln17_923" [Brutal_design.cpp:17]   --->   Operation 3284 'add' 'add_ln17_927' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3285 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_928 = add i32 %add_ln17_927, %add_ln17_920" [Brutal_design.cpp:17]   --->   Operation 3285 'add' 'add_ln17_928' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3286 [1/1] (2.55ns)   --->   "%add_ln17_930 = add i32 %mul_ln17_960, %mul_ln17_961" [Brutal_design.cpp:17]   --->   Operation 3286 'add' 'add_ln17_930' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3287 [1/1] (2.55ns)   --->   "%add_ln17_931 = add i32 %mul_ln17_962, %mul_ln17_963" [Brutal_design.cpp:17]   --->   Operation 3287 'add' 'add_ln17_931' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_933 = add i32 %mul_ln17_964, %mul_ln17_965" [Brutal_design.cpp:17]   --->   Operation 3288 'add' 'add_ln17_933' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3289 [1/1] (2.55ns)   --->   "%add_ln17_934 = add i32 %mul_ln17_966, %mul_ln17_967" [Brutal_design.cpp:17]   --->   Operation 3289 'add' 'add_ln17_934' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3290 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_935 = add i32 %add_ln17_934, %add_ln17_933" [Brutal_design.cpp:17]   --->   Operation 3290 'add' 'add_ln17_935' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3291 [1/1] (2.55ns)   --->   "%add_ln17_937 = add i32 %mul_ln17_968, %mul_ln17_969" [Brutal_design.cpp:17]   --->   Operation 3291 'add' 'add_ln17_937' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3292 [1/1] (2.55ns)   --->   "%add_ln17_938 = add i32 %mul_ln17_970, %mul_ln17_971" [Brutal_design.cpp:17]   --->   Operation 3292 'add' 'add_ln17_938' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_940 = add i32 %mul_ln17_972, %mul_ln17_973" [Brutal_design.cpp:17]   --->   Operation 3293 'add' 'add_ln17_940' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3294 [1/1] (2.55ns)   --->   "%add_ln17_941 = add i32 %mul_ln17_974, %mul_ln17_975" [Brutal_design.cpp:17]   --->   Operation 3294 'add' 'add_ln17_941' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3295 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_942 = add i32 %add_ln17_941, %add_ln17_940" [Brutal_design.cpp:17]   --->   Operation 3295 'add' 'add_ln17_942' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_945 = add i32 %mul_ln17_976, %mul_ln17_977" [Brutal_design.cpp:17]   --->   Operation 3296 'add' 'add_ln17_945' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3297 [1/1] (2.55ns)   --->   "%add_ln17_946 = add i32 %mul_ln17_978, %mul_ln17_979" [Brutal_design.cpp:17]   --->   Operation 3297 'add' 'add_ln17_946' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3298 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_947 = add i32 %add_ln17_946, %add_ln17_945" [Brutal_design.cpp:17]   --->   Operation 3298 'add' 'add_ln17_947' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_948 = add i32 %mul_ln17_980, %mul_ln17_981" [Brutal_design.cpp:17]   --->   Operation 3299 'add' 'add_ln17_948' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3300 [1/1] (2.55ns)   --->   "%add_ln17_949 = add i32 %mul_ln17_982, %mul_ln17_983" [Brutal_design.cpp:17]   --->   Operation 3300 'add' 'add_ln17_949' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3301 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_950 = add i32 %add_ln17_949, %add_ln17_948" [Brutal_design.cpp:17]   --->   Operation 3301 'add' 'add_ln17_950' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3302 [1/1] (2.55ns)   --->   "%add_ln17_952 = add i32 %mul_ln17_984, %mul_ln17_985" [Brutal_design.cpp:17]   --->   Operation 3302 'add' 'add_ln17_952' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3303 [1/1] (2.55ns)   --->   "%add_ln17_953 = add i32 %mul_ln17_986, %mul_ln17_987" [Brutal_design.cpp:17]   --->   Operation 3303 'add' 'add_ln17_953' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_955 = add i32 %mul_ln17_988, %mul_ln17_989" [Brutal_design.cpp:17]   --->   Operation 3304 'add' 'add_ln17_955' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3305 [1/1] (2.55ns)   --->   "%add_ln17_956 = add i32 %mul_ln17_990, %mul_ln17_991" [Brutal_design.cpp:17]   --->   Operation 3305 'add' 'add_ln17_956' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3306 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_957 = add i32 %add_ln17_956, %add_ln17_955" [Brutal_design.cpp:17]   --->   Operation 3306 'add' 'add_ln17_957' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3307 [1/1] (2.55ns)   --->   "%add_ln17_961 = add i32 %mul_ln17_992, %mul_ln17_993" [Brutal_design.cpp:17]   --->   Operation 3307 'add' 'add_ln17_961' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3308 [1/1] (2.55ns)   --->   "%add_ln17_962 = add i32 %mul_ln17_994, %mul_ln17_995" [Brutal_design.cpp:17]   --->   Operation 3308 'add' 'add_ln17_962' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_964 = add i32 %mul_ln17_996, %mul_ln17_997" [Brutal_design.cpp:17]   --->   Operation 3309 'add' 'add_ln17_964' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3310 [1/1] (2.55ns)   --->   "%add_ln17_965 = add i32 %mul_ln17_998, %mul_ln17_999" [Brutal_design.cpp:17]   --->   Operation 3310 'add' 'add_ln17_965' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3311 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_966 = add i32 %add_ln17_965, %add_ln17_964" [Brutal_design.cpp:17]   --->   Operation 3311 'add' 'add_ln17_966' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3312 [1/1] (2.55ns)   --->   "%add_ln17_968 = add i32 %mul_ln17_1000, %mul_ln17_1001" [Brutal_design.cpp:17]   --->   Operation 3312 'add' 'add_ln17_968' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3313 [1/1] (2.55ns)   --->   "%add_ln17_969 = add i32 %mul_ln17_1002, %mul_ln17_1003" [Brutal_design.cpp:17]   --->   Operation 3313 'add' 'add_ln17_969' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_971 = add i32 %mul_ln17_1004, %mul_ln17_1005" [Brutal_design.cpp:17]   --->   Operation 3314 'add' 'add_ln17_971' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3315 [1/1] (2.55ns)   --->   "%add_ln17_972 = add i32 %mul_ln17_1006, %mul_ln17_1007" [Brutal_design.cpp:17]   --->   Operation 3315 'add' 'add_ln17_972' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3316 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_973 = add i32 %add_ln17_972, %add_ln17_971" [Brutal_design.cpp:17]   --->   Operation 3316 'add' 'add_ln17_973' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_976 = add i32 %mul_ln17_1008, %mul_ln17_1009" [Brutal_design.cpp:17]   --->   Operation 3317 'add' 'add_ln17_976' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3318 [1/1] (2.55ns)   --->   "%add_ln17_977 = add i32 %mul_ln17_1010, %mul_ln17_1011" [Brutal_design.cpp:17]   --->   Operation 3318 'add' 'add_ln17_977' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3319 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_978 = add i32 %add_ln17_977, %add_ln17_976" [Brutal_design.cpp:17]   --->   Operation 3319 'add' 'add_ln17_978' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_979 = add i32 %mul_ln17_1012, %mul_ln17_1013" [Brutal_design.cpp:17]   --->   Operation 3320 'add' 'add_ln17_979' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3321 [1/1] (2.55ns)   --->   "%add_ln17_980 = add i32 %mul_ln17_1014, %mul_ln17_1015" [Brutal_design.cpp:17]   --->   Operation 3321 'add' 'add_ln17_980' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3322 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_981 = add i32 %add_ln17_980, %add_ln17_979" [Brutal_design.cpp:17]   --->   Operation 3322 'add' 'add_ln17_981' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3323 [1/1] (2.55ns)   --->   "%add_ln17_983 = add i32 %mul_ln17_1016, %mul_ln17_1017" [Brutal_design.cpp:17]   --->   Operation 3323 'add' 'add_ln17_983' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3324 [1/1] (2.55ns)   --->   "%add_ln17_984 = add i32 %mul_ln17_1018, %mul_ln17_1019" [Brutal_design.cpp:17]   --->   Operation 3324 'add' 'add_ln17_984' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_986 = add i32 %mul_ln17_1020, %mul_ln17_1021" [Brutal_design.cpp:17]   --->   Operation 3325 'add' 'add_ln17_986' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3326 [1/1] (2.55ns)   --->   "%add_ln17_987 = add i32 %mul_ln17_1022, %mul_ln17_1023" [Brutal_design.cpp:17]   --->   Operation 3326 'add' 'add_ln17_987' <Predicate = (!icmp_ln11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3327 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_988 = add i32 %add_ln17_987, %add_ln17_986" [Brutal_design.cpp:17]   --->   Operation 3327 'add' 'add_ln17_988' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 8.74>
ST_21 : Operation 3328 [1/1] (0.00ns)   --->   "%or_ln19_27 = or i11 %tmp_1, 28" [Brutal_design.cpp:19]   --->   Operation 3328 'or' 'or_ln19_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 3329 [1/1] (0.00ns)   --->   "%tmp_896 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_27)" [Brutal_design.cpp:19]   --->   Operation 3329 'bitconcatenate' 'tmp_896' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 3330 [1/1] (0.00ns)   --->   "%AB_addr_28 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_896" [Brutal_design.cpp:19]   --->   Operation 3330 'getelementptr' 'AB_addr_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 3331 [1/1] (0.00ns)   --->   "%or_ln19_28 = or i11 %tmp_1, 29" [Brutal_design.cpp:19]   --->   Operation 3331 'or' 'or_ln19_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 3332 [1/1] (0.00ns)   --->   "%tmp_928 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_28)" [Brutal_design.cpp:19]   --->   Operation 3332 'bitconcatenate' 'tmp_928' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 3333 [1/1] (0.00ns)   --->   "%AB_addr_29 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_928" [Brutal_design.cpp:19]   --->   Operation 3333 'getelementptr' 'AB_addr_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 3334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_882 = add i32 %add_ln17_881, %add_ln17_874" [Brutal_design.cpp:17]   --->   Operation 3334 'add' 'add_ln17_882' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3335 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_898 = add nsw i32 %add_ln17_897, %add_ln17_882" [Brutal_design.cpp:17]   --->   Operation 3335 'add' 'add_ln17_898' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3336 [1/1] (3.25ns)   --->   "store i32 %add_ln17_898, i32* %AB_addr_28, align 4" [Brutal_design.cpp:19]   --->   Operation 3336 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 3337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_913 = add i32 %add_ln17_912, %add_ln17_905" [Brutal_design.cpp:17]   --->   Operation 3337 'add' 'add_ln17_913' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3338 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_929 = add nsw i32 %add_ln17_928, %add_ln17_913" [Brutal_design.cpp:17]   --->   Operation 3338 'add' 'add_ln17_929' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3339 [1/1] (3.25ns)   --->   "store i32 %add_ln17_929, i32* %AB_addr_29, align 4" [Brutal_design.cpp:19]   --->   Operation 3339 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 3340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_932 = add i32 %add_ln17_931, %add_ln17_930" [Brutal_design.cpp:17]   --->   Operation 3340 'add' 'add_ln17_932' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3341 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_936 = add i32 %add_ln17_935, %add_ln17_932" [Brutal_design.cpp:17]   --->   Operation 3341 'add' 'add_ln17_936' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_939 = add i32 %add_ln17_938, %add_ln17_937" [Brutal_design.cpp:17]   --->   Operation 3342 'add' 'add_ln17_939' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3343 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_943 = add i32 %add_ln17_942, %add_ln17_939" [Brutal_design.cpp:17]   --->   Operation 3343 'add' 'add_ln17_943' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_951 = add i32 %add_ln17_950, %add_ln17_947" [Brutal_design.cpp:17]   --->   Operation 3344 'add' 'add_ln17_951' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_954 = add i32 %add_ln17_953, %add_ln17_952" [Brutal_design.cpp:17]   --->   Operation 3345 'add' 'add_ln17_954' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3346 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_958 = add i32 %add_ln17_957, %add_ln17_954" [Brutal_design.cpp:17]   --->   Operation 3346 'add' 'add_ln17_958' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3347 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_959 = add i32 %add_ln17_958, %add_ln17_951" [Brutal_design.cpp:17]   --->   Operation 3347 'add' 'add_ln17_959' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_963 = add i32 %add_ln17_962, %add_ln17_961" [Brutal_design.cpp:17]   --->   Operation 3348 'add' 'add_ln17_963' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3349 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_967 = add i32 %add_ln17_966, %add_ln17_963" [Brutal_design.cpp:17]   --->   Operation 3349 'add' 'add_ln17_967' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_970 = add i32 %add_ln17_969, %add_ln17_968" [Brutal_design.cpp:17]   --->   Operation 3350 'add' 'add_ln17_970' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3351 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_974 = add i32 %add_ln17_973, %add_ln17_970" [Brutal_design.cpp:17]   --->   Operation 3351 'add' 'add_ln17_974' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_982 = add i32 %add_ln17_981, %add_ln17_978" [Brutal_design.cpp:17]   --->   Operation 3352 'add' 'add_ln17_982' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_985 = add i32 %add_ln17_984, %add_ln17_983" [Brutal_design.cpp:17]   --->   Operation 3353 'add' 'add_ln17_985' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3354 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_989 = add i32 %add_ln17_988, %add_ln17_985" [Brutal_design.cpp:17]   --->   Operation 3354 'add' 'add_ln17_989' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3355 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_990 = add i32 %add_ln17_989, %add_ln17_982" [Brutal_design.cpp:17]   --->   Operation 3355 'add' 'add_ln17_990' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 7.62>
ST_22 : Operation 3356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind" [Brutal_design.cpp:11]   --->   Operation 3356 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 3357 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str2) nounwind" [Brutal_design.cpp:11]   --->   Operation 3357 'specregionbegin' 'tmp' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 3358 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Brutal_design.cpp:12]   --->   Operation 3358 'specpipeline' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 3359 [1/1] (0.00ns)   --->   "%or_ln19_29 = or i11 %tmp_1, 30" [Brutal_design.cpp:19]   --->   Operation 3359 'or' 'or_ln19_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 3360 [1/1] (0.00ns)   --->   "%tmp_960 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_29)" [Brutal_design.cpp:19]   --->   Operation 3360 'bitconcatenate' 'tmp_960' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 3361 [1/1] (0.00ns)   --->   "%AB_addr_30 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_960" [Brutal_design.cpp:19]   --->   Operation 3361 'getelementptr' 'AB_addr_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 3362 [1/1] (0.00ns)   --->   "%or_ln19_30 = or i11 %tmp_1, 31" [Brutal_design.cpp:19]   --->   Operation 3362 'or' 'or_ln19_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 3363 [1/1] (0.00ns)   --->   "%tmp_992 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln19_30)" [Brutal_design.cpp:19]   --->   Operation 3363 'bitconcatenate' 'tmp_992' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 3364 [1/1] (0.00ns)   --->   "%AB_addr_31 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_992" [Brutal_design.cpp:19]   --->   Operation 3364 'getelementptr' 'AB_addr_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 3365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_944 = add i32 %add_ln17_943, %add_ln17_936" [Brutal_design.cpp:17]   --->   Operation 3365 'add' 'add_ln17_944' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3366 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_960 = add nsw i32 %add_ln17_959, %add_ln17_944" [Brutal_design.cpp:17]   --->   Operation 3366 'add' 'add_ln17_960' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3367 [1/1] (3.25ns)   --->   "store i32 %add_ln17_960, i32* %AB_addr_30, align 4" [Brutal_design.cpp:19]   --->   Operation 3367 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 3368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_975 = add i32 %add_ln17_974, %add_ln17_967" [Brutal_design.cpp:17]   --->   Operation 3368 'add' 'add_ln17_975' <Predicate = (!icmp_ln11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3369 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln17_991 = add nsw i32 %add_ln17_990, %add_ln17_975" [Brutal_design.cpp:17]   --->   Operation 3369 'add' 'add_ln17_991' <Predicate = (!icmp_ln11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3370 [1/1] (3.25ns)   --->   "store i32 %add_ln17_991, i32* %AB_addr_31, align 4" [Brutal_design.cpp:19]   --->   Operation 3370 'store' <Predicate = (!icmp_ln11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 3371 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str2, i32 %tmp) nounwind" [Brutal_design.cpp:21]   --->   Operation 3371 'specregionend' 'empty_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 3372 [1/1] (0.00ns)   --->   "br label %1" [Brutal_design.cpp:11]   --->   Operation 3372 'br' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 23 <SV = 2> <Delay = 0.00>
ST_23 : Operation 3373 [1/1] (0.00ns)   --->   "ret void" [Brutal_design.cpp:22]   --->   Operation 3373 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Brutal_design.cpp:11) [42]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Brutal_design.cpp:11) [42]  (0 ns)
	'getelementptr' operation ('A_addr', Brutal_design.cpp:17) [148]  (0 ns)
	'load' operation ('A_load', Brutal_design.cpp:17) on array 'A' [149]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_load', Brutal_design.cpp:17) on array 'A' [149]  (3.25 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln17', Brutal_design.cpp:17) [153]  (8.51 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_64', Brutal_design.cpp:17) [378]  (8.51 ns)

 <State 6>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_24', Brutal_design.cpp:17) [271]  (0 ns)
	'add' operation ('add_ln17_28', Brutal_design.cpp:17) [275]  (4.37 ns)
	'add' operation ('add_ln17_29', Brutal_design.cpp:17) [276]  (4.37 ns)

 <State 7>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_86', Brutal_design.cpp:17) [465]  (0 ns)
	'add' operation ('add_ln17_90', Brutal_design.cpp:17) [469]  (4.37 ns)
	'add' operation ('add_ln17_91', Brutal_design.cpp:17) [470]  (4.37 ns)

 <State 8>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_148', Brutal_design.cpp:17) [659]  (0 ns)
	'add' operation ('add_ln17_152', Brutal_design.cpp:17) [663]  (4.37 ns)
	'add' operation ('add_ln17_153', Brutal_design.cpp:17) [664]  (4.37 ns)

 <State 9>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_210', Brutal_design.cpp:17) [853]  (0 ns)
	'add' operation ('add_ln17_214', Brutal_design.cpp:17) [857]  (4.37 ns)
	'add' operation ('add_ln17_215', Brutal_design.cpp:17) [858]  (4.37 ns)

 <State 10>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_272', Brutal_design.cpp:17) [1047]  (0 ns)
	'add' operation ('add_ln17_276', Brutal_design.cpp:17) [1051]  (4.37 ns)
	'add' operation ('add_ln17_277', Brutal_design.cpp:17) [1052]  (4.37 ns)

 <State 11>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_334', Brutal_design.cpp:17) [1241]  (0 ns)
	'add' operation ('add_ln17_338', Brutal_design.cpp:17) [1245]  (4.37 ns)
	'add' operation ('add_ln17_339', Brutal_design.cpp:17) [1246]  (4.37 ns)

 <State 12>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_396', Brutal_design.cpp:17) [1435]  (0 ns)
	'add' operation ('add_ln17_400', Brutal_design.cpp:17) [1439]  (4.37 ns)
	'add' operation ('add_ln17_401', Brutal_design.cpp:17) [1440]  (4.37 ns)

 <State 13>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_458', Brutal_design.cpp:17) [1629]  (0 ns)
	'add' operation ('add_ln17_462', Brutal_design.cpp:17) [1633]  (4.37 ns)
	'add' operation ('add_ln17_463', Brutal_design.cpp:17) [1634]  (4.37 ns)

 <State 14>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_520', Brutal_design.cpp:17) [1823]  (0 ns)
	'add' operation ('add_ln17_524', Brutal_design.cpp:17) [1827]  (4.37 ns)
	'add' operation ('add_ln17_525', Brutal_design.cpp:17) [1828]  (4.37 ns)

 <State 15>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_582', Brutal_design.cpp:17) [2017]  (0 ns)
	'add' operation ('add_ln17_586', Brutal_design.cpp:17) [2021]  (4.37 ns)
	'add' operation ('add_ln17_587', Brutal_design.cpp:17) [2022]  (4.37 ns)

 <State 16>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_644', Brutal_design.cpp:17) [2244]  (0 ns)
	'add' operation ('add_ln17_648', Brutal_design.cpp:17) [2248]  (4.37 ns)
	'add' operation ('add_ln17_649', Brutal_design.cpp:17) [2249]  (4.37 ns)

 <State 17>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_706', Brutal_design.cpp:17) [2438]  (0 ns)
	'add' operation ('add_ln17_710', Brutal_design.cpp:17) [2442]  (4.37 ns)
	'add' operation ('add_ln17_711', Brutal_design.cpp:17) [2443]  (4.37 ns)

 <State 18>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_768', Brutal_design.cpp:17) [2632]  (0 ns)
	'add' operation ('add_ln17_772', Brutal_design.cpp:17) [2636]  (4.37 ns)
	'add' operation ('add_ln17_773', Brutal_design.cpp:17) [2637]  (4.37 ns)

 <State 19>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_830', Brutal_design.cpp:17) [2826]  (0 ns)
	'add' operation ('add_ln17_834', Brutal_design.cpp:17) [2830]  (4.37 ns)
	'add' operation ('add_ln17_835', Brutal_design.cpp:17) [2831]  (4.37 ns)

 <State 20>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_892', Brutal_design.cpp:17) [3020]  (0 ns)
	'add' operation ('add_ln17_896', Brutal_design.cpp:17) [3024]  (4.37 ns)
	'add' operation ('add_ln17_897', Brutal_design.cpp:17) [3025]  (4.37 ns)

 <State 21>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln17_954', Brutal_design.cpp:17) [3214]  (0 ns)
	'add' operation ('add_ln17_958', Brutal_design.cpp:17) [3218]  (4.37 ns)
	'add' operation ('add_ln17_959', Brutal_design.cpp:17) [3219]  (4.37 ns)

 <State 22>: 7.62ns
The critical path consists of the following:
	'add' operation ('add_ln17_944', Brutal_design.cpp:17) [3204]  (0 ns)
	'add' operation ('add_ln17_960', Brutal_design.cpp:17) [3220]  (4.37 ns)
	'store' operation ('store_ln19', Brutal_design.cpp:19) of variable 'add_ln17_960', Brutal_design.cpp:17 on array 'AB' [3221]  (3.25 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
