
*** Running vivado
    with args -log MCU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MCU.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source MCU.tcl -notrace
Command: synth_design -top MCU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 579741
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2391.680 ; gain = 0.000 ; free physical = 874 ; free virtual = 4219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MCU' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/MCU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RV32I_Core' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:28]
INFO: [Synth 8-155] case statement is not full and has no default [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:130]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:28]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:167]
INFO: [Synth 8-6157] synthesizing module 'register' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:341]
INFO: [Synth 8-6155] done synthesizing module 'register' (2#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:341]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:477]
INFO: [Synth 8-226] default block is never used [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:484]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (3#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:477]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:418]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:418]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:354]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (5#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:354]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:380]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:380]
INFO: [Synth 8-6157] synthesizing module 'mux_5x1' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:492]
INFO: [Synth 8-6155] done synthesizing module 'mux_5x1' (7#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:492]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:426]
INFO: [Synth 8-6155] done synthesizing module 'extend' (8#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:426]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (9#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_Core' (10#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/RV32I_Core.sv:4]
INFO: [Synth 8-6157] synthesizing module 'decoder_mem_map' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/MCU.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'decoder_mem_map' (11#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/MCU.sv:77]
INFO: [Synth 8-6157] synthesizing module 'mux_mem_map' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/MCU.sv:92]
INFO: [Synth 8-6155] done synthesizing module 'mux_mem_map' (12#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/MCU.sv:92]
INFO: [Synth 8-6157] synthesizing module 'ROM' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/ROM.sv:3]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/ROM.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (13#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/ROM.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ram' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram' (14#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/ram.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (8) of module 'ram' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/MCU.sv:57]
INFO: [Synth 8-6157] synthesizing module 'gpo' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/new/gpo.sv:2]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/new/gpo.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf' (15#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/new/gpo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'gpo_ip' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/new/gpo.sv:200]
INFO: [Synth 8-6155] done synthesizing module 'gpo_ip' (16#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/new/gpo.sv:200]
INFO: [Synth 8-6155] done synthesizing module 'gpo' (17#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/new/gpo.sv:2]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (3) of module 'gpo' [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/MCU.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (18#1) [/home/project/Verilog/1217_APB/1217_APB.srcs/sources_1/imports/20241216_RV32I_APB_RAM/MCU.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2391.680 ; gain = 0.000 ; free physical = 625 ; free virtual = 3971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2391.680 ; gain = 0.000 ; free physical = 621 ; free virtual = 3967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2391.680 ; gain = 0.000 ; free physical = 621 ; free virtual = 3967
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2391.680 ; gain = 0.000 ; free physical = 613 ; free virtual = 3959
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/project/Verilog/1217_APB/1217_APB.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/project/Verilog/1217_APB/1217_APB.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/project/Verilog/1217_APB/1217_APB.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MCU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MCU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.520 ; gain = 0.000 ; free physical = 1212 ; free virtual = 4558
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.520 ; gain = 0.000 ; free physical = 1212 ; free virtual = 4558
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2503.520 ; gain = 111.840 ; free physical = 1335 ; free virtual = 4681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2503.520 ; gain = 111.840 ; free physical = 1335 ; free virtual = 4681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2503.520 ; gain = 111.840 ; free physical = 1335 ; free virtual = 4681
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ControlUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FETCH |                             0000 | 00000000000000000000000000000000
                  DECODE |                             0001 | 00000000000000000000000000000001
                   R_EXE |                             0010 | 00000000000000000000000000000010
                  IL_EXE |                             0011 | 00000000000000000000000000000011
            IL_MEM_SETUP |                             0100 | 00000000000000000000000000000100
           IL_MEM_ACCESS |                             0101 | 00000000000000000000000000000101
                   IL_WB |                             0110 | 00000000000000000000000000000110
                   I_EXE |                             0111 | 00000000000000000000000000000111
                   S_EXE |                             1000 | 00000000000000000000000000001000
             S_MEM_SETUP |                             1001 | 00000000000000000000000000001001
            S_MEM_ACCESS |                             1010 | 00000000000000000000000000001010
                   B_EXE |                             1011 | 00000000000000000000000000001011
                   U_EXE |                             1100 | 00000000000000000000000000001100
                  UA_EXE |                             1101 | 00000000000000000000000000001101
                   J_EXE |                             1110 | 00000000000000000000000000001110
                  JI_EXE |                             1111 | 00000000000000000000000000001111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ControlUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2503.520 ; gain = 111.840 ; free physical = 1324 ; free virtual = 4671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 2     
+---RAMs : 
	               2K Bit	(64 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	  16 Input   15 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	  16 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2503.520 ; gain = 111.840 ; free physical = 1299 ; free virtual = 4649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM         | p_0_out    | 128x29        | LUT            | 
|MCU         | p_0_out    | 128x29        | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MCU         | U_DataMemory/mem_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                         | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------------------------------------+-----------+----------------------+--------------+
|MCU         | U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+----------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2503.520 ; gain = 111.840 ; free physical = 1182 ; free virtual = 4532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2510.582 ; gain = 118.902 ; free physical = 1150 ; free virtual = 4501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MCU         | U_DataMemory/mem_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+----------------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                         | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------------------------------------+-----------+----------------------+--------------+
|MCU         | U_RV32I_CORE/U_DataPath/U_RegisterFile/RegFile_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+----------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U_DataMemory/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2510.582 ; gain = 118.902 ; free physical = 1149 ; free virtual = 4500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2510.582 ; gain = 118.902 ; free physical = 1151 ; free virtual = 4502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2510.582 ; gain = 118.902 ; free physical = 1151 ; free virtual = 4502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2510.582 ; gain = 118.902 ; free physical = 1151 ; free virtual = 4502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2510.582 ; gain = 118.902 ; free physical = 1151 ; free virtual = 4502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2510.582 ; gain = 118.902 ; free physical = 1151 ; free virtual = 4502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2510.582 ; gain = 118.902 ; free physical = 1151 ; free virtual = 4502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    50|
|3     |LUT1     |     8|
|4     |LUT2     |    95|
|5     |LUT3     |    90|
|6     |LUT4     |   149|
|7     |LUT5     |   130|
|8     |LUT6     |   502|
|9     |MUXF7    |     2|
|10    |RAM32M   |    12|
|11    |RAMB18E1 |     1|
|12    |FDCE     |   255|
|13    |FDRE     |    98|
|14    |IBUF     |     2|
|15    |OBUFT    |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2510.582 ; gain = 118.902 ; free physical = 1151 ; free virtual = 4502
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2510.582 ; gain = 7.062 ; free physical = 1205 ; free virtual = 4555
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2510.590 ; gain = 118.902 ; free physical = 1205 ; free virtual = 4555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2510.590 ; gain = 0.000 ; free physical = 1297 ; free virtual = 4647
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.598 ; gain = 0.000 ; free physical = 1245 ; free virtual = 4595
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2542.598 ; gain = 150.918 ; free physical = 1325 ; free virtual = 4676
INFO: [Common 17-1381] The checkpoint '/home/project/Verilog/1217_APB/1217_APB.runs/synth_1/MCU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MCU_utilization_synth.rpt -pb MCU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 16:00:00 2024...
