// Seed: 992596882
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    output id_3,
    input logic id_4,
    output reg id_5
);
  always @(1 or posedge id_1[(1'b0)]) begin
    id_5 <= 1;
  end
endmodule
