<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › evergreen.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>evergreen.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Advanced Micro Devices, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Alex Deucher</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/firmware.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>
<span class="cp">#include &quot;radeon_asic.h&quot;</span>
<span class="cp">#include &quot;radeon_drm.h&quot;</span>
<span class="cp">#include &quot;evergreend.h&quot;</span>
<span class="cp">#include &quot;atom.h&quot;</span>
<span class="cp">#include &quot;avivod.h&quot;</span>
<span class="cp">#include &quot;evergreen_reg.h&quot;</span>
<span class="cp">#include &quot;evergreen_blit_shaders.h&quot;</span>

<span class="cp">#define EVERGREEN_PFP_UCODE_SIZE 1120</span>
<span class="cp">#define EVERGREEN_PM4_UCODE_SIZE 1376</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">evergreen_gpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">evergreen_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">evergreen_pcie_gen2_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">cayman_cp_int_cntl_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				     <span class="kt">int</span> <span class="n">ring</span><span class="p">,</span> <span class="n">u32</span> <span class="n">cp_int_cntl</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">evergreen_tiling_fields</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">tiling_flags</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="n">bankw</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="o">*</span><span class="n">bankh</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="n">mtaspect</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="o">*</span><span class="n">tile_split</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">bankw</span> <span class="o">=</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_TILING_EG_BANKW_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_EG_BANKW_MASK</span><span class="p">;</span>
	<span class="o">*</span><span class="n">bankh</span> <span class="o">=</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_TILING_EG_BANKH_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_EG_BANKH_MASK</span><span class="p">;</span>
	<span class="o">*</span><span class="n">mtaspect</span> <span class="o">=</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK</span><span class="p">;</span>
	<span class="o">*</span><span class="n">tile_split</span> <span class="o">=</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_TILING_EG_TILE_SPLIT_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_EG_TILE_SPLIT_MASK</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="o">*</span><span class="n">bankw</span><span class="p">)</span> <span class="p">{</span>
	<span class="nl">default:</span>
	<span class="k">case</span> <span class="mi">1</span>: <span class="o">*</span><span class="n">bankw</span> <span class="o">=</span> <span class="n">EVERGREEN_ADDR_SURF_BANK_WIDTH_1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>: <span class="o">*</span><span class="n">bankw</span> <span class="o">=</span> <span class="n">EVERGREEN_ADDR_SURF_BANK_WIDTH_2</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>: <span class="o">*</span><span class="n">bankw</span> <span class="o">=</span> <span class="n">EVERGREEN_ADDR_SURF_BANK_WIDTH_4</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>: <span class="o">*</span><span class="n">bankw</span> <span class="o">=</span> <span class="n">EVERGREEN_ADDR_SURF_BANK_WIDTH_8</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">switch</span> <span class="p">(</span><span class="o">*</span><span class="n">bankh</span><span class="p">)</span> <span class="p">{</span>
	<span class="nl">default:</span>
	<span class="k">case</span> <span class="mi">1</span>: <span class="o">*</span><span class="n">bankh</span> <span class="o">=</span> <span class="n">EVERGREEN_ADDR_SURF_BANK_HEIGHT_1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>: <span class="o">*</span><span class="n">bankh</span> <span class="o">=</span> <span class="n">EVERGREEN_ADDR_SURF_BANK_HEIGHT_2</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>: <span class="o">*</span><span class="n">bankh</span> <span class="o">=</span> <span class="n">EVERGREEN_ADDR_SURF_BANK_HEIGHT_4</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>: <span class="o">*</span><span class="n">bankh</span> <span class="o">=</span> <span class="n">EVERGREEN_ADDR_SURF_BANK_HEIGHT_8</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">switch</span> <span class="p">(</span><span class="o">*</span><span class="n">mtaspect</span><span class="p">)</span> <span class="p">{</span>
	<span class="nl">default:</span>
	<span class="k">case</span> <span class="mi">1</span>: <span class="o">*</span><span class="n">mtaspect</span> <span class="o">=</span> <span class="n">EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>: <span class="o">*</span><span class="n">mtaspect</span> <span class="o">=</span> <span class="n">EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_2</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>: <span class="o">*</span><span class="n">mtaspect</span> <span class="o">=</span> <span class="n">EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_4</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>: <span class="o">*</span><span class="n">mtaspect</span> <span class="o">=</span> <span class="n">EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_8</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_fix_pci_max_read_req_size</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">ctl</span><span class="p">,</span> <span class="n">v</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cap</span><span class="p">,</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">cap</span> <span class="o">=</span> <span class="n">pci_pcie_cap</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cap</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">cap</span> <span class="o">+</span> <span class="n">PCI_EXP_DEVCTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ctl</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="p">(</span><span class="n">ctl</span> <span class="o">&amp;</span> <span class="n">PCI_EXP_DEVCTL_READRQ</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">;</span>

	<span class="cm">/* if bios or OS sets MAX_READ_REQUEST_SIZE to an invalid value, fix it</span>
<span class="cm">	 * to avoid hangs or perfomance issues</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">v</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">v</span> <span class="o">==</span> <span class="mi">6</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">v</span> <span class="o">==</span> <span class="mi">7</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCI_EXP_DEVCTL_READRQ</span><span class="p">;</span>
		<span class="n">ctl</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">cap</span> <span class="o">+</span> <span class="n">PCI_EXP_DEVCTL</span><span class="p">,</span> <span class="n">ctl</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dce4_wait_for_vblank</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">crtc</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">EVERGREEN_CRTC_MASTER_EN</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_STATUS</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">EVERGREEN_CRTC_V_BLANK</span><span class="p">))</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_STATUS</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">EVERGREEN_CRTC_V_BLANK</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_pre_page_flip</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* enable the pflip int */</span>
	<span class="n">radeon_irq_kms_pflip_irq_get</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">crtc</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_post_page_flip</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* disable the pflip int */</span>
	<span class="n">radeon_irq_kms_pflip_irq_put</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">crtc</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">evergreen_page_flip</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc_id</span><span class="p">,</span> <span class="n">u64</span> <span class="n">crtc_base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">crtc_id</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_UPDATE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Lock the graphics update lock */</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">EVERGREEN_GRPH_UPDATE_LOCK</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_UPDATE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* update the scanout addresses */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">crtc_base</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">crtc_base</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">crtc_base</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">crtc_base</span><span class="p">);</span>

	<span class="cm">/* Wait for update_pending to go high. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_UPDATE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">EVERGREEN_GRPH_SURFACE_UPDATE_PENDING</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Update pending now high. Unlocking vupdate_lock.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Unlock the lock, so double-buffering can take place inside vblank */</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EVERGREEN_GRPH_UPDATE_LOCK</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_UPDATE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Return current update_pending status: */</span>
	<span class="k">return</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_UPDATE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">EVERGREEN_GRPH_SURFACE_UPDATE_PENDING</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* get temperature in millidegrees */</span>
<span class="kt">int</span> <span class="nf">evergreen_get_temp</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">,</span> <span class="n">toffset</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">actual_temp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_JUNIPER</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">toffset</span> <span class="o">=</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">CG_THERMAL_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">TOFFSET_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
			<span class="n">TOFFSET_SHIFT</span><span class="p">;</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">CG_TS0_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">TS0_ADC_DOUT_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
			<span class="n">TS0_ADC_DOUT_SHIFT</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">toffset</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span>
			<span class="n">actual_temp</span> <span class="o">=</span> <span class="n">temp</span> <span class="o">/</span> <span class="mi">2</span> <span class="o">-</span> <span class="p">(</span><span class="mh">0x200</span> <span class="o">-</span> <span class="n">toffset</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">actual_temp</span> <span class="o">=</span> <span class="n">temp</span> <span class="o">/</span> <span class="mi">2</span> <span class="o">+</span> <span class="n">toffset</span><span class="p">;</span>

		<span class="n">actual_temp</span> <span class="o">=</span> <span class="n">actual_temp</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">CG_MULT_THERMAL_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">ASIC_T_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
			<span class="n">ASIC_T_SHIFT</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x400</span><span class="p">)</span>
			<span class="n">actual_temp</span> <span class="o">=</span> <span class="o">-</span><span class="mi">256</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x200</span><span class="p">)</span>
			<span class="n">actual_temp</span> <span class="o">=</span> <span class="mi">255</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">actual_temp</span> <span class="o">=</span> <span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">;</span>
			<span class="n">actual_temp</span> <span class="o">|=</span> <span class="o">~</span><span class="mh">0x1ff</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">actual_temp</span> <span class="o">=</span> <span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

		<span class="n">actual_temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">actual_temp</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">actual_temp</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">sumo_get_temp</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CG_THERMAL_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">actual_temp</span> <span class="o">=</span> <span class="n">temp</span> <span class="o">-</span> <span class="mi">49</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">actual_temp</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">sumo_pm_init_profile</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>

	<span class="cm">/* default */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* low,mid sh/mh */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_MOBILITY</span><span class="p">)</span>
		<span class="n">idx</span> <span class="o">=</span> <span class="n">radeon_pm_get_type_index</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">POWER_STATE_TYPE_BATTERY</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">idx</span> <span class="o">=</span> <span class="n">radeon_pm_get_type_index</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">POWER_STATE_TYPE_PERFORMANCE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* high sh/mh */</span>
	<span class="n">idx</span> <span class="o">=</span> <span class="n">radeon_pm_get_type_index</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">POWER_STATE_TYPE_PERFORMANCE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">num_clock_modes</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">num_clock_modes</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_pm_misc</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">req_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">req_cm_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_power_state</span> <span class="o">*</span><span class="n">ps</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">req_ps_idx</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">radeon_voltage</span> <span class="o">*</span><span class="n">voltage</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">clock_info</span><span class="p">[</span><span class="n">req_cm_idx</span><span class="p">].</span><span class="n">voltage</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">VOLTAGE_SW</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* 0xff01 is a flag rather then an actual voltage */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span> <span class="o">==</span> <span class="mh">0xff01</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span> <span class="o">!=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_vddc</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">radeon_atom_set_voltage</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span><span class="p">,</span> <span class="n">SET_VOLTAGE_TYPE_ASIC_VDDC</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_vddc</span> <span class="o">=</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span><span class="p">;</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Setting: vddc: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">voltage</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* 0xff01 is a flag rather then an actual voltage */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">vddci</span> <span class="o">==</span> <span class="mh">0xff01</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">vddci</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">vddci</span> <span class="o">!=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_vddci</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">radeon_atom_set_voltage</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">vddci</span><span class="p">,</span> <span class="n">SET_VOLTAGE_TYPE_ASIC_VDDCI</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_vddci</span> <span class="o">=</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">vddci</span><span class="p">;</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Setting: vddci: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">vddci</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_pm_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">ddev</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* disable any active CRTCs */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ddev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">crtc_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_pm_finish</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">ddev</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* enable any active CRTCs */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ddev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">crtc_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">evergreen_hpd_sense</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">enum</span> <span class="n">radeon_hpd_id</span> <span class="n">hpd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bool</span> <span class="n">connected</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_SENSE</span><span class="p">)</span>
			<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_SENSE</span><span class="p">)</span>
			<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_3</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_SENSE</span><span class="p">)</span>
			<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_4</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_SENSE</span><span class="p">)</span>
			<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_5</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_SENSE</span><span class="p">)</span>
			<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_6</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_SENSE</span><span class="p">)</span>
			<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">connected</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_hpd_set_polarity</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				<span class="k">enum</span> <span class="n">radeon_hpd_id</span> <span class="n">hpd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">connected</span> <span class="o">=</span> <span class="n">evergreen_hpd_sense</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">hpd</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_3</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_4</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_5</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_6</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_hpd_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">DC_HPDx_CONNECTION_TIMER</span><span class="p">(</span><span class="mh">0x9c4</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">DC_HPDx_RX_INT_TIMER</span><span class="p">(</span><span class="mh">0xfa</span><span class="p">)</span> <span class="o">|</span> <span class="n">DC_HPDx_EN</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">connector_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">radeon_connector</span> <span class="o">*</span><span class="n">radeon_connector</span> <span class="o">=</span> <span class="n">to_radeon_connector</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">.</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD1_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD2_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_3</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD3_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_4</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD4_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_5</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD5_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_6</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD6_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">radeon_hpd_set_polarity</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">.</span><span class="n">hpd</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">installed</span><span class="p">)</span>
		<span class="n">evergreen_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_hpd_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">connector_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">radeon_connector</span> <span class="o">*</span><span class="n">radeon_connector</span> <span class="o">=</span> <span class="n">to_radeon_connector</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">.</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD1_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD2_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_3</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD3_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_4</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD4_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_5</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD5_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_6</span>:
			<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD6_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* watermark setup */</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">evergreen_line_buffer_adjust</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">other_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Line Buffer Setup</span>
<span class="cm">	 * There are 3 line buffers, each one shared by 2 display controllers.</span>
<span class="cm">	 * DC_LB_MEMORY_SPLIT controls how that line buffer is shared between</span>
<span class="cm">	 * the display controllers.  The paritioning is done via one of four</span>
<span class="cm">	 * preset allocations specified in bits 2:0:</span>
<span class="cm">	 * first display controller</span>
<span class="cm">	 *  0 - first half of lb (3840 * 2)</span>
<span class="cm">	 *  1 - first 3/4 of lb (5760 * 2)</span>
<span class="cm">	 *  2 - whole lb (7680 * 2), other crtc must be disabled</span>
<span class="cm">	 *  3 - first 1/4 of lb (1920 * 2)</span>
<span class="cm">	 * second display controller</span>
<span class="cm">	 *  4 - second half of lb (3840 * 2)</span>
<span class="cm">	 *  5 - second 3/4 of lb (5760 * 2)</span>
<span class="cm">	 *  6 - whole lb (7680 * 2), other crtc must be disabled</span>
<span class="cm">	 *  7 - last 1/4 of lb (1920 * 2)</span>
<span class="cm">	 */</span>
	<span class="cm">/* this can get tricky if we have two large displays on a paired group</span>
<span class="cm">	 * of crtcs.  Ideally for multiple large displays we&#39;d assign them to</span>
<span class="cm">	 * non-linked crtcs for maximum line buffer allocation.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span> <span class="o">&amp;&amp;</span> <span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">other_mode</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* 1/2 */</span>
		<span class="k">else</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="cm">/* whole */</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* second controller of the pair uses second half of the lb */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">%</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">tmp</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_LB_MEMORY_SPLIT</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span> <span class="o">&amp;&amp;</span> <span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">case</span> <span class="mi">4</span>:
		<span class="nl">default:</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE5</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
				<span class="k">return</span> <span class="mi">4096</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="k">return</span> <span class="mi">3840</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:
		<span class="k">case</span> <span class="mi">5</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE5</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
				<span class="k">return</span> <span class="mi">6144</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="k">return</span> <span class="mi">5760</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">case</span> <span class="mi">6</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE5</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
				<span class="k">return</span> <span class="mi">8192</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="k">return</span> <span class="mi">7680</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">case</span> <span class="mi">7</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE5</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
				<span class="k">return</span> <span class="mi">2048</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="k">return</span> <span class="mi">1920</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* controller not enabled, so no lb used */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">evergreen_get_number_of_dram_channels</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_SHARED_CHMAP</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">NOOFCHAN_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFCHAN_SHIFT</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="k">return</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">return</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">return</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">evergreen_wm_params</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">dram_channels</span><span class="p">;</span> <span class="cm">/* number of dram channels */</span>
	<span class="n">u32</span> <span class="n">yclk</span><span class="p">;</span>          <span class="cm">/* bandwidth per dram data pin in kHz */</span>
	<span class="n">u32</span> <span class="n">sclk</span><span class="p">;</span>          <span class="cm">/* engine clock in kHz */</span>
	<span class="n">u32</span> <span class="n">disp_clk</span><span class="p">;</span>      <span class="cm">/* display clock in kHz */</span>
	<span class="n">u32</span> <span class="n">src_width</span><span class="p">;</span>     <span class="cm">/* viewport width */</span>
	<span class="n">u32</span> <span class="n">active_time</span><span class="p">;</span>   <span class="cm">/* active display time in ns */</span>
	<span class="n">u32</span> <span class="n">blank_time</span><span class="p">;</span>    <span class="cm">/* blank time in ns */</span>
	<span class="n">bool</span> <span class="n">interlaced</span><span class="p">;</span>    <span class="cm">/* mode is interlaced */</span>
	<span class="n">fixed20_12</span> <span class="n">vsc</span><span class="p">;</span>    <span class="cm">/* vertical scale ratio */</span>
	<span class="n">u32</span> <span class="n">num_heads</span><span class="p">;</span>     <span class="cm">/* number of active crtcs */</span>
	<span class="n">u32</span> <span class="n">bytes_per_pixel</span><span class="p">;</span> <span class="cm">/* bytes per pixel display + overlay */</span>
	<span class="n">u32</span> <span class="n">lb_size</span><span class="p">;</span>       <span class="cm">/* line buffer allocated to pipe */</span>
	<span class="n">u32</span> <span class="n">vtaps</span><span class="p">;</span>         <span class="cm">/* vertical scaler taps */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">evergreen_dram_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">evergreen_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Calculate DRAM Bandwidth and the part allocated to display. */</span>
	<span class="n">fixed20_12</span> <span class="n">dram_efficiency</span><span class="p">;</span> <span class="cm">/* 0.7 */</span>
	<span class="n">fixed20_12</span> <span class="n">yclk</span><span class="p">,</span> <span class="n">dram_channels</span><span class="p">,</span> <span class="n">bandwidth</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">yclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">yclk</span><span class="p">);</span>
	<span class="n">yclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">yclk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">dram_channels</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">dram_channels</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">dram_efficiency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
	<span class="n">dram_efficiency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">dram_efficiency</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">dram_channels</span><span class="p">,</span> <span class="n">yclk</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">,</span> <span class="n">dram_efficiency</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">evergreen_dram_bandwidth_for_display</span><span class="p">(</span><span class="k">struct</span> <span class="n">evergreen_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Calculate DRAM Bandwidth and the part allocated to display. */</span>
	<span class="n">fixed20_12</span> <span class="n">disp_dram_allocation</span><span class="p">;</span> <span class="cm">/* 0.3 to 0.7 */</span>
	<span class="n">fixed20_12</span> <span class="n">yclk</span><span class="p">,</span> <span class="n">dram_channels</span><span class="p">,</span> <span class="n">bandwidth</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">yclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">yclk</span><span class="p">);</span>
	<span class="n">yclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">yclk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">dram_channels</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">dram_channels</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">disp_dram_allocation</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span> <span class="cm">/* XXX worse case value 0.3 */</span>
	<span class="n">disp_dram_allocation</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">disp_dram_allocation</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">dram_channels</span><span class="p">,</span> <span class="n">yclk</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">,</span> <span class="n">disp_dram_allocation</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">evergreen_data_return_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">evergreen_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Calculate the display Data return Bandwidth */</span>
	<span class="n">fixed20_12</span> <span class="n">return_efficiency</span><span class="p">;</span> <span class="cm">/* 0.8 */</span>
	<span class="n">fixed20_12</span> <span class="n">sclk</span><span class="p">,</span> <span class="n">bandwidth</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">sclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">sclk</span><span class="p">);</span>
	<span class="n">sclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">sclk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">return_efficiency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span>
	<span class="n">return_efficiency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">return_efficiency</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">32</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">sclk</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">,</span> <span class="n">return_efficiency</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">evergreen_dmif_request_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">evergreen_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Calculate the DMIF Request Bandwidth */</span>
	<span class="n">fixed20_12</span> <span class="n">disp_clk_request_efficiency</span><span class="p">;</span> <span class="cm">/* 0.8 */</span>
	<span class="n">fixed20_12</span> <span class="n">disp_clk</span><span class="p">,</span> <span class="n">bandwidth</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">disp_clk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">disp_clk</span><span class="p">);</span>
	<span class="n">disp_clk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">disp_clk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">disp_clk_request_efficiency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span>
	<span class="n">disp_clk_request_efficiency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">disp_clk_request_efficiency</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">32</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">disp_clk</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">,</span> <span class="n">disp_clk_request_efficiency</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">evergreen_available_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">evergreen_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Calculate the Available bandwidth. Display can use this temporarily but not in average. */</span>
	<span class="n">u32</span> <span class="n">dram_bandwidth</span> <span class="o">=</span> <span class="n">evergreen_dram_bandwidth</span><span class="p">(</span><span class="n">wm</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">data_return_bandwidth</span> <span class="o">=</span> <span class="n">evergreen_data_return_bandwidth</span><span class="p">(</span><span class="n">wm</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">dmif_req_bandwidth</span> <span class="o">=</span> <span class="n">evergreen_dmif_request_bandwidth</span><span class="p">(</span><span class="n">wm</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">min</span><span class="p">(</span><span class="n">dram_bandwidth</span><span class="p">,</span> <span class="n">min</span><span class="p">(</span><span class="n">data_return_bandwidth</span><span class="p">,</span> <span class="n">dmif_req_bandwidth</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">evergreen_average_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">evergreen_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Calculate the display mode Average Bandwidth</span>
<span class="cm">	 * DisplayMode should contain the source and destination dimensions,</span>
<span class="cm">	 * timing, etc.</span>
<span class="cm">	 */</span>
	<span class="n">fixed20_12</span> <span class="n">bpp</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">line_time</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">src_width</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">bandwidth</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">line_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">active_time</span> <span class="o">+</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">blank_time</span><span class="p">);</span>
	<span class="n">line_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">line_time</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">bpp</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">bytes_per_pixel</span><span class="p">);</span>
	<span class="n">src_width</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">src_width</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">src_width</span><span class="p">,</span> <span class="n">bpp</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">,</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">);</span>
	<span class="n">bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">,</span> <span class="n">line_time</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">bandwidth</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">evergreen_latency_watermark</span><span class="p">(</span><span class="k">struct</span> <span class="n">evergreen_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* First calcualte the latency in ns */</span>
	<span class="n">u32</span> <span class="n">mc_latency</span> <span class="o">=</span> <span class="mi">2000</span><span class="p">;</span> <span class="cm">/* 2000 ns. */</span>
	<span class="n">u32</span> <span class="n">available_bandwidth</span> <span class="o">=</span> <span class="n">evergreen_available_bandwidth</span><span class="p">(</span><span class="n">wm</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">worst_chunk_return_time</span> <span class="o">=</span> <span class="p">(</span><span class="mi">512</span> <span class="o">*</span> <span class="mi">8</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">/</span> <span class="n">available_bandwidth</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cursor_line_pair_return_time</span> <span class="o">=</span> <span class="p">(</span><span class="mi">128</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">/</span> <span class="n">available_bandwidth</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dc_latency</span> <span class="o">=</span> <span class="mi">40000000</span> <span class="o">/</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">disp_clk</span><span class="p">;</span> <span class="cm">/* dc pipe latency */</span>
	<span class="n">u32</span> <span class="n">other_heads_data_return_time</span> <span class="o">=</span> <span class="p">((</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_heads</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="n">worst_chunk_return_time</span><span class="p">)</span> <span class="o">+</span>
		<span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_heads</span> <span class="o">*</span> <span class="n">cursor_line_pair_return_time</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">latency</span> <span class="o">=</span> <span class="n">mc_latency</span> <span class="o">+</span> <span class="n">other_heads_data_return_time</span> <span class="o">+</span> <span class="n">dc_latency</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_src_lines_per_dst_line</span><span class="p">,</span> <span class="n">lb_fill_bw</span><span class="p">,</span> <span class="n">line_fill_time</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_heads</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">a</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">b</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">vtaps</span> <span class="o">&gt;=</span> <span class="mi">3</span><span class="p">))</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">vtaps</span> <span class="o">&gt;=</span> <span class="mi">5</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;=</span> <span class="n">a</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">interlaced</span><span class="p">))</span>
		<span class="n">max_src_lines_per_dst_line</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">max_src_lines_per_dst_line</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">available_bandwidth</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_heads</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>

	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">disp_clk</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
	<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">bytes_per_pixel</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>

	<span class="n">lb_fill_bw</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">a</span><span class="p">),</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">b</span><span class="p">));</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">max_src_lines_per_dst_line</span> <span class="o">*</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">src_width</span> <span class="o">*</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">bytes_per_pixel</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">lb_fill_bw</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
	<span class="n">line_fill_time</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">a</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">line_fill_time</span> <span class="o">&lt;</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">active_time</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">latency</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">latency</span> <span class="o">+</span> <span class="p">(</span><span class="n">line_fill_time</span> <span class="o">-</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">active_time</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">evergreen_average_bandwidth_vs_dram_bandwidth_for_display</span><span class="p">(</span><span class="k">struct</span> <span class="n">evergreen_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">evergreen_average_bandwidth</span><span class="p">(</span><span class="n">wm</span><span class="p">)</span> <span class="o">&lt;=</span>
	    <span class="p">(</span><span class="n">evergreen_dram_bandwidth_for_display</span><span class="p">(</span><span class="n">wm</span><span class="p">)</span> <span class="o">/</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_heads</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">evergreen_average_bandwidth_vs_available_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">evergreen_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">evergreen_average_bandwidth</span><span class="p">(</span><span class="n">wm</span><span class="p">)</span> <span class="o">&lt;=</span>
	    <span class="p">(</span><span class="n">evergreen_available_bandwidth</span><span class="p">(</span><span class="n">wm</span><span class="p">)</span> <span class="o">/</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_heads</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">evergreen_check_latency_hiding</span><span class="p">(</span><span class="k">struct</span> <span class="n">evergreen_wm_params</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">lb_partitions</span> <span class="o">=</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">lb_size</span> <span class="o">/</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">src_width</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">line_time</span> <span class="o">=</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">active_time</span> <span class="o">+</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">blank_time</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">latency_tolerant_lines</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">latency_hiding</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">;</span>

	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">a</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
		<span class="n">latency_tolerant_lines</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lb_partitions</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">vtaps</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span>
			<span class="n">latency_tolerant_lines</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">latency_tolerant_lines</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">latency_hiding</span> <span class="o">=</span> <span class="p">(</span><span class="n">latency_tolerant_lines</span> <span class="o">*</span> <span class="n">line_time</span> <span class="o">+</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">blank_time</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">evergreen_latency_watermark</span><span class="p">(</span><span class="n">wm</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="n">latency_hiding</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">evergreen_program_watermarks</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">,</span>
					 <span class="n">u32</span> <span class="n">lb_size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">num_heads</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">evergreen_wm_params</span> <span class="n">wm</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pixel_period</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">line_time</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">latency_watermark_a</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">latency_watermark_b</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">priority_a_mark</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">priority_b_mark</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">priority_a_cnt</span> <span class="o">=</span> <span class="n">PRIORITY_OFF</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">priority_b_cnt</span> <span class="o">=</span> <span class="n">PRIORITY_OFF</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pipe_offset</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">*</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">arb_control3</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span> <span class="o">&amp;&amp;</span> <span class="n">num_heads</span> <span class="o">&amp;&amp;</span> <span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pixel_period</span> <span class="o">=</span> <span class="mi">1000000</span> <span class="o">/</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">;</span>
		<span class="n">line_time</span> <span class="o">=</span> <span class="n">min</span><span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_htotal</span> <span class="o">*</span> <span class="n">pixel_period</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="mi">65535</span><span class="p">);</span>
		<span class="n">priority_a_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">priority_b_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">wm</span><span class="p">.</span><span class="n">yclk</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_mclk</span> <span class="o">*</span> <span class="mi">10</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">sclk</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_sclk</span> <span class="o">*</span> <span class="mi">10</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">disp_clk</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">src_width</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">active_time</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span> <span class="o">*</span> <span class="n">pixel_period</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">blank_time</span> <span class="o">=</span> <span class="n">line_time</span> <span class="o">-</span> <span class="n">wm</span><span class="p">.</span><span class="n">active_time</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">interlaced</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_INTERLACE</span><span class="p">)</span>
			<span class="n">wm</span><span class="p">.</span><span class="n">interlaced</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">vsc</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">vtaps</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">rmx_type</span> <span class="o">!=</span> <span class="n">RMX_OFF</span><span class="p">)</span>
			<span class="n">wm</span><span class="p">.</span><span class="n">vtaps</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">bytes_per_pixel</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="cm">/* XXX: get this from fb config */</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">lb_size</span> <span class="o">=</span> <span class="n">lb_size</span><span class="p">;</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">dram_channels</span> <span class="o">=</span> <span class="n">evergreen_get_number_of_dram_channels</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">wm</span><span class="p">.</span><span class="n">num_heads</span> <span class="o">=</span> <span class="n">num_heads</span><span class="p">;</span>

		<span class="cm">/* set for high clocks */</span>
		<span class="n">latency_watermark_a</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">evergreen_latency_watermark</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm</span><span class="p">),</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="mi">65535</span><span class="p">);</span>
		<span class="cm">/* set for low clocks */</span>
		<span class="cm">/* wm.yclk = low clk; wm.sclk = low clk */</span>
		<span class="n">latency_watermark_b</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">evergreen_latency_watermark</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm</span><span class="p">),</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="mi">65535</span><span class="p">);</span>

		<span class="cm">/* possibly force display priority to high */</span>
		<span class="cm">/* should really do this at mode validation time... */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">evergreen_average_bandwidth_vs_dram_bandwidth_for_display</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm</span><span class="p">)</span> <span class="o">||</span>
		    <span class="o">!</span><span class="n">evergreen_average_bandwidth_vs_available_bandwidth</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm</span><span class="p">)</span> <span class="o">||</span>
		    <span class="o">!</span><span class="n">evergreen_check_latency_hiding</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">disp_priority</span> <span class="o">==</span> <span class="mi">2</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;force priority to high</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">priority_a_cnt</span> <span class="o">|=</span> <span class="n">PRIORITY_ALWAYS_ON</span><span class="p">;</span>
			<span class="n">priority_b_cnt</span> <span class="o">|=</span> <span class="n">PRIORITY_ALWAYS_ON</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
		<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>
		<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">latency_watermark_a</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">hsc</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="n">priority_a_mark</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
		<span class="n">priority_a_cnt</span> <span class="o">|=</span> <span class="n">priority_a_mark</span> <span class="o">&amp;</span> <span class="n">PRIORITY_MARK_MASK</span><span class="p">;</span>

		<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
		<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>
		<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">latency_watermark_b</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">hsc</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="n">priority_b_mark</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
		<span class="n">priority_b_cnt</span> <span class="o">|=</span> <span class="n">priority_b_mark</span> <span class="o">&amp;</span> <span class="n">PRIORITY_MARK_MASK</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* select wm A */</span>
	<span class="n">arb_control3</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">PIPE0_ARBITRATION_CONTROL3</span> <span class="o">+</span> <span class="n">pipe_offset</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">arb_control3</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LATENCY_WATERMARK_MASK</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">LATENCY_WATERMARK_MASK</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PIPE0_ARBITRATION_CONTROL3</span> <span class="o">+</span> <span class="n">pipe_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PIPE0_LATENCY_CONTROL</span> <span class="o">+</span> <span class="n">pipe_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">LATENCY_LOW_WATERMARK</span><span class="p">(</span><span class="n">latency_watermark_a</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">LATENCY_HIGH_WATERMARK</span><span class="p">(</span><span class="n">line_time</span><span class="p">)));</span>
	<span class="cm">/* select wm B */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">PIPE0_ARBITRATION_CONTROL3</span> <span class="o">+</span> <span class="n">pipe_offset</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LATENCY_WATERMARK_MASK</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">LATENCY_WATERMARK_MASK</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PIPE0_ARBITRATION_CONTROL3</span> <span class="o">+</span> <span class="n">pipe_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PIPE0_LATENCY_CONTROL</span> <span class="o">+</span> <span class="n">pipe_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">LATENCY_LOW_WATERMARK</span><span class="p">(</span><span class="n">latency_watermark_b</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">LATENCY_HIGH_WATERMARK</span><span class="p">(</span><span class="n">line_time</span><span class="p">)));</span>
	<span class="cm">/* restore original selection */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PIPE0_ARBITRATION_CONTROL3</span> <span class="o">+</span> <span class="n">pipe_offset</span><span class="p">,</span> <span class="n">arb_control3</span><span class="p">);</span>

	<span class="cm">/* write the priority marks */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PRIORITY_A_CNT</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">priority_a_cnt</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PRIORITY_B_CNT</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">priority_b_cnt</span><span class="p">);</span>

<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_bandwidth_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode0</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode1</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_heads</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">lb_size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">radeon_update_display_priority</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
			<span class="n">num_heads</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mode0</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
		<span class="n">mode1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
		<span class="n">lb_size</span> <span class="o">=</span> <span class="n">evergreen_line_buffer_adjust</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">mode0</span><span class="p">,</span> <span class="n">mode1</span><span class="p">);</span>
		<span class="n">evergreen_program_watermarks</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">lb_size</span><span class="p">,</span> <span class="n">num_heads</span><span class="p">);</span>
		<span class="n">lb_size</span> <span class="o">=</span> <span class="n">evergreen_line_buffer_adjust</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">],</span> <span class="n">mode1</span><span class="p">,</span> <span class="n">mode0</span><span class="p">);</span>
		<span class="n">evergreen_program_watermarks</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">],</span> <span class="n">lb_size</span><span class="p">,</span> <span class="n">num_heads</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">evergreen_mc_wait_for_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* read MC_STATUS */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SRBM_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1F00</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tmp</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * GART</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">evergreen_pcie_gart_tlb_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_MEM_COHERENCY_FLUSH_CNTL</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_REQUEST_RESPONSE</span><span class="p">,</span> <span class="n">REQUEST_TYPE</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* read MC_STATUS */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_REQUEST_RESPONSE</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">RESPONSE_TYPE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">RESPONSE_TYPE_SHIFT</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;[drm] r600 flush TLB failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">evergreen_pcie_gart_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">robj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No VRAM object for PCIE GART.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_gart_table_vram_pin</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">radeon_gart_restore</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Setup L2 cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL</span><span class="p">,</span> <span class="n">ENABLE_L2_CACHE</span> <span class="o">|</span> <span class="n">ENABLE_L2_FRAGMENT_PROCESSING</span> <span class="o">|</span>
				<span class="n">ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE</span> <span class="o">|</span>
				<span class="n">EFFECTIVE_L2_QUEUE_SIZE</span><span class="p">(</span><span class="mi">7</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL3</span><span class="p">,</span> <span class="n">BANK_SELECT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">CACHE_UPDATE_MODE</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
	<span class="cm">/* Setup TLB control */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">ENABLE_L1_TLB</span> <span class="o">|</span> <span class="n">ENABLE_L1_FRAGMENT_PROCESSING</span> <span class="o">|</span>
		<span class="n">SYSTEM_ACCESS_MODE_NOT_IN_SYS</span> <span class="o">|</span>
		<span class="n">SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU</span> <span class="o">|</span>
		<span class="n">EFFECTIVE_L1_TLB_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="n">EFFECTIVE_L1_QUEUE_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">FUS_MC_VM_MD_L1_TLB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">FUS_MC_VM_MD_L1_TLB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">FUS_MC_VM_MD_L1_TLB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_JUNIPER</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_CYPRESS</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_HEMLOCK</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_BARTS</span><span class="p">))</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB3_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB3_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_START_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_END_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL</span><span class="p">,</span> <span class="n">ENABLE_CONTEXT</span> <span class="o">|</span> <span class="n">PAGE_TABLE_DEPTH</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">RANGE_PROTECTION_FAULT_ENABLE_DEFAULT</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR</span><span class="p">,</span>
			<span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dummy_page</span><span class="p">.</span><span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT1_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">evergreen_pcie_gart_tlb_flush</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;PCIE GART of %uM enabled (table at 0x%016llX).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="p">(</span><span class="kt">unsigned</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">),</span>
		 <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_pcie_gart_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* Disable all tables */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT1_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Setup L2 cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL</span><span class="p">,</span> <span class="n">ENABLE_L2_FRAGMENT_PROCESSING</span> <span class="o">|</span>
				<span class="n">EFFECTIVE_L2_QUEUE_SIZE</span><span class="p">(</span><span class="mi">7</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL3</span><span class="p">,</span> <span class="n">BANK_SELECT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">CACHE_UPDATE_MODE</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
	<span class="cm">/* Setup TLB control */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">EFFECTIVE_L1_TLB_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="n">EFFECTIVE_L1_QUEUE_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB3_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">radeon_gart_table_vram_unpin</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_pcie_gart_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">evergreen_pcie_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gart_table_vram_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>


<span class="kt">void</span> <span class="nf">evergreen_agp_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* Setup L2 cache */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL</span><span class="p">,</span> <span class="n">ENABLE_L2_CACHE</span> <span class="o">|</span> <span class="n">ENABLE_L2_FRAGMENT_PROCESSING</span> <span class="o">|</span>
				<span class="n">ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE</span> <span class="o">|</span>
				<span class="n">EFFECTIVE_L2_QUEUE_SIZE</span><span class="p">(</span><span class="mi">7</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_L2_CNTL3</span><span class="p">,</span> <span class="n">BANK_SELECT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">CACHE_UPDATE_MODE</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
	<span class="cm">/* Setup TLB control */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">ENABLE_L1_TLB</span> <span class="o">|</span> <span class="n">ENABLE_L1_FRAGMENT_PROCESSING</span> <span class="o">|</span>
		<span class="n">SYSTEM_ACCESS_MODE_NOT_IN_SYS</span> <span class="o">|</span>
		<span class="n">SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU</span> <span class="o">|</span>
		<span class="n">EFFECTIVE_L1_TLB_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="n">EFFECTIVE_L1_QUEUE_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MD_L1_TLB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB0_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB1_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB2_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_MB_L1_TLB3_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT0_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VM_CONTEXT1_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_mc_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">evergreen_mc_save</span> <span class="o">*</span><span class="n">save</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_control</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">D1VGA_CONTROL</span><span class="p">);</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_control</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">D2VGA_CONTROL</span><span class="p">);</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_render_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">VGA_RENDER_CONTROL</span><span class="p">);</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_hdp_control</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">VGA_HDP_CONTROL</span><span class="p">);</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">crtc_control</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">crtc_control</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_control</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_D3VGA_CONTROL</span><span class="p">);</span>
		<span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_control</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_D4VGA_CONTROL</span><span class="p">);</span>
		<span class="n">save</span><span class="o">-&gt;</span><span class="n">crtc_control</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">);</span>
		<span class="n">save</span><span class="o">-&gt;</span><span class="n">crtc_control</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_control</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_D5VGA_CONTROL</span><span class="p">);</span>
		<span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_control</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_D6VGA_CONTROL</span><span class="p">);</span>
		<span class="n">save</span><span class="o">-&gt;</span><span class="n">crtc_control</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">);</span>
		<span class="n">save</span><span class="o">-&gt;</span><span class="n">crtc_control</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Stop all video */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGA_RENDER_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">D1VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">D2VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_D3VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_D4VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_D5VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_D6VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_mc_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">evergreen_mc_save</span> <span class="o">*</span><span class="n">save</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span>
	       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span>
	       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span>
	       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span>
	       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>

		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>

		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span>
		       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_VGA_MEMORY_BASE_ADDRESS_HIGH</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_VGA_MEMORY_BASE_ADDRESS</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
	<span class="cm">/* Unlock host access */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGA_HDP_CONTROL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_hdp_control</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* Restore video state */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">D1VGA_CONTROL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_control</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">D2VGA_CONTROL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_control</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_D3VGA_CONTROL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_control</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_D4VGA_CONTROL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_control</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_D5VGA_CONTROL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_control</span><span class="p">[</span><span class="mi">4</span><span class="p">]);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_D6VGA_CONTROL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_control</span><span class="p">[</span><span class="mi">5</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">crtc_control</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">crtc_control</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">crtc_control</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">crtc_control</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">crtc_control</span><span class="p">[</span><span class="mi">4</span><span class="p">]);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">crtc_control</span><span class="p">[</span><span class="mi">5</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_CRTC_UPDATE_LOCK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGA_RENDER_CONTROL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">vga_render_control</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_mc_program</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">evergreen_mc_save</span> <span class="n">save</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>

	<span class="cm">/* Initialize HDP */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">j</span> <span class="o">+=</span> <span class="mh">0x18</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c14</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c18</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c1c</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c20</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c24</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_REG_COHERENCY_FLUSH_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">evergreen_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">evergreen_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait for MC idle timedout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Lockout access through VGA aperture*/</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGA_HDP_CONTROL</span><span class="p">,</span> <span class="n">VGA_MEMORY_DISABLE</span><span class="p">);</span>
	<span class="cm">/* Update configuration */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* VRAM before AGP */</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_LOW_ADDR</span><span class="p">,</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_HIGH_ADDR</span><span class="p">,</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* VRAM after AGP */</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_LOW_ADDR</span><span class="p">,</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_HIGH_ADDR</span><span class="p">,</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_LOW_ADDR</span><span class="p">,</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_HIGH_ADDR</span><span class="p">,</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">vram_scratch</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="cm">/* llano/ontario only */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_PALM</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_SUMO</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_SUMO2</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_FUS_VM_FB_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x000FFFFF</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_FUS_VM_FB_OFFSET</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_FB_LOCATION</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_NONSURFACE_BASE</span><span class="p">,</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_NONSURFACE_INFO</span><span class="p">,</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_NONSURFACE_SIZE</span><span class="p">,</span> <span class="mh">0x3FFFFFFF</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_TOP</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_BOT</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_BASE</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">agp_base</span> <span class="o">&gt;&gt;</span> <span class="mi">22</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_TOP</span><span class="p">,</span> <span class="mh">0x0FFFFFFF</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">MC_VM_AGP_BOT</span><span class="p">,</span> <span class="mh">0x0FFFFFFF</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">evergreen_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait for MC idle timedout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">evergreen_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="cm">/* we need to own VRAM, so turn off the VGA renderer here</span>
<span class="cm">	 * to stop it overwriting our objects */</span>
	<span class="n">rv515_vga_render_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * CP.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">evergreen_ring_ib_execute</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ib</span> <span class="o">*</span><span class="n">ib</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">];</span>

	<span class="cm">/* set to DX10/11 mode */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_MODE_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* FIXME: implement */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_INDIRECT_BUFFER</span><span class="p">,</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
			  <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
<span class="cp">#endif</span>
			  <span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">gpu_addr</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">ib</span><span class="o">-&gt;</span><span class="n">gpu_addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">ib</span><span class="o">-&gt;</span><span class="n">length_dw</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">evergreen_cp_load_microcode</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">fw_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">r700_cp_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_CNTL</span><span class="p">,</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	       <span class="n">BUF_SWAP_32BIT</span> <span class="o">|</span>
<span class="cp">#endif</span>
	       <span class="n">RB_NO_UPDATE</span> <span class="o">|</span> <span class="n">RB_BLKSZ</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span> <span class="o">|</span> <span class="n">RB_BUFSZ</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>

	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">EVERGREEN_PFP_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">EVERGREEN_PM4_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_RAM_RADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">evergreen_cp_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">cp_me</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_lock</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="mi">7</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: cp failed to lock ring (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_ME_INITIALIZE</span><span class="p">,</span> <span class="mi">5</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_ME_INITIALIZE_DEVICE_ID</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_unlock_commit</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>

	<span class="n">cp_me</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_CNTL</span><span class="p">,</span> <span class="n">cp_me</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_lock</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="n">evergreen_default_size</span> <span class="o">+</span> <span class="mi">19</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: cp failed to lock ring (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* setup clear context state */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_PREAMBLE_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_PREAMBLE_BEGIN_CLEAR_STATE</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">evergreen_default_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">evergreen_default_state</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_PREAMBLE_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3_PREAMBLE_END_CLEAR_STATE</span><span class="p">);</span>

	<span class="cm">/* set clear context state */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_CLEAR_STATE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* SQ_VTX_BASE_VTX_LOC */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xc0026f00</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="cm">/* Clear consts */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xc0036f00</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000bc4</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xc0026900</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000316</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x0000000e</span><span class="p">);</span> <span class="cm">/* VGT_VERTEX_REUSE_BLOCK_CNTL */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">);</span> <span class="cm">/*  */</span>

	<span class="n">radeon_ring_unlock_commit</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">evergreen_cp_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rb_bufsz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Reset cp; if cp is reset, then PA, SH, VGT also need to be reset */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="p">(</span><span class="n">SOFT_RESET_CP</span> <span class="o">|</span>
				 <span class="n">SOFT_RESET_PA</span> <span class="o">|</span>
				 <span class="n">SOFT_RESET_SH</span> <span class="o">|</span>
				 <span class="n">SOFT_RESET_VGT</span> <span class="o">|</span>
				 <span class="n">SOFT_RESET_SPI</span> <span class="o">|</span>
				 <span class="n">SOFT_RESET_SX</span><span class="p">));</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">);</span>

	<span class="cm">/* Set ring buffer size */</span>
	<span class="n">rb_bufsz</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">drm_order</span><span class="p">(</span><span class="n">RADEON_GPU_PAGE_SIZE</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">rb_bufsz</span><span class="p">;</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">BUF_SWAP_32BIT</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_SEM_WAIT_TIMER</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_SEM_INCOMPLETE_TIMER_CNTL</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="cm">/* Set the write pointer delay */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_WPTR_DELAY</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Initialize the ring buffer&#39;s read and write pointers */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">RB_RPTR_WR_ENA</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_RPTR_WR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_WPTR</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="p">);</span>

	<span class="cm">/* set the wb address wether it&#39;s enabled or not */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_RPTR_ADDR</span><span class="p">,</span>
	       <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_RPTR_ADDR_HI</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_ADDR</span><span class="p">,</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_SCRATCH_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_UMSK</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RB_NO_UPDATE</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SCRATCH_UMSK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_RB_BASE</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_DEBUG</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">));</span>

	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">rptr</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CP_RB_RPTR</span><span class="p">);</span>

	<span class="n">evergreen_cp_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_test</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ring</span><span class="o">-&gt;</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Core functions</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">evergreen_gpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">gb_addr_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mc_shared_chmap</span><span class="p">,</span> <span class="n">mc_arb_ramcfg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sx_debug_1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">smx_dc_ctl0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_lds_resource_mgmt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_gpr_resource_mgmt_1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_gpr_resource_mgmt_2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_gpr_resource_mgmt_3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_thread_resource_mgmt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_thread_resource_mgmt_2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_stack_resource_mgmt_1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_stack_resource_mgmt_2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_stack_resource_mgmt_3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vgt_cache_invalidation</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdp_host_path_cntl</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">disabled_rb_mask</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">num_shader_engines</span><span class="p">,</span> <span class="n">ps_thread_count</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_CYPRESS</span>:
	<span class="k">case</span> <span class="n">CHIP_HEMLOCK</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">248</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="n">gb_addr_config</span> <span class="o">=</span> <span class="n">CYPRESS_GB_ADDR_CONFIG_GOLDEN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_JUNIPER</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">248</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="n">gb_addr_config</span> <span class="o">=</span> <span class="n">JUNIPER_GB_ADDR_CONFIG_GOLDEN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_REDWOOD</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">248</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="n">gb_addr_config</span> <span class="o">=</span> <span class="n">REDWOOD_GB_ADDR_CONFIG_GOLDEN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_CEDAR</span>:
	<span class="nl">default:</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">*</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">96</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="n">gb_addr_config</span> <span class="o">=</span> <span class="n">CEDAR_GB_ADDR_CONFIG_GOLDEN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_PALM</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">*</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">96</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="n">gb_addr_config</span> <span class="o">=</span> <span class="n">CEDAR_GB_ADDR_CONFIG_GOLDEN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_SUMO</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9648</span><span class="p">)</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x9647</span><span class="p">)</span> <span class="o">||</span>
			 <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="mh">0x964a</span><span class="p">))</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">248</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="n">gb_addr_config</span> <span class="o">=</span> <span class="n">REDWOOD_GB_ADDR_CONFIG_GOLDEN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_SUMO2</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">*</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">248</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="n">gb_addr_config</span> <span class="o">=</span> <span class="n">REDWOOD_GB_ADDR_CONFIG_GOLDEN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_BARTS</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">248</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="n">gb_addr_config</span> <span class="o">=</span> <span class="n">BARTS_GB_ADDR_CONFIG_GOLDEN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_TURKS</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">248</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="n">gb_addr_config</span> <span class="o">=</span> <span class="n">TURKS_GB_ADDR_CONFIG_GOLDEN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_CAICOS</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_tile_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_simds</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_backends</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">*</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gs_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_num_of_sets</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">96</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_hw_contexts</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="n">gb_addr_config</span> <span class="o">=</span> <span class="n">CAICOS_GB_ADDR_CONFIG_GOLDEN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Initialize HDP */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">j</span> <span class="o">+=</span> <span class="mh">0x18</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c14</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c18</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c1c</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c20</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">((</span><span class="mh">0x2c24</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_CNTL</span><span class="p">,</span> <span class="n">GRBM_READ_TIMEOUT</span><span class="p">(</span><span class="mh">0xff</span><span class="p">));</span>

	<span class="n">evergreen_fix_pci_max_read_req_size</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">mc_shared_chmap</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_SHARED_CHMAP</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_PALM</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_SUMO</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_SUMO2</span><span class="p">))</span>
		<span class="n">mc_arb_ramcfg</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">FUS_MC_ARB_RAMCFG</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">mc_arb_ramcfg</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_ARB_RAMCFG</span><span class="p">);</span>

	<span class="cm">/* setup tiling info dword.  gb_addr_config is not adequate since it does</span>
<span class="cm">	 * not have bank info, so create a custom tiling dword.</span>
<span class="cm">	 * bits 3:0   num_pipes</span>
<span class="cm">	 * bits 7:4   num_banks</span>
<span class="cm">	 * bits 11:8  group_size</span>
<span class="cm">	 * bits 15:12 row_size</span>
<span class="cm">	 */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_tile_pipes</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
	<span class="nl">default:</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* num banks is 8 on all fusion asics. 0 = 4, 1 = 8, 2 = 16 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">mc_arb_ramcfg</span> <span class="o">&amp;</span> <span class="n">NOOFBANK_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFBANK_SHIFT</span><span class="p">)</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span> <span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">tile_config</span> <span class="o">|=</span>
		<span class="p">((</span><span class="n">gb_addr_config</span> <span class="o">&amp;</span> <span class="mh">0x30000000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span>

	<span class="n">num_shader_engines</span> <span class="o">=</span> <span class="p">(</span><span class="n">gb_addr_config</span> <span class="o">&amp;</span> <span class="n">NUM_SHADER_ENGINES</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_CEDAR</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_HEMLOCK</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">efuse_straps_4</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">efuse_straps_3</span><span class="p">;</span>

		<span class="n">WREG32</span><span class="p">(</span><span class="n">RCU_IND_INDEX</span><span class="p">,</span> <span class="mh">0x204</span><span class="p">);</span>
		<span class="n">efuse_straps_4</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RCU_IND_DATA</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RCU_IND_INDEX</span><span class="p">,</span> <span class="mh">0x203</span><span class="p">);</span>
		<span class="n">efuse_straps_3</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RCU_IND_DATA</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">(((</span><span class="n">efuse_straps_4</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
		      <span class="p">((</span><span class="n">efuse_straps_3</span> <span class="o">&amp;</span> <span class="mh">0xf0000000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">num_ses</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span> <span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">rb_disable_bitmap</span><span class="p">;</span>

			<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_GFX_INDEX</span><span class="p">,</span> <span class="n">INSTANCE_BROADCAST_WRITES</span> <span class="o">|</span> <span class="n">SE_INDEX</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_GFX_INDEX</span><span class="p">,</span> <span class="n">INSTANCE_BROADCAST_WRITES</span> <span class="o">|</span> <span class="n">SE_INDEX</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
			<span class="n">rb_disable_bitmap</span> <span class="o">=</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">CC_RB_BACKEND_DISABLE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00ff0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">tmp</span> <span class="o">&lt;&lt;=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">rb_disable_bitmap</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* enabled rb are just the one not disabled :) */</span>
	<span class="n">disabled_rb_mask</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_GFX_INDEX</span><span class="p">,</span> <span class="n">INSTANCE_BROADCAST_WRITES</span> <span class="o">|</span> <span class="n">SE_BROADCAST_WRITES</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RLC_GFX_INDEX</span><span class="p">,</span> <span class="n">INSTANCE_BROADCAST_WRITES</span> <span class="o">|</span> <span class="n">SE_BROADCAST_WRITES</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GB_ADDR_CONFIG</span><span class="p">,</span> <span class="n">gb_addr_config</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DMIF_ADDR_CONFIG</span><span class="p">,</span> <span class="n">gb_addr_config</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_ADDR_CONFIG</span><span class="p">,</span> <span class="n">gb_addr_config</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">gb_addr_config</span> <span class="o">&amp;</span> <span class="n">NUM_PIPES_MASK</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">r6xx_remap_render_backend</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_backends</span><span class="p">,</span>
					<span class="n">EVERGREEN_MAX_BACKENDS</span><span class="p">,</span> <span class="n">disabled_rb_mask</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GB_BACKEND_MAP</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CGTS_SYS_TCC_DISABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CGTS_TCC_DISABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CGTS_USER_SYS_TCC_DISABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CGTS_USER_TCC_DISABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* set HW defaults for 3D engine */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_QUEUE_THRESHOLDS</span><span class="p">,</span> <span class="p">(</span><span class="n">ROQ_IB1_START</span><span class="p">(</span><span class="mh">0x16</span><span class="p">)</span> <span class="o">|</span>
				     <span class="n">ROQ_IB2_START</span><span class="p">(</span><span class="mh">0x2b</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_MEQ_THRESHOLDS</span><span class="p">,</span> <span class="n">STQ_SPLIT</span><span class="p">(</span><span class="mh">0x30</span><span class="p">));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">TA_CNTL_AUX</span><span class="p">,</span> <span class="p">(</span><span class="n">DISABLE_CUBE_ANISO</span> <span class="o">|</span>
			     <span class="n">SYNC_GRADIENT</span> <span class="o">|</span>
			     <span class="n">SYNC_WALKER</span> <span class="o">|</span>
			     <span class="n">SYNC_ALIGNER</span><span class="p">));</span>

	<span class="n">sx_debug_1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SX_DEBUG_1</span><span class="p">);</span>
	<span class="n">sx_debug_1</span> <span class="o">|=</span> <span class="n">ENABLE_NEW_SMX_ADDRESS</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SX_DEBUG_1</span><span class="p">,</span> <span class="n">sx_debug_1</span><span class="p">);</span>


	<span class="n">smx_dc_ctl0</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SMX_DC_CTL0</span><span class="p">);</span>
	<span class="n">smx_dc_ctl0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NUMBER_OF_SETS</span><span class="p">(</span><span class="mh">0x1ff</span><span class="p">);</span>
	<span class="n">smx_dc_ctl0</span> <span class="o">|=</span> <span class="n">NUMBER_OF_SETS</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_num_of_sets</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SMX_DC_CTL0</span><span class="p">,</span> <span class="n">smx_dc_ctl0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_SUMO2</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">SMX_SAR_CTL0</span><span class="p">,</span> <span class="mh">0x00010000</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SX_EXPORT_BUFFER_SIZES</span><span class="p">,</span> <span class="p">(</span><span class="n">COLOR_BUFFER_SIZE</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">POSITION_BUFFER_SIZE</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_pos_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">SMX_BUFFER_SIZE</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sx_max_export_smx_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_FIFO_SIZE</span><span class="p">,</span> <span class="p">(</span><span class="n">SC_PRIM_FIFO_SIZE</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_prim_fifo_size</span><span class="p">)</span> <span class="o">|</span>
				 <span class="n">SC_HIZ_TILE_FIFO_SIZE</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_hiz_tile_fifo_size</span><span class="p">)</span> <span class="o">|</span>
				 <span class="n">SC_EARLYZ_TILE_FIFO_SIZE</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sc_earlyz_tile_fifo_size</span><span class="p">)));</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_NUM_INSTANCES</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SPI_CONFIG_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SPI_CONFIG_CNTL_1</span><span class="p">,</span> <span class="n">VTX_DONE_DELAY</span><span class="p">(</span><span class="mi">4</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_PERFMON_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_MS_FIFO_SIZES</span><span class="p">,</span> <span class="p">(</span><span class="n">CACHE_FIFO_SIZE</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">sq_num_cf_insts</span><span class="p">)</span> <span class="o">|</span>
				  <span class="n">FETCH_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0x4</span><span class="p">)</span> <span class="o">|</span>
				  <span class="n">DONE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0xe0</span><span class="p">)</span> <span class="o">|</span>
				  <span class="n">ALU_UPDATE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0x8</span><span class="p">)));</span>

	<span class="n">sq_config</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SQ_CONFIG</span><span class="p">);</span>
	<span class="n">sq_config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PS_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">VS_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">GS_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">ES_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>
	<span class="n">sq_config</span> <span class="o">|=</span> <span class="p">(</span><span class="n">VC_ENABLE</span> <span class="o">|</span>
		      <span class="n">EXPORT_SRC_C</span> <span class="o">|</span>
		      <span class="n">PS_PRIO</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">VS_PRIO</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">GS_PRIO</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">ES_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_CEDAR</span>:
	<span class="k">case</span> <span class="n">CHIP_PALM</span>:
	<span class="k">case</span> <span class="n">CHIP_SUMO</span>:
	<span class="k">case</span> <span class="n">CHIP_SUMO2</span>:
	<span class="k">case</span> <span class="n">CHIP_CAICOS</span>:
		<span class="cm">/* no vertex cache */</span>
		<span class="n">sq_config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VC_ENABLE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sq_lds_resource_mgmt</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SQ_LDS_RESOURCE_MGMT</span><span class="p">);</span>

	<span class="n">sq_gpr_resource_mgmt_1</span> <span class="o">=</span> <span class="n">NUM_PS_GPRS</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">-</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="mi">2</span><span class="p">))</span><span class="o">*</span> <span class="mi">12</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">sq_gpr_resource_mgmt_1</span> <span class="o">|=</span> <span class="n">NUM_VS_GPRS</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">-</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="mi">2</span><span class="p">))</span> <span class="o">*</span> <span class="mi">6</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">sq_gpr_resource_mgmt_1</span> <span class="o">|=</span> <span class="n">NUM_CLAUSE_TEMP_GPRS</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>
	<span class="n">sq_gpr_resource_mgmt_2</span> <span class="o">=</span> <span class="n">NUM_GS_GPRS</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">-</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="mi">2</span><span class="p">))</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">sq_gpr_resource_mgmt_2</span> <span class="o">|=</span> <span class="n">NUM_ES_GPRS</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">-</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="mi">2</span><span class="p">))</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">sq_gpr_resource_mgmt_3</span> <span class="o">=</span> <span class="n">NUM_HS_GPRS</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">-</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="mi">2</span><span class="p">))</span> <span class="o">*</span> <span class="mi">3</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">sq_gpr_resource_mgmt_3</span> <span class="o">|=</span> <span class="n">NUM_LS_GPRS</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_gprs</span> <span class="o">-</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="mi">2</span><span class="p">))</span> <span class="o">*</span> <span class="mi">3</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_CEDAR</span>:
	<span class="k">case</span> <span class="n">CHIP_PALM</span>:
	<span class="k">case</span> <span class="n">CHIP_SUMO</span>:
	<span class="k">case</span> <span class="n">CHIP_SUMO2</span>:
		<span class="n">ps_thread_count</span> <span class="o">=</span> <span class="mi">96</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ps_thread_count</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sq_thread_resource_mgmt</span> <span class="o">=</span> <span class="n">NUM_PS_THREADS</span><span class="p">(</span><span class="n">ps_thread_count</span><span class="p">);</span>
	<span class="n">sq_thread_resource_mgmt</span> <span class="o">|=</span> <span class="n">NUM_VS_THREADS</span><span class="p">((((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">-</span> <span class="n">ps_thread_count</span><span class="p">)</span> <span class="o">/</span> <span class="mi">6</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">sq_thread_resource_mgmt</span> <span class="o">|=</span> <span class="n">NUM_GS_THREADS</span><span class="p">((((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">-</span> <span class="n">ps_thread_count</span><span class="p">)</span> <span class="o">/</span> <span class="mi">6</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">sq_thread_resource_mgmt</span> <span class="o">|=</span> <span class="n">NUM_ES_THREADS</span><span class="p">((((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">-</span> <span class="n">ps_thread_count</span><span class="p">)</span> <span class="o">/</span> <span class="mi">6</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">sq_thread_resource_mgmt_2</span> <span class="o">=</span> <span class="n">NUM_HS_THREADS</span><span class="p">((((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">-</span> <span class="n">ps_thread_count</span><span class="p">)</span> <span class="o">/</span> <span class="mi">6</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">sq_thread_resource_mgmt_2</span> <span class="o">|=</span> <span class="n">NUM_LS_THREADS</span><span class="p">((((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_threads</span> <span class="o">-</span> <span class="n">ps_thread_count</span><span class="p">)</span> <span class="o">/</span> <span class="mi">6</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">sq_stack_resource_mgmt_1</span> <span class="o">=</span> <span class="n">NUM_PS_STACK_ENTRIES</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">sq_stack_resource_mgmt_1</span> <span class="o">|=</span> <span class="n">NUM_VS_STACK_ENTRIES</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">sq_stack_resource_mgmt_2</span> <span class="o">=</span> <span class="n">NUM_GS_STACK_ENTRIES</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">sq_stack_resource_mgmt_2</span> <span class="o">|=</span> <span class="n">NUM_ES_STACK_ENTRIES</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">sq_stack_resource_mgmt_3</span> <span class="o">=</span> <span class="n">NUM_HS_STACK_ENTRIES</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">sq_stack_resource_mgmt_3</span> <span class="o">|=</span> <span class="n">NUM_LS_STACK_ENTRIES</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">max_stack_entries</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="mi">6</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_CONFIG</span><span class="p">,</span> <span class="n">sq_config</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_GPR_RESOURCE_MGMT_1</span><span class="p">,</span> <span class="n">sq_gpr_resource_mgmt_1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_GPR_RESOURCE_MGMT_2</span><span class="p">,</span> <span class="n">sq_gpr_resource_mgmt_2</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_GPR_RESOURCE_MGMT_3</span><span class="p">,</span> <span class="n">sq_gpr_resource_mgmt_3</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_THREAD_RESOURCE_MGMT</span><span class="p">,</span> <span class="n">sq_thread_resource_mgmt</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_THREAD_RESOURCE_MGMT_2</span><span class="p">,</span> <span class="n">sq_thread_resource_mgmt_2</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_STACK_RESOURCE_MGMT_1</span><span class="p">,</span> <span class="n">sq_stack_resource_mgmt_1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_STACK_RESOURCE_MGMT_2</span><span class="p">,</span> <span class="n">sq_stack_resource_mgmt_2</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_STACK_RESOURCE_MGMT_3</span><span class="p">,</span> <span class="n">sq_stack_resource_mgmt_3</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_DYN_GPR_CNTL_PS_FLUSH_REQ</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">SQ_LDS_RESOURCE_MGMT</span><span class="p">,</span> <span class="n">sq_lds_resource_mgmt</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_FORCE_EOV_MAX_CNTS</span><span class="p">,</span> <span class="p">(</span><span class="n">FORCE_EOV_MAX_CLK_CNT</span><span class="p">(</span><span class="mi">4095</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">FORCE_EOV_MAX_REZ_CNT</span><span class="p">(</span><span class="mi">255</span><span class="p">)));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_CEDAR</span>:
	<span class="k">case</span> <span class="n">CHIP_PALM</span>:
	<span class="k">case</span> <span class="n">CHIP_SUMO</span>:
	<span class="k">case</span> <span class="n">CHIP_SUMO2</span>:
	<span class="k">case</span> <span class="n">CHIP_CAICOS</span>:
		<span class="n">vgt_cache_invalidation</span> <span class="o">=</span> <span class="n">CACHE_INVALIDATION</span><span class="p">(</span><span class="n">TC_ONLY</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">vgt_cache_invalidation</span> <span class="o">=</span> <span class="n">CACHE_INVALIDATION</span><span class="p">(</span><span class="n">VC_AND_TC</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">vgt_cache_invalidation</span> <span class="o">|=</span> <span class="n">AUTO_INVLD_EN</span><span class="p">(</span><span class="n">ES_AND_GS_AUTO</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_CACHE_INVALIDATION</span><span class="p">,</span> <span class="n">vgt_cache_invalidation</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_GS_VERTEX_REUSE</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SU_LINE_STIPPLE_VALUE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_SC_LINE_STIPPLE_STATE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_VERTEX_REUSE_BLOCK_CNTL</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">VGT_OUT_DEALLOC_CNTL</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR0_SEL_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR0_SEL_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR1_SEL_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR1_SEL_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR2_SEL_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR2_SEL_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR3_SEL_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_PERF_CTR3_SEL_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* clear render buffer base addresses */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR0_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR1_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR2_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR3_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR4_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR5_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR6_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR7_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR8_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR9_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR10_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CB_COLOR11_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* set the shader const cache sizes to 0 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">SQ_ALU_CONST_BUFFER_SIZE_PS_0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x28200</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">SQ_ALU_CONST_BUFFER_SIZE_HS_0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x29000</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDP_MISC_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">HDP_FLUSH_INVALIDATE_CACHE</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_MISC_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">hdp_host_path_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">HDP_HOST_PATH_CNTL</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDP_HOST_PATH_CNTL</span><span class="p">,</span> <span class="n">hdp_host_path_cntl</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">PA_CL_ENHANCE</span><span class="p">,</span> <span class="n">CLIP_VTX_REORDER_ENA</span> <span class="o">|</span> <span class="n">NUM_CLIP_SEQ</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>

<span class="p">}</span>

<span class="kt">int</span> <span class="nf">evergreen_mc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">chansize</span><span class="p">,</span> <span class="n">numchan</span><span class="p">;</span>

	<span class="cm">/* Get VRAM informations */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_PALM</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_SUMO</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_SUMO2</span><span class="p">))</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">FUS_MC_ARB_RAMCFG</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_ARB_RAMCFG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">CHANSIZE_OVERRIDE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chansize</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">CHANSIZE_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chansize</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">chansize</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">MC_SHARED_CHMAP</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">NOOFCHAN_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">NOOFCHAN_SHIFT</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
	<span class="nl">default:</span>
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">numchan</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="n">numchan</span> <span class="o">*</span> <span class="n">chansize</span><span class="p">;</span>
	<span class="cm">/* Could aper size report 0 ? */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_base</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* Setup GPU memory space */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_PALM</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_SUMO</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_SUMO2</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* size in bytes on fusion */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CONFIG_MEMSIZE</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CONFIG_MEMSIZE</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* size in MB on evergreen/cayman/tn */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CONFIG_MEMSIZE</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CONFIG_MEMSIZE</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">visible_vram_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span><span class="p">;</span>
	<span class="n">r700_vram_gtt_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">);</span>
	<span class="n">radeon_update_bandwidth_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">evergreen_gpu_is_lockup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">srbm_status</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grbm_status</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grbm_status_se0</span><span class="p">,</span> <span class="n">grbm_status_se1</span><span class="p">;</span>

	<span class="n">srbm_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">SRBM_STATUS</span><span class="p">);</span>
	<span class="n">grbm_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS</span><span class="p">);</span>
	<span class="n">grbm_status_se0</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE0</span><span class="p">);</span>
	<span class="n">grbm_status_se1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">grbm_status</span> <span class="o">&amp;</span> <span class="n">GUI_ACTIVE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">radeon_ring_lockup_update</span><span class="p">(</span><span class="n">ring</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* force CP activities */</span>
	<span class="n">radeon_ring_force_activity</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">radeon_ring_test_lockup</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">evergreen_gpu_soft_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">evergreen_mc_save</span> <span class="n">save</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grbm_reset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">GUI_ACTIVE</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GPU softreset </span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS_SE0=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE0</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS_SE1=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE1</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  SRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">SRBM_STATUS</span><span class="p">));</span>
	<span class="n">evergreen_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">evergreen_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait for MC idle timedout !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Disable CP parsing/prefetching */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_ME_CNTL</span><span class="p">,</span> <span class="n">CP_ME_HALT</span> <span class="o">|</span> <span class="n">CP_PFP_HALT</span><span class="p">);</span>

	<span class="cm">/* reset all the gfx blocks */</span>
	<span class="n">grbm_reset</span> <span class="o">=</span> <span class="p">(</span><span class="n">SOFT_RESET_CP</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_CB</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_DB</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_PA</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_SC</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_SPI</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_SH</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_SX</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_TC</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_TA</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_VC</span> <span class="o">|</span>
		      <span class="n">SOFT_RESET_VGT</span><span class="p">);</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_SOFT_RESET=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">grbm_reset</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="n">grbm_reset</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="cm">/* Wait a little for things to settle down */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS_SE0=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE0</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  GRBM_STATUS_SE1=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">GRBM_STATUS_SE1</span><span class="p">));</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;  SRBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">RREG32</span><span class="p">(</span><span class="n">SRBM_STATUS</span><span class="p">));</span>
	<span class="n">evergreen_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">evergreen_asic_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">evergreen_gpu_soft_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Interrupts */</span>

<span class="n">u32</span> <span class="nf">evergreen_get_vblank_counter</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">crtc</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">return</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CRTC_STATUS_FRAME_COUNT</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="k">return</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CRTC_STATUS_FRAME_COUNT</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">return</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CRTC_STATUS_FRAME_COUNT</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">return</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CRTC_STATUS_FRAME_COUNT</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="k">return</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CRTC_STATUS_FRAME_COUNT</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="k">return</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">CRTC_STATUS_FRAME_COUNT</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_disable_interrupt_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cayman_cp_int_cntl_setup</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
					 <span class="n">CNTX_BUSY_INT_ENABLE</span> <span class="o">|</span> <span class="n">CNTX_EMPTY_INT_ENABLE</span><span class="p">);</span>
		<span class="n">cayman_cp_int_cntl_setup</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cayman_cp_int_cntl_setup</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_INT_CNTL</span><span class="p">,</span> <span class="n">CNTX_BUSY_INT_ENABLE</span> <span class="o">|</span> <span class="n">CNTX_EMPTY_INT_ENABLE</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_INT_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* only one DAC on DCE6 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ASIC_IS_DCE6</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DACA_AUTODETECT_INT_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DACB_AUTODETECT_INT_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DC_HPDx_INT_POLARITY</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

<span class="p">}</span>

<span class="kt">int</span> <span class="nf">evergreen_irq_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cp_int_cntl</span> <span class="o">=</span> <span class="n">CNTX_BUSY_INT_ENABLE</span> <span class="o">|</span> <span class="n">CNTX_EMPTY_INT_ENABLE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cp_int_cntl1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">cp_int_cntl2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">crtc1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">crtc2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">crtc3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">crtc4</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">crtc5</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">crtc6</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hpd1</span><span class="p">,</span> <span class="n">hpd2</span><span class="p">,</span> <span class="n">hpd3</span><span class="p">,</span> <span class="n">hpd4</span><span class="p">,</span> <span class="n">hpd5</span><span class="p">,</span> <span class="n">hpd6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grbm_int_cntl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">grph1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">grph2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">grph3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">grph4</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">grph5</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">grph6</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">afmt1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">afmt2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">afmt3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">afmt4</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">afmt5</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">afmt6</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">installed</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Can&#39;t enable IRQ/MSI because no handler is installed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* don&#39;t enable anything if the ih is disabled */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r600_disable_interrupts</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="cm">/* force the active interrupt state to all disabled */</span>
		<span class="n">evergreen_disable_interrupt_state</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">hpd1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="n">hpd2</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="n">hpd3</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="n">hpd4</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="n">hpd5</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="n">hpd6</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>

	<span class="n">afmt1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AFMT_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
	<span class="n">afmt2</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AFMT_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
	<span class="n">afmt3</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AFMT_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
	<span class="n">afmt4</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AFMT_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
	<span class="n">afmt5</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AFMT_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
	<span class="n">afmt6</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AFMT_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* enable CP interrupts on all rings */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">sw_int</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: sw int gfx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">cp_int_cntl</span> <span class="o">|=</span> <span class="n">TIME_STAMP_INT_ENABLE</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">sw_int</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: sw int cp1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">cp_int_cntl1</span> <span class="o">|=</span> <span class="n">TIME_STAMP_INT_ENABLE</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">sw_int</span><span class="p">[</span><span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: sw int cp2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">cp_int_cntl2</span> <span class="o">|=</span> <span class="n">TIME_STAMP_INT_ENABLE</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">sw_int</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: sw int gfx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">cp_int_cntl</span> <span class="o">|=</span> <span class="n">RB_INT_ENABLE</span><span class="p">;</span>
			<span class="n">cp_int_cntl</span> <span class="o">|=</span> <span class="n">TIME_STAMP_INT_ENABLE</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: vblank 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">crtc1</span> <span class="o">|=</span> <span class="n">VBLANK_INT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: vblank 1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">crtc2</span> <span class="o">|=</span> <span class="n">VBLANK_INT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: vblank 2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">crtc3</span> <span class="o">|=</span> <span class="n">VBLANK_INT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">3</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: vblank 3</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">crtc4</span> <span class="o">|=</span> <span class="n">VBLANK_INT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">4</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: vblank 4</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">crtc5</span> <span class="o">|=</span> <span class="n">VBLANK_INT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">5</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: vblank 5</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">crtc6</span> <span class="o">|=</span> <span class="n">VBLANK_INT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: hpd 1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd1</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: hpd 2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd2</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: hpd 3</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd3</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">3</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: hpd 4</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd4</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">4</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: hpd 5</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd5</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">5</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: hpd 6</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hpd6</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_EN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">afmt</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: hdmi 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">afmt1</span> <span class="o">|=</span> <span class="n">AFMT_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">afmt</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: hdmi 1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">afmt2</span> <span class="o">|=</span> <span class="n">AFMT_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">afmt</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: hdmi 2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">afmt3</span> <span class="o">|=</span> <span class="n">AFMT_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">afmt</span><span class="p">[</span><span class="mi">3</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: hdmi 3</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">afmt4</span> <span class="o">|=</span> <span class="n">AFMT_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">afmt</span><span class="p">[</span><span class="mi">4</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: hdmi 4</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">afmt5</span> <span class="o">|=</span> <span class="n">AFMT_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">afmt</span><span class="p">[</span><span class="mi">5</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen_irq_set: hdmi 5</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">afmt6</span> <span class="o">|=</span> <span class="n">AFMT_AZ_FORMAT_WTRIG_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">gui_idle</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;gui idle</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">grbm_int_cntl</span> <span class="o">|=</span> <span class="n">GUI_IDLE_INT_ENABLE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cayman_cp_int_cntl_setup</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">cp_int_cntl</span><span class="p">);</span>
		<span class="n">cayman_cp_int_cntl_setup</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">cp_int_cntl1</span><span class="p">);</span>
		<span class="n">cayman_cp_int_cntl_setup</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">cp_int_cntl2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">CP_INT_CNTL</span><span class="p">,</span> <span class="n">cp_int_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRBM_INT_CNTL</span><span class="p">,</span> <span class="n">grbm_int_cntl</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">crtc1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">crtc2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">crtc3</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">crtc4</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">crtc5</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">INT_MASK</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">crtc6</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">grph1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">grph2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">grph3</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">grph4</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">grph5</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">grph6</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd2</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd3</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd4</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd5</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">,</span> <span class="n">hpd6</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">afmt1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">afmt2</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">afmt3</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">afmt4</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">afmt5</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">afmt6</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">evergreen_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DISP_INTERRUPT_STATUS</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DISP_INTERRUPT_STATUS_CONTINUE</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DISP_INTERRUPT_STATUS_CONTINUE2</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DISP_INTERRUPT_STATUS_CONTINUE3</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DISP_INTERRUPT_STATUS_CONTINUE4</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DISP_INTERRUPT_STATUS_CONTINUE5</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d1grph_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d2grph_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d3grph_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d4grph_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d5grph_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d6grph_int</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status1</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status2</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status3</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status4</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status5</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status6</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d1grph_int</span> <span class="o">&amp;</span> <span class="n">GRPH_PFLIP_INT_OCCURRED</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">GRPH_PFLIP_INT_CLEAR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d2grph_int</span> <span class="o">&amp;</span> <span class="n">GRPH_PFLIP_INT_OCCURRED</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">GRPH_PFLIP_INT_CLEAR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D1_VBLANK_INTERRUPT</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VBLANK_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VBLANK_ACK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D1_VLINE_INTERRUPT</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VLINE_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VLINE_ACK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">LB_D2_VBLANK_INTERRUPT</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VBLANK_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VBLANK_ACK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">LB_D2_VLINE_INTERRUPT</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">VLINE_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VLINE_ACK</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d3grph_int</span> <span class="o">&amp;</span> <span class="n">GRPH_PFLIP_INT_OCCURRED</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">GRPH_PFLIP_INT_CLEAR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d4grph_int</span> <span class="o">&amp;</span> <span class="n">GRPH_PFLIP_INT_OCCURRED</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">GRPH_PFLIP_INT_CLEAR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">LB_D3_VBLANK_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VBLANK_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VBLANK_ACK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">LB_D3_VLINE_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VLINE_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VLINE_ACK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;</span> <span class="n">LB_D4_VBLANK_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VBLANK_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VBLANK_ACK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;</span> <span class="n">LB_D4_VLINE_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VLINE_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VLINE_ACK</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">num_crtc</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d5grph_int</span> <span class="o">&amp;</span> <span class="n">GRPH_PFLIP_INT_OCCURRED</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">GRPH_PFLIP_INT_CLEAR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">d6grph_int</span> <span class="o">&amp;</span> <span class="n">GRPH_PFLIP_INT_OCCURRED</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">GRPH_INT_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">GRPH_PFLIP_INT_CLEAR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;</span> <span class="n">LB_D5_VBLANK_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VBLANK_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VBLANK_ACK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;</span> <span class="n">LB_D5_VLINE_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VLINE_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VLINE_ACK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;</span> <span class="n">LB_D6_VBLANK_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VBLANK_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VBLANK_ACK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;</span> <span class="n">LB_D6_VLINE_INTERRUPT</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">VLINE_STATUS</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">VLINE_ACK</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">DC_HPD1_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD1_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">DC_HPD2_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD2_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">DC_HPD3_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD3_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;</span> <span class="n">DC_HPD4_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD4_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;</span> <span class="n">DC_HPD5_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;</span> <span class="n">DC_HPD6_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">DC_HPD5_INT_CONTROL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">DC_HPDx_INT_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">DC_HPD6_INT_CONTROL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status1</span> <span class="o">&amp;</span> <span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">AFMT_AZ_FORMAT_WTRIG_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status2</span> <span class="o">&amp;</span> <span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">AFMT_AZ_FORMAT_WTRIG_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status3</span> <span class="o">&amp;</span> <span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">AFMT_AZ_FORMAT_WTRIG_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status4</span> <span class="o">&amp;</span> <span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">AFMT_AZ_FORMAT_WTRIG_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status5</span> <span class="o">&amp;</span> <span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">AFMT_AZ_FORMAT_WTRIG_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status6</span> <span class="o">&amp;</span> <span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">AFMT_AZ_FORMAT_WTRIG_ACK</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_irq_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r600_disable_interrupts</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Wait and acknowledge irq */</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">evergreen_irq_ack</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">evergreen_disable_interrupt_state</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_irq_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">evergreen_irq_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_rlc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">evergreen_get_ih_wptr</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">wptr</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">wptr</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">wb</span><span class="p">[</span><span class="n">R600_WB_IH_WPTR_OFFSET</span><span class="o">/</span><span class="mi">4</span><span class="p">]);</span>
	<span class="k">else</span>
		<span class="n">wptr</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">IH_RB_WPTR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wptr</span> <span class="o">&amp;</span> <span class="n">RB_OVERFLOW</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* When a ring buffer overflow happen start parsing interrupt</span>
<span class="cm">		 * from the last not overwritten vector (wptr + 16). Hopefully</span>
<span class="cm">		 * this should allow us to catchup.</span>
<span class="cm">		 */</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IH ring buffer overflow (0x%08X, %d, %d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">wptr</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span><span class="p">,</span> <span class="p">(</span><span class="n">wptr</span> <span class="o">+</span> <span class="mi">16</span><span class="p">)</span> <span class="o">+</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ptr_mask</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span> <span class="o">=</span> <span class="p">(</span><span class="n">wptr</span> <span class="o">+</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ptr_mask</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">IH_WPTR_OVERFLOW_CLEAR</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">wptr</span> <span class="o">&amp;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ptr_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">evergreen_irq_process</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">wptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ring_index</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">queue_hdmi</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">enabled</span> <span class="o">||</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">shutdown</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="n">wptr</span> <span class="o">=</span> <span class="n">evergreen_get_ih_wptr</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rptr</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;r600_irq_process start: rptr %d, wptr %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rptr</span><span class="p">,</span> <span class="n">wptr</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rptr</span> <span class="o">==</span> <span class="n">wptr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="p">}</span>
<span class="nl">restart_ih:</span>
	<span class="cm">/* Order reading of wptr vs. reading of IH ring data */</span>
	<span class="n">rmb</span><span class="p">();</span>

	<span class="cm">/* display interrupts */</span>
	<span class="n">evergreen_irq_ack</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">wptr</span> <span class="o">=</span> <span class="n">wptr</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">rptr</span> <span class="o">!=</span> <span class="n">wptr</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* wptr/rptr are in bytes! */</span>
		<span class="n">ring_index</span> <span class="o">=</span> <span class="n">rptr</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">src_id</span> <span class="o">=</span>  <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring</span><span class="p">[</span><span class="n">ring_index</span><span class="p">])</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">src_data</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring</span><span class="p">[</span><span class="n">ring_index</span> <span class="o">+</span> <span class="mi">1</span><span class="p">])</span> <span class="o">&amp;</span> <span class="mh">0xfffffff</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">src_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D1 vblank/vline */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* D1 vblank */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D1_VBLANK_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
						<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
						<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
					<span class="p">}</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
						<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D1_VBLANK_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D1 vblank</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D1 vline */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">LB_D1_VLINE_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D1_VLINE_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D1 vline</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>: <span class="cm">/* D2 vblank/vline */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* D2 vblank */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">LB_D2_VBLANK_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
						<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
						<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
					<span class="p">}</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
						<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D2_VBLANK_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D2 vblank</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D2 vline */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">LB_D2_VLINE_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D2_VLINE_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D2 vline</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>: <span class="cm">/* D3 vblank/vline */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* D3 vblank */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">LB_D3_VBLANK_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="p">{</span>
						<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
						<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
					<span class="p">}</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span>
						<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D3_VBLANK_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D3 vblank</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D3 vline */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">LB_D3_VLINE_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D3_VLINE_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D3 vline</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">4</span>: <span class="cm">/* D4 vblank/vline */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* D4 vblank */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;</span> <span class="n">LB_D4_VBLANK_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">3</span><span class="p">])</span> <span class="p">{</span>
						<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
						<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
					<span class="p">}</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">3</span><span class="p">])</span>
						<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D4_VBLANK_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D4 vblank</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D4 vline */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;</span> <span class="n">LB_D4_VLINE_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D4_VLINE_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D4 vline</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">5</span>: <span class="cm">/* D5 vblank/vline */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* D5 vblank */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;</span> <span class="n">LB_D5_VBLANK_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">4</span><span class="p">])</span> <span class="p">{</span>
						<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
						<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
					<span class="p">}</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">4</span><span class="p">])</span>
						<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D5_VBLANK_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D5 vblank</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D5 vline */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;</span> <span class="n">LB_D5_VLINE_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D5_VLINE_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D5 vline</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">6</span>: <span class="cm">/* D6 vblank/vline */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* D6 vblank */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;</span> <span class="n">LB_D6_VBLANK_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">5</span><span class="p">])</span> <span class="p">{</span>
						<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
						<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
					<span class="p">}</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">5</span><span class="p">])</span>
						<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D6_VBLANK_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D6 vblank</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* D6 vline */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;</span> <span class="n">LB_D6_VLINE_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LB_D6_VLINE_INTERRUPT</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: D6 vline</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">42</span>: <span class="cm">/* HPD hotplug */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;</span> <span class="n">DC_HPD1_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD1_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;</span> <span class="n">DC_HPD2_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD2_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">2</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;</span> <span class="n">DC_HPD3_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD3_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD3</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">3</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;</span> <span class="n">DC_HPD4_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD4_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD4</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">4</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;</span> <span class="n">DC_HPD5_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont4</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD5_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD5</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">5</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;</span> <span class="n">DC_HPD6_INTERRUPT</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">disp_int_cont5</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DC_HPD6_INTERRUPT</span><span class="p">;</span>
					<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HPD6</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">44</span>: <span class="cm">/* hdmi */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status1</span> <span class="o">&amp;</span> <span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">;</span>
					<span class="n">queue_hdmi</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HDMI0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status2</span> <span class="o">&amp;</span> <span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">;</span>
					<span class="n">queue_hdmi</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HDMI1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">2</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status3</span> <span class="o">&amp;</span> <span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">;</span>
					<span class="n">queue_hdmi</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HDMI2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">3</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status4</span> <span class="o">&amp;</span> <span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status4</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">;</span>
					<span class="n">queue_hdmi</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HDMI3</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">4</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status5</span> <span class="o">&amp;</span> <span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status5</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">;</span>
					<span class="n">queue_hdmi</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HDMI4</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">5</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status6</span> <span class="o">&amp;</span> <span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">stat_regs</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">afmt_status6</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AFMT_AZ_FORMAT_WTRIG</span><span class="p">;</span>
					<span class="n">queue_hdmi</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
					<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: HDMI5</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">176</span>: <span class="cm">/* CP_INT in ring buffer */</span>
		<span class="k">case</span> <span class="mi">177</span>: <span class="cm">/* CP_INT in IB1 */</span>
		<span class="k">case</span> <span class="mi">178</span>: <span class="cm">/* CP_INT in IB2 */</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: CP int: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
			<span class="n">radeon_fence_process</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">181</span>: <span class="cm">/* CP EOP event */</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: CP EOP</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">switch</span> <span class="p">(</span><span class="n">src_data</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">case</span> <span class="mi">0</span>:
					<span class="n">radeon_fence_process</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="k">case</span> <span class="mi">1</span>:
					<span class="n">radeon_fence_process</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">CAYMAN_RING_TYPE_CP1_INDEX</span><span class="p">);</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="k">case</span> <span class="mi">2</span>:
					<span class="n">radeon_fence_process</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">CAYMAN_RING_TYPE_CP2_INDEX</span><span class="p">);</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">radeon_fence_process</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">233</span>: <span class="cm">/* GUI IDLE */</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;IH: GUI idle</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">gui_idle</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">idle_queue</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Unhandled interrupt: %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">src_id</span><span class="p">,</span> <span class="n">src_data</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* wptr/rptr are in bytes! */</span>
		<span class="n">rptr</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">rptr</span> <span class="o">&amp;=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ptr_mask</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* make sure wptr hasn&#39;t changed while processing */</span>
	<span class="n">wptr</span> <span class="o">=</span> <span class="n">evergreen_get_ih_wptr</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wptr</span> <span class="o">!=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">wptr</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">restart_ih</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">queue_hotplug</span><span class="p">)</span>
		<span class="n">schedule_work</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">hotplug_work</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">queue_hdmi</span><span class="p">)</span>
		<span class="n">schedule_work</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">audio_work</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span> <span class="o">=</span> <span class="n">rptr</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">IH_RB_RPTR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">rptr</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">evergreen_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* enable pcie gen2 link */</span>
	<span class="n">evergreen_pcie_gen2_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE5</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">r</span> <span class="o">=</span> <span class="n">ni_init_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to load firmware!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">ni_mc_load_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to load MC firmware!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pfp_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rlc_fw</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">r</span> <span class="o">=</span> <span class="n">r600_init_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to load firmware!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_vram_scratch_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">evergreen_mc_program</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">evergreen_agp_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">evergreen_pcie_gart_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">evergreen_gpu_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">evergreen_blit_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r600_blit_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">copy</span><span class="p">.</span><span class="n">copy</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed blitter (%d) falling back to memcpy</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* allocate wb buffer */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_wb_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_start_ring</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP fences (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Enable IRQ */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_irq_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: IH init failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">evergreen_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span><span class="p">,</span> <span class="n">RADEON_WB_CP_RPTR_OFFSET</span><span class="p">,</span>
			     <span class="n">R600_CP_RB_RPTR</span><span class="p">,</span> <span class="n">R600_CP_RB_WPTR</span><span class="p">,</span>
			     <span class="mi">0</span><span class="p">,</span> <span class="mh">0xfffff</span><span class="p">,</span> <span class="n">RADEON_CP_PACKET2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">evergreen_cp_load_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">evergreen_cp_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_ring_tests</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_audio_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: audio init failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">evergreen_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* reset the asic, the gfx blocks are often in a bad state</span>
<span class="cm">	 * after the driver is unloaded or after a resume</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_asic_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GPU reset failed !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/* Do not reset GPU before posting, on rv770 hw unlike on r500 hw,</span>
<span class="cm">	 * posting will perform necessary task to bring back GPU into good</span>
<span class="cm">	 * shape.</span>
<span class="cm">	 */</span>
	<span class="cm">/* post card */</span>
	<span class="n">atom_asic_init</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">evergreen_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;evergreen startup failed on resume</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

<span class="p">}</span>

<span class="kt">int</span> <span class="nf">evergreen_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>

	<span class="n">r600_audio_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* FIXME: we should wait for ring to be empty */</span>
	<span class="n">radeon_ib_pool_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_blit_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r700_cp_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">evergreen_irq_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">evergreen_pcie_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Plan is to move initialization in that function and use</span>
<span class="cm"> * helper function so that radeon_device_init pretty much</span>
<span class="cm"> * do nothing more than calling asic specific function. This</span>
<span class="cm"> * should also allow to remove a bunch of callback function</span>
<span class="cm"> * like vram_info.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">evergreen_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Read BIOS */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_get_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Must be an ATOMBIOS */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">is_atom_bios</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Expecting atombios for evergreen GPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_atombios_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* reset the asic, the gfx blocks are often in a bad state</span>
<span class="cm">	 * after the driver is unloaded or after a resume</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_asic_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GPU reset failed !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/* Post card if necessary */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_card_posted</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Card not posted and no BIOS - ignoring</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;GPU not posted. posting now...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">atom_asic_init</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Initialize scratch registers */</span>
	<span class="n">r600_scratch_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize surface registers */</span>
	<span class="n">radeon_surface_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize clocks */</span>
	<span class="n">radeon_get_clock_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">);</span>
	<span class="cm">/* Fence driver */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* initialize AGP */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_agp_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="n">radeon_agp_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* initialize memory controller */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">evergreen_mc_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* Memory manager */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_irq_kms_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">].</span><span class="n">ring_obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">r600_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">],</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ih</span><span class="p">.</span><span class="n">ring_obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">r600_ih_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">64</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_pcie_gart_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IB initialization failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">evergreen_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;disabling GPU acceleration</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r700_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">r600_irq_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">evergreen_pcie_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Don&#39;t start up if the MC ucode is missing on BTC parts.</span>
<span class="cm">	 * The default clocks and voltages before the MC ucode</span>
<span class="cm">	 * is loaded are not suffient for advanced operations.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE5</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc_fw</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: MC ucode required for NI+.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r600_audio_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_blit_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r700_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_irq_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">evergreen_pcie_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_vram_scratch_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gem_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_fence_driver_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_agp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_bo_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_atombios_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">evergreen_pcie_gen2_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">link_width_cntl</span><span class="p">,</span> <span class="n">speed_cntl</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_pcie_gen2</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* x2 cards have a special sequence */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_X2</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">speed_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">speed_cntl</span> <span class="o">&amp;</span> <span class="n">LC_OTHER_SIDE_EVER_SENT_GEN2</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">speed_cntl</span> <span class="o">&amp;</span> <span class="n">LC_OTHER_SIDE_SUPPORTS_GEN2</span><span class="p">))</span> <span class="p">{</span>

		<span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">);</span>
		<span class="n">link_width_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LC_UPCONFIGURE_DIS</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">,</span> <span class="n">link_width_cntl</span><span class="p">);</span>

		<span class="n">speed_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">);</span>
		<span class="n">speed_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LC_TARGET_LINK_SPEED_OVERRIDE_EN</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">,</span> <span class="n">speed_cntl</span><span class="p">);</span>

		<span class="n">speed_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">);</span>
		<span class="n">speed_cntl</span> <span class="o">|=</span> <span class="n">LC_CLR_FAILED_SPD_CHANGE_CNT</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">,</span> <span class="n">speed_cntl</span><span class="p">);</span>

		<span class="n">speed_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">);</span>
		<span class="n">speed_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LC_CLR_FAILED_SPD_CHANGE_CNT</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">,</span> <span class="n">speed_cntl</span><span class="p">);</span>

		<span class="n">speed_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">);</span>
		<span class="n">speed_cntl</span> <span class="o">|=</span> <span class="n">LC_GEN2_EN_STRAP</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_SPEED_CNTL</span><span class="p">,</span> <span class="n">speed_cntl</span><span class="p">);</span>

	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">link_width_cntl</span> <span class="o">=</span> <span class="n">RREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">);</span>
		<span class="cm">/* XXX: only disable it if gen1 bridge vendor == 0x111d or 0x1106 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span>
			<span class="n">link_width_cntl</span> <span class="o">|=</span> <span class="n">LC_UPCONFIGURE_DIS</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">link_width_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">LC_UPCONFIGURE_DIS</span><span class="p">;</span>
		<span class="n">WREG32_PCIE_P</span><span class="p">(</span><span class="n">PCIE_LC_LINK_WIDTH_CNTL</span><span class="p">,</span> <span class="n">link_width_cntl</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
