// Seed: 747072487
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_2.id_2 = 0;
  assign id_1 = id_2;
  logic id_3;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd84
) (
    input wire _id_0
);
  logic id_2[id_0 : {  1 'b0 }];
  ;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
program module_2 #(
    parameter id_7 = 32'd96
) (
    output supply1 id_0,
    input tri0 id_1[-1 : id_7],
    input wor void id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri0 id_5,
    input tri id_6,
    input tri0 _id_7,
    input tri id_8
    , id_11,
    output wor id_9
);
  parameter id_12 = 1;
  parameter id_13 = id_12;
  assign id_4 = -1'b0;
  parameter id_14 = 1;
  struct {
    struct packed {
      logic id_15  = id_14;
      logic id_16;
      struct packed {integer id_17;} id_18;
      logic id_19;
    } id_20;
  } id_21;
  ;
  assign id_3 = 1;
  wire [1 : (  1  )] id_22;
  module_0 modCall_1 (
      id_21,
      id_16
  );
  assign id_21.id_16 = -1;
endprogram
