Implement a simple D flip flop with active high synchronous reset (reset output to 0).
