# BU2020
### cmpe344.02 fall2020 term project#1
This project is a verilog simulation of a 16-bit RISC-V processor, for further information [view the project report](https://github.com/ocebenzer/BU2020/blob/main/344_project_report.pdf).
## PDFs
* [term project list](https://github.com/ocebenzer/BU2020/blob/main/FinalProject.pdf)
* [detailed description](https://github.com/ocebenzer/BU2020/blob/main/Appendix%20A.pdf)
* [submit list](https://github.com/ocebenzer/BU2020/blob/main/Project-Report.pdf)
* [project report](https://github.com/ocebenzer/BU2020/blob/main/344_project_report.pdf)
