
Projekt_DOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c8e8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  0800ca78  0800ca78  0000da78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cd50  0800cd50  0000e088  2**0
                  CONTENTS
  4 .ARM          00000008  0800cd50  0800cd50  0000dd50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cd58  0800cd58  0000e088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cd58  0800cd58  0000dd58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cd5c  0800cd5c  0000dd5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  0800cd60  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e088  2**0
                  CONTENTS
 10 .bss          00000bd0  20000088  20000088  0000e088  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000c58  20000c58  0000e088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e088  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bfe1  00000000  00000000  0000e0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000492e  00000000  00000000  0002a099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001808  00000000  00000000  0002e9c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000126c  00000000  00000000  000301d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026bde  00000000  00000000  0003143c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ffc6  00000000  00000000  0005801a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d64e7  00000000  00000000  00077fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014e4c7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000713c  00000000  00000000  0014e50c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  00155648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ca60 	.word	0x0800ca60

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800ca60 	.word	0x0800ca60

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2f>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b74:	bf24      	itt	cs
 8000b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b7e:	d90d      	bls.n	8000b9c <__aeabi_d2f+0x30>
 8000b80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b94:	bf08      	it	eq
 8000b96:	f020 0001 	biceq.w	r0, r0, #1
 8000b9a:	4770      	bx	lr
 8000b9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ba0:	d121      	bne.n	8000be6 <__aeabi_d2f+0x7a>
 8000ba2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ba6:	bfbc      	itt	lt
 8000ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	4770      	bxlt	lr
 8000bae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb6:	f1c2 0218 	rsb	r2, r2, #24
 8000bba:	f1c2 0c20 	rsb	ip, r2, #32
 8000bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	f040 0001 	orrne.w	r0, r0, #1
 8000bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd8:	ea40 000c 	orr.w	r0, r0, ip
 8000bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8000be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be4:	e7cc      	b.n	8000b80 <__aeabi_d2f+0x14>
 8000be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bea:	d107      	bne.n	8000bfc <__aeabi_d2f+0x90>
 8000bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf0:	bf1e      	ittt	ne
 8000bf2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bf6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bfa:	4770      	bxne	lr
 8000bfc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <__aeabi_uldivmod>:
 8000c0c:	b953      	cbnz	r3, 8000c24 <__aeabi_uldivmod+0x18>
 8000c0e:	b94a      	cbnz	r2, 8000c24 <__aeabi_uldivmod+0x18>
 8000c10:	2900      	cmp	r1, #0
 8000c12:	bf08      	it	eq
 8000c14:	2800      	cmpeq	r0, #0
 8000c16:	bf1c      	itt	ne
 8000c18:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c1c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c20:	f000 b96a 	b.w	8000ef8 <__aeabi_idiv0>
 8000c24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c2c:	f000 f806 	bl	8000c3c <__udivmoddi4>
 8000c30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c38:	b004      	add	sp, #16
 8000c3a:	4770      	bx	lr

08000c3c <__udivmoddi4>:
 8000c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c40:	9d08      	ldr	r5, [sp, #32]
 8000c42:	460c      	mov	r4, r1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d14e      	bne.n	8000ce6 <__udivmoddi4+0xaa>
 8000c48:	4694      	mov	ip, r2
 8000c4a:	458c      	cmp	ip, r1
 8000c4c:	4686      	mov	lr, r0
 8000c4e:	fab2 f282 	clz	r2, r2
 8000c52:	d962      	bls.n	8000d1a <__udivmoddi4+0xde>
 8000c54:	b14a      	cbz	r2, 8000c6a <__udivmoddi4+0x2e>
 8000c56:	f1c2 0320 	rsb	r3, r2, #32
 8000c5a:	4091      	lsls	r1, r2
 8000c5c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c60:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c64:	4319      	orrs	r1, r3
 8000c66:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c6e:	fa1f f68c 	uxth.w	r6, ip
 8000c72:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c76:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c7a:	fb07 1114 	mls	r1, r7, r4, r1
 8000c7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c82:	fb04 f106 	mul.w	r1, r4, r6
 8000c86:	4299      	cmp	r1, r3
 8000c88:	d90a      	bls.n	8000ca0 <__udivmoddi4+0x64>
 8000c8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c92:	f080 8112 	bcs.w	8000eba <__udivmoddi4+0x27e>
 8000c96:	4299      	cmp	r1, r3
 8000c98:	f240 810f 	bls.w	8000eba <__udivmoddi4+0x27e>
 8000c9c:	3c02      	subs	r4, #2
 8000c9e:	4463      	add	r3, ip
 8000ca0:	1a59      	subs	r1, r3, r1
 8000ca2:	fa1f f38e 	uxth.w	r3, lr
 8000ca6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000caa:	fb07 1110 	mls	r1, r7, r0, r1
 8000cae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cb2:	fb00 f606 	mul.w	r6, r0, r6
 8000cb6:	429e      	cmp	r6, r3
 8000cb8:	d90a      	bls.n	8000cd0 <__udivmoddi4+0x94>
 8000cba:	eb1c 0303 	adds.w	r3, ip, r3
 8000cbe:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000cc2:	f080 80fc 	bcs.w	8000ebe <__udivmoddi4+0x282>
 8000cc6:	429e      	cmp	r6, r3
 8000cc8:	f240 80f9 	bls.w	8000ebe <__udivmoddi4+0x282>
 8000ccc:	4463      	add	r3, ip
 8000cce:	3802      	subs	r0, #2
 8000cd0:	1b9b      	subs	r3, r3, r6
 8000cd2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	b11d      	cbz	r5, 8000ce2 <__udivmoddi4+0xa6>
 8000cda:	40d3      	lsrs	r3, r2
 8000cdc:	2200      	movs	r2, #0
 8000cde:	e9c5 3200 	strd	r3, r2, [r5]
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	d905      	bls.n	8000cf6 <__udivmoddi4+0xba>
 8000cea:	b10d      	cbz	r5, 8000cf0 <__udivmoddi4+0xb4>
 8000cec:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	4608      	mov	r0, r1
 8000cf4:	e7f5      	b.n	8000ce2 <__udivmoddi4+0xa6>
 8000cf6:	fab3 f183 	clz	r1, r3
 8000cfa:	2900      	cmp	r1, #0
 8000cfc:	d146      	bne.n	8000d8c <__udivmoddi4+0x150>
 8000cfe:	42a3      	cmp	r3, r4
 8000d00:	d302      	bcc.n	8000d08 <__udivmoddi4+0xcc>
 8000d02:	4290      	cmp	r0, r2
 8000d04:	f0c0 80f0 	bcc.w	8000ee8 <__udivmoddi4+0x2ac>
 8000d08:	1a86      	subs	r6, r0, r2
 8000d0a:	eb64 0303 	sbc.w	r3, r4, r3
 8000d0e:	2001      	movs	r0, #1
 8000d10:	2d00      	cmp	r5, #0
 8000d12:	d0e6      	beq.n	8000ce2 <__udivmoddi4+0xa6>
 8000d14:	e9c5 6300 	strd	r6, r3, [r5]
 8000d18:	e7e3      	b.n	8000ce2 <__udivmoddi4+0xa6>
 8000d1a:	2a00      	cmp	r2, #0
 8000d1c:	f040 8090 	bne.w	8000e40 <__udivmoddi4+0x204>
 8000d20:	eba1 040c 	sub.w	r4, r1, ip
 8000d24:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d28:	fa1f f78c 	uxth.w	r7, ip
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d36:	fb08 4416 	mls	r4, r8, r6, r4
 8000d3a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d3e:	fb07 f006 	mul.w	r0, r7, r6
 8000d42:	4298      	cmp	r0, r3
 8000d44:	d908      	bls.n	8000d58 <__udivmoddi4+0x11c>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d4e:	d202      	bcs.n	8000d56 <__udivmoddi4+0x11a>
 8000d50:	4298      	cmp	r0, r3
 8000d52:	f200 80cd 	bhi.w	8000ef0 <__udivmoddi4+0x2b4>
 8000d56:	4626      	mov	r6, r4
 8000d58:	1a1c      	subs	r4, r3, r0
 8000d5a:	fa1f f38e 	uxth.w	r3, lr
 8000d5e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d62:	fb08 4410 	mls	r4, r8, r0, r4
 8000d66:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d6a:	fb00 f707 	mul.w	r7, r0, r7
 8000d6e:	429f      	cmp	r7, r3
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0x148>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x146>
 8000d7c:	429f      	cmp	r7, r3
 8000d7e:	f200 80b0 	bhi.w	8000ee2 <__udivmoddi4+0x2a6>
 8000d82:	4620      	mov	r0, r4
 8000d84:	1bdb      	subs	r3, r3, r7
 8000d86:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d8a:	e7a5      	b.n	8000cd8 <__udivmoddi4+0x9c>
 8000d8c:	f1c1 0620 	rsb	r6, r1, #32
 8000d90:	408b      	lsls	r3, r1
 8000d92:	fa22 f706 	lsr.w	r7, r2, r6
 8000d96:	431f      	orrs	r7, r3
 8000d98:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d9c:	fa04 f301 	lsl.w	r3, r4, r1
 8000da0:	ea43 030c 	orr.w	r3, r3, ip
 8000da4:	40f4      	lsrs	r4, r6
 8000da6:	fa00 f801 	lsl.w	r8, r0, r1
 8000daa:	0c38      	lsrs	r0, r7, #16
 8000dac:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000db0:	fbb4 fef0 	udiv	lr, r4, r0
 8000db4:	fa1f fc87 	uxth.w	ip, r7
 8000db8:	fb00 441e 	mls	r4, r0, lr, r4
 8000dbc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dc0:	fb0e f90c 	mul.w	r9, lr, ip
 8000dc4:	45a1      	cmp	r9, r4
 8000dc6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dca:	d90a      	bls.n	8000de2 <__udivmoddi4+0x1a6>
 8000dcc:	193c      	adds	r4, r7, r4
 8000dce:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000dd2:	f080 8084 	bcs.w	8000ede <__udivmoddi4+0x2a2>
 8000dd6:	45a1      	cmp	r9, r4
 8000dd8:	f240 8081 	bls.w	8000ede <__udivmoddi4+0x2a2>
 8000ddc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000de0:	443c      	add	r4, r7
 8000de2:	eba4 0409 	sub.w	r4, r4, r9
 8000de6:	fa1f f983 	uxth.w	r9, r3
 8000dea:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dee:	fb00 4413 	mls	r4, r0, r3, r4
 8000df2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000df6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dfa:	45a4      	cmp	ip, r4
 8000dfc:	d907      	bls.n	8000e0e <__udivmoddi4+0x1d2>
 8000dfe:	193c      	adds	r4, r7, r4
 8000e00:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e04:	d267      	bcs.n	8000ed6 <__udivmoddi4+0x29a>
 8000e06:	45a4      	cmp	ip, r4
 8000e08:	d965      	bls.n	8000ed6 <__udivmoddi4+0x29a>
 8000e0a:	3b02      	subs	r3, #2
 8000e0c:	443c      	add	r4, r7
 8000e0e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e12:	fba0 9302 	umull	r9, r3, r0, r2
 8000e16:	eba4 040c 	sub.w	r4, r4, ip
 8000e1a:	429c      	cmp	r4, r3
 8000e1c:	46ce      	mov	lr, r9
 8000e1e:	469c      	mov	ip, r3
 8000e20:	d351      	bcc.n	8000ec6 <__udivmoddi4+0x28a>
 8000e22:	d04e      	beq.n	8000ec2 <__udivmoddi4+0x286>
 8000e24:	b155      	cbz	r5, 8000e3c <__udivmoddi4+0x200>
 8000e26:	ebb8 030e 	subs.w	r3, r8, lr
 8000e2a:	eb64 040c 	sbc.w	r4, r4, ip
 8000e2e:	fa04 f606 	lsl.w	r6, r4, r6
 8000e32:	40cb      	lsrs	r3, r1
 8000e34:	431e      	orrs	r6, r3
 8000e36:	40cc      	lsrs	r4, r1
 8000e38:	e9c5 6400 	strd	r6, r4, [r5]
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	e750      	b.n	8000ce2 <__udivmoddi4+0xa6>
 8000e40:	f1c2 0320 	rsb	r3, r2, #32
 8000e44:	fa20 f103 	lsr.w	r1, r0, r3
 8000e48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e4c:	fa24 f303 	lsr.w	r3, r4, r3
 8000e50:	4094      	lsls	r4, r2
 8000e52:	430c      	orrs	r4, r1
 8000e54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e58:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e5c:	fa1f f78c 	uxth.w	r7, ip
 8000e60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e64:	fb08 3110 	mls	r1, r8, r0, r3
 8000e68:	0c23      	lsrs	r3, r4, #16
 8000e6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e6e:	fb00 f107 	mul.w	r1, r0, r7
 8000e72:	4299      	cmp	r1, r3
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x24c>
 8000e76:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e7e:	d22c      	bcs.n	8000eda <__udivmoddi4+0x29e>
 8000e80:	4299      	cmp	r1, r3
 8000e82:	d92a      	bls.n	8000eda <__udivmoddi4+0x29e>
 8000e84:	3802      	subs	r0, #2
 8000e86:	4463      	add	r3, ip
 8000e88:	1a5b      	subs	r3, r3, r1
 8000e8a:	b2a4      	uxth	r4, r4
 8000e8c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e90:	fb08 3311 	mls	r3, r8, r1, r3
 8000e94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e98:	fb01 f307 	mul.w	r3, r1, r7
 8000e9c:	42a3      	cmp	r3, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x276>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000ea8:	d213      	bcs.n	8000ed2 <__udivmoddi4+0x296>
 8000eaa:	42a3      	cmp	r3, r4
 8000eac:	d911      	bls.n	8000ed2 <__udivmoddi4+0x296>
 8000eae:	3902      	subs	r1, #2
 8000eb0:	4464      	add	r4, ip
 8000eb2:	1ae4      	subs	r4, r4, r3
 8000eb4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000eb8:	e739      	b.n	8000d2e <__udivmoddi4+0xf2>
 8000eba:	4604      	mov	r4, r0
 8000ebc:	e6f0      	b.n	8000ca0 <__udivmoddi4+0x64>
 8000ebe:	4608      	mov	r0, r1
 8000ec0:	e706      	b.n	8000cd0 <__udivmoddi4+0x94>
 8000ec2:	45c8      	cmp	r8, r9
 8000ec4:	d2ae      	bcs.n	8000e24 <__udivmoddi4+0x1e8>
 8000ec6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eca:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ece:	3801      	subs	r0, #1
 8000ed0:	e7a8      	b.n	8000e24 <__udivmoddi4+0x1e8>
 8000ed2:	4631      	mov	r1, r6
 8000ed4:	e7ed      	b.n	8000eb2 <__udivmoddi4+0x276>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	e799      	b.n	8000e0e <__udivmoddi4+0x1d2>
 8000eda:	4630      	mov	r0, r6
 8000edc:	e7d4      	b.n	8000e88 <__udivmoddi4+0x24c>
 8000ede:	46d6      	mov	lr, sl
 8000ee0:	e77f      	b.n	8000de2 <__udivmoddi4+0x1a6>
 8000ee2:	4463      	add	r3, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e74d      	b.n	8000d84 <__udivmoddi4+0x148>
 8000ee8:	4606      	mov	r6, r0
 8000eea:	4623      	mov	r3, r4
 8000eec:	4608      	mov	r0, r1
 8000eee:	e70f      	b.n	8000d10 <__udivmoddi4+0xd4>
 8000ef0:	3e02      	subs	r6, #2
 8000ef2:	4463      	add	r3, ip
 8000ef4:	e730      	b.n	8000d58 <__udivmoddi4+0x11c>
 8000ef6:	bf00      	nop

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <init_AudioReset>:
#include "i2s.h"
#include "spi.h"
#include "usb_host.h"
#include "gpio.h"
#include "audio.h"
void init_AudioReset() {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8000f00:	2201      	movs	r2, #1
 8000f02:	2110      	movs	r1, #16
 8000f04:	4802      	ldr	r0, [pc, #8]	@ (8000f10 <init_AudioReset+0x14>)
 8000f06:	f001 fab5 	bl	8002474 <HAL_GPIO_WritePin>
}
 8000f0a:	bf00      	nop
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40020c00 	.word	0x40020c00

08000f14 <configAudio>:
void configAudio() {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af02      	add	r7, sp, #8
    uint8_t bytes[2];
    init_AudioReset();
 8000f1a:	f7ff ffef 	bl	8000efc <init_AudioReset>

    /* Power sequence */
    // Set Power Control Register to "on" state
    bytes[0] = 0x02;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x01;
 8000f22:	2301      	movs	r3, #1
 8000f24:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000f26:	1d3a      	adds	r2, r7, #4
 8000f28:	2364      	movs	r3, #100	@ 0x64
 8000f2a:	9300      	str	r3, [sp, #0]
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	2194      	movs	r1, #148	@ 0x94
 8000f30:	486f      	ldr	r0, [pc, #444]	@ (80010f0 <configAudio+0x1dc>)
 8000f32:	f003 fd4b 	bl	80049cc <HAL_I2C_Master_Transmit>

    /* Initialization sequence */
    bytes[0] = 0x00;
 8000f36:	2300      	movs	r3, #0
 8000f38:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x99;
 8000f3a:	2399      	movs	r3, #153	@ 0x99
 8000f3c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000f3e:	1d3a      	adds	r2, r7, #4
 8000f40:	2364      	movs	r3, #100	@ 0x64
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2302      	movs	r3, #2
 8000f46:	2194      	movs	r1, #148	@ 0x94
 8000f48:	4869      	ldr	r0, [pc, #420]	@ (80010f0 <configAudio+0x1dc>)
 8000f4a:	f003 fd3f 	bl	80049cc <HAL_I2C_Master_Transmit>

    bytes[0] = 0x47;
 8000f4e:	2347      	movs	r3, #71	@ 0x47
 8000f50:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x80;
 8000f52:	2380      	movs	r3, #128	@ 0x80
 8000f54:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000f56:	1d3a      	adds	r2, r7, #4
 8000f58:	2364      	movs	r3, #100	@ 0x64
 8000f5a:	9300      	str	r3, [sp, #0]
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	2194      	movs	r1, #148	@ 0x94
 8000f60:	4863      	ldr	r0, [pc, #396]	@ (80010f0 <configAudio+0x1dc>)
 8000f62:	f003 fd33 	bl	80049cc <HAL_I2C_Master_Transmit>

    bytes[0] = 0x32;
 8000f66:	2332      	movs	r3, #50	@ 0x32
 8000f68:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x80;
 8000f6a:	2380      	movs	r3, #128	@ 0x80
 8000f6c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000f6e:	1d3a      	adds	r2, r7, #4
 8000f70:	2364      	movs	r3, #100	@ 0x64
 8000f72:	9300      	str	r3, [sp, #0]
 8000f74:	2302      	movs	r3, #2
 8000f76:	2194      	movs	r1, #148	@ 0x94
 8000f78:	485d      	ldr	r0, [pc, #372]	@ (80010f0 <configAudio+0x1dc>)
 8000f7a:	f003 fd27 	bl	80049cc <HAL_I2C_Master_Transmit>

    bytes[0] = 0x32;
 8000f7e:	2332      	movs	r3, #50	@ 0x32
 8000f80:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 8000f82:	2300      	movs	r3, #0
 8000f84:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000f86:	1d3a      	adds	r2, r7, #4
 8000f88:	2364      	movs	r3, #100	@ 0x64
 8000f8a:	9300      	str	r3, [sp, #0]
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	2194      	movs	r1, #148	@ 0x94
 8000f90:	4857      	ldr	r0, [pc, #348]	@ (80010f0 <configAudio+0x1dc>)
 8000f92:	f003 fd1b 	bl	80049cc <HAL_I2C_Master_Transmit>

    bytes[0] = 0x00;
 8000f96:	2300      	movs	r3, #0
 8000f98:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000f9e:	1d3a      	adds	r2, r7, #4
 8000fa0:	2364      	movs	r3, #100	@ 0x64
 8000fa2:	9300      	str	r3, [sp, #0]
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	2194      	movs	r1, #148	@ 0x94
 8000fa8:	4851      	ldr	r0, [pc, #324]	@ (80010f0 <configAudio+0x1dc>)
 8000faa:	f003 fd0f 	bl	80049cc <HAL_I2C_Master_Transmit>

    /* Ctl registers configuration */
    bytes[0] = 0x04;
 8000fae:	2304      	movs	r3, #4
 8000fb0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0xAF;
 8000fb2:	23af      	movs	r3, #175	@ 0xaf
 8000fb4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000fb6:	1d3a      	adds	r2, r7, #4
 8000fb8:	2364      	movs	r3, #100	@ 0x64
 8000fba:	9300      	str	r3, [sp, #0]
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	2194      	movs	r1, #148	@ 0x94
 8000fc0:	484b      	ldr	r0, [pc, #300]	@ (80010f0 <configAudio+0x1dc>)
 8000fc2:	f003 fd03 	bl	80049cc <HAL_I2C_Master_Transmit>

    bytes[0] = 0x0D;
 8000fc6:	230d      	movs	r3, #13
 8000fc8:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x70;
 8000fca:	2370      	movs	r3, #112	@ 0x70
 8000fcc:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000fce:	1d3a      	adds	r2, r7, #4
 8000fd0:	2364      	movs	r3, #100	@ 0x64
 8000fd2:	9300      	str	r3, [sp, #0]
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	2194      	movs	r1, #148	@ 0x94
 8000fd8:	4845      	ldr	r0, [pc, #276]	@ (80010f0 <configAudio+0x1dc>)
 8000fda:	f003 fcf7 	bl	80049cc <HAL_I2C_Master_Transmit>

    bytes[0] = 0x05;
 8000fde:	2305      	movs	r3, #5
 8000fe0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x81;
 8000fe2:	2381      	movs	r3, #129	@ 0x81
 8000fe4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000fe6:	1d3a      	adds	r2, r7, #4
 8000fe8:	2364      	movs	r3, #100	@ 0x64
 8000fea:	9300      	str	r3, [sp, #0]
 8000fec:	2302      	movs	r3, #2
 8000fee:	2194      	movs	r1, #148	@ 0x94
 8000ff0:	483f      	ldr	r0, [pc, #252]	@ (80010f0 <configAudio+0x1dc>)
 8000ff2:	f003 fceb 	bl	80049cc <HAL_I2C_Master_Transmit>

    bytes[0] = 0x06;
 8000ff6:	2306      	movs	r3, #6
 8000ff8:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x07;
 8000ffa:	2307      	movs	r3, #7
 8000ffc:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8000ffe:	1d3a      	adds	r2, r7, #4
 8001000:	2364      	movs	r3, #100	@ 0x64
 8001002:	9300      	str	r3, [sp, #0]
 8001004:	2302      	movs	r3, #2
 8001006:	2194      	movs	r1, #148	@ 0x94
 8001008:	4839      	ldr	r0, [pc, #228]	@ (80010f0 <configAudio+0x1dc>)
 800100a:	f003 fcdf 	bl	80049cc <HAL_I2C_Master_Transmit>

    bytes[0] = 0x0A;
 800100e:	230a      	movs	r3, #10
 8001010:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 8001012:	2300      	movs	r3, #0
 8001014:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8001016:	1d3a      	adds	r2, r7, #4
 8001018:	2364      	movs	r3, #100	@ 0x64
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	2302      	movs	r3, #2
 800101e:	2194      	movs	r1, #148	@ 0x94
 8001020:	4833      	ldr	r0, [pc, #204]	@ (80010f0 <configAudio+0x1dc>)
 8001022:	f003 fcd3 	bl	80049cc <HAL_I2C_Master_Transmit>

    bytes[0] = 0x27;
 8001026:	2327      	movs	r3, #39	@ 0x27
 8001028:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x00;
 800102a:	2300      	movs	r3, #0
 800102c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800102e:	1d3a      	adds	r2, r7, #4
 8001030:	2364      	movs	r3, #100	@ 0x64
 8001032:	9300      	str	r3, [sp, #0]
 8001034:	2302      	movs	r3, #2
 8001036:	2194      	movs	r1, #148	@ 0x94
 8001038:	482d      	ldr	r0, [pc, #180]	@ (80010f0 <configAudio+0x1dc>)
 800103a:	f003 fcc7 	bl	80049cc <HAL_I2C_Master_Transmit>

    bytes[0] = 0x1F;
 800103e:	231f      	movs	r3, #31
 8001040:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x0F;
 8001042:	230f      	movs	r3, #15
 8001044:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8001046:	1d3a      	adds	r2, r7, #4
 8001048:	2364      	movs	r3, #100	@ 0x64
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	2302      	movs	r3, #2
 800104e:	2194      	movs	r1, #148	@ 0x94
 8001050:	4827      	ldr	r0, [pc, #156]	@ (80010f0 <configAudio+0x1dc>)
 8001052:	f003 fcbb 	bl	80049cc <HAL_I2C_Master_Transmit>

    bytes[0] = 0x22;
 8001056:	2322      	movs	r3, #34	@ 0x22
 8001058:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0xC0;
 800105a:	23c0      	movs	r3, #192	@ 0xc0
 800105c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800105e:	1d3a      	adds	r2, r7, #4
 8001060:	2364      	movs	r3, #100	@ 0x64
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	2302      	movs	r3, #2
 8001066:	2194      	movs	r1, #148	@ 0x94
 8001068:	4821      	ldr	r0, [pc, #132]	@ (80010f0 <configAudio+0x1dc>)
 800106a:	f003 fcaf 	bl	80049cc <HAL_I2C_Master_Transmit>

    bytes[0] = 0x14;
 800106e:	2314      	movs	r3, #20
 8001070:	713b      	strb	r3, [r7, #4]
    bytes[1] = 2;
 8001072:	2302      	movs	r3, #2
 8001074:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 8001076:	1d3a      	adds	r2, r7, #4
 8001078:	2364      	movs	r3, #100	@ 0x64
 800107a:	9300      	str	r3, [sp, #0]
 800107c:	2302      	movs	r3, #2
 800107e:	2194      	movs	r1, #148	@ 0x94
 8001080:	481b      	ldr	r0, [pc, #108]	@ (80010f0 <configAudio+0x1dc>)
 8001082:	f003 fca3 	bl	80049cc <HAL_I2C_Master_Transmit>

    bytes[0] = 0x15;
 8001086:	2315      	movs	r3, #21
 8001088:	713b      	strb	r3, [r7, #4]
    bytes[1] = 2;
 800108a:	2302      	movs	r3, #2
 800108c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 800108e:	1d3a      	adds	r2, r7, #4
 8001090:	2364      	movs	r3, #100	@ 0x64
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	2302      	movs	r3, #2
 8001096:	2194      	movs	r1, #148	@ 0x94
 8001098:	4815      	ldr	r0, [pc, #84]	@ (80010f0 <configAudio+0x1dc>)
 800109a:	f003 fc97 	bl	80049cc <HAL_I2C_Master_Transmit>

    bytes[0] = 0x20;
 800109e:	2320      	movs	r3, #32
 80010a0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 24;
 80010a2:	2318      	movs	r3, #24
 80010a4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80010a6:	1d3a      	adds	r2, r7, #4
 80010a8:	2364      	movs	r3, #100	@ 0x64
 80010aa:	9300      	str	r3, [sp, #0]
 80010ac:	2302      	movs	r3, #2
 80010ae:	2194      	movs	r1, #148	@ 0x94
 80010b0:	480f      	ldr	r0, [pc, #60]	@ (80010f0 <configAudio+0x1dc>)
 80010b2:	f003 fc8b 	bl	80049cc <HAL_I2C_Master_Transmit>

    bytes[0] = 0x21;
 80010b6:	2321      	movs	r3, #33	@ 0x21
 80010b8:	713b      	strb	r3, [r7, #4]
    bytes[1] = 24;
 80010ba:	2318      	movs	r3, #24
 80010bc:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80010be:	1d3a      	adds	r2, r7, #4
 80010c0:	2364      	movs	r3, #100	@ 0x64
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	2302      	movs	r3, #2
 80010c6:	2194      	movs	r1, #148	@ 0x94
 80010c8:	4809      	ldr	r0, [pc, #36]	@ (80010f0 <configAudio+0x1dc>)
 80010ca:	f003 fc7f 	bl	80049cc <HAL_I2C_Master_Transmit>

    /* Power up */
    bytes[0] = 0x02;
 80010ce:	2302      	movs	r3, #2
 80010d0:	713b      	strb	r3, [r7, #4]
    bytes[1] = 0x9E;
 80010d2:	239e      	movs	r3, #158	@ 0x9e
 80010d4:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, AUDIO_I2C_ADDRESS, bytes, 2, 100);
 80010d6:	1d3a      	adds	r2, r7, #4
 80010d8:	2364      	movs	r3, #100	@ 0x64
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	2302      	movs	r3, #2
 80010de:	2194      	movs	r1, #148	@ 0x94
 80010e0:	4803      	ldr	r0, [pc, #12]	@ (80010f0 <configAudio+0x1dc>)
 80010e2:	f003 fc73 	bl	80049cc <HAL_I2C_Master_Transmit>
}
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	200000a4 	.word	0x200000a4

080010f4 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b08c      	sub	sp, #48	@ 0x30
 80010f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fa:	f107 031c 	add.w	r3, r7, #28
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
 8001108:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	61bb      	str	r3, [r7, #24]
 800110e:	4b72      	ldr	r3, [pc, #456]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	4a71      	ldr	r2, [pc, #452]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001114:	f043 0310 	orr.w	r3, r3, #16
 8001118:	6313      	str	r3, [r2, #48]	@ 0x30
 800111a:	4b6f      	ldr	r3, [pc, #444]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	f003 0310 	and.w	r3, r3, #16
 8001122:	61bb      	str	r3, [r7, #24]
 8001124:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	617b      	str	r3, [r7, #20]
 800112a:	4b6b      	ldr	r3, [pc, #428]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	4a6a      	ldr	r2, [pc, #424]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001130:	f043 0304 	orr.w	r3, r3, #4
 8001134:	6313      	str	r3, [r2, #48]	@ 0x30
 8001136:	4b68      	ldr	r3, [pc, #416]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113a:	f003 0304 	and.w	r3, r3, #4
 800113e:	617b      	str	r3, [r7, #20]
 8001140:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	4b64      	ldr	r3, [pc, #400]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	4a63      	ldr	r2, [pc, #396]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 800114c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001150:	6313      	str	r3, [r2, #48]	@ 0x30
 8001152:	4b61      	ldr	r3, [pc, #388]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800115a:	613b      	str	r3, [r7, #16]
 800115c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800115e:	2300      	movs	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
 8001162:	4b5d      	ldr	r3, [pc, #372]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001166:	4a5c      	ldr	r2, [pc, #368]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001168:	f043 0301 	orr.w	r3, r3, #1
 800116c:	6313      	str	r3, [r2, #48]	@ 0x30
 800116e:	4b5a      	ldr	r3, [pc, #360]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	60bb      	str	r3, [r7, #8]
 800117e:	4b56      	ldr	r3, [pc, #344]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001182:	4a55      	ldr	r2, [pc, #340]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 8001184:	f043 0302 	orr.w	r3, r3, #2
 8001188:	6313      	str	r3, [r2, #48]	@ 0x30
 800118a:	4b53      	ldr	r3, [pc, #332]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118e:	f003 0302 	and.w	r3, r3, #2
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	607b      	str	r3, [r7, #4]
 800119a:	4b4f      	ldr	r3, [pc, #316]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119e:	4a4e      	ldr	r2, [pc, #312]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 80011a0:	f043 0308 	orr.w	r3, r3, #8
 80011a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011a6:	4b4c      	ldr	r3, [pc, #304]	@ (80012d8 <MX_GPIO_Init+0x1e4>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	f003 0308 	and.w	r3, r3, #8
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80011b2:	2200      	movs	r2, #0
 80011b4:	2108      	movs	r1, #8
 80011b6:	4849      	ldr	r0, [pc, #292]	@ (80012dc <MX_GPIO_Init+0x1e8>)
 80011b8:	f001 f95c 	bl	8002474 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80011bc:	2201      	movs	r2, #1
 80011be:	2101      	movs	r1, #1
 80011c0:	4847      	ldr	r0, [pc, #284]	@ (80012e0 <MX_GPIO_Init+0x1ec>)
 80011c2:	f001 f957 	bl	8002474 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80011c6:	2200      	movs	r2, #0
 80011c8:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80011cc:	4845      	ldr	r0, [pc, #276]	@ (80012e4 <MX_GPIO_Init+0x1f0>)
 80011ce:	f001 f951 	bl	8002474 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80011d2:	2308      	movs	r3, #8
 80011d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d6:	2301      	movs	r3, #1
 80011d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011de:	2300      	movs	r3, #0
 80011e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80011e2:	f107 031c 	add.w	r3, r7, #28
 80011e6:	4619      	mov	r1, r3
 80011e8:	483c      	ldr	r0, [pc, #240]	@ (80012dc <MX_GPIO_Init+0x1e8>)
 80011ea:	f000 ffa7 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80011ee:	2301      	movs	r3, #1
 80011f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f2:	2301      	movs	r3, #1
 80011f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f6:	2300      	movs	r3, #0
 80011f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fa:	2300      	movs	r3, #0
 80011fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80011fe:	f107 031c 	add.w	r3, r7, #28
 8001202:	4619      	mov	r1, r3
 8001204:	4836      	ldr	r0, [pc, #216]	@ (80012e0 <MX_GPIO_Init+0x1ec>)
 8001206:	f000 ff99 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800120a:	2308      	movs	r3, #8
 800120c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800120e:	2302      	movs	r3, #2
 8001210:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001212:	2300      	movs	r3, #0
 8001214:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001216:	2300      	movs	r3, #0
 8001218:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800121a:	2305      	movs	r3, #5
 800121c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800121e:	f107 031c 	add.w	r3, r7, #28
 8001222:	4619      	mov	r1, r3
 8001224:	482e      	ldr	r0, [pc, #184]	@ (80012e0 <MX_GPIO_Init+0x1ec>)
 8001226:	f000 ff89 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800122a:	2301      	movs	r3, #1
 800122c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800122e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001232:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001238:	f107 031c 	add.w	r3, r7, #28
 800123c:	4619      	mov	r1, r3
 800123e:	482a      	ldr	r0, [pc, #168]	@ (80012e8 <MX_GPIO_Init+0x1f4>)
 8001240:	f000 ff7c 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001244:	2304      	movs	r3, #4
 8001246:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001248:	2300      	movs	r3, #0
 800124a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001250:	f107 031c 	add.w	r3, r7, #28
 8001254:	4619      	mov	r1, r3
 8001256:	4825      	ldr	r0, [pc, #148]	@ (80012ec <MX_GPIO_Init+0x1f8>)
 8001258:	f000 ff70 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800125c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001260:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001262:	2302      	movs	r3, #2
 8001264:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001266:	2300      	movs	r3, #0
 8001268:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126a:	2300      	movs	r3, #0
 800126c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800126e:	2305      	movs	r3, #5
 8001270:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001272:	f107 031c 	add.w	r3, r7, #28
 8001276:	4619      	mov	r1, r3
 8001278:	481c      	ldr	r0, [pc, #112]	@ (80012ec <MX_GPIO_Init+0x1f8>)
 800127a:	f000 ff5f 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800127e:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001282:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001284:	2301      	movs	r3, #1
 8001286:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128c:	2300      	movs	r3, #0
 800128e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001290:	f107 031c 	add.w	r3, r7, #28
 8001294:	4619      	mov	r1, r3
 8001296:	4813      	ldr	r0, [pc, #76]	@ (80012e4 <MX_GPIO_Init+0x1f0>)
 8001298:	f000 ff50 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800129c:	2320      	movs	r3, #32
 800129e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a0:	2300      	movs	r3, #0
 80012a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80012a8:	f107 031c 	add.w	r3, r7, #28
 80012ac:	4619      	mov	r1, r3
 80012ae:	480d      	ldr	r0, [pc, #52]	@ (80012e4 <MX_GPIO_Init+0x1f0>)
 80012b0:	f000 ff44 	bl	800213c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80012b4:	2302      	movs	r3, #2
 80012b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80012b8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80012bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80012c2:	f107 031c 	add.w	r3, r7, #28
 80012c6:	4619      	mov	r1, r3
 80012c8:	4804      	ldr	r0, [pc, #16]	@ (80012dc <MX_GPIO_Init+0x1e8>)
 80012ca:	f000 ff37 	bl	800213c <HAL_GPIO_Init>

}
 80012ce:	bf00      	nop
 80012d0:	3730      	adds	r7, #48	@ 0x30
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40023800 	.word	0x40023800
 80012dc:	40021000 	.word	0x40021000
 80012e0:	40020800 	.word	0x40020800
 80012e4:	40020c00 	.word	0x40020c00
 80012e8:	40020000 	.word	0x40020000
 80012ec:	40020400 	.word	0x40020400

080012f0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012f4:	4b12      	ldr	r3, [pc, #72]	@ (8001340 <MX_I2C1_Init+0x50>)
 80012f6:	4a13      	ldr	r2, [pc, #76]	@ (8001344 <MX_I2C1_Init+0x54>)
 80012f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012fa:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <MX_I2C1_Init+0x50>)
 80012fc:	4a12      	ldr	r2, [pc, #72]	@ (8001348 <MX_I2C1_Init+0x58>)
 80012fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001300:	4b0f      	ldr	r3, [pc, #60]	@ (8001340 <MX_I2C1_Init+0x50>)
 8001302:	2200      	movs	r2, #0
 8001304:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001306:	4b0e      	ldr	r3, [pc, #56]	@ (8001340 <MX_I2C1_Init+0x50>)
 8001308:	2200      	movs	r2, #0
 800130a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800130c:	4b0c      	ldr	r3, [pc, #48]	@ (8001340 <MX_I2C1_Init+0x50>)
 800130e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001312:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001314:	4b0a      	ldr	r3, [pc, #40]	@ (8001340 <MX_I2C1_Init+0x50>)
 8001316:	2200      	movs	r2, #0
 8001318:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800131a:	4b09      	ldr	r3, [pc, #36]	@ (8001340 <MX_I2C1_Init+0x50>)
 800131c:	2200      	movs	r2, #0
 800131e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001320:	4b07      	ldr	r3, [pc, #28]	@ (8001340 <MX_I2C1_Init+0x50>)
 8001322:	2200      	movs	r2, #0
 8001324:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001326:	4b06      	ldr	r3, [pc, #24]	@ (8001340 <MX_I2C1_Init+0x50>)
 8001328:	2200      	movs	r2, #0
 800132a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800132c:	4804      	ldr	r0, [pc, #16]	@ (8001340 <MX_I2C1_Init+0x50>)
 800132e:	f003 fa09 	bl	8004744 <HAL_I2C_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001338:	f000 faea 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}
 8001340:	200000a4 	.word	0x200000a4
 8001344:	40005400 	.word	0x40005400
 8001348:	000186a0 	.word	0x000186a0

0800134c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08a      	sub	sp, #40	@ 0x28
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001354:	f107 0314 	add.w	r3, r7, #20
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
 8001362:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a19      	ldr	r2, [pc, #100]	@ (80013d0 <HAL_I2C_MspInit+0x84>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d12c      	bne.n	80013c8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	613b      	str	r3, [r7, #16]
 8001372:	4b18      	ldr	r3, [pc, #96]	@ (80013d4 <HAL_I2C_MspInit+0x88>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	4a17      	ldr	r2, [pc, #92]	@ (80013d4 <HAL_I2C_MspInit+0x88>)
 8001378:	f043 0302 	orr.w	r3, r3, #2
 800137c:	6313      	str	r3, [r2, #48]	@ 0x30
 800137e:	4b15      	ldr	r3, [pc, #84]	@ (80013d4 <HAL_I2C_MspInit+0x88>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	613b      	str	r3, [r7, #16]
 8001388:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800138a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800138e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001390:	2312      	movs	r3, #18
 8001392:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001394:	2301      	movs	r3, #1
 8001396:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001398:	2300      	movs	r3, #0
 800139a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800139c:	2304      	movs	r3, #4
 800139e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a0:	f107 0314 	add.w	r3, r7, #20
 80013a4:	4619      	mov	r1, r3
 80013a6:	480c      	ldr	r0, [pc, #48]	@ (80013d8 <HAL_I2C_MspInit+0x8c>)
 80013a8:	f000 fec8 	bl	800213c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	4b08      	ldr	r3, [pc, #32]	@ (80013d4 <HAL_I2C_MspInit+0x88>)
 80013b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b4:	4a07      	ldr	r2, [pc, #28]	@ (80013d4 <HAL_I2C_MspInit+0x88>)
 80013b6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80013bc:	4b05      	ldr	r3, [pc, #20]	@ (80013d4 <HAL_I2C_MspInit+0x88>)
 80013be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013c4:	60fb      	str	r3, [r7, #12]
 80013c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80013c8:	bf00      	nop
 80013ca:	3728      	adds	r7, #40	@ 0x28
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40005400 	.word	0x40005400
 80013d4:	40023800 	.word	0x40023800
 80013d8:	40020400 	.word	0x40020400

080013dc <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80013e0:	4b13      	ldr	r3, [pc, #76]	@ (8001430 <MX_I2S3_Init+0x54>)
 80013e2:	4a14      	ldr	r2, [pc, #80]	@ (8001434 <MX_I2S3_Init+0x58>)
 80013e4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80013e6:	4b12      	ldr	r3, [pc, #72]	@ (8001430 <MX_I2S3_Init+0x54>)
 80013e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013ec:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80013ee:	4b10      	ldr	r3, [pc, #64]	@ (8001430 <MX_I2S3_Init+0x54>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80013f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001430 <MX_I2S3_Init+0x54>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80013fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001430 <MX_I2S3_Init+0x54>)
 80013fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001400:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001402:	4b0b      	ldr	r3, [pc, #44]	@ (8001430 <MX_I2S3_Init+0x54>)
 8001404:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8001408:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800140a:	4b09      	ldr	r3, [pc, #36]	@ (8001430 <MX_I2S3_Init+0x54>)
 800140c:	2200      	movs	r2, #0
 800140e:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001410:	4b07      	ldr	r3, [pc, #28]	@ (8001430 <MX_I2S3_Init+0x54>)
 8001412:	2200      	movs	r2, #0
 8001414:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001416:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <MX_I2S3_Init+0x54>)
 8001418:	2200      	movs	r2, #0
 800141a:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800141c:	4804      	ldr	r0, [pc, #16]	@ (8001430 <MX_I2S3_Init+0x54>)
 800141e:	f003 fe2f 	bl	8005080 <HAL_I2S_Init>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001428:	f000 fa72 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800142c:	bf00      	nop
 800142e:	bd80      	pop	{r7, pc}
 8001430:	200000f8 	.word	0x200000f8
 8001434:	40003c00 	.word	0x40003c00

08001438 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08e      	sub	sp, #56	@ 0x38
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001440:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
 800145a:	609a      	str	r2, [r3, #8]
 800145c:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a35      	ldr	r2, [pc, #212]	@ (8001538 <HAL_I2S_MspInit+0x100>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d162      	bne.n	800152e <HAL_I2S_MspInit+0xf6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001468:	2301      	movs	r3, #1
 800146a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800146c:	23c0      	movs	r3, #192	@ 0xc0
 800146e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001470:	2302      	movs	r3, #2
 8001472:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001474:	f107 0314 	add.w	r3, r7, #20
 8001478:	4618      	mov	r0, r3
 800147a:	f004 ff93 	bl	80063a4 <HAL_RCCEx_PeriphCLKConfig>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001484:	f000 fa44 	bl	8001910 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001488:	2300      	movs	r3, #0
 800148a:	613b      	str	r3, [r7, #16]
 800148c:	4b2b      	ldr	r3, [pc, #172]	@ (800153c <HAL_I2S_MspInit+0x104>)
 800148e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001490:	4a2a      	ldr	r2, [pc, #168]	@ (800153c <HAL_I2S_MspInit+0x104>)
 8001492:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001496:	6413      	str	r3, [r2, #64]	@ 0x40
 8001498:	4b28      	ldr	r3, [pc, #160]	@ (800153c <HAL_I2S_MspInit+0x104>)
 800149a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a4:	2300      	movs	r3, #0
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	4b24      	ldr	r3, [pc, #144]	@ (800153c <HAL_I2S_MspInit+0x104>)
 80014aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ac:	4a23      	ldr	r2, [pc, #140]	@ (800153c <HAL_I2S_MspInit+0x104>)
 80014ae:	f043 0301 	orr.w	r3, r3, #1
 80014b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b4:	4b21      	ldr	r3, [pc, #132]	@ (800153c <HAL_I2S_MspInit+0x104>)
 80014b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b8:	f003 0301 	and.w	r3, r3, #1
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014c0:	2300      	movs	r3, #0
 80014c2:	60bb      	str	r3, [r7, #8]
 80014c4:	4b1d      	ldr	r3, [pc, #116]	@ (800153c <HAL_I2S_MspInit+0x104>)
 80014c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c8:	4a1c      	ldr	r2, [pc, #112]	@ (800153c <HAL_I2S_MspInit+0x104>)
 80014ca:	f043 0304 	orr.w	r3, r3, #4
 80014ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d0:	4b1a      	ldr	r3, [pc, #104]	@ (800153c <HAL_I2S_MspInit+0x104>)
 80014d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d4:	f003 0304 	and.w	r3, r3, #4
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80014dc:	2310      	movs	r3, #16
 80014de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e0:	2302      	movs	r3, #2
 80014e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e4:	2300      	movs	r3, #0
 80014e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e8:	2300      	movs	r3, #0
 80014ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014ec:	2306      	movs	r3, #6
 80014ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80014f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014f4:	4619      	mov	r1, r3
 80014f6:	4812      	ldr	r0, [pc, #72]	@ (8001540 <HAL_I2S_MspInit+0x108>)
 80014f8:	f000 fe20 	bl	800213c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80014fc:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001500:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001502:	2302      	movs	r3, #2
 8001504:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150a:	2300      	movs	r3, #0
 800150c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800150e:	2306      	movs	r3, #6
 8001510:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001512:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001516:	4619      	mov	r1, r3
 8001518:	480a      	ldr	r0, [pc, #40]	@ (8001544 <HAL_I2S_MspInit+0x10c>)
 800151a:	f000 fe0f 	bl	800213c <HAL_GPIO_Init>

    /* I2S3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800151e:	2200      	movs	r2, #0
 8001520:	2100      	movs	r1, #0
 8001522:	2033      	movs	r0, #51	@ 0x33
 8001524:	f000 fdd3 	bl	80020ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001528:	2033      	movs	r0, #51	@ 0x33
 800152a:	f000 fdec 	bl	8002106 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800152e:	bf00      	nop
 8001530:	3738      	adds	r7, #56	@ 0x38
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	40003c00 	.word	0x40003c00
 800153c:	40023800 	.word	0x40023800
 8001540:	40020000 	.word	0x40020000
 8001544:	40020800 	.word	0x40020800

08001548 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800154c:	f000 fc4e 	bl	8001dec <HAL_Init>

  /* USER CODE BEGIN Init */
  last_systick = HAL_GetTick();
 8001550:	f000 fcb2 	bl	8001eb8 <HAL_GetTick>
 8001554:	4603      	mov	r3, r0
 8001556:	4a23      	ldr	r2, [pc, #140]	@ (80015e4 <main+0x9c>)
 8001558:	6013      	str	r3, [r2, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800155a:	f000 f853 	bl	8001604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800155e:	f7ff fdc9 	bl	80010f4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001562:	f7ff fec5 	bl	80012f0 <MX_I2C1_Init>
  MX_I2S3_Init();
 8001566:	f7ff ff39 	bl	80013dc <MX_I2S3_Init>
  MX_SPI1_Init();
 800156a:	f000 f9d7 	bl	800191c <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800156e:	f008 ff47 	bl	800a400 <MX_USB_HOST_Init>
  MX_TIM2_Init();
 8001572:	f000 fb9f 	bl	8001cb4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  configAudio();
 8001576:	f7ff fccd 	bl	8000f14 <configAudio>
  last_systick = HAL_GetTick(); //traje 5 milisekundi
 800157a:	f000 fc9d 	bl	8001eb8 <HAL_GetTick>
 800157e:	4603      	mov	r3, r0
 8001580:	4a18      	ldr	r2, [pc, #96]	@ (80015e4 <main+0x9c>)
 8001582:	6013      	str	r3, [r2, #0]
  generate_fake_signal(fake_signal, BUFFER_SIZE); //traje 1 milisekundu
 8001584:	212c      	movs	r1, #44	@ 0x2c
 8001586:	4818      	ldr	r0, [pc, #96]	@ (80015e8 <main+0xa0>)
 8001588:	f000 f8a6 	bl	80016d8 <generate_fake_signal>
//  last_systick = HAL_GetTick();
  HAL_TIM_Base_Start_IT(&htim2);
 800158c:	4817      	ldr	r0, [pc, #92]	@ (80015ec <main+0xa4>)
 800158e:	f005 f923 	bl	80067d8 <HAL_TIM_Base_Start_IT>

  HAL_I2S_Transmit_IT(&hi2s3, fake_signal, BUFFER_SIZE);
 8001592:	222c      	movs	r2, #44	@ 0x2c
 8001594:	4914      	ldr	r1, [pc, #80]	@ (80015e8 <main+0xa0>)
 8001596:	4816      	ldr	r0, [pc, #88]	@ (80015f0 <main+0xa8>)
 8001598:	f003 feb2 	bl	8005300 <HAL_I2S_Transmit_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800159c:	f008 ff56 	bl	800a44c <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 80015a0:	2200      	movs	r2, #0
 80015a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80015a6:	4813      	ldr	r0, [pc, #76]	@ (80015f4 <main+0xac>)
 80015a8:	f000 ff64 	bl	8002474 <HAL_GPIO_WritePin>
    if (fx_ready == 1) {
 80015ac:	4b12      	ldr	r3, [pc, #72]	@ (80015f8 <main+0xb0>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d1f2      	bne.n	800159c <main+0x54>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 80015b6:	2201      	movs	r2, #1
 80015b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80015bc:	480d      	ldr	r0, [pc, #52]	@ (80015f4 <main+0xac>)
 80015be:	f000 ff59 	bl	8002474 <HAL_GPIO_WritePin>
		echo_effect(real_signal, BUFFER_SIZE, 100, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 80015fc <main+0xb4>
 80015c8:	212c      	movs	r1, #44	@ 0x2c
 80015ca:	480d      	ldr	r0, [pc, #52]	@ (8001600 <main+0xb8>)
 80015cc:	f000 f90e 	bl	80017ec <echo_effect>
		fx_ready = 0;
 80015d0:	4b09      	ldr	r3, [pc, #36]	@ (80015f8 <main+0xb0>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 80015d6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80015da:	4806      	ldr	r0, [pc, #24]	@ (80015f4 <main+0xac>)
 80015dc:	f000 ff63 	bl	80024a6 <HAL_GPIO_TogglePin>
    MX_USB_HOST_Process();
 80015e0:	e7dc      	b.n	800159c <main+0x54>
 80015e2:	bf00      	nop
 80015e4:	200001f0 	.word	0x200001f0
 80015e8:	20000140 	.word	0x20000140
 80015ec:	20000304 	.word	0x20000304
 80015f0:	200000f8 	.word	0x200000f8
 80015f4:	40020c00 	.word	0x40020c00
 80015f8:	200001f4 	.word	0x200001f4
 80015fc:	42c80000 	.word	0x42c80000
 8001600:	20000198 	.word	0x20000198

08001604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b094      	sub	sp, #80	@ 0x50
 8001608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800160a:	f107 0320 	add.w	r3, r7, #32
 800160e:	2230      	movs	r2, #48	@ 0x30
 8001610:	2100      	movs	r1, #0
 8001612:	4618      	mov	r0, r3
 8001614:	f009 fbff 	bl	800ae16 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001618:	f107 030c 	add.w	r3, r7, #12
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
 8001626:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001628:	2300      	movs	r3, #0
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	4b28      	ldr	r3, [pc, #160]	@ (80016d0 <SystemClock_Config+0xcc>)
 800162e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001630:	4a27      	ldr	r2, [pc, #156]	@ (80016d0 <SystemClock_Config+0xcc>)
 8001632:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001636:	6413      	str	r3, [r2, #64]	@ 0x40
 8001638:	4b25      	ldr	r3, [pc, #148]	@ (80016d0 <SystemClock_Config+0xcc>)
 800163a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001640:	60bb      	str	r3, [r7, #8]
 8001642:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001644:	2300      	movs	r3, #0
 8001646:	607b      	str	r3, [r7, #4]
 8001648:	4b22      	ldr	r3, [pc, #136]	@ (80016d4 <SystemClock_Config+0xd0>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a21      	ldr	r2, [pc, #132]	@ (80016d4 <SystemClock_Config+0xd0>)
 800164e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001652:	6013      	str	r3, [r2, #0]
 8001654:	4b1f      	ldr	r3, [pc, #124]	@ (80016d4 <SystemClock_Config+0xd0>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800165c:	607b      	str	r3, [r7, #4]
 800165e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001660:	2301      	movs	r3, #1
 8001662:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001664:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001668:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800166a:	2302      	movs	r3, #2
 800166c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800166e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001672:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001674:	2304      	movs	r3, #4
 8001676:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001678:	23a8      	movs	r3, #168	@ 0xa8
 800167a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800167c:	2302      	movs	r3, #2
 800167e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001680:	2307      	movs	r3, #7
 8001682:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001684:	f107 0320 	add.w	r3, r7, #32
 8001688:	4618      	mov	r0, r3
 800168a:	f004 fa07 	bl	8005a9c <HAL_RCC_OscConfig>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001694:	f000 f93c 	bl	8001910 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001698:	230f      	movs	r3, #15
 800169a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800169c:	2302      	movs	r3, #2
 800169e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016a4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80016a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016b0:	f107 030c 	add.w	r3, r7, #12
 80016b4:	2105      	movs	r1, #5
 80016b6:	4618      	mov	r0, r3
 80016b8:	f004 fc68 	bl	8005f8c <HAL_RCC_ClockConfig>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80016c2:	f000 f925 	bl	8001910 <Error_Handler>
  }
}
 80016c6:	bf00      	nop
 80016c8:	3750      	adds	r7, #80	@ 0x50
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40023800 	.word	0x40023800
 80016d4:	40007000 	.word	0x40007000

080016d8 <generate_fake_signal>:

/* USER CODE BEGIN 4 */
void generate_fake_signal(uint16_t *buffer, int size) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < size; i++) {
 80016e2:	2300      	movs	r3, #0
 80016e4:	617b      	str	r3, [r7, #20]
 80016e6:	e061      	b.n	80017ac <generate_fake_signal+0xd4>
        float sine_wave = sin(2 * M_PI * SIGNAL_FREQ * i / SAMPLE_FREQ);
 80016e8:	6978      	ldr	r0, [r7, #20]
 80016ea:	f7fe ff13 	bl	8000514 <__aeabi_i2d>
 80016ee:	a33b      	add	r3, pc, #236	@ (adr r3, 80017dc <generate_fake_signal+0x104>)
 80016f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f4:	f7fe ff78 	bl	80005e8 <__aeabi_dmul>
 80016f8:	4602      	mov	r2, r0
 80016fa:	460b      	mov	r3, r1
 80016fc:	4610      	mov	r0, r2
 80016fe:	4619      	mov	r1, r3
 8001700:	a338      	add	r3, pc, #224	@ (adr r3, 80017e4 <generate_fake_signal+0x10c>)
 8001702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001706:	f7ff f899 	bl	800083c <__aeabi_ddiv>
 800170a:	4602      	mov	r2, r0
 800170c:	460b      	mov	r3, r1
 800170e:	ec43 2b17 	vmov	d7, r2, r3
 8001712:	eeb0 0a47 	vmov.f32	s0, s14
 8001716:	eef0 0a67 	vmov.f32	s1, s15
 800171a:	f00a f971 	bl	800ba00 <sin>
 800171e:	ec53 2b10 	vmov	r2, r3, d0
 8001722:	4610      	mov	r0, r2
 8001724:	4619      	mov	r1, r3
 8001726:	f7ff fa21 	bl	8000b6c <__aeabi_d2f>
 800172a:	4603      	mov	r3, r0
 800172c:	613b      	str	r3, [r7, #16]
        float noise = ((float)rand() / RAND_MAX) * 0.1 - 0.05; // um [-0.05, 0.05]
 800172e:	f009 fa2f 	bl	800ab90 <rand>
 8001732:	ee07 0a90 	vmov	s15, r0
 8001736:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800173a:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80017d0 <generate_fake_signal+0xf8>
 800173e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001742:	ee16 0a90 	vmov	r0, s13
 8001746:	f7fe fef7 	bl	8000538 <__aeabi_f2d>
 800174a:	a31d      	add	r3, pc, #116	@ (adr r3, 80017c0 <generate_fake_signal+0xe8>)
 800174c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001750:	f7fe ff4a 	bl	80005e8 <__aeabi_dmul>
 8001754:	4602      	mov	r2, r0
 8001756:	460b      	mov	r3, r1
 8001758:	4610      	mov	r0, r2
 800175a:	4619      	mov	r1, r3
 800175c:	a31a      	add	r3, pc, #104	@ (adr r3, 80017c8 <generate_fake_signal+0xf0>)
 800175e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001762:	f7fe fd89 	bl	8000278 <__aeabi_dsub>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4610      	mov	r0, r2
 800176c:	4619      	mov	r1, r3
 800176e:	f7ff f9fd 	bl	8000b6c <__aeabi_d2f>
 8001772:	4603      	mov	r3, r0
 8001774:	60fb      	str	r3, [r7, #12]
        buffer[i] = (uint16_t)((sine_wave + noise) * 32767 + 32768); // Prebaci u unsigned 16-bitni format
 8001776:	ed97 7a04 	vldr	s14, [r7, #16]
 800177a:	edd7 7a03 	vldr	s15, [r7, #12]
 800177e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001782:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80017d4 <generate_fake_signal+0xfc>
 8001786:	ee67 7a87 	vmul.f32	s15, s15, s14
 800178a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80017d8 <generate_fake_signal+0x100>
 800178e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	005b      	lsls	r3, r3, #1
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	4413      	add	r3, r2
 800179a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800179e:	ee17 2a90 	vmov	r2, s15
 80017a2:	b292      	uxth	r2, r2
 80017a4:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	3301      	adds	r3, #1
 80017aa:	617b      	str	r3, [r7, #20]
 80017ac:	697a      	ldr	r2, [r7, #20]
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	db99      	blt.n	80016e8 <generate_fake_signal+0x10>
    }

}
 80017b4:	bf00      	nop
 80017b6:	bf00      	nop
 80017b8:	3718      	adds	r7, #24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	9999999a 	.word	0x9999999a
 80017c4:	3fb99999 	.word	0x3fb99999
 80017c8:	9999999a 	.word	0x9999999a
 80017cc:	3fa99999 	.word	0x3fa99999
 80017d0:	4f000000 	.word	0x4f000000
 80017d4:	46fffe00 	.word	0x46fffe00
 80017d8:	47000000 	.word	0x47000000
 80017dc:	fc6a96c1 	.word	0xfc6a96c1
 80017e0:	40a59933 	.word	0x40a59933
 80017e4:	00000000 	.word	0x00000000
 80017e8:	40e57c00 	.word	0x40e57c00

080017ec <echo_effect>:
void echo_effect(uint16_t *buffer, int size, float echo_strength, int delay) {
 80017ec:	b480      	push	{r7}
 80017ee:	b087      	sub	sp, #28
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	ed87 0a01 	vstr	s0, [r7, #4]
 80017fa:	603a      	str	r2, [r7, #0]
    static uint16_t echo_buffer[BUFFER_SIZE * 2] = {0}; // Povean buffer za "delay"
    for (int i = 0; i < size; i++) {
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]
 8001800:	e02f      	b.n	8001862 <echo_effect+0x76>
        int delayed_index = i - delay;
 8001802:	697a      	ldr	r2, [r7, #20]
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	613b      	str	r3, [r7, #16]
        if (delayed_index >= 0) {
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	2b00      	cmp	r3, #0
 800180e:	db1c      	blt.n	800184a <echo_effect+0x5e>
            buffer[i] += (uint16_t)(echo_strength * echo_buffer[delayed_index]);
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	68fa      	ldr	r2, [r7, #12]
 8001816:	4413      	add	r3, r2
 8001818:	8819      	ldrh	r1, [r3, #0]
 800181a:	4a17      	ldr	r2, [pc, #92]	@ (8001878 <echo_effect+0x8c>)
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001822:	ee07 3a90 	vmov	s15, r3
 8001826:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800182a:	edd7 7a01 	vldr	s15, [r7, #4]
 800182e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001832:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001836:	ee17 3a90 	vmov	r3, s15
 800183a:	b29a      	uxth	r2, r3
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	68f8      	ldr	r0, [r7, #12]
 8001842:	4403      	add	r3, r0
 8001844:	440a      	add	r2, r1
 8001846:	b292      	uxth	r2, r2
 8001848:	801a      	strh	r2, [r3, #0]
        }
        echo_buffer[i] = buffer[i];
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	005b      	lsls	r3, r3, #1
 800184e:	68fa      	ldr	r2, [r7, #12]
 8001850:	4413      	add	r3, r2
 8001852:	8819      	ldrh	r1, [r3, #0]
 8001854:	4a08      	ldr	r2, [pc, #32]	@ (8001878 <echo_effect+0x8c>)
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < size; i++) {
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	3301      	adds	r3, #1
 8001860:	617b      	str	r3, [r7, #20]
 8001862:	697a      	ldr	r2, [r7, #20]
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	429a      	cmp	r2, r3
 8001868:	dbcb      	blt.n	8001802 <echo_effect+0x16>
    }
}
 800186a:	bf00      	nop
 800186c:	bf00      	nop
 800186e:	371c      	adds	r7, #28
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr
 8001878:	200001f8 	.word	0x200001f8

0800187c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800188c:	d113      	bne.n	80018b6 <HAL_TIM_PeriodElapsedCallback+0x3a>
		 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 800188e:	2200      	movs	r2, #0
 8001890:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001894:	480a      	ldr	r0, [pc, #40]	@ (80018c0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001896:	f000 fded 	bl	8002474 <HAL_GPIO_WritePin>
		//sada je generate fake signal napunio real buffer
    		memcpy(real_signal, fake_signal, BUFFER_SIZE);
 800189a:	222c      	movs	r2, #44	@ 0x2c
 800189c:	4909      	ldr	r1, [pc, #36]	@ (80018c4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800189e:	480a      	ldr	r0, [pc, #40]	@ (80018c8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80018a0:	f009 fb45 	bl	800af2e <memcpy>
//    		echo_effect(real_signal, BUFFER_SIZE, 10, 0);
    		fx_ready = 1;
 80018a4:	4b09      	ldr	r3, [pc, #36]	@ (80018cc <HAL_TIM_PeriodElapsedCallback+0x50>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 80018aa:	2201      	movs	r2, #1
 80018ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018b0:	4803      	ldr	r0, [pc, #12]	@ (80018c0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80018b2:	f000 fddf 	bl	8002474 <HAL_GPIO_WritePin>
//            dma_simulation(fake_signal, BUFFER_SIZE);
          //echo_effect(buffer, size, 0.5, 10);

    }
}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40020c00 	.word	0x40020c00
 80018c4:	20000140 	.word	0x20000140
 80018c8:	20000198 	.word	0x20000198
 80018cc:	200001f4 	.word	0x200001f4

080018d0 <HAL_I2S_TxCpltCallback>:
//	//sada je na fake buffer pun fake signala pomou fake funkcije
////	echo_effect(buffer, size, 0.5, 10);
//
//
//}
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == SPI3) { // Provjeri je li I2S3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a08      	ldr	r2, [pc, #32]	@ (8001900 <HAL_I2S_TxCpltCallback+0x30>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d109      	bne.n	80018f6 <HAL_I2S_TxCpltCallback+0x26>
    	last_systick = HAL_GetTick();
 80018e2:	f000 fae9 	bl	8001eb8 <HAL_GetTick>
 80018e6:	4603      	mov	r3, r0
 80018e8:	4a06      	ldr	r2, [pc, #24]	@ (8001904 <HAL_I2S_TxCpltCallback+0x34>)
 80018ea:	6013      	str	r3, [r2, #0]
    	HAL_I2S_Transmit_IT(&hi2s3, real_signal, BUFFER_SIZE);
 80018ec:	222c      	movs	r2, #44	@ 0x2c
 80018ee:	4906      	ldr	r1, [pc, #24]	@ (8001908 <HAL_I2S_TxCpltCallback+0x38>)
 80018f0:	4806      	ldr	r0, [pc, #24]	@ (800190c <HAL_I2S_TxCpltCallback+0x3c>)
 80018f2:	f003 fd05 	bl	8005300 <HAL_I2S_Transmit_IT>
    }
}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40003c00 	.word	0x40003c00
 8001904:	200001f0 	.word	0x200001f0
 8001908:	20000198 	.word	0x20000198
 800190c:	200000f8 	.word	0x200000f8

08001910 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001914:	b672      	cpsid	i
}
 8001916:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001918:	bf00      	nop
 800191a:	e7fd      	b.n	8001918 <Error_Handler+0x8>

0800191c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001920:	4b17      	ldr	r3, [pc, #92]	@ (8001980 <MX_SPI1_Init+0x64>)
 8001922:	4a18      	ldr	r2, [pc, #96]	@ (8001984 <MX_SPI1_Init+0x68>)
 8001924:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001926:	4b16      	ldr	r3, [pc, #88]	@ (8001980 <MX_SPI1_Init+0x64>)
 8001928:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800192c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800192e:	4b14      	ldr	r3, [pc, #80]	@ (8001980 <MX_SPI1_Init+0x64>)
 8001930:	2200      	movs	r2, #0
 8001932:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001934:	4b12      	ldr	r3, [pc, #72]	@ (8001980 <MX_SPI1_Init+0x64>)
 8001936:	2200      	movs	r2, #0
 8001938:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800193a:	4b11      	ldr	r3, [pc, #68]	@ (8001980 <MX_SPI1_Init+0x64>)
 800193c:	2200      	movs	r2, #0
 800193e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001940:	4b0f      	ldr	r3, [pc, #60]	@ (8001980 <MX_SPI1_Init+0x64>)
 8001942:	2200      	movs	r2, #0
 8001944:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001946:	4b0e      	ldr	r3, [pc, #56]	@ (8001980 <MX_SPI1_Init+0x64>)
 8001948:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800194c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800194e:	4b0c      	ldr	r3, [pc, #48]	@ (8001980 <MX_SPI1_Init+0x64>)
 8001950:	2200      	movs	r2, #0
 8001952:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001954:	4b0a      	ldr	r3, [pc, #40]	@ (8001980 <MX_SPI1_Init+0x64>)
 8001956:	2200      	movs	r2, #0
 8001958:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800195a:	4b09      	ldr	r3, [pc, #36]	@ (8001980 <MX_SPI1_Init+0x64>)
 800195c:	2200      	movs	r2, #0
 800195e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001960:	4b07      	ldr	r3, [pc, #28]	@ (8001980 <MX_SPI1_Init+0x64>)
 8001962:	2200      	movs	r2, #0
 8001964:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001966:	4b06      	ldr	r3, [pc, #24]	@ (8001980 <MX_SPI1_Init+0x64>)
 8001968:	220a      	movs	r2, #10
 800196a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800196c:	4804      	ldr	r0, [pc, #16]	@ (8001980 <MX_SPI1_Init+0x64>)
 800196e:	f004 fe5b 	bl	8006628 <HAL_SPI_Init>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001978:	f7ff ffca 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800197c:	bf00      	nop
 800197e:	bd80      	pop	{r7, pc}
 8001980:	200002a8 	.word	0x200002a8
 8001984:	40013000 	.word	0x40013000

08001988 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08a      	sub	sp, #40	@ 0x28
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a19      	ldr	r2, [pc, #100]	@ (8001a0c <HAL_SPI_MspInit+0x84>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d12b      	bne.n	8001a02 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	613b      	str	r3, [r7, #16]
 80019ae:	4b18      	ldr	r3, [pc, #96]	@ (8001a10 <HAL_SPI_MspInit+0x88>)
 80019b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019b2:	4a17      	ldr	r2, [pc, #92]	@ (8001a10 <HAL_SPI_MspInit+0x88>)
 80019b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80019ba:	4b15      	ldr	r3, [pc, #84]	@ (8001a10 <HAL_SPI_MspInit+0x88>)
 80019bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019c2:	613b      	str	r3, [r7, #16]
 80019c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	4b11      	ldr	r3, [pc, #68]	@ (8001a10 <HAL_SPI_MspInit+0x88>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ce:	4a10      	ldr	r2, [pc, #64]	@ (8001a10 <HAL_SPI_MspInit+0x88>)
 80019d0:	f043 0301 	orr.w	r3, r3, #1
 80019d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a10 <HAL_SPI_MspInit+0x88>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	f003 0301 	and.w	r3, r3, #1
 80019de:	60fb      	str	r3, [r7, #12]
 80019e0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80019e2:	23e0      	movs	r3, #224	@ 0xe0
 80019e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e6:	2302      	movs	r3, #2
 80019e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ea:	2300      	movs	r3, #0
 80019ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ee:	2300      	movs	r3, #0
 80019f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019f2:	2305      	movs	r3, #5
 80019f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f6:	f107 0314 	add.w	r3, r7, #20
 80019fa:	4619      	mov	r1, r3
 80019fc:	4805      	ldr	r0, [pc, #20]	@ (8001a14 <HAL_SPI_MspInit+0x8c>)
 80019fe:	f000 fb9d 	bl	800213c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001a02:	bf00      	nop
 8001a04:	3728      	adds	r7, #40	@ 0x28
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40013000 	.word	0x40013000
 8001a10:	40023800 	.word	0x40023800
 8001a14:	40020000 	.word	0x40020000

08001a18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	607b      	str	r3, [r7, #4]
 8001a22:	4b10      	ldr	r3, [pc, #64]	@ (8001a64 <HAL_MspInit+0x4c>)
 8001a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a26:	4a0f      	ldr	r2, [pc, #60]	@ (8001a64 <HAL_MspInit+0x4c>)
 8001a28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a64 <HAL_MspInit+0x4c>)
 8001a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a36:	607b      	str	r3, [r7, #4]
 8001a38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	603b      	str	r3, [r7, #0]
 8001a3e:	4b09      	ldr	r3, [pc, #36]	@ (8001a64 <HAL_MspInit+0x4c>)
 8001a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a42:	4a08      	ldr	r2, [pc, #32]	@ (8001a64 <HAL_MspInit+0x4c>)
 8001a44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a48:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a4a:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <HAL_MspInit+0x4c>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a52:	603b      	str	r3, [r7, #0]
 8001a54:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a56:	2007      	movs	r0, #7
 8001a58:	f000 fb2e 	bl	80020b8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a5c:	bf00      	nop
 8001a5e:	3708      	adds	r7, #8
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40023800 	.word	0x40023800

08001a68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a6c:	bf00      	nop
 8001a6e:	e7fd      	b.n	8001a6c <NMI_Handler+0x4>

08001a70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a74:	bf00      	nop
 8001a76:	e7fd      	b.n	8001a74 <HardFault_Handler+0x4>

08001a78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a7c:	bf00      	nop
 8001a7e:	e7fd      	b.n	8001a7c <MemManage_Handler+0x4>

08001a80 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a84:	bf00      	nop
 8001a86:	e7fd      	b.n	8001a84 <BusFault_Handler+0x4>

08001a88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a8c:	bf00      	nop
 8001a8e:	e7fd      	b.n	8001a8c <UsageFault_Handler+0x4>

08001a90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr

08001a9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aa2:	bf00      	nop
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr

08001aac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ab0:	bf00      	nop
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr

08001aba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001abe:	f000 f9e7 	bl	8001e90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
	...

08001ac8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001acc:	4802      	ldr	r0, [pc, #8]	@ (8001ad8 <TIM2_IRQHandler+0x10>)
 8001ace:	f004 fef3 	bl	80068b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20000304 	.word	0x20000304

08001adc <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 8001ae0:	4802      	ldr	r0, [pc, #8]	@ (8001aec <SPI3_IRQHandler+0x10>)
 8001ae2:	f003 fc7a 	bl	80053da <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	200000f8 	.word	0x200000f8

08001af0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001af4:	4802      	ldr	r0, [pc, #8]	@ (8001b00 <OTG_FS_IRQHandler+0x10>)
 8001af6:	f000 ffd1 	bl	8002a9c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	2000072c 	.word	0x2000072c

08001b04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  return 1;
 8001b08:	2301      	movs	r3, #1
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <_kill>:

int _kill(int pid, int sig)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b1e:	f009 f9d9 	bl	800aed4 <__errno>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2216      	movs	r2, #22
 8001b26:	601a      	str	r2, [r3, #0]
  return -1;
 8001b28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3708      	adds	r7, #8
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <_exit>:

void _exit (int status)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b3c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f7ff ffe7 	bl	8001b14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b46:	bf00      	nop
 8001b48:	e7fd      	b.n	8001b46 <_exit+0x12>

08001b4a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b086      	sub	sp, #24
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	60f8      	str	r0, [r7, #12]
 8001b52:	60b9      	str	r1, [r7, #8]
 8001b54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b56:	2300      	movs	r3, #0
 8001b58:	617b      	str	r3, [r7, #20]
 8001b5a:	e00a      	b.n	8001b72 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b5c:	f3af 8000 	nop.w
 8001b60:	4601      	mov	r1, r0
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	1c5a      	adds	r2, r3, #1
 8001b66:	60ba      	str	r2, [r7, #8]
 8001b68:	b2ca      	uxtb	r2, r1
 8001b6a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	3301      	adds	r3, #1
 8001b70:	617b      	str	r3, [r7, #20]
 8001b72:	697a      	ldr	r2, [r7, #20]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	dbf0      	blt.n	8001b5c <_read+0x12>
  }

  return len;
 8001b7a:	687b      	ldr	r3, [r7, #4]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3718      	adds	r7, #24
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}

08001b84 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	60b9      	str	r1, [r7, #8]
 8001b8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
 8001b94:	e009      	b.n	8001baa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	1c5a      	adds	r2, r3, #1
 8001b9a:	60ba      	str	r2, [r7, #8]
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	617b      	str	r3, [r7, #20]
 8001baa:	697a      	ldr	r2, [r7, #20]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	dbf1      	blt.n	8001b96 <_write+0x12>
  }
  return len;
 8001bb2:	687b      	ldr	r3, [r7, #4]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3718      	adds	r7, #24
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <_close>:

int _close(int file)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bc4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001be4:	605a      	str	r2, [r3, #4]
  return 0;
 8001be6:	2300      	movs	r3, #0
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <_isatty>:

int _isatty(int file)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bfc:	2301      	movs	r3, #1
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	b085      	sub	sp, #20
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	60f8      	str	r0, [r7, #12]
 8001c12:	60b9      	str	r1, [r7, #8]
 8001c14:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3714      	adds	r7, #20
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b086      	sub	sp, #24
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c2c:	4a14      	ldr	r2, [pc, #80]	@ (8001c80 <_sbrk+0x5c>)
 8001c2e:	4b15      	ldr	r3, [pc, #84]	@ (8001c84 <_sbrk+0x60>)
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c38:	4b13      	ldr	r3, [pc, #76]	@ (8001c88 <_sbrk+0x64>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d102      	bne.n	8001c46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c40:	4b11      	ldr	r3, [pc, #68]	@ (8001c88 <_sbrk+0x64>)
 8001c42:	4a12      	ldr	r2, [pc, #72]	@ (8001c8c <_sbrk+0x68>)
 8001c44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c46:	4b10      	ldr	r3, [pc, #64]	@ (8001c88 <_sbrk+0x64>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d207      	bcs.n	8001c64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c54:	f009 f93e 	bl	800aed4 <__errno>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	220c      	movs	r2, #12
 8001c5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c62:	e009      	b.n	8001c78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c64:	4b08      	ldr	r3, [pc, #32]	@ (8001c88 <_sbrk+0x64>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c6a:	4b07      	ldr	r3, [pc, #28]	@ (8001c88 <_sbrk+0x64>)
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4413      	add	r3, r2
 8001c72:	4a05      	ldr	r2, [pc, #20]	@ (8001c88 <_sbrk+0x64>)
 8001c74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c76:	68fb      	ldr	r3, [r7, #12]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3718      	adds	r7, #24
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	20020000 	.word	0x20020000
 8001c84:	00000400 	.word	0x00000400
 8001c88:	20000300 	.word	0x20000300
 8001c8c:	20000c58 	.word	0x20000c58

08001c90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c94:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <SystemInit+0x20>)
 8001c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c9a:	4a05      	ldr	r2, [pc, #20]	@ (8001cb0 <SystemInit+0x20>)
 8001c9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ca0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ca4:	bf00      	nop
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	e000ed00 	.word	0xe000ed00

08001cb4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cba:	f107 0308 	add.w	r3, r7, #8
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	601a      	str	r2, [r3, #0]
 8001cc2:	605a      	str	r2, [r3, #4]
 8001cc4:	609a      	str	r2, [r3, #8]
 8001cc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc8:	463b      	mov	r3, r7
 8001cca:	2200      	movs	r2, #0
 8001ccc:	601a      	str	r2, [r3, #0]
 8001cce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cd0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d48 <MX_TIM2_Init+0x94>)
 8001cd2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001cd6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 42;
 8001cd8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d48 <MX_TIM2_Init+0x94>)
 8001cda:	222a      	movs	r2, #42	@ 0x2a
 8001cdc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cde:	4b1a      	ldr	r3, [pc, #104]	@ (8001d48 <MX_TIM2_Init+0x94>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001ce4:	4b18      	ldr	r3, [pc, #96]	@ (8001d48 <MX_TIM2_Init+0x94>)
 8001ce6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001cea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cec:	4b16      	ldr	r3, [pc, #88]	@ (8001d48 <MX_TIM2_Init+0x94>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cf2:	4b15      	ldr	r3, [pc, #84]	@ (8001d48 <MX_TIM2_Init+0x94>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cf8:	4813      	ldr	r0, [pc, #76]	@ (8001d48 <MX_TIM2_Init+0x94>)
 8001cfa:	f004 fd1e 	bl	800673a <HAL_TIM_Base_Init>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001d04:	f7ff fe04 	bl	8001910 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d0c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d0e:	f107 0308 	add.w	r3, r7, #8
 8001d12:	4619      	mov	r1, r3
 8001d14:	480c      	ldr	r0, [pc, #48]	@ (8001d48 <MX_TIM2_Init+0x94>)
 8001d16:	f004 febf 	bl	8006a98 <HAL_TIM_ConfigClockSource>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001d20:	f7ff fdf6 	bl	8001910 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d24:	2300      	movs	r3, #0
 8001d26:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d2c:	463b      	mov	r3, r7
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4805      	ldr	r0, [pc, #20]	@ (8001d48 <MX_TIM2_Init+0x94>)
 8001d32:	f005 f8e7 	bl	8006f04 <HAL_TIMEx_MasterConfigSynchronization>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001d3c:	f7ff fde8 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d40:	bf00      	nop
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	20000304 	.word	0x20000304

08001d4c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d5c:	d115      	bne.n	8001d8a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60fb      	str	r3, [r7, #12]
 8001d62:	4b0c      	ldr	r3, [pc, #48]	@ (8001d94 <HAL_TIM_Base_MspInit+0x48>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d66:	4a0b      	ldr	r2, [pc, #44]	@ (8001d94 <HAL_TIM_Base_MspInit+0x48>)
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d6e:	4b09      	ldr	r3, [pc, #36]	@ (8001d94 <HAL_TIM_Base_MspInit+0x48>)
 8001d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	60fb      	str	r3, [r7, #12]
 8001d78:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	201c      	movs	r0, #28
 8001d80:	f000 f9a5 	bl	80020ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d84:	201c      	movs	r0, #28
 8001d86:	f000 f9be 	bl	8002106 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001d8a:	bf00      	nop
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40023800 	.word	0x40023800

08001d98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001d98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dd0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d9c:	f7ff ff78 	bl	8001c90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001da0:	480c      	ldr	r0, [pc, #48]	@ (8001dd4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001da2:	490d      	ldr	r1, [pc, #52]	@ (8001dd8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001da4:	4a0d      	ldr	r2, [pc, #52]	@ (8001ddc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001da6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001da8:	e002      	b.n	8001db0 <LoopCopyDataInit>

08001daa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001daa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dae:	3304      	adds	r3, #4

08001db0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001db0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001db2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001db4:	d3f9      	bcc.n	8001daa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001db6:	4a0a      	ldr	r2, [pc, #40]	@ (8001de0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001db8:	4c0a      	ldr	r4, [pc, #40]	@ (8001de4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dbc:	e001      	b.n	8001dc2 <LoopFillZerobss>

08001dbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dc0:	3204      	adds	r2, #4

08001dc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dc4:	d3fb      	bcc.n	8001dbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dc6:	f009 f88b 	bl	800aee0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dca:	f7ff fbbd 	bl	8001548 <main>
  bx  lr    
 8001dce:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001dd0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001dd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dd8:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001ddc:	0800cd60 	.word	0x0800cd60
  ldr r2, =_sbss
 8001de0:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001de4:	20000c58 	.word	0x20000c58

08001de8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001de8:	e7fe      	b.n	8001de8 <ADC_IRQHandler>
	...

08001dec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001df0:	4b0e      	ldr	r3, [pc, #56]	@ (8001e2c <HAL_Init+0x40>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a0d      	ldr	r2, [pc, #52]	@ (8001e2c <HAL_Init+0x40>)
 8001df6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dfa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8001e2c <HAL_Init+0x40>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a0a      	ldr	r2, [pc, #40]	@ (8001e2c <HAL_Init+0x40>)
 8001e02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e08:	4b08      	ldr	r3, [pc, #32]	@ (8001e2c <HAL_Init+0x40>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a07      	ldr	r2, [pc, #28]	@ (8001e2c <HAL_Init+0x40>)
 8001e0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e14:	2003      	movs	r0, #3
 8001e16:	f000 f94f 	bl	80020b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e1a:	2000      	movs	r0, #0
 8001e1c:	f000 f808 	bl	8001e30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e20:	f7ff fdfa 	bl	8001a18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e24:	2300      	movs	r3, #0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	40023c00 	.word	0x40023c00

08001e30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e38:	4b12      	ldr	r3, [pc, #72]	@ (8001e84 <HAL_InitTick+0x54>)
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	4b12      	ldr	r3, [pc, #72]	@ (8001e88 <HAL_InitTick+0x58>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	4619      	mov	r1, r3
 8001e42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e46:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f000 f967 	bl	8002122 <HAL_SYSTICK_Config>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e00e      	b.n	8001e7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2b0f      	cmp	r3, #15
 8001e62:	d80a      	bhi.n	8001e7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e64:	2200      	movs	r2, #0
 8001e66:	6879      	ldr	r1, [r7, #4]
 8001e68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e6c:	f000 f92f 	bl	80020ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e70:	4a06      	ldr	r2, [pc, #24]	@ (8001e8c <HAL_InitTick+0x5c>)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e76:	2300      	movs	r3, #0
 8001e78:	e000      	b.n	8001e7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	20000000 	.word	0x20000000
 8001e88:	20000008 	.word	0x20000008
 8001e8c:	20000004 	.word	0x20000004

08001e90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e94:	4b06      	ldr	r3, [pc, #24]	@ (8001eb0 <HAL_IncTick+0x20>)
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4b06      	ldr	r3, [pc, #24]	@ (8001eb4 <HAL_IncTick+0x24>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	4a04      	ldr	r2, [pc, #16]	@ (8001eb4 <HAL_IncTick+0x24>)
 8001ea2:	6013      	str	r3, [r2, #0]
}
 8001ea4:	bf00      	nop
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	20000008 	.word	0x20000008
 8001eb4:	2000034c 	.word	0x2000034c

08001eb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  return uwTick;
 8001ebc:	4b03      	ldr	r3, [pc, #12]	@ (8001ecc <HAL_GetTick+0x14>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	2000034c 	.word	0x2000034c

08001ed0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ed8:	f7ff ffee 	bl	8001eb8 <HAL_GetTick>
 8001edc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ee8:	d005      	beq.n	8001ef6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eea:	4b0a      	ldr	r3, [pc, #40]	@ (8001f14 <HAL_Delay+0x44>)
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	461a      	mov	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ef6:	bf00      	nop
 8001ef8:	f7ff ffde 	bl	8001eb8 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d8f7      	bhi.n	8001ef8 <HAL_Delay+0x28>
  {
  }
}
 8001f08:	bf00      	nop
 8001f0a:	bf00      	nop
 8001f0c:	3710      	adds	r7, #16
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	20000008 	.word	0x20000008

08001f18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f003 0307 	and.w	r3, r3, #7
 8001f26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f28:	4b0c      	ldr	r3, [pc, #48]	@ (8001f5c <__NVIC_SetPriorityGrouping+0x44>)
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f2e:	68ba      	ldr	r2, [r7, #8]
 8001f30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f34:	4013      	ands	r3, r2
 8001f36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f4a:	4a04      	ldr	r2, [pc, #16]	@ (8001f5c <__NVIC_SetPriorityGrouping+0x44>)
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	60d3      	str	r3, [r2, #12]
}
 8001f50:	bf00      	nop
 8001f52:	3714      	adds	r7, #20
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr
 8001f5c:	e000ed00 	.word	0xe000ed00

08001f60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f64:	4b04      	ldr	r3, [pc, #16]	@ (8001f78 <__NVIC_GetPriorityGrouping+0x18>)
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	0a1b      	lsrs	r3, r3, #8
 8001f6a:	f003 0307 	and.w	r3, r3, #7
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	e000ed00 	.word	0xe000ed00

08001f7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	4603      	mov	r3, r0
 8001f84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	db0b      	blt.n	8001fa6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f8e:	79fb      	ldrb	r3, [r7, #7]
 8001f90:	f003 021f 	and.w	r2, r3, #31
 8001f94:	4907      	ldr	r1, [pc, #28]	@ (8001fb4 <__NVIC_EnableIRQ+0x38>)
 8001f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9a:	095b      	lsrs	r3, r3, #5
 8001f9c:	2001      	movs	r0, #1
 8001f9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fa6:	bf00      	nop
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	e000e100 	.word	0xe000e100

08001fb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	6039      	str	r1, [r7, #0]
 8001fc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	db0a      	blt.n	8001fe2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	490c      	ldr	r1, [pc, #48]	@ (8002004 <__NVIC_SetPriority+0x4c>)
 8001fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd6:	0112      	lsls	r2, r2, #4
 8001fd8:	b2d2      	uxtb	r2, r2
 8001fda:	440b      	add	r3, r1
 8001fdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fe0:	e00a      	b.n	8001ff8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	b2da      	uxtb	r2, r3
 8001fe6:	4908      	ldr	r1, [pc, #32]	@ (8002008 <__NVIC_SetPriority+0x50>)
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
 8001fea:	f003 030f 	and.w	r3, r3, #15
 8001fee:	3b04      	subs	r3, #4
 8001ff0:	0112      	lsls	r2, r2, #4
 8001ff2:	b2d2      	uxtb	r2, r2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	761a      	strb	r2, [r3, #24]
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	e000e100 	.word	0xe000e100
 8002008:	e000ed00 	.word	0xe000ed00

0800200c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800200c:	b480      	push	{r7}
 800200e:	b089      	sub	sp, #36	@ 0x24
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f003 0307 	and.w	r3, r3, #7
 800201e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	f1c3 0307 	rsb	r3, r3, #7
 8002026:	2b04      	cmp	r3, #4
 8002028:	bf28      	it	cs
 800202a:	2304      	movcs	r3, #4
 800202c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	3304      	adds	r3, #4
 8002032:	2b06      	cmp	r3, #6
 8002034:	d902      	bls.n	800203c <NVIC_EncodePriority+0x30>
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	3b03      	subs	r3, #3
 800203a:	e000      	b.n	800203e <NVIC_EncodePriority+0x32>
 800203c:	2300      	movs	r3, #0
 800203e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002040:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002044:	69bb      	ldr	r3, [r7, #24]
 8002046:	fa02 f303 	lsl.w	r3, r2, r3
 800204a:	43da      	mvns	r2, r3
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	401a      	ands	r2, r3
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002054:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	fa01 f303 	lsl.w	r3, r1, r3
 800205e:	43d9      	mvns	r1, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002064:	4313      	orrs	r3, r2
         );
}
 8002066:	4618      	mov	r0, r3
 8002068:	3724      	adds	r7, #36	@ 0x24
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
	...

08002074 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	3b01      	subs	r3, #1
 8002080:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002084:	d301      	bcc.n	800208a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002086:	2301      	movs	r3, #1
 8002088:	e00f      	b.n	80020aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800208a:	4a0a      	ldr	r2, [pc, #40]	@ (80020b4 <SysTick_Config+0x40>)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3b01      	subs	r3, #1
 8002090:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002092:	210f      	movs	r1, #15
 8002094:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002098:	f7ff ff8e 	bl	8001fb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800209c:	4b05      	ldr	r3, [pc, #20]	@ (80020b4 <SysTick_Config+0x40>)
 800209e:	2200      	movs	r2, #0
 80020a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020a2:	4b04      	ldr	r3, [pc, #16]	@ (80020b4 <SysTick_Config+0x40>)
 80020a4:	2207      	movs	r2, #7
 80020a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	e000e010 	.word	0xe000e010

080020b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f7ff ff29 	bl	8001f18 <__NVIC_SetPriorityGrouping>
}
 80020c6:	bf00      	nop
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b086      	sub	sp, #24
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	4603      	mov	r3, r0
 80020d6:	60b9      	str	r1, [r7, #8]
 80020d8:	607a      	str	r2, [r7, #4]
 80020da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020dc:	2300      	movs	r3, #0
 80020de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020e0:	f7ff ff3e 	bl	8001f60 <__NVIC_GetPriorityGrouping>
 80020e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	68b9      	ldr	r1, [r7, #8]
 80020ea:	6978      	ldr	r0, [r7, #20]
 80020ec:	f7ff ff8e 	bl	800200c <NVIC_EncodePriority>
 80020f0:	4602      	mov	r2, r0
 80020f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020f6:	4611      	mov	r1, r2
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7ff ff5d 	bl	8001fb8 <__NVIC_SetPriority>
}
 80020fe:	bf00      	nop
 8002100:	3718      	adds	r7, #24
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002106:	b580      	push	{r7, lr}
 8002108:	b082      	sub	sp, #8
 800210a:	af00      	add	r7, sp, #0
 800210c:	4603      	mov	r3, r0
 800210e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff ff31 	bl	8001f7c <__NVIC_EnableIRQ>
}
 800211a:	bf00      	nop
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002122:	b580      	push	{r7, lr}
 8002124:	b082      	sub	sp, #8
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f7ff ffa2 	bl	8002074 <SysTick_Config>
 8002130:	4603      	mov	r3, r0
}
 8002132:	4618      	mov	r0, r3
 8002134:	3708      	adds	r7, #8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
	...

0800213c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800213c:	b480      	push	{r7}
 800213e:	b089      	sub	sp, #36	@ 0x24
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002146:	2300      	movs	r3, #0
 8002148:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800214a:	2300      	movs	r3, #0
 800214c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800214e:	2300      	movs	r3, #0
 8002150:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002152:	2300      	movs	r3, #0
 8002154:	61fb      	str	r3, [r7, #28]
 8002156:	e16b      	b.n	8002430 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002158:	2201      	movs	r2, #1
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	697a      	ldr	r2, [r7, #20]
 8002168:	4013      	ands	r3, r2
 800216a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800216c:	693a      	ldr	r2, [r7, #16]
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	429a      	cmp	r2, r3
 8002172:	f040 815a 	bne.w	800242a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f003 0303 	and.w	r3, r3, #3
 800217e:	2b01      	cmp	r3, #1
 8002180:	d005      	beq.n	800218e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800218a:	2b02      	cmp	r3, #2
 800218c:	d130      	bne.n	80021f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	2203      	movs	r2, #3
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	43db      	mvns	r3, r3
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	4013      	ands	r3, r2
 80021a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	68da      	ldr	r2, [r3, #12]
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	fa02 f303 	lsl.w	r3, r2, r3
 80021b2:	69ba      	ldr	r2, [r7, #24]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021c4:	2201      	movs	r2, #1
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	4013      	ands	r3, r2
 80021d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	091b      	lsrs	r3, r3, #4
 80021da:	f003 0201 	and.w	r2, r3, #1
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f003 0303 	and.w	r3, r3, #3
 80021f8:	2b03      	cmp	r3, #3
 80021fa:	d017      	beq.n	800222c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	2203      	movs	r2, #3
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	43db      	mvns	r3, r3
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	4013      	ands	r3, r2
 8002212:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	689a      	ldr	r2, [r3, #8]
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	4313      	orrs	r3, r2
 8002224:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	69ba      	ldr	r2, [r7, #24]
 800222a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f003 0303 	and.w	r3, r3, #3
 8002234:	2b02      	cmp	r3, #2
 8002236:	d123      	bne.n	8002280 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	08da      	lsrs	r2, r3, #3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	3208      	adds	r2, #8
 8002240:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002244:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	f003 0307 	and.w	r3, r3, #7
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	220f      	movs	r2, #15
 8002250:	fa02 f303 	lsl.w	r3, r2, r3
 8002254:	43db      	mvns	r3, r3
 8002256:	69ba      	ldr	r2, [r7, #24]
 8002258:	4013      	ands	r3, r2
 800225a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	691a      	ldr	r2, [r3, #16]
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	f003 0307 	and.w	r3, r3, #7
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	69ba      	ldr	r2, [r7, #24]
 800226e:	4313      	orrs	r3, r2
 8002270:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	08da      	lsrs	r2, r3, #3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	3208      	adds	r2, #8
 800227a:	69b9      	ldr	r1, [r7, #24]
 800227c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	005b      	lsls	r3, r3, #1
 800228a:	2203      	movs	r2, #3
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	43db      	mvns	r3, r3
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	4013      	ands	r3, r2
 8002296:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f003 0203 	and.w	r2, r3, #3
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	fa02 f303 	lsl.w	r3, r2, r3
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	f000 80b4 	beq.w	800242a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022c2:	2300      	movs	r3, #0
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	4b60      	ldr	r3, [pc, #384]	@ (8002448 <HAL_GPIO_Init+0x30c>)
 80022c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ca:	4a5f      	ldr	r2, [pc, #380]	@ (8002448 <HAL_GPIO_Init+0x30c>)
 80022cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80022d2:	4b5d      	ldr	r3, [pc, #372]	@ (8002448 <HAL_GPIO_Init+0x30c>)
 80022d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022de:	4a5b      	ldr	r2, [pc, #364]	@ (800244c <HAL_GPIO_Init+0x310>)
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	089b      	lsrs	r3, r3, #2
 80022e4:	3302      	adds	r3, #2
 80022e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	f003 0303 	and.w	r3, r3, #3
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	220f      	movs	r2, #15
 80022f6:	fa02 f303 	lsl.w	r3, r2, r3
 80022fa:	43db      	mvns	r3, r3
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	4013      	ands	r3, r2
 8002300:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a52      	ldr	r2, [pc, #328]	@ (8002450 <HAL_GPIO_Init+0x314>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d02b      	beq.n	8002362 <HAL_GPIO_Init+0x226>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a51      	ldr	r2, [pc, #324]	@ (8002454 <HAL_GPIO_Init+0x318>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d025      	beq.n	800235e <HAL_GPIO_Init+0x222>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a50      	ldr	r2, [pc, #320]	@ (8002458 <HAL_GPIO_Init+0x31c>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d01f      	beq.n	800235a <HAL_GPIO_Init+0x21e>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a4f      	ldr	r2, [pc, #316]	@ (800245c <HAL_GPIO_Init+0x320>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d019      	beq.n	8002356 <HAL_GPIO_Init+0x21a>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a4e      	ldr	r2, [pc, #312]	@ (8002460 <HAL_GPIO_Init+0x324>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d013      	beq.n	8002352 <HAL_GPIO_Init+0x216>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a4d      	ldr	r2, [pc, #308]	@ (8002464 <HAL_GPIO_Init+0x328>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d00d      	beq.n	800234e <HAL_GPIO_Init+0x212>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a4c      	ldr	r2, [pc, #304]	@ (8002468 <HAL_GPIO_Init+0x32c>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d007      	beq.n	800234a <HAL_GPIO_Init+0x20e>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a4b      	ldr	r2, [pc, #300]	@ (800246c <HAL_GPIO_Init+0x330>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d101      	bne.n	8002346 <HAL_GPIO_Init+0x20a>
 8002342:	2307      	movs	r3, #7
 8002344:	e00e      	b.n	8002364 <HAL_GPIO_Init+0x228>
 8002346:	2308      	movs	r3, #8
 8002348:	e00c      	b.n	8002364 <HAL_GPIO_Init+0x228>
 800234a:	2306      	movs	r3, #6
 800234c:	e00a      	b.n	8002364 <HAL_GPIO_Init+0x228>
 800234e:	2305      	movs	r3, #5
 8002350:	e008      	b.n	8002364 <HAL_GPIO_Init+0x228>
 8002352:	2304      	movs	r3, #4
 8002354:	e006      	b.n	8002364 <HAL_GPIO_Init+0x228>
 8002356:	2303      	movs	r3, #3
 8002358:	e004      	b.n	8002364 <HAL_GPIO_Init+0x228>
 800235a:	2302      	movs	r3, #2
 800235c:	e002      	b.n	8002364 <HAL_GPIO_Init+0x228>
 800235e:	2301      	movs	r3, #1
 8002360:	e000      	b.n	8002364 <HAL_GPIO_Init+0x228>
 8002362:	2300      	movs	r3, #0
 8002364:	69fa      	ldr	r2, [r7, #28]
 8002366:	f002 0203 	and.w	r2, r2, #3
 800236a:	0092      	lsls	r2, r2, #2
 800236c:	4093      	lsls	r3, r2
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	4313      	orrs	r3, r2
 8002372:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002374:	4935      	ldr	r1, [pc, #212]	@ (800244c <HAL_GPIO_Init+0x310>)
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	089b      	lsrs	r3, r3, #2
 800237a:	3302      	adds	r3, #2
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002382:	4b3b      	ldr	r3, [pc, #236]	@ (8002470 <HAL_GPIO_Init+0x334>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	43db      	mvns	r3, r3
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	4013      	ands	r3, r2
 8002390:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d003      	beq.n	80023a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800239e:	69ba      	ldr	r2, [r7, #24]
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023a6:	4a32      	ldr	r2, [pc, #200]	@ (8002470 <HAL_GPIO_Init+0x334>)
 80023a8:	69bb      	ldr	r3, [r7, #24]
 80023aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023ac:	4b30      	ldr	r3, [pc, #192]	@ (8002470 <HAL_GPIO_Init+0x334>)
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	43db      	mvns	r3, r3
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	4013      	ands	r3, r2
 80023ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d003      	beq.n	80023d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023d0:	4a27      	ldr	r2, [pc, #156]	@ (8002470 <HAL_GPIO_Init+0x334>)
 80023d2:	69bb      	ldr	r3, [r7, #24]
 80023d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023d6:	4b26      	ldr	r3, [pc, #152]	@ (8002470 <HAL_GPIO_Init+0x334>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	43db      	mvns	r3, r3
 80023e0:	69ba      	ldr	r2, [r7, #24]
 80023e2:	4013      	ands	r3, r2
 80023e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80023f2:	69ba      	ldr	r2, [r7, #24]
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023fa:	4a1d      	ldr	r2, [pc, #116]	@ (8002470 <HAL_GPIO_Init+0x334>)
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002400:	4b1b      	ldr	r3, [pc, #108]	@ (8002470 <HAL_GPIO_Init+0x334>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	43db      	mvns	r3, r3
 800240a:	69ba      	ldr	r2, [r7, #24]
 800240c:	4013      	ands	r3, r2
 800240e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d003      	beq.n	8002424 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	4313      	orrs	r3, r2
 8002422:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002424:	4a12      	ldr	r2, [pc, #72]	@ (8002470 <HAL_GPIO_Init+0x334>)
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	3301      	adds	r3, #1
 800242e:	61fb      	str	r3, [r7, #28]
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	2b0f      	cmp	r3, #15
 8002434:	f67f ae90 	bls.w	8002158 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002438:	bf00      	nop
 800243a:	bf00      	nop
 800243c:	3724      	adds	r7, #36	@ 0x24
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	40023800 	.word	0x40023800
 800244c:	40013800 	.word	0x40013800
 8002450:	40020000 	.word	0x40020000
 8002454:	40020400 	.word	0x40020400
 8002458:	40020800 	.word	0x40020800
 800245c:	40020c00 	.word	0x40020c00
 8002460:	40021000 	.word	0x40021000
 8002464:	40021400 	.word	0x40021400
 8002468:	40021800 	.word	0x40021800
 800246c:	40021c00 	.word	0x40021c00
 8002470:	40013c00 	.word	0x40013c00

08002474 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	460b      	mov	r3, r1
 800247e:	807b      	strh	r3, [r7, #2]
 8002480:	4613      	mov	r3, r2
 8002482:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002484:	787b      	ldrb	r3, [r7, #1]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800248a:	887a      	ldrh	r2, [r7, #2]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002490:	e003      	b.n	800249a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002492:	887b      	ldrh	r3, [r7, #2]
 8002494:	041a      	lsls	r2, r3, #16
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	619a      	str	r2, [r3, #24]
}
 800249a:	bf00      	nop
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr

080024a6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024a6:	b480      	push	{r7}
 80024a8:	b085      	sub	sp, #20
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
 80024ae:	460b      	mov	r3, r1
 80024b0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	695b      	ldr	r3, [r3, #20]
 80024b6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80024b8:	887a      	ldrh	r2, [r7, #2]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	4013      	ands	r3, r2
 80024be:	041a      	lsls	r2, r3, #16
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	43d9      	mvns	r1, r3
 80024c4:	887b      	ldrh	r3, [r7, #2]
 80024c6:	400b      	ands	r3, r1
 80024c8:	431a      	orrs	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	619a      	str	r2, [r3, #24]
}
 80024ce:	bf00      	nop
 80024d0:	3714      	adds	r7, #20
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr

080024da <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b086      	sub	sp, #24
 80024de:	af02      	add	r7, sp, #8
 80024e0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d101      	bne.n	80024ec <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e059      	b.n	80025a0 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d106      	bne.n	800250c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f007 ffd8 	bl	800a4bc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2203      	movs	r2, #3
 8002510:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800251a:	d102      	bne.n	8002522 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	f004 fdf1 	bl	800710e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6818      	ldr	r0, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	7c1a      	ldrb	r2, [r3, #16]
 8002534:	f88d 2000 	strb.w	r2, [sp]
 8002538:	3304      	adds	r3, #4
 800253a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800253c:	f004 fd72 	bl	8007024 <USB_CoreInit>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d005      	beq.n	8002552 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2202      	movs	r2, #2
 800254a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e026      	b.n	80025a0 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2101      	movs	r1, #1
 8002558:	4618      	mov	r0, r3
 800255a:	f004 fde9 	bl	8007130 <USB_SetCurrentMode>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d005      	beq.n	8002570 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2202      	movs	r2, #2
 8002568:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e017      	b.n	80025a0 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6818      	ldr	r0, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	7c1a      	ldrb	r2, [r3, #16]
 8002578:	f88d 2000 	strb.w	r2, [sp]
 800257c:	3304      	adds	r3, #4
 800257e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002580:	f004 ff8c 	bl	800749c <USB_HostInit>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d005      	beq.n	8002596 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2202      	movs	r2, #2
 800258e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e004      	b.n	80025a0 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2201      	movs	r2, #1
 800259a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3710      	adds	r7, #16
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80025a8:	b590      	push	{r4, r7, lr}
 80025aa:	b08b      	sub	sp, #44	@ 0x2c
 80025ac:	af04      	add	r7, sp, #16
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	4608      	mov	r0, r1
 80025b2:	4611      	mov	r1, r2
 80025b4:	461a      	mov	r2, r3
 80025b6:	4603      	mov	r3, r0
 80025b8:	70fb      	strb	r3, [r7, #3]
 80025ba:	460b      	mov	r3, r1
 80025bc:	70bb      	strb	r3, [r7, #2]
 80025be:	4613      	mov	r3, r2
 80025c0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80025c2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80025c4:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d101      	bne.n	80025d4 <HAL_HCD_HC_Init+0x2c>
 80025d0:	2302      	movs	r3, #2
 80025d2:	e09d      	b.n	8002710 <HAL_HCD_HC_Init+0x168>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80025dc:	78fa      	ldrb	r2, [r7, #3]
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	4613      	mov	r3, r2
 80025e2:	011b      	lsls	r3, r3, #4
 80025e4:	1a9b      	subs	r3, r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	440b      	add	r3, r1
 80025ea:	3319      	adds	r3, #25
 80025ec:	2200      	movs	r2, #0
 80025ee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80025f0:	78fa      	ldrb	r2, [r7, #3]
 80025f2:	6879      	ldr	r1, [r7, #4]
 80025f4:	4613      	mov	r3, r2
 80025f6:	011b      	lsls	r3, r3, #4
 80025f8:	1a9b      	subs	r3, r3, r2
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	440b      	add	r3, r1
 80025fe:	3314      	adds	r3, #20
 8002600:	787a      	ldrb	r2, [r7, #1]
 8002602:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002604:	78fa      	ldrb	r2, [r7, #3]
 8002606:	6879      	ldr	r1, [r7, #4]
 8002608:	4613      	mov	r3, r2
 800260a:	011b      	lsls	r3, r3, #4
 800260c:	1a9b      	subs	r3, r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	440b      	add	r3, r1
 8002612:	3315      	adds	r3, #21
 8002614:	78fa      	ldrb	r2, [r7, #3]
 8002616:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002618:	78fa      	ldrb	r2, [r7, #3]
 800261a:	6879      	ldr	r1, [r7, #4]
 800261c:	4613      	mov	r3, r2
 800261e:	011b      	lsls	r3, r3, #4
 8002620:	1a9b      	subs	r3, r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	440b      	add	r3, r1
 8002626:	3326      	adds	r3, #38	@ 0x26
 8002628:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800262c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800262e:	78fa      	ldrb	r2, [r7, #3]
 8002630:	78bb      	ldrb	r3, [r7, #2]
 8002632:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002636:	b2d8      	uxtb	r0, r3
 8002638:	6879      	ldr	r1, [r7, #4]
 800263a:	4613      	mov	r3, r2
 800263c:	011b      	lsls	r3, r3, #4
 800263e:	1a9b      	subs	r3, r3, r2
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	440b      	add	r3, r1
 8002644:	3316      	adds	r3, #22
 8002646:	4602      	mov	r2, r0
 8002648:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800264a:	78fb      	ldrb	r3, [r7, #3]
 800264c:	4619      	mov	r1, r3
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f000 fbc8 	bl	8002de4 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002654:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002658:	2b00      	cmp	r3, #0
 800265a:	da0a      	bge.n	8002672 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800265c:	78fa      	ldrb	r2, [r7, #3]
 800265e:	6879      	ldr	r1, [r7, #4]
 8002660:	4613      	mov	r3, r2
 8002662:	011b      	lsls	r3, r3, #4
 8002664:	1a9b      	subs	r3, r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	440b      	add	r3, r1
 800266a:	3317      	adds	r3, #23
 800266c:	2201      	movs	r2, #1
 800266e:	701a      	strb	r2, [r3, #0]
 8002670:	e009      	b.n	8002686 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002672:	78fa      	ldrb	r2, [r7, #3]
 8002674:	6879      	ldr	r1, [r7, #4]
 8002676:	4613      	mov	r3, r2
 8002678:	011b      	lsls	r3, r3, #4
 800267a:	1a9b      	subs	r3, r3, r2
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	440b      	add	r3, r1
 8002680:	3317      	adds	r3, #23
 8002682:	2200      	movs	r2, #0
 8002684:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4618      	mov	r0, r3
 800268c:	f005 f86a 	bl	8007764 <USB_GetHostSpeed>
 8002690:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002692:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002696:	2b01      	cmp	r3, #1
 8002698:	d10b      	bne.n	80026b2 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800269a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d107      	bne.n	80026b2 <HAL_HCD_HC_Init+0x10a>
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d104      	bne.n	80026b2 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	2bbc      	cmp	r3, #188	@ 0xbc
 80026ac:	d901      	bls.n	80026b2 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80026ae:	23bc      	movs	r3, #188	@ 0xbc
 80026b0:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80026b2:	78fa      	ldrb	r2, [r7, #3]
 80026b4:	6879      	ldr	r1, [r7, #4]
 80026b6:	4613      	mov	r3, r2
 80026b8:	011b      	lsls	r3, r3, #4
 80026ba:	1a9b      	subs	r3, r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	440b      	add	r3, r1
 80026c0:	3318      	adds	r3, #24
 80026c2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80026c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80026c8:	78fa      	ldrb	r2, [r7, #3]
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	b298      	uxth	r0, r3
 80026ce:	6879      	ldr	r1, [r7, #4]
 80026d0:	4613      	mov	r3, r2
 80026d2:	011b      	lsls	r3, r3, #4
 80026d4:	1a9b      	subs	r3, r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	440b      	add	r3, r1
 80026da:	3328      	adds	r3, #40	@ 0x28
 80026dc:	4602      	mov	r2, r0
 80026de:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6818      	ldr	r0, [r3, #0]
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	787c      	ldrb	r4, [r7, #1]
 80026ea:	78ba      	ldrb	r2, [r7, #2]
 80026ec:	78f9      	ldrb	r1, [r7, #3]
 80026ee:	9302      	str	r3, [sp, #8]
 80026f0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80026f4:	9301      	str	r3, [sp, #4]
 80026f6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80026fa:	9300      	str	r3, [sp, #0]
 80026fc:	4623      	mov	r3, r4
 80026fe:	f005 f859 	bl	80077b4 <USB_HC_Init>
 8002702:	4603      	mov	r3, r0
 8002704:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800270e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002710:	4618      	mov	r0, r3
 8002712:	371c      	adds	r7, #28
 8002714:	46bd      	mov	sp, r7
 8002716:	bd90      	pop	{r4, r7, pc}

08002718 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	460b      	mov	r3, r1
 8002722:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002724:	2300      	movs	r3, #0
 8002726:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800272e:	2b01      	cmp	r3, #1
 8002730:	d101      	bne.n	8002736 <HAL_HCD_HC_Halt+0x1e>
 8002732:	2302      	movs	r3, #2
 8002734:	e00f      	b.n	8002756 <HAL_HCD_HC_Halt+0x3e>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2201      	movs	r2, #1
 800273a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	78fa      	ldrb	r2, [r7, #3]
 8002744:	4611      	mov	r1, r2
 8002746:	4618      	mov	r0, r3
 8002748:	f005 fbeb 	bl	8007f22 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002754:	7bfb      	ldrb	r3, [r7, #15]
}
 8002756:	4618      	mov	r0, r3
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
	...

08002760 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	4608      	mov	r0, r1
 800276a:	4611      	mov	r1, r2
 800276c:	461a      	mov	r2, r3
 800276e:	4603      	mov	r3, r0
 8002770:	70fb      	strb	r3, [r7, #3]
 8002772:	460b      	mov	r3, r1
 8002774:	70bb      	strb	r3, [r7, #2]
 8002776:	4613      	mov	r3, r2
 8002778:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800277a:	78fa      	ldrb	r2, [r7, #3]
 800277c:	6879      	ldr	r1, [r7, #4]
 800277e:	4613      	mov	r3, r2
 8002780:	011b      	lsls	r3, r3, #4
 8002782:	1a9b      	subs	r3, r3, r2
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	440b      	add	r3, r1
 8002788:	3317      	adds	r3, #23
 800278a:	78ba      	ldrb	r2, [r7, #2]
 800278c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800278e:	78fa      	ldrb	r2, [r7, #3]
 8002790:	6879      	ldr	r1, [r7, #4]
 8002792:	4613      	mov	r3, r2
 8002794:	011b      	lsls	r3, r3, #4
 8002796:	1a9b      	subs	r3, r3, r2
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	440b      	add	r3, r1
 800279c:	3326      	adds	r3, #38	@ 0x26
 800279e:	787a      	ldrb	r2, [r7, #1]
 80027a0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80027a2:	7c3b      	ldrb	r3, [r7, #16]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d114      	bne.n	80027d2 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80027a8:	78fa      	ldrb	r2, [r7, #3]
 80027aa:	6879      	ldr	r1, [r7, #4]
 80027ac:	4613      	mov	r3, r2
 80027ae:	011b      	lsls	r3, r3, #4
 80027b0:	1a9b      	subs	r3, r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	440b      	add	r3, r1
 80027b6:	332a      	adds	r3, #42	@ 0x2a
 80027b8:	2203      	movs	r2, #3
 80027ba:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80027bc:	78fa      	ldrb	r2, [r7, #3]
 80027be:	6879      	ldr	r1, [r7, #4]
 80027c0:	4613      	mov	r3, r2
 80027c2:	011b      	lsls	r3, r3, #4
 80027c4:	1a9b      	subs	r3, r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	440b      	add	r3, r1
 80027ca:	3319      	adds	r3, #25
 80027cc:	7f3a      	ldrb	r2, [r7, #28]
 80027ce:	701a      	strb	r2, [r3, #0]
 80027d0:	e009      	b.n	80027e6 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80027d2:	78fa      	ldrb	r2, [r7, #3]
 80027d4:	6879      	ldr	r1, [r7, #4]
 80027d6:	4613      	mov	r3, r2
 80027d8:	011b      	lsls	r3, r3, #4
 80027da:	1a9b      	subs	r3, r3, r2
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	440b      	add	r3, r1
 80027e0:	332a      	adds	r3, #42	@ 0x2a
 80027e2:	2202      	movs	r2, #2
 80027e4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80027e6:	787b      	ldrb	r3, [r7, #1]
 80027e8:	2b03      	cmp	r3, #3
 80027ea:	f200 8102 	bhi.w	80029f2 <HAL_HCD_HC_SubmitRequest+0x292>
 80027ee:	a201      	add	r2, pc, #4	@ (adr r2, 80027f4 <HAL_HCD_HC_SubmitRequest+0x94>)
 80027f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027f4:	08002805 	.word	0x08002805
 80027f8:	080029dd 	.word	0x080029dd
 80027fc:	080028c9 	.word	0x080028c9
 8002800:	08002953 	.word	0x08002953
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002804:	7c3b      	ldrb	r3, [r7, #16]
 8002806:	2b01      	cmp	r3, #1
 8002808:	f040 80f5 	bne.w	80029f6 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 800280c:	78bb      	ldrb	r3, [r7, #2]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d12d      	bne.n	800286e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002812:	8b3b      	ldrh	r3, [r7, #24]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d109      	bne.n	800282c <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002818:	78fa      	ldrb	r2, [r7, #3]
 800281a:	6879      	ldr	r1, [r7, #4]
 800281c:	4613      	mov	r3, r2
 800281e:	011b      	lsls	r3, r3, #4
 8002820:	1a9b      	subs	r3, r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	440b      	add	r3, r1
 8002826:	333d      	adds	r3, #61	@ 0x3d
 8002828:	2201      	movs	r2, #1
 800282a:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 800282c:	78fa      	ldrb	r2, [r7, #3]
 800282e:	6879      	ldr	r1, [r7, #4]
 8002830:	4613      	mov	r3, r2
 8002832:	011b      	lsls	r3, r3, #4
 8002834:	1a9b      	subs	r3, r3, r2
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	440b      	add	r3, r1
 800283a:	333d      	adds	r3, #61	@ 0x3d
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d10a      	bne.n	8002858 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002842:	78fa      	ldrb	r2, [r7, #3]
 8002844:	6879      	ldr	r1, [r7, #4]
 8002846:	4613      	mov	r3, r2
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	1a9b      	subs	r3, r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	440b      	add	r3, r1
 8002850:	332a      	adds	r3, #42	@ 0x2a
 8002852:	2200      	movs	r2, #0
 8002854:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8002856:	e0ce      	b.n	80029f6 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002858:	78fa      	ldrb	r2, [r7, #3]
 800285a:	6879      	ldr	r1, [r7, #4]
 800285c:	4613      	mov	r3, r2
 800285e:	011b      	lsls	r3, r3, #4
 8002860:	1a9b      	subs	r3, r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	440b      	add	r3, r1
 8002866:	332a      	adds	r3, #42	@ 0x2a
 8002868:	2202      	movs	r2, #2
 800286a:	701a      	strb	r2, [r3, #0]
      break;
 800286c:	e0c3      	b.n	80029f6 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800286e:	78fa      	ldrb	r2, [r7, #3]
 8002870:	6879      	ldr	r1, [r7, #4]
 8002872:	4613      	mov	r3, r2
 8002874:	011b      	lsls	r3, r3, #4
 8002876:	1a9b      	subs	r3, r3, r2
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	440b      	add	r3, r1
 800287c:	331a      	adds	r3, #26
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	2b01      	cmp	r3, #1
 8002882:	f040 80b8 	bne.w	80029f6 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002886:	78fa      	ldrb	r2, [r7, #3]
 8002888:	6879      	ldr	r1, [r7, #4]
 800288a:	4613      	mov	r3, r2
 800288c:	011b      	lsls	r3, r3, #4
 800288e:	1a9b      	subs	r3, r3, r2
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	440b      	add	r3, r1
 8002894:	333c      	adds	r3, #60	@ 0x3c
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d10a      	bne.n	80028b2 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800289c:	78fa      	ldrb	r2, [r7, #3]
 800289e:	6879      	ldr	r1, [r7, #4]
 80028a0:	4613      	mov	r3, r2
 80028a2:	011b      	lsls	r3, r3, #4
 80028a4:	1a9b      	subs	r3, r3, r2
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	440b      	add	r3, r1
 80028aa:	332a      	adds	r3, #42	@ 0x2a
 80028ac:	2200      	movs	r2, #0
 80028ae:	701a      	strb	r2, [r3, #0]
      break;
 80028b0:	e0a1      	b.n	80029f6 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80028b2:	78fa      	ldrb	r2, [r7, #3]
 80028b4:	6879      	ldr	r1, [r7, #4]
 80028b6:	4613      	mov	r3, r2
 80028b8:	011b      	lsls	r3, r3, #4
 80028ba:	1a9b      	subs	r3, r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	440b      	add	r3, r1
 80028c0:	332a      	adds	r3, #42	@ 0x2a
 80028c2:	2202      	movs	r2, #2
 80028c4:	701a      	strb	r2, [r3, #0]
      break;
 80028c6:	e096      	b.n	80029f6 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80028c8:	78bb      	ldrb	r3, [r7, #2]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d120      	bne.n	8002910 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80028ce:	78fa      	ldrb	r2, [r7, #3]
 80028d0:	6879      	ldr	r1, [r7, #4]
 80028d2:	4613      	mov	r3, r2
 80028d4:	011b      	lsls	r3, r3, #4
 80028d6:	1a9b      	subs	r3, r3, r2
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	440b      	add	r3, r1
 80028dc:	333d      	adds	r3, #61	@ 0x3d
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d10a      	bne.n	80028fa <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80028e4:	78fa      	ldrb	r2, [r7, #3]
 80028e6:	6879      	ldr	r1, [r7, #4]
 80028e8:	4613      	mov	r3, r2
 80028ea:	011b      	lsls	r3, r3, #4
 80028ec:	1a9b      	subs	r3, r3, r2
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	440b      	add	r3, r1
 80028f2:	332a      	adds	r3, #42	@ 0x2a
 80028f4:	2200      	movs	r2, #0
 80028f6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80028f8:	e07e      	b.n	80029f8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80028fa:	78fa      	ldrb	r2, [r7, #3]
 80028fc:	6879      	ldr	r1, [r7, #4]
 80028fe:	4613      	mov	r3, r2
 8002900:	011b      	lsls	r3, r3, #4
 8002902:	1a9b      	subs	r3, r3, r2
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	440b      	add	r3, r1
 8002908:	332a      	adds	r3, #42	@ 0x2a
 800290a:	2202      	movs	r2, #2
 800290c:	701a      	strb	r2, [r3, #0]
      break;
 800290e:	e073      	b.n	80029f8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002910:	78fa      	ldrb	r2, [r7, #3]
 8002912:	6879      	ldr	r1, [r7, #4]
 8002914:	4613      	mov	r3, r2
 8002916:	011b      	lsls	r3, r3, #4
 8002918:	1a9b      	subs	r3, r3, r2
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	440b      	add	r3, r1
 800291e:	333c      	adds	r3, #60	@ 0x3c
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d10a      	bne.n	800293c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002926:	78fa      	ldrb	r2, [r7, #3]
 8002928:	6879      	ldr	r1, [r7, #4]
 800292a:	4613      	mov	r3, r2
 800292c:	011b      	lsls	r3, r3, #4
 800292e:	1a9b      	subs	r3, r3, r2
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	440b      	add	r3, r1
 8002934:	332a      	adds	r3, #42	@ 0x2a
 8002936:	2200      	movs	r2, #0
 8002938:	701a      	strb	r2, [r3, #0]
      break;
 800293a:	e05d      	b.n	80029f8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800293c:	78fa      	ldrb	r2, [r7, #3]
 800293e:	6879      	ldr	r1, [r7, #4]
 8002940:	4613      	mov	r3, r2
 8002942:	011b      	lsls	r3, r3, #4
 8002944:	1a9b      	subs	r3, r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	440b      	add	r3, r1
 800294a:	332a      	adds	r3, #42	@ 0x2a
 800294c:	2202      	movs	r2, #2
 800294e:	701a      	strb	r2, [r3, #0]
      break;
 8002950:	e052      	b.n	80029f8 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002952:	78bb      	ldrb	r3, [r7, #2]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d120      	bne.n	800299a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002958:	78fa      	ldrb	r2, [r7, #3]
 800295a:	6879      	ldr	r1, [r7, #4]
 800295c:	4613      	mov	r3, r2
 800295e:	011b      	lsls	r3, r3, #4
 8002960:	1a9b      	subs	r3, r3, r2
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	440b      	add	r3, r1
 8002966:	333d      	adds	r3, #61	@ 0x3d
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d10a      	bne.n	8002984 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800296e:	78fa      	ldrb	r2, [r7, #3]
 8002970:	6879      	ldr	r1, [r7, #4]
 8002972:	4613      	mov	r3, r2
 8002974:	011b      	lsls	r3, r3, #4
 8002976:	1a9b      	subs	r3, r3, r2
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	440b      	add	r3, r1
 800297c:	332a      	adds	r3, #42	@ 0x2a
 800297e:	2200      	movs	r2, #0
 8002980:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002982:	e039      	b.n	80029f8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002984:	78fa      	ldrb	r2, [r7, #3]
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	4613      	mov	r3, r2
 800298a:	011b      	lsls	r3, r3, #4
 800298c:	1a9b      	subs	r3, r3, r2
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	440b      	add	r3, r1
 8002992:	332a      	adds	r3, #42	@ 0x2a
 8002994:	2202      	movs	r2, #2
 8002996:	701a      	strb	r2, [r3, #0]
      break;
 8002998:	e02e      	b.n	80029f8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800299a:	78fa      	ldrb	r2, [r7, #3]
 800299c:	6879      	ldr	r1, [r7, #4]
 800299e:	4613      	mov	r3, r2
 80029a0:	011b      	lsls	r3, r3, #4
 80029a2:	1a9b      	subs	r3, r3, r2
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	440b      	add	r3, r1
 80029a8:	333c      	adds	r3, #60	@ 0x3c
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d10a      	bne.n	80029c6 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80029b0:	78fa      	ldrb	r2, [r7, #3]
 80029b2:	6879      	ldr	r1, [r7, #4]
 80029b4:	4613      	mov	r3, r2
 80029b6:	011b      	lsls	r3, r3, #4
 80029b8:	1a9b      	subs	r3, r3, r2
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	440b      	add	r3, r1
 80029be:	332a      	adds	r3, #42	@ 0x2a
 80029c0:	2200      	movs	r2, #0
 80029c2:	701a      	strb	r2, [r3, #0]
      break;
 80029c4:	e018      	b.n	80029f8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80029c6:	78fa      	ldrb	r2, [r7, #3]
 80029c8:	6879      	ldr	r1, [r7, #4]
 80029ca:	4613      	mov	r3, r2
 80029cc:	011b      	lsls	r3, r3, #4
 80029ce:	1a9b      	subs	r3, r3, r2
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	440b      	add	r3, r1
 80029d4:	332a      	adds	r3, #42	@ 0x2a
 80029d6:	2202      	movs	r2, #2
 80029d8:	701a      	strb	r2, [r3, #0]
      break;
 80029da:	e00d      	b.n	80029f8 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80029dc:	78fa      	ldrb	r2, [r7, #3]
 80029de:	6879      	ldr	r1, [r7, #4]
 80029e0:	4613      	mov	r3, r2
 80029e2:	011b      	lsls	r3, r3, #4
 80029e4:	1a9b      	subs	r3, r3, r2
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	440b      	add	r3, r1
 80029ea:	332a      	adds	r3, #42	@ 0x2a
 80029ec:	2200      	movs	r2, #0
 80029ee:	701a      	strb	r2, [r3, #0]
      break;
 80029f0:	e002      	b.n	80029f8 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80029f2:	bf00      	nop
 80029f4:	e000      	b.n	80029f8 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80029f6:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80029f8:	78fa      	ldrb	r2, [r7, #3]
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	4613      	mov	r3, r2
 80029fe:	011b      	lsls	r3, r3, #4
 8002a00:	1a9b      	subs	r3, r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	440b      	add	r3, r1
 8002a06:	332c      	adds	r3, #44	@ 0x2c
 8002a08:	697a      	ldr	r2, [r7, #20]
 8002a0a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002a0c:	78fa      	ldrb	r2, [r7, #3]
 8002a0e:	8b39      	ldrh	r1, [r7, #24]
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	4613      	mov	r3, r2
 8002a14:	011b      	lsls	r3, r3, #4
 8002a16:	1a9b      	subs	r3, r3, r2
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	4403      	add	r3, r0
 8002a1c:	3334      	adds	r3, #52	@ 0x34
 8002a1e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002a20:	78fa      	ldrb	r2, [r7, #3]
 8002a22:	6879      	ldr	r1, [r7, #4]
 8002a24:	4613      	mov	r3, r2
 8002a26:	011b      	lsls	r3, r3, #4
 8002a28:	1a9b      	subs	r3, r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	440b      	add	r3, r1
 8002a2e:	334c      	adds	r3, #76	@ 0x4c
 8002a30:	2200      	movs	r2, #0
 8002a32:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002a34:	78fa      	ldrb	r2, [r7, #3]
 8002a36:	6879      	ldr	r1, [r7, #4]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	011b      	lsls	r3, r3, #4
 8002a3c:	1a9b      	subs	r3, r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	440b      	add	r3, r1
 8002a42:	3338      	adds	r3, #56	@ 0x38
 8002a44:	2200      	movs	r2, #0
 8002a46:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002a48:	78fa      	ldrb	r2, [r7, #3]
 8002a4a:	6879      	ldr	r1, [r7, #4]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	011b      	lsls	r3, r3, #4
 8002a50:	1a9b      	subs	r3, r3, r2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	440b      	add	r3, r1
 8002a56:	3315      	adds	r3, #21
 8002a58:	78fa      	ldrb	r2, [r7, #3]
 8002a5a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002a5c:	78fa      	ldrb	r2, [r7, #3]
 8002a5e:	6879      	ldr	r1, [r7, #4]
 8002a60:	4613      	mov	r3, r2
 8002a62:	011b      	lsls	r3, r3, #4
 8002a64:	1a9b      	subs	r3, r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	440b      	add	r3, r1
 8002a6a:	334d      	adds	r3, #77	@ 0x4d
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6818      	ldr	r0, [r3, #0]
 8002a74:	78fa      	ldrb	r2, [r7, #3]
 8002a76:	4613      	mov	r3, r2
 8002a78:	011b      	lsls	r3, r3, #4
 8002a7a:	1a9b      	subs	r3, r3, r2
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	3310      	adds	r3, #16
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	4413      	add	r3, r2
 8002a84:	1d19      	adds	r1, r3, #4
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	799b      	ldrb	r3, [r3, #6]
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	f004 ffbe 	bl	8007a0c <USB_HC_StartXfer>
 8002a90:	4603      	mov	r3, r0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3708      	adds	r7, #8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop

08002a9c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b086      	sub	sp, #24
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f004 fcb2 	bl	800741c <USB_GetMode>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	f040 80fb 	bne.w	8002cb6 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f004 fc75 	bl	80073b4 <USB_ReadInterrupts>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	f000 80f1 	beq.w	8002cb4 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f004 fc6c 	bl	80073b4 <USB_ReadInterrupts>
 8002adc:	4603      	mov	r3, r0
 8002ade:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ae2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002ae6:	d104      	bne.n	8002af2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002af0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4618      	mov	r0, r3
 8002af8:	f004 fc5c 	bl	80073b4 <USB_ReadInterrupts>
 8002afc:	4603      	mov	r3, r0
 8002afe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b06:	d104      	bne.n	8002b12 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002b10:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4618      	mov	r0, r3
 8002b18:	f004 fc4c 	bl	80073b4 <USB_ReadInterrupts>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002b22:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b26:	d104      	bne.n	8002b32 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002b30:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f004 fc3c 	bl	80073b4 <USB_ReadInterrupts>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d103      	bne.n	8002b4e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2202      	movs	r2, #2
 8002b4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4618      	mov	r0, r3
 8002b54:	f004 fc2e 	bl	80073b4 <USB_ReadInterrupts>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002b5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b62:	d120      	bne.n	8002ba6 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002b6c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0301 	and.w	r3, r3, #1
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d113      	bne.n	8002ba6 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002b7e:	2110      	movs	r1, #16
 8002b80:	6938      	ldr	r0, [r7, #16]
 8002b82:	f004 fb21 	bl	80071c8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002b86:	6938      	ldr	r0, [r7, #16]
 8002b88:	f004 fb50 	bl	800722c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	7a5b      	ldrb	r3, [r3, #9]
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d105      	bne.n	8002ba0 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2101      	movs	r1, #1
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f004 fd42 	bl	8007624 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f007 fd09 	bl	800a5b8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f004 fc02 	bl	80073b4 <USB_ReadInterrupts>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bb6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bba:	d102      	bne.n	8002bc2 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	f001 fd4d 	bl	800465c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f004 fbf4 	bl	80073b4 <USB_ReadInterrupts>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	f003 0308 	and.w	r3, r3, #8
 8002bd2:	2b08      	cmp	r3, #8
 8002bd4:	d106      	bne.n	8002be4 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f007 fcd2 	bl	800a580 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2208      	movs	r2, #8
 8002be2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4618      	mov	r0, r3
 8002bea:	f004 fbe3 	bl	80073b4 <USB_ReadInterrupts>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bf4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002bf8:	d139      	bne.n	8002c6e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f005 f97e 	bl	8007f00 <USB_HC_ReadInterrupt>
 8002c04:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002c06:	2300      	movs	r3, #0
 8002c08:	617b      	str	r3, [r7, #20]
 8002c0a:	e025      	b.n	8002c58 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	f003 030f 	and.w	r3, r3, #15
 8002c12:	68ba      	ldr	r2, [r7, #8]
 8002c14:	fa22 f303 	lsr.w	r3, r2, r3
 8002c18:	f003 0301 	and.w	r3, r3, #1
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d018      	beq.n	8002c52 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	015a      	lsls	r2, r3, #5
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	4413      	add	r3, r2
 8002c28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c36:	d106      	bne.n	8002c46 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 f905 	bl	8002e4e <HCD_HC_IN_IRQHandler>
 8002c44:	e005      	b.n	8002c52 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 ff67 	bl	8003b20 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	3301      	adds	r3, #1
 8002c56:	617b      	str	r3, [r7, #20]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	795b      	ldrb	r3, [r3, #5]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d3d3      	bcc.n	8002c0c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4618      	mov	r0, r3
 8002c74:	f004 fb9e 	bl	80073b4 <USB_ReadInterrupts>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	f003 0310 	and.w	r3, r3, #16
 8002c7e:	2b10      	cmp	r3, #16
 8002c80:	d101      	bne.n	8002c86 <HAL_HCD_IRQHandler+0x1ea>
 8002c82:	2301      	movs	r3, #1
 8002c84:	e000      	b.n	8002c88 <HAL_HCD_IRQHandler+0x1ec>
 8002c86:	2300      	movs	r3, #0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d014      	beq.n	8002cb6 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	699a      	ldr	r2, [r3, #24]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 0210 	bic.w	r2, r2, #16
 8002c9a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f001 fbfe 	bl	800449e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	699a      	ldr	r2, [r3, #24]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f042 0210 	orr.w	r2, r2, #16
 8002cb0:	619a      	str	r2, [r3, #24]
 8002cb2:	e000      	b.n	8002cb6 <HAL_HCD_IRQHandler+0x21a>
      return;
 8002cb4:	bf00      	nop
    }
  }
}
 8002cb6:	3718      	adds	r7, #24
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d101      	bne.n	8002cd2 <HAL_HCD_Start+0x16>
 8002cce:	2302      	movs	r3, #2
 8002cd0:	e013      	b.n	8002cfa <HAL_HCD_Start+0x3e>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2101      	movs	r1, #1
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f004 fd06 	bl	80076f2 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f004 f9fe 	bl	80070ec <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}

08002d02 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002d02:	b580      	push	{r7, lr}
 8002d04:	b082      	sub	sp, #8
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d101      	bne.n	8002d18 <HAL_HCD_Stop+0x16>
 8002d14:	2302      	movs	r3, #2
 8002d16:	e00d      	b.n	8002d34 <HAL_HCD_Stop+0x32>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f005 fa59 	bl	80081dc <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002d32:	2300      	movs	r3, #0
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3708      	adds	r7, #8
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f004 fca8 	bl	800769e <USB_ResetPort>
 8002d4e:	4603      	mov	r3, r0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3708      	adds	r7, #8
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	460b      	mov	r3, r1
 8002d62:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002d64:	78fa      	ldrb	r2, [r7, #3]
 8002d66:	6879      	ldr	r1, [r7, #4]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	011b      	lsls	r3, r3, #4
 8002d6c:	1a9b      	subs	r3, r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	440b      	add	r3, r1
 8002d72:	334c      	adds	r3, #76	@ 0x4c
 8002d74:	781b      	ldrb	r3, [r3, #0]
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr

08002d82 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002d82:	b480      	push	{r7}
 8002d84:	b083      	sub	sp, #12
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002d8e:	78fa      	ldrb	r2, [r7, #3]
 8002d90:	6879      	ldr	r1, [r7, #4]
 8002d92:	4613      	mov	r3, r2
 8002d94:	011b      	lsls	r3, r3, #4
 8002d96:	1a9b      	subs	r3, r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	440b      	add	r3, r1
 8002d9c:	3338      	adds	r3, #56	@ 0x38
 8002d9e:	681b      	ldr	r3, [r3, #0]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f004 fcea 	bl	8007792 <USB_GetCurrentFrame>
 8002dbe:	4603      	mov	r3, r0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f004 fcc5 	bl	8007764 <USB_GetHostSpeed>
 8002dda:	4603      	mov	r3, r0
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3708      	adds	r7, #8
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	460b      	mov	r3, r1
 8002dee:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002df0:	78fa      	ldrb	r2, [r7, #3]
 8002df2:	6879      	ldr	r1, [r7, #4]
 8002df4:	4613      	mov	r3, r2
 8002df6:	011b      	lsls	r3, r3, #4
 8002df8:	1a9b      	subs	r3, r3, r2
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	440b      	add	r3, r1
 8002dfe:	331a      	adds	r3, #26
 8002e00:	2200      	movs	r2, #0
 8002e02:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002e04:	78fa      	ldrb	r2, [r7, #3]
 8002e06:	6879      	ldr	r1, [r7, #4]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	011b      	lsls	r3, r3, #4
 8002e0c:	1a9b      	subs	r3, r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	440b      	add	r3, r1
 8002e12:	331b      	adds	r3, #27
 8002e14:	2200      	movs	r2, #0
 8002e16:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002e18:	78fa      	ldrb	r2, [r7, #3]
 8002e1a:	6879      	ldr	r1, [r7, #4]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	1a9b      	subs	r3, r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	440b      	add	r3, r1
 8002e26:	3325      	adds	r3, #37	@ 0x25
 8002e28:	2200      	movs	r2, #0
 8002e2a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002e2c:	78fa      	ldrb	r2, [r7, #3]
 8002e2e:	6879      	ldr	r1, [r7, #4]
 8002e30:	4613      	mov	r3, r2
 8002e32:	011b      	lsls	r3, r3, #4
 8002e34:	1a9b      	subs	r3, r3, r2
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	440b      	add	r3, r1
 8002e3a:	3324      	adds	r3, #36	@ 0x24
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	370c      	adds	r7, #12
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr

08002e4e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002e4e:	b580      	push	{r7, lr}
 8002e50:	b086      	sub	sp, #24
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
 8002e56:	460b      	mov	r3, r1
 8002e58:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	78fa      	ldrb	r2, [r7, #3]
 8002e6a:	4611      	mov	r1, r2
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f004 fab4 	bl	80073da <USB_ReadChInterrupts>
 8002e72:	4603      	mov	r3, r0
 8002e74:	f003 0304 	and.w	r3, r3, #4
 8002e78:	2b04      	cmp	r3, #4
 8002e7a:	d11a      	bne.n	8002eb2 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002e7c:	78fb      	ldrb	r3, [r7, #3]
 8002e7e:	015a      	lsls	r2, r3, #5
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	4413      	add	r3, r2
 8002e84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e88:	461a      	mov	r2, r3
 8002e8a:	2304      	movs	r3, #4
 8002e8c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002e8e:	78fa      	ldrb	r2, [r7, #3]
 8002e90:	6879      	ldr	r1, [r7, #4]
 8002e92:	4613      	mov	r3, r2
 8002e94:	011b      	lsls	r3, r3, #4
 8002e96:	1a9b      	subs	r3, r3, r2
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	440b      	add	r3, r1
 8002e9c:	334d      	adds	r3, #77	@ 0x4d
 8002e9e:	2207      	movs	r2, #7
 8002ea0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	78fa      	ldrb	r2, [r7, #3]
 8002ea8:	4611      	mov	r1, r2
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f005 f839 	bl	8007f22 <USB_HC_Halt>
 8002eb0:	e09e      	b.n	8002ff0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	78fa      	ldrb	r2, [r7, #3]
 8002eb8:	4611      	mov	r1, r2
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f004 fa8d 	bl	80073da <USB_ReadChInterrupts>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ec6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002eca:	d11b      	bne.n	8002f04 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002ecc:	78fb      	ldrb	r3, [r7, #3]
 8002ece:	015a      	lsls	r2, r3, #5
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ed8:	461a      	mov	r2, r3
 8002eda:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ede:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002ee0:	78fa      	ldrb	r2, [r7, #3]
 8002ee2:	6879      	ldr	r1, [r7, #4]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	011b      	lsls	r3, r3, #4
 8002ee8:	1a9b      	subs	r3, r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	334d      	adds	r3, #77	@ 0x4d
 8002ef0:	2208      	movs	r2, #8
 8002ef2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	78fa      	ldrb	r2, [r7, #3]
 8002efa:	4611      	mov	r1, r2
 8002efc:	4618      	mov	r0, r3
 8002efe:	f005 f810 	bl	8007f22 <USB_HC_Halt>
 8002f02:	e075      	b.n	8002ff0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	78fa      	ldrb	r2, [r7, #3]
 8002f0a:	4611      	mov	r1, r2
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f004 fa64 	bl	80073da <USB_ReadChInterrupts>
 8002f12:	4603      	mov	r3, r0
 8002f14:	f003 0308 	and.w	r3, r3, #8
 8002f18:	2b08      	cmp	r3, #8
 8002f1a:	d11a      	bne.n	8002f52 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002f1c:	78fb      	ldrb	r3, [r7, #3]
 8002f1e:	015a      	lsls	r2, r3, #5
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	4413      	add	r3, r2
 8002f24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f28:	461a      	mov	r2, r3
 8002f2a:	2308      	movs	r3, #8
 8002f2c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002f2e:	78fa      	ldrb	r2, [r7, #3]
 8002f30:	6879      	ldr	r1, [r7, #4]
 8002f32:	4613      	mov	r3, r2
 8002f34:	011b      	lsls	r3, r3, #4
 8002f36:	1a9b      	subs	r3, r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	440b      	add	r3, r1
 8002f3c:	334d      	adds	r3, #77	@ 0x4d
 8002f3e:	2206      	movs	r2, #6
 8002f40:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	78fa      	ldrb	r2, [r7, #3]
 8002f48:	4611      	mov	r1, r2
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f004 ffe9 	bl	8007f22 <USB_HC_Halt>
 8002f50:	e04e      	b.n	8002ff0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	78fa      	ldrb	r2, [r7, #3]
 8002f58:	4611      	mov	r1, r2
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f004 fa3d 	bl	80073da <USB_ReadChInterrupts>
 8002f60:	4603      	mov	r3, r0
 8002f62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f6a:	d11b      	bne.n	8002fa4 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002f6c:	78fb      	ldrb	r3, [r7, #3]
 8002f6e:	015a      	lsls	r2, r3, #5
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	4413      	add	r3, r2
 8002f74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f78:	461a      	mov	r2, r3
 8002f7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f7e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002f80:	78fa      	ldrb	r2, [r7, #3]
 8002f82:	6879      	ldr	r1, [r7, #4]
 8002f84:	4613      	mov	r3, r2
 8002f86:	011b      	lsls	r3, r3, #4
 8002f88:	1a9b      	subs	r3, r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	440b      	add	r3, r1
 8002f8e:	334d      	adds	r3, #77	@ 0x4d
 8002f90:	2209      	movs	r2, #9
 8002f92:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	78fa      	ldrb	r2, [r7, #3]
 8002f9a:	4611      	mov	r1, r2
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f004 ffc0 	bl	8007f22 <USB_HC_Halt>
 8002fa2:	e025      	b.n	8002ff0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	78fa      	ldrb	r2, [r7, #3]
 8002faa:	4611      	mov	r1, r2
 8002fac:	4618      	mov	r0, r3
 8002fae:	f004 fa14 	bl	80073da <USB_ReadChInterrupts>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fb8:	2b80      	cmp	r3, #128	@ 0x80
 8002fba:	d119      	bne.n	8002ff0 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002fbc:	78fb      	ldrb	r3, [r7, #3]
 8002fbe:	015a      	lsls	r2, r3, #5
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	4413      	add	r3, r2
 8002fc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fc8:	461a      	mov	r2, r3
 8002fca:	2380      	movs	r3, #128	@ 0x80
 8002fcc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002fce:	78fa      	ldrb	r2, [r7, #3]
 8002fd0:	6879      	ldr	r1, [r7, #4]
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	011b      	lsls	r3, r3, #4
 8002fd6:	1a9b      	subs	r3, r3, r2
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	440b      	add	r3, r1
 8002fdc:	334d      	adds	r3, #77	@ 0x4d
 8002fde:	2207      	movs	r2, #7
 8002fe0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	78fa      	ldrb	r2, [r7, #3]
 8002fe8:	4611      	mov	r1, r2
 8002fea:	4618      	mov	r0, r3
 8002fec:	f004 ff99 	bl	8007f22 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	78fa      	ldrb	r2, [r7, #3]
 8002ff6:	4611      	mov	r1, r2
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f004 f9ee 	bl	80073da <USB_ReadChInterrupts>
 8002ffe:	4603      	mov	r3, r0
 8003000:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003004:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003008:	d112      	bne.n	8003030 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	78fa      	ldrb	r2, [r7, #3]
 8003010:	4611      	mov	r1, r2
 8003012:	4618      	mov	r0, r3
 8003014:	f004 ff85 	bl	8007f22 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003018:	78fb      	ldrb	r3, [r7, #3]
 800301a:	015a      	lsls	r2, r3, #5
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	4413      	add	r3, r2
 8003020:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003024:	461a      	mov	r2, r3
 8003026:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800302a:	6093      	str	r3, [r2, #8]
 800302c:	f000 bd75 	b.w	8003b1a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	78fa      	ldrb	r2, [r7, #3]
 8003036:	4611      	mov	r1, r2
 8003038:	4618      	mov	r0, r3
 800303a:	f004 f9ce 	bl	80073da <USB_ReadChInterrupts>
 800303e:	4603      	mov	r3, r0
 8003040:	f003 0301 	and.w	r3, r3, #1
 8003044:	2b01      	cmp	r3, #1
 8003046:	f040 8128 	bne.w	800329a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800304a:	78fb      	ldrb	r3, [r7, #3]
 800304c:	015a      	lsls	r2, r3, #5
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	4413      	add	r3, r2
 8003052:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003056:	461a      	mov	r2, r3
 8003058:	2320      	movs	r3, #32
 800305a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800305c:	78fa      	ldrb	r2, [r7, #3]
 800305e:	6879      	ldr	r1, [r7, #4]
 8003060:	4613      	mov	r3, r2
 8003062:	011b      	lsls	r3, r3, #4
 8003064:	1a9b      	subs	r3, r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	440b      	add	r3, r1
 800306a:	331b      	adds	r3, #27
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d119      	bne.n	80030a6 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003072:	78fa      	ldrb	r2, [r7, #3]
 8003074:	6879      	ldr	r1, [r7, #4]
 8003076:	4613      	mov	r3, r2
 8003078:	011b      	lsls	r3, r3, #4
 800307a:	1a9b      	subs	r3, r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	440b      	add	r3, r1
 8003080:	331b      	adds	r3, #27
 8003082:	2200      	movs	r2, #0
 8003084:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003086:	78fb      	ldrb	r3, [r7, #3]
 8003088:	015a      	lsls	r2, r3, #5
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	4413      	add	r3, r2
 800308e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	78fa      	ldrb	r2, [r7, #3]
 8003096:	0151      	lsls	r1, r2, #5
 8003098:	693a      	ldr	r2, [r7, #16]
 800309a:	440a      	add	r2, r1
 800309c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80030a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030a4:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	799b      	ldrb	r3, [r3, #6]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d01b      	beq.n	80030e6 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80030ae:	78fa      	ldrb	r2, [r7, #3]
 80030b0:	6879      	ldr	r1, [r7, #4]
 80030b2:	4613      	mov	r3, r2
 80030b4:	011b      	lsls	r3, r3, #4
 80030b6:	1a9b      	subs	r3, r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	440b      	add	r3, r1
 80030bc:	3330      	adds	r3, #48	@ 0x30
 80030be:	6819      	ldr	r1, [r3, #0]
 80030c0:	78fb      	ldrb	r3, [r7, #3]
 80030c2:	015a      	lsls	r2, r3, #5
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	4413      	add	r3, r2
 80030c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030d2:	78fa      	ldrb	r2, [r7, #3]
 80030d4:	1ac9      	subs	r1, r1, r3
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	4613      	mov	r3, r2
 80030da:	011b      	lsls	r3, r3, #4
 80030dc:	1a9b      	subs	r3, r3, r2
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	4403      	add	r3, r0
 80030e2:	3338      	adds	r3, #56	@ 0x38
 80030e4:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80030e6:	78fa      	ldrb	r2, [r7, #3]
 80030e8:	6879      	ldr	r1, [r7, #4]
 80030ea:	4613      	mov	r3, r2
 80030ec:	011b      	lsls	r3, r3, #4
 80030ee:	1a9b      	subs	r3, r3, r2
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	440b      	add	r3, r1
 80030f4:	334d      	adds	r3, #77	@ 0x4d
 80030f6:	2201      	movs	r2, #1
 80030f8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80030fa:	78fa      	ldrb	r2, [r7, #3]
 80030fc:	6879      	ldr	r1, [r7, #4]
 80030fe:	4613      	mov	r3, r2
 8003100:	011b      	lsls	r3, r3, #4
 8003102:	1a9b      	subs	r3, r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	440b      	add	r3, r1
 8003108:	3344      	adds	r3, #68	@ 0x44
 800310a:	2200      	movs	r2, #0
 800310c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800310e:	78fb      	ldrb	r3, [r7, #3]
 8003110:	015a      	lsls	r2, r3, #5
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	4413      	add	r3, r2
 8003116:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800311a:	461a      	mov	r2, r3
 800311c:	2301      	movs	r3, #1
 800311e:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003120:	78fa      	ldrb	r2, [r7, #3]
 8003122:	6879      	ldr	r1, [r7, #4]
 8003124:	4613      	mov	r3, r2
 8003126:	011b      	lsls	r3, r3, #4
 8003128:	1a9b      	subs	r3, r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	440b      	add	r3, r1
 800312e:	3326      	adds	r3, #38	@ 0x26
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00a      	beq.n	800314c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003136:	78fa      	ldrb	r2, [r7, #3]
 8003138:	6879      	ldr	r1, [r7, #4]
 800313a:	4613      	mov	r3, r2
 800313c:	011b      	lsls	r3, r3, #4
 800313e:	1a9b      	subs	r3, r3, r2
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	440b      	add	r3, r1
 8003144:	3326      	adds	r3, #38	@ 0x26
 8003146:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003148:	2b02      	cmp	r3, #2
 800314a:	d110      	bne.n	800316e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	78fa      	ldrb	r2, [r7, #3]
 8003152:	4611      	mov	r1, r2
 8003154:	4618      	mov	r0, r3
 8003156:	f004 fee4 	bl	8007f22 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800315a:	78fb      	ldrb	r3, [r7, #3]
 800315c:	015a      	lsls	r2, r3, #5
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	4413      	add	r3, r2
 8003162:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003166:	461a      	mov	r2, r3
 8003168:	2310      	movs	r3, #16
 800316a:	6093      	str	r3, [r2, #8]
 800316c:	e03d      	b.n	80031ea <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800316e:	78fa      	ldrb	r2, [r7, #3]
 8003170:	6879      	ldr	r1, [r7, #4]
 8003172:	4613      	mov	r3, r2
 8003174:	011b      	lsls	r3, r3, #4
 8003176:	1a9b      	subs	r3, r3, r2
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	440b      	add	r3, r1
 800317c:	3326      	adds	r3, #38	@ 0x26
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	2b03      	cmp	r3, #3
 8003182:	d00a      	beq.n	800319a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003184:	78fa      	ldrb	r2, [r7, #3]
 8003186:	6879      	ldr	r1, [r7, #4]
 8003188:	4613      	mov	r3, r2
 800318a:	011b      	lsls	r3, r3, #4
 800318c:	1a9b      	subs	r3, r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	440b      	add	r3, r1
 8003192:	3326      	adds	r3, #38	@ 0x26
 8003194:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003196:	2b01      	cmp	r3, #1
 8003198:	d127      	bne.n	80031ea <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800319a:	78fb      	ldrb	r3, [r7, #3]
 800319c:	015a      	lsls	r2, r3, #5
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	4413      	add	r3, r2
 80031a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	78fa      	ldrb	r2, [r7, #3]
 80031aa:	0151      	lsls	r1, r2, #5
 80031ac:	693a      	ldr	r2, [r7, #16]
 80031ae:	440a      	add	r2, r1
 80031b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80031b4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80031b8:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80031ba:	78fa      	ldrb	r2, [r7, #3]
 80031bc:	6879      	ldr	r1, [r7, #4]
 80031be:	4613      	mov	r3, r2
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	1a9b      	subs	r3, r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	440b      	add	r3, r1
 80031c8:	334c      	adds	r3, #76	@ 0x4c
 80031ca:	2201      	movs	r2, #1
 80031cc:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80031ce:	78fa      	ldrb	r2, [r7, #3]
 80031d0:	6879      	ldr	r1, [r7, #4]
 80031d2:	4613      	mov	r3, r2
 80031d4:	011b      	lsls	r3, r3, #4
 80031d6:	1a9b      	subs	r3, r3, r2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	440b      	add	r3, r1
 80031dc:	334c      	adds	r3, #76	@ 0x4c
 80031de:	781a      	ldrb	r2, [r3, #0]
 80031e0:	78fb      	ldrb	r3, [r7, #3]
 80031e2:	4619      	mov	r1, r3
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	f007 f9f5 	bl	800a5d4 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	799b      	ldrb	r3, [r3, #6]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d13b      	bne.n	800326a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80031f2:	78fa      	ldrb	r2, [r7, #3]
 80031f4:	6879      	ldr	r1, [r7, #4]
 80031f6:	4613      	mov	r3, r2
 80031f8:	011b      	lsls	r3, r3, #4
 80031fa:	1a9b      	subs	r3, r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	440b      	add	r3, r1
 8003200:	3338      	adds	r3, #56	@ 0x38
 8003202:	6819      	ldr	r1, [r3, #0]
 8003204:	78fa      	ldrb	r2, [r7, #3]
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	4613      	mov	r3, r2
 800320a:	011b      	lsls	r3, r3, #4
 800320c:	1a9b      	subs	r3, r3, r2
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	4403      	add	r3, r0
 8003212:	3328      	adds	r3, #40	@ 0x28
 8003214:	881b      	ldrh	r3, [r3, #0]
 8003216:	440b      	add	r3, r1
 8003218:	1e59      	subs	r1, r3, #1
 800321a:	78fa      	ldrb	r2, [r7, #3]
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	4613      	mov	r3, r2
 8003220:	011b      	lsls	r3, r3, #4
 8003222:	1a9b      	subs	r3, r3, r2
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	4403      	add	r3, r0
 8003228:	3328      	adds	r3, #40	@ 0x28
 800322a:	881b      	ldrh	r3, [r3, #0]
 800322c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	2b00      	cmp	r3, #0
 8003236:	f000 8470 	beq.w	8003b1a <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800323a:	78fa      	ldrb	r2, [r7, #3]
 800323c:	6879      	ldr	r1, [r7, #4]
 800323e:	4613      	mov	r3, r2
 8003240:	011b      	lsls	r3, r3, #4
 8003242:	1a9b      	subs	r3, r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	440b      	add	r3, r1
 8003248:	333c      	adds	r3, #60	@ 0x3c
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	78fa      	ldrb	r2, [r7, #3]
 800324e:	f083 0301 	eor.w	r3, r3, #1
 8003252:	b2d8      	uxtb	r0, r3
 8003254:	6879      	ldr	r1, [r7, #4]
 8003256:	4613      	mov	r3, r2
 8003258:	011b      	lsls	r3, r3, #4
 800325a:	1a9b      	subs	r3, r3, r2
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	440b      	add	r3, r1
 8003260:	333c      	adds	r3, #60	@ 0x3c
 8003262:	4602      	mov	r2, r0
 8003264:	701a      	strb	r2, [r3, #0]
 8003266:	f000 bc58 	b.w	8003b1a <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800326a:	78fa      	ldrb	r2, [r7, #3]
 800326c:	6879      	ldr	r1, [r7, #4]
 800326e:	4613      	mov	r3, r2
 8003270:	011b      	lsls	r3, r3, #4
 8003272:	1a9b      	subs	r3, r3, r2
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	440b      	add	r3, r1
 8003278:	333c      	adds	r3, #60	@ 0x3c
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	78fa      	ldrb	r2, [r7, #3]
 800327e:	f083 0301 	eor.w	r3, r3, #1
 8003282:	b2d8      	uxtb	r0, r3
 8003284:	6879      	ldr	r1, [r7, #4]
 8003286:	4613      	mov	r3, r2
 8003288:	011b      	lsls	r3, r3, #4
 800328a:	1a9b      	subs	r3, r3, r2
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	440b      	add	r3, r1
 8003290:	333c      	adds	r3, #60	@ 0x3c
 8003292:	4602      	mov	r2, r0
 8003294:	701a      	strb	r2, [r3, #0]
 8003296:	f000 bc40 	b.w	8003b1a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	78fa      	ldrb	r2, [r7, #3]
 80032a0:	4611      	mov	r1, r2
 80032a2:	4618      	mov	r0, r3
 80032a4:	f004 f899 	bl	80073da <USB_ReadChInterrupts>
 80032a8:	4603      	mov	r3, r0
 80032aa:	f003 0320 	and.w	r3, r3, #32
 80032ae:	2b20      	cmp	r3, #32
 80032b0:	d131      	bne.n	8003316 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80032b2:	78fb      	ldrb	r3, [r7, #3]
 80032b4:	015a      	lsls	r2, r3, #5
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	4413      	add	r3, r2
 80032ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032be:	461a      	mov	r2, r3
 80032c0:	2320      	movs	r3, #32
 80032c2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80032c4:	78fa      	ldrb	r2, [r7, #3]
 80032c6:	6879      	ldr	r1, [r7, #4]
 80032c8:	4613      	mov	r3, r2
 80032ca:	011b      	lsls	r3, r3, #4
 80032cc:	1a9b      	subs	r3, r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	440b      	add	r3, r1
 80032d2:	331a      	adds	r3, #26
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	f040 841f 	bne.w	8003b1a <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80032dc:	78fa      	ldrb	r2, [r7, #3]
 80032de:	6879      	ldr	r1, [r7, #4]
 80032e0:	4613      	mov	r3, r2
 80032e2:	011b      	lsls	r3, r3, #4
 80032e4:	1a9b      	subs	r3, r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	440b      	add	r3, r1
 80032ea:	331b      	adds	r3, #27
 80032ec:	2201      	movs	r2, #1
 80032ee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80032f0:	78fa      	ldrb	r2, [r7, #3]
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	4613      	mov	r3, r2
 80032f6:	011b      	lsls	r3, r3, #4
 80032f8:	1a9b      	subs	r3, r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	334d      	adds	r3, #77	@ 0x4d
 8003300:	2203      	movs	r2, #3
 8003302:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	78fa      	ldrb	r2, [r7, #3]
 800330a:	4611      	mov	r1, r2
 800330c:	4618      	mov	r0, r3
 800330e:	f004 fe08 	bl	8007f22 <USB_HC_Halt>
 8003312:	f000 bc02 	b.w	8003b1a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	78fa      	ldrb	r2, [r7, #3]
 800331c:	4611      	mov	r1, r2
 800331e:	4618      	mov	r0, r3
 8003320:	f004 f85b 	bl	80073da <USB_ReadChInterrupts>
 8003324:	4603      	mov	r3, r0
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b02      	cmp	r3, #2
 800332c:	f040 8305 	bne.w	800393a <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003330:	78fb      	ldrb	r3, [r7, #3]
 8003332:	015a      	lsls	r2, r3, #5
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	4413      	add	r3, r2
 8003338:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800333c:	461a      	mov	r2, r3
 800333e:	2302      	movs	r3, #2
 8003340:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003342:	78fa      	ldrb	r2, [r7, #3]
 8003344:	6879      	ldr	r1, [r7, #4]
 8003346:	4613      	mov	r3, r2
 8003348:	011b      	lsls	r3, r3, #4
 800334a:	1a9b      	subs	r3, r3, r2
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	440b      	add	r3, r1
 8003350:	334d      	adds	r3, #77	@ 0x4d
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	2b01      	cmp	r3, #1
 8003356:	d114      	bne.n	8003382 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003358:	78fa      	ldrb	r2, [r7, #3]
 800335a:	6879      	ldr	r1, [r7, #4]
 800335c:	4613      	mov	r3, r2
 800335e:	011b      	lsls	r3, r3, #4
 8003360:	1a9b      	subs	r3, r3, r2
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	440b      	add	r3, r1
 8003366:	334d      	adds	r3, #77	@ 0x4d
 8003368:	2202      	movs	r2, #2
 800336a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800336c:	78fa      	ldrb	r2, [r7, #3]
 800336e:	6879      	ldr	r1, [r7, #4]
 8003370:	4613      	mov	r3, r2
 8003372:	011b      	lsls	r3, r3, #4
 8003374:	1a9b      	subs	r3, r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	440b      	add	r3, r1
 800337a:	334c      	adds	r3, #76	@ 0x4c
 800337c:	2201      	movs	r2, #1
 800337e:	701a      	strb	r2, [r3, #0]
 8003380:	e2cc      	b.n	800391c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003382:	78fa      	ldrb	r2, [r7, #3]
 8003384:	6879      	ldr	r1, [r7, #4]
 8003386:	4613      	mov	r3, r2
 8003388:	011b      	lsls	r3, r3, #4
 800338a:	1a9b      	subs	r3, r3, r2
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	440b      	add	r3, r1
 8003390:	334d      	adds	r3, #77	@ 0x4d
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	2b06      	cmp	r3, #6
 8003396:	d114      	bne.n	80033c2 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003398:	78fa      	ldrb	r2, [r7, #3]
 800339a:	6879      	ldr	r1, [r7, #4]
 800339c:	4613      	mov	r3, r2
 800339e:	011b      	lsls	r3, r3, #4
 80033a0:	1a9b      	subs	r3, r3, r2
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	440b      	add	r3, r1
 80033a6:	334d      	adds	r3, #77	@ 0x4d
 80033a8:	2202      	movs	r2, #2
 80033aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80033ac:	78fa      	ldrb	r2, [r7, #3]
 80033ae:	6879      	ldr	r1, [r7, #4]
 80033b0:	4613      	mov	r3, r2
 80033b2:	011b      	lsls	r3, r3, #4
 80033b4:	1a9b      	subs	r3, r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	440b      	add	r3, r1
 80033ba:	334c      	adds	r3, #76	@ 0x4c
 80033bc:	2205      	movs	r2, #5
 80033be:	701a      	strb	r2, [r3, #0]
 80033c0:	e2ac      	b.n	800391c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80033c2:	78fa      	ldrb	r2, [r7, #3]
 80033c4:	6879      	ldr	r1, [r7, #4]
 80033c6:	4613      	mov	r3, r2
 80033c8:	011b      	lsls	r3, r3, #4
 80033ca:	1a9b      	subs	r3, r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	440b      	add	r3, r1
 80033d0:	334d      	adds	r3, #77	@ 0x4d
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	2b07      	cmp	r3, #7
 80033d6:	d00b      	beq.n	80033f0 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80033d8:	78fa      	ldrb	r2, [r7, #3]
 80033da:	6879      	ldr	r1, [r7, #4]
 80033dc:	4613      	mov	r3, r2
 80033de:	011b      	lsls	r3, r3, #4
 80033e0:	1a9b      	subs	r3, r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	440b      	add	r3, r1
 80033e6:	334d      	adds	r3, #77	@ 0x4d
 80033e8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80033ea:	2b09      	cmp	r3, #9
 80033ec:	f040 80a6 	bne.w	800353c <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033f0:	78fa      	ldrb	r2, [r7, #3]
 80033f2:	6879      	ldr	r1, [r7, #4]
 80033f4:	4613      	mov	r3, r2
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	1a9b      	subs	r3, r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	440b      	add	r3, r1
 80033fe:	334d      	adds	r3, #77	@ 0x4d
 8003400:	2202      	movs	r2, #2
 8003402:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003404:	78fa      	ldrb	r2, [r7, #3]
 8003406:	6879      	ldr	r1, [r7, #4]
 8003408:	4613      	mov	r3, r2
 800340a:	011b      	lsls	r3, r3, #4
 800340c:	1a9b      	subs	r3, r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	440b      	add	r3, r1
 8003412:	3344      	adds	r3, #68	@ 0x44
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	1c59      	adds	r1, r3, #1
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	4613      	mov	r3, r2
 800341c:	011b      	lsls	r3, r3, #4
 800341e:	1a9b      	subs	r3, r3, r2
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	4403      	add	r3, r0
 8003424:	3344      	adds	r3, #68	@ 0x44
 8003426:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003428:	78fa      	ldrb	r2, [r7, #3]
 800342a:	6879      	ldr	r1, [r7, #4]
 800342c:	4613      	mov	r3, r2
 800342e:	011b      	lsls	r3, r3, #4
 8003430:	1a9b      	subs	r3, r3, r2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	440b      	add	r3, r1
 8003436:	3344      	adds	r3, #68	@ 0x44
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2b02      	cmp	r3, #2
 800343c:	d943      	bls.n	80034c6 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800343e:	78fa      	ldrb	r2, [r7, #3]
 8003440:	6879      	ldr	r1, [r7, #4]
 8003442:	4613      	mov	r3, r2
 8003444:	011b      	lsls	r3, r3, #4
 8003446:	1a9b      	subs	r3, r3, r2
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	440b      	add	r3, r1
 800344c:	3344      	adds	r3, #68	@ 0x44
 800344e:	2200      	movs	r2, #0
 8003450:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003452:	78fa      	ldrb	r2, [r7, #3]
 8003454:	6879      	ldr	r1, [r7, #4]
 8003456:	4613      	mov	r3, r2
 8003458:	011b      	lsls	r3, r3, #4
 800345a:	1a9b      	subs	r3, r3, r2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	440b      	add	r3, r1
 8003460:	331a      	adds	r3, #26
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	2b01      	cmp	r3, #1
 8003466:	d123      	bne.n	80034b0 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003468:	78fa      	ldrb	r2, [r7, #3]
 800346a:	6879      	ldr	r1, [r7, #4]
 800346c:	4613      	mov	r3, r2
 800346e:	011b      	lsls	r3, r3, #4
 8003470:	1a9b      	subs	r3, r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	440b      	add	r3, r1
 8003476:	331b      	adds	r3, #27
 8003478:	2200      	movs	r2, #0
 800347a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800347c:	78fa      	ldrb	r2, [r7, #3]
 800347e:	6879      	ldr	r1, [r7, #4]
 8003480:	4613      	mov	r3, r2
 8003482:	011b      	lsls	r3, r3, #4
 8003484:	1a9b      	subs	r3, r3, r2
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	440b      	add	r3, r1
 800348a:	331c      	adds	r3, #28
 800348c:	2200      	movs	r2, #0
 800348e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003490:	78fb      	ldrb	r3, [r7, #3]
 8003492:	015a      	lsls	r2, r3, #5
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	4413      	add	r3, r2
 8003498:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	78fa      	ldrb	r2, [r7, #3]
 80034a0:	0151      	lsls	r1, r2, #5
 80034a2:	693a      	ldr	r2, [r7, #16]
 80034a4:	440a      	add	r2, r1
 80034a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80034aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034ae:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80034b0:	78fa      	ldrb	r2, [r7, #3]
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	4613      	mov	r3, r2
 80034b6:	011b      	lsls	r3, r3, #4
 80034b8:	1a9b      	subs	r3, r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	440b      	add	r3, r1
 80034be:	334c      	adds	r3, #76	@ 0x4c
 80034c0:	2204      	movs	r2, #4
 80034c2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034c4:	e229      	b.n	800391a <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80034c6:	78fa      	ldrb	r2, [r7, #3]
 80034c8:	6879      	ldr	r1, [r7, #4]
 80034ca:	4613      	mov	r3, r2
 80034cc:	011b      	lsls	r3, r3, #4
 80034ce:	1a9b      	subs	r3, r3, r2
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	440b      	add	r3, r1
 80034d4:	334c      	adds	r3, #76	@ 0x4c
 80034d6:	2202      	movs	r2, #2
 80034d8:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80034da:	78fa      	ldrb	r2, [r7, #3]
 80034dc:	6879      	ldr	r1, [r7, #4]
 80034de:	4613      	mov	r3, r2
 80034e0:	011b      	lsls	r3, r3, #4
 80034e2:	1a9b      	subs	r3, r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	440b      	add	r3, r1
 80034e8:	3326      	adds	r3, #38	@ 0x26
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00b      	beq.n	8003508 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80034f0:	78fa      	ldrb	r2, [r7, #3]
 80034f2:	6879      	ldr	r1, [r7, #4]
 80034f4:	4613      	mov	r3, r2
 80034f6:	011b      	lsls	r3, r3, #4
 80034f8:	1a9b      	subs	r3, r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	440b      	add	r3, r1
 80034fe:	3326      	adds	r3, #38	@ 0x26
 8003500:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003502:	2b02      	cmp	r3, #2
 8003504:	f040 8209 	bne.w	800391a <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003508:	78fb      	ldrb	r3, [r7, #3]
 800350a:	015a      	lsls	r2, r3, #5
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	4413      	add	r3, r2
 8003510:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800351e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003526:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003528:	78fb      	ldrb	r3, [r7, #3]
 800352a:	015a      	lsls	r2, r3, #5
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	4413      	add	r3, r2
 8003530:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003534:	461a      	mov	r2, r3
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800353a:	e1ee      	b.n	800391a <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800353c:	78fa      	ldrb	r2, [r7, #3]
 800353e:	6879      	ldr	r1, [r7, #4]
 8003540:	4613      	mov	r3, r2
 8003542:	011b      	lsls	r3, r3, #4
 8003544:	1a9b      	subs	r3, r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	440b      	add	r3, r1
 800354a:	334d      	adds	r3, #77	@ 0x4d
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	2b05      	cmp	r3, #5
 8003550:	f040 80c8 	bne.w	80036e4 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003554:	78fa      	ldrb	r2, [r7, #3]
 8003556:	6879      	ldr	r1, [r7, #4]
 8003558:	4613      	mov	r3, r2
 800355a:	011b      	lsls	r3, r3, #4
 800355c:	1a9b      	subs	r3, r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	440b      	add	r3, r1
 8003562:	334d      	adds	r3, #77	@ 0x4d
 8003564:	2202      	movs	r2, #2
 8003566:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003568:	78fa      	ldrb	r2, [r7, #3]
 800356a:	6879      	ldr	r1, [r7, #4]
 800356c:	4613      	mov	r3, r2
 800356e:	011b      	lsls	r3, r3, #4
 8003570:	1a9b      	subs	r3, r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	440b      	add	r3, r1
 8003576:	331b      	adds	r3, #27
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	2b01      	cmp	r3, #1
 800357c:	f040 81ce 	bne.w	800391c <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003580:	78fa      	ldrb	r2, [r7, #3]
 8003582:	6879      	ldr	r1, [r7, #4]
 8003584:	4613      	mov	r3, r2
 8003586:	011b      	lsls	r3, r3, #4
 8003588:	1a9b      	subs	r3, r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	440b      	add	r3, r1
 800358e:	3326      	adds	r3, #38	@ 0x26
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	2b03      	cmp	r3, #3
 8003594:	d16b      	bne.n	800366e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003596:	78fa      	ldrb	r2, [r7, #3]
 8003598:	6879      	ldr	r1, [r7, #4]
 800359a:	4613      	mov	r3, r2
 800359c:	011b      	lsls	r3, r3, #4
 800359e:	1a9b      	subs	r3, r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	440b      	add	r3, r1
 80035a4:	3348      	adds	r3, #72	@ 0x48
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	1c59      	adds	r1, r3, #1
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	4613      	mov	r3, r2
 80035ae:	011b      	lsls	r3, r3, #4
 80035b0:	1a9b      	subs	r3, r3, r2
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	4403      	add	r3, r0
 80035b6:	3348      	adds	r3, #72	@ 0x48
 80035b8:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80035ba:	78fa      	ldrb	r2, [r7, #3]
 80035bc:	6879      	ldr	r1, [r7, #4]
 80035be:	4613      	mov	r3, r2
 80035c0:	011b      	lsls	r3, r3, #4
 80035c2:	1a9b      	subs	r3, r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	440b      	add	r3, r1
 80035c8:	3348      	adds	r3, #72	@ 0x48
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d943      	bls.n	8003658 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80035d0:	78fa      	ldrb	r2, [r7, #3]
 80035d2:	6879      	ldr	r1, [r7, #4]
 80035d4:	4613      	mov	r3, r2
 80035d6:	011b      	lsls	r3, r3, #4
 80035d8:	1a9b      	subs	r3, r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	440b      	add	r3, r1
 80035de:	3348      	adds	r3, #72	@ 0x48
 80035e0:	2200      	movs	r2, #0
 80035e2:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80035e4:	78fa      	ldrb	r2, [r7, #3]
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	4613      	mov	r3, r2
 80035ea:	011b      	lsls	r3, r3, #4
 80035ec:	1a9b      	subs	r3, r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	440b      	add	r3, r1
 80035f2:	331b      	adds	r3, #27
 80035f4:	2200      	movs	r2, #0
 80035f6:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80035f8:	78fa      	ldrb	r2, [r7, #3]
 80035fa:	6879      	ldr	r1, [r7, #4]
 80035fc:	4613      	mov	r3, r2
 80035fe:	011b      	lsls	r3, r3, #4
 8003600:	1a9b      	subs	r3, r3, r2
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	440b      	add	r3, r1
 8003606:	3344      	adds	r3, #68	@ 0x44
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2b02      	cmp	r3, #2
 800360c:	d809      	bhi.n	8003622 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800360e:	78fa      	ldrb	r2, [r7, #3]
 8003610:	6879      	ldr	r1, [r7, #4]
 8003612:	4613      	mov	r3, r2
 8003614:	011b      	lsls	r3, r3, #4
 8003616:	1a9b      	subs	r3, r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	440b      	add	r3, r1
 800361c:	331c      	adds	r3, #28
 800361e:	2201      	movs	r2, #1
 8003620:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003622:	78fb      	ldrb	r3, [r7, #3]
 8003624:	015a      	lsls	r2, r3, #5
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	4413      	add	r3, r2
 800362a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	78fa      	ldrb	r2, [r7, #3]
 8003632:	0151      	lsls	r1, r2, #5
 8003634:	693a      	ldr	r2, [r7, #16]
 8003636:	440a      	add	r2, r1
 8003638:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800363c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003640:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003642:	78fa      	ldrb	r2, [r7, #3]
 8003644:	6879      	ldr	r1, [r7, #4]
 8003646:	4613      	mov	r3, r2
 8003648:	011b      	lsls	r3, r3, #4
 800364a:	1a9b      	subs	r3, r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	440b      	add	r3, r1
 8003650:	334c      	adds	r3, #76	@ 0x4c
 8003652:	2204      	movs	r2, #4
 8003654:	701a      	strb	r2, [r3, #0]
 8003656:	e014      	b.n	8003682 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003658:	78fa      	ldrb	r2, [r7, #3]
 800365a:	6879      	ldr	r1, [r7, #4]
 800365c:	4613      	mov	r3, r2
 800365e:	011b      	lsls	r3, r3, #4
 8003660:	1a9b      	subs	r3, r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	334c      	adds	r3, #76	@ 0x4c
 8003668:	2202      	movs	r2, #2
 800366a:	701a      	strb	r2, [r3, #0]
 800366c:	e009      	b.n	8003682 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800366e:	78fa      	ldrb	r2, [r7, #3]
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	4613      	mov	r3, r2
 8003674:	011b      	lsls	r3, r3, #4
 8003676:	1a9b      	subs	r3, r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	440b      	add	r3, r1
 800367c:	334c      	adds	r3, #76	@ 0x4c
 800367e:	2202      	movs	r2, #2
 8003680:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003682:	78fa      	ldrb	r2, [r7, #3]
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	4613      	mov	r3, r2
 8003688:	011b      	lsls	r3, r3, #4
 800368a:	1a9b      	subs	r3, r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	440b      	add	r3, r1
 8003690:	3326      	adds	r3, #38	@ 0x26
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d00b      	beq.n	80036b0 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003698:	78fa      	ldrb	r2, [r7, #3]
 800369a:	6879      	ldr	r1, [r7, #4]
 800369c:	4613      	mov	r3, r2
 800369e:	011b      	lsls	r3, r3, #4
 80036a0:	1a9b      	subs	r3, r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	440b      	add	r3, r1
 80036a6:	3326      	adds	r3, #38	@ 0x26
 80036a8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	f040 8136 	bne.w	800391c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80036b0:	78fb      	ldrb	r3, [r7, #3]
 80036b2:	015a      	lsls	r2, r3, #5
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	4413      	add	r3, r2
 80036b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80036c6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80036ce:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80036d0:	78fb      	ldrb	r3, [r7, #3]
 80036d2:	015a      	lsls	r2, r3, #5
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	4413      	add	r3, r2
 80036d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036dc:	461a      	mov	r2, r3
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6013      	str	r3, [r2, #0]
 80036e2:	e11b      	b.n	800391c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80036e4:	78fa      	ldrb	r2, [r7, #3]
 80036e6:	6879      	ldr	r1, [r7, #4]
 80036e8:	4613      	mov	r3, r2
 80036ea:	011b      	lsls	r3, r3, #4
 80036ec:	1a9b      	subs	r3, r3, r2
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	440b      	add	r3, r1
 80036f2:	334d      	adds	r3, #77	@ 0x4d
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	2b03      	cmp	r3, #3
 80036f8:	f040 8081 	bne.w	80037fe <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80036fc:	78fa      	ldrb	r2, [r7, #3]
 80036fe:	6879      	ldr	r1, [r7, #4]
 8003700:	4613      	mov	r3, r2
 8003702:	011b      	lsls	r3, r3, #4
 8003704:	1a9b      	subs	r3, r3, r2
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	440b      	add	r3, r1
 800370a:	334d      	adds	r3, #77	@ 0x4d
 800370c:	2202      	movs	r2, #2
 800370e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003710:	78fa      	ldrb	r2, [r7, #3]
 8003712:	6879      	ldr	r1, [r7, #4]
 8003714:	4613      	mov	r3, r2
 8003716:	011b      	lsls	r3, r3, #4
 8003718:	1a9b      	subs	r3, r3, r2
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	440b      	add	r3, r1
 800371e:	331b      	adds	r3, #27
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	2b01      	cmp	r3, #1
 8003724:	f040 80fa 	bne.w	800391c <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003728:	78fa      	ldrb	r2, [r7, #3]
 800372a:	6879      	ldr	r1, [r7, #4]
 800372c:	4613      	mov	r3, r2
 800372e:	011b      	lsls	r3, r3, #4
 8003730:	1a9b      	subs	r3, r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	440b      	add	r3, r1
 8003736:	334c      	adds	r3, #76	@ 0x4c
 8003738:	2202      	movs	r2, #2
 800373a:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800373c:	78fb      	ldrb	r3, [r7, #3]
 800373e:	015a      	lsls	r2, r3, #5
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	4413      	add	r3, r2
 8003744:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	78fa      	ldrb	r2, [r7, #3]
 800374c:	0151      	lsls	r1, r2, #5
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	440a      	add	r2, r1
 8003752:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003756:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800375a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800375c:	78fb      	ldrb	r3, [r7, #3]
 800375e:	015a      	lsls	r2, r3, #5
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	4413      	add	r3, r2
 8003764:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	78fa      	ldrb	r2, [r7, #3]
 800376c:	0151      	lsls	r1, r2, #5
 800376e:	693a      	ldr	r2, [r7, #16]
 8003770:	440a      	add	r2, r1
 8003772:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003776:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800377a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800377c:	78fb      	ldrb	r3, [r7, #3]
 800377e:	015a      	lsls	r2, r3, #5
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	4413      	add	r3, r2
 8003784:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	78fa      	ldrb	r2, [r7, #3]
 800378c:	0151      	lsls	r1, r2, #5
 800378e:	693a      	ldr	r2, [r7, #16]
 8003790:	440a      	add	r2, r1
 8003792:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003796:	f023 0320 	bic.w	r3, r3, #32
 800379a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800379c:	78fa      	ldrb	r2, [r7, #3]
 800379e:	6879      	ldr	r1, [r7, #4]
 80037a0:	4613      	mov	r3, r2
 80037a2:	011b      	lsls	r3, r3, #4
 80037a4:	1a9b      	subs	r3, r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	440b      	add	r3, r1
 80037aa:	3326      	adds	r3, #38	@ 0x26
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00b      	beq.n	80037ca <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80037b2:	78fa      	ldrb	r2, [r7, #3]
 80037b4:	6879      	ldr	r1, [r7, #4]
 80037b6:	4613      	mov	r3, r2
 80037b8:	011b      	lsls	r3, r3, #4
 80037ba:	1a9b      	subs	r3, r3, r2
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	440b      	add	r3, r1
 80037c0:	3326      	adds	r3, #38	@ 0x26
 80037c2:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	f040 80a9 	bne.w	800391c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80037ca:	78fb      	ldrb	r3, [r7, #3]
 80037cc:	015a      	lsls	r2, r3, #5
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	4413      	add	r3, r2
 80037d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80037e0:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80037e8:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80037ea:	78fb      	ldrb	r3, [r7, #3]
 80037ec:	015a      	lsls	r2, r3, #5
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	4413      	add	r3, r2
 80037f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037f6:	461a      	mov	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6013      	str	r3, [r2, #0]
 80037fc:	e08e      	b.n	800391c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80037fe:	78fa      	ldrb	r2, [r7, #3]
 8003800:	6879      	ldr	r1, [r7, #4]
 8003802:	4613      	mov	r3, r2
 8003804:	011b      	lsls	r3, r3, #4
 8003806:	1a9b      	subs	r3, r3, r2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	440b      	add	r3, r1
 800380c:	334d      	adds	r3, #77	@ 0x4d
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	2b04      	cmp	r3, #4
 8003812:	d143      	bne.n	800389c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003814:	78fa      	ldrb	r2, [r7, #3]
 8003816:	6879      	ldr	r1, [r7, #4]
 8003818:	4613      	mov	r3, r2
 800381a:	011b      	lsls	r3, r3, #4
 800381c:	1a9b      	subs	r3, r3, r2
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	440b      	add	r3, r1
 8003822:	334d      	adds	r3, #77	@ 0x4d
 8003824:	2202      	movs	r2, #2
 8003826:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003828:	78fa      	ldrb	r2, [r7, #3]
 800382a:	6879      	ldr	r1, [r7, #4]
 800382c:	4613      	mov	r3, r2
 800382e:	011b      	lsls	r3, r3, #4
 8003830:	1a9b      	subs	r3, r3, r2
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	440b      	add	r3, r1
 8003836:	334c      	adds	r3, #76	@ 0x4c
 8003838:	2202      	movs	r2, #2
 800383a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800383c:	78fa      	ldrb	r2, [r7, #3]
 800383e:	6879      	ldr	r1, [r7, #4]
 8003840:	4613      	mov	r3, r2
 8003842:	011b      	lsls	r3, r3, #4
 8003844:	1a9b      	subs	r3, r3, r2
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	440b      	add	r3, r1
 800384a:	3326      	adds	r3, #38	@ 0x26
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00a      	beq.n	8003868 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003852:	78fa      	ldrb	r2, [r7, #3]
 8003854:	6879      	ldr	r1, [r7, #4]
 8003856:	4613      	mov	r3, r2
 8003858:	011b      	lsls	r3, r3, #4
 800385a:	1a9b      	subs	r3, r3, r2
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	440b      	add	r3, r1
 8003860:	3326      	adds	r3, #38	@ 0x26
 8003862:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003864:	2b02      	cmp	r3, #2
 8003866:	d159      	bne.n	800391c <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003868:	78fb      	ldrb	r3, [r7, #3]
 800386a:	015a      	lsls	r2, r3, #5
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	4413      	add	r3, r2
 8003870:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800387e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003886:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003888:	78fb      	ldrb	r3, [r7, #3]
 800388a:	015a      	lsls	r2, r3, #5
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	4413      	add	r3, r2
 8003890:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003894:	461a      	mov	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6013      	str	r3, [r2, #0]
 800389a:	e03f      	b.n	800391c <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 800389c:	78fa      	ldrb	r2, [r7, #3]
 800389e:	6879      	ldr	r1, [r7, #4]
 80038a0:	4613      	mov	r3, r2
 80038a2:	011b      	lsls	r3, r3, #4
 80038a4:	1a9b      	subs	r3, r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	440b      	add	r3, r1
 80038aa:	334d      	adds	r3, #77	@ 0x4d
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	2b08      	cmp	r3, #8
 80038b0:	d126      	bne.n	8003900 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80038b2:	78fa      	ldrb	r2, [r7, #3]
 80038b4:	6879      	ldr	r1, [r7, #4]
 80038b6:	4613      	mov	r3, r2
 80038b8:	011b      	lsls	r3, r3, #4
 80038ba:	1a9b      	subs	r3, r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	440b      	add	r3, r1
 80038c0:	334d      	adds	r3, #77	@ 0x4d
 80038c2:	2202      	movs	r2, #2
 80038c4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80038c6:	78fa      	ldrb	r2, [r7, #3]
 80038c8:	6879      	ldr	r1, [r7, #4]
 80038ca:	4613      	mov	r3, r2
 80038cc:	011b      	lsls	r3, r3, #4
 80038ce:	1a9b      	subs	r3, r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	440b      	add	r3, r1
 80038d4:	3344      	adds	r3, #68	@ 0x44
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	1c59      	adds	r1, r3, #1
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	4613      	mov	r3, r2
 80038de:	011b      	lsls	r3, r3, #4
 80038e0:	1a9b      	subs	r3, r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	4403      	add	r3, r0
 80038e6:	3344      	adds	r3, #68	@ 0x44
 80038e8:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80038ea:	78fa      	ldrb	r2, [r7, #3]
 80038ec:	6879      	ldr	r1, [r7, #4]
 80038ee:	4613      	mov	r3, r2
 80038f0:	011b      	lsls	r3, r3, #4
 80038f2:	1a9b      	subs	r3, r3, r2
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	440b      	add	r3, r1
 80038f8:	334c      	adds	r3, #76	@ 0x4c
 80038fa:	2204      	movs	r2, #4
 80038fc:	701a      	strb	r2, [r3, #0]
 80038fe:	e00d      	b.n	800391c <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003900:	78fa      	ldrb	r2, [r7, #3]
 8003902:	6879      	ldr	r1, [r7, #4]
 8003904:	4613      	mov	r3, r2
 8003906:	011b      	lsls	r3, r3, #4
 8003908:	1a9b      	subs	r3, r3, r2
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	440b      	add	r3, r1
 800390e:	334d      	adds	r3, #77	@ 0x4d
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	2b02      	cmp	r3, #2
 8003914:	f000 8100 	beq.w	8003b18 <HCD_HC_IN_IRQHandler+0xcca>
 8003918:	e000      	b.n	800391c <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800391a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800391c:	78fa      	ldrb	r2, [r7, #3]
 800391e:	6879      	ldr	r1, [r7, #4]
 8003920:	4613      	mov	r3, r2
 8003922:	011b      	lsls	r3, r3, #4
 8003924:	1a9b      	subs	r3, r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	440b      	add	r3, r1
 800392a:	334c      	adds	r3, #76	@ 0x4c
 800392c:	781a      	ldrb	r2, [r3, #0]
 800392e:	78fb      	ldrb	r3, [r7, #3]
 8003930:	4619      	mov	r1, r3
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f006 fe4e 	bl	800a5d4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003938:	e0ef      	b.n	8003b1a <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	78fa      	ldrb	r2, [r7, #3]
 8003940:	4611      	mov	r1, r2
 8003942:	4618      	mov	r0, r3
 8003944:	f003 fd49 	bl	80073da <USB_ReadChInterrupts>
 8003948:	4603      	mov	r3, r0
 800394a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800394e:	2b40      	cmp	r3, #64	@ 0x40
 8003950:	d12f      	bne.n	80039b2 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003952:	78fb      	ldrb	r3, [r7, #3]
 8003954:	015a      	lsls	r2, r3, #5
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	4413      	add	r3, r2
 800395a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800395e:	461a      	mov	r2, r3
 8003960:	2340      	movs	r3, #64	@ 0x40
 8003962:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003964:	78fa      	ldrb	r2, [r7, #3]
 8003966:	6879      	ldr	r1, [r7, #4]
 8003968:	4613      	mov	r3, r2
 800396a:	011b      	lsls	r3, r3, #4
 800396c:	1a9b      	subs	r3, r3, r2
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	440b      	add	r3, r1
 8003972:	334d      	adds	r3, #77	@ 0x4d
 8003974:	2205      	movs	r2, #5
 8003976:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003978:	78fa      	ldrb	r2, [r7, #3]
 800397a:	6879      	ldr	r1, [r7, #4]
 800397c:	4613      	mov	r3, r2
 800397e:	011b      	lsls	r3, r3, #4
 8003980:	1a9b      	subs	r3, r3, r2
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	440b      	add	r3, r1
 8003986:	331a      	adds	r3, #26
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d109      	bne.n	80039a2 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800398e:	78fa      	ldrb	r2, [r7, #3]
 8003990:	6879      	ldr	r1, [r7, #4]
 8003992:	4613      	mov	r3, r2
 8003994:	011b      	lsls	r3, r3, #4
 8003996:	1a9b      	subs	r3, r3, r2
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	440b      	add	r3, r1
 800399c:	3344      	adds	r3, #68	@ 0x44
 800399e:	2200      	movs	r2, #0
 80039a0:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	78fa      	ldrb	r2, [r7, #3]
 80039a8:	4611      	mov	r1, r2
 80039aa:	4618      	mov	r0, r3
 80039ac:	f004 fab9 	bl	8007f22 <USB_HC_Halt>
 80039b0:	e0b3      	b.n	8003b1a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	78fa      	ldrb	r2, [r7, #3]
 80039b8:	4611      	mov	r1, r2
 80039ba:	4618      	mov	r0, r3
 80039bc:	f003 fd0d 	bl	80073da <USB_ReadChInterrupts>
 80039c0:	4603      	mov	r3, r0
 80039c2:	f003 0310 	and.w	r3, r3, #16
 80039c6:	2b10      	cmp	r3, #16
 80039c8:	f040 80a7 	bne.w	8003b1a <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80039cc:	78fa      	ldrb	r2, [r7, #3]
 80039ce:	6879      	ldr	r1, [r7, #4]
 80039d0:	4613      	mov	r3, r2
 80039d2:	011b      	lsls	r3, r3, #4
 80039d4:	1a9b      	subs	r3, r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	440b      	add	r3, r1
 80039da:	3326      	adds	r3, #38	@ 0x26
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	2b03      	cmp	r3, #3
 80039e0:	d11b      	bne.n	8003a1a <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80039e2:	78fa      	ldrb	r2, [r7, #3]
 80039e4:	6879      	ldr	r1, [r7, #4]
 80039e6:	4613      	mov	r3, r2
 80039e8:	011b      	lsls	r3, r3, #4
 80039ea:	1a9b      	subs	r3, r3, r2
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	440b      	add	r3, r1
 80039f0:	3344      	adds	r3, #68	@ 0x44
 80039f2:	2200      	movs	r2, #0
 80039f4:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80039f6:	78fa      	ldrb	r2, [r7, #3]
 80039f8:	6879      	ldr	r1, [r7, #4]
 80039fa:	4613      	mov	r3, r2
 80039fc:	011b      	lsls	r3, r3, #4
 80039fe:	1a9b      	subs	r3, r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	440b      	add	r3, r1
 8003a04:	334d      	adds	r3, #77	@ 0x4d
 8003a06:	2204      	movs	r2, #4
 8003a08:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	78fa      	ldrb	r2, [r7, #3]
 8003a10:	4611      	mov	r1, r2
 8003a12:	4618      	mov	r0, r3
 8003a14:	f004 fa85 	bl	8007f22 <USB_HC_Halt>
 8003a18:	e03f      	b.n	8003a9a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a1a:	78fa      	ldrb	r2, [r7, #3]
 8003a1c:	6879      	ldr	r1, [r7, #4]
 8003a1e:	4613      	mov	r3, r2
 8003a20:	011b      	lsls	r3, r3, #4
 8003a22:	1a9b      	subs	r3, r3, r2
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	440b      	add	r3, r1
 8003a28:	3326      	adds	r3, #38	@ 0x26
 8003a2a:	781b      	ldrb	r3, [r3, #0]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d00a      	beq.n	8003a46 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003a30:	78fa      	ldrb	r2, [r7, #3]
 8003a32:	6879      	ldr	r1, [r7, #4]
 8003a34:	4613      	mov	r3, r2
 8003a36:	011b      	lsls	r3, r3, #4
 8003a38:	1a9b      	subs	r3, r3, r2
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	440b      	add	r3, r1
 8003a3e:	3326      	adds	r3, #38	@ 0x26
 8003a40:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d129      	bne.n	8003a9a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003a46:	78fa      	ldrb	r2, [r7, #3]
 8003a48:	6879      	ldr	r1, [r7, #4]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	011b      	lsls	r3, r3, #4
 8003a4e:	1a9b      	subs	r3, r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	440b      	add	r3, r1
 8003a54:	3344      	adds	r3, #68	@ 0x44
 8003a56:	2200      	movs	r2, #0
 8003a58:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	799b      	ldrb	r3, [r3, #6]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00a      	beq.n	8003a78 <HCD_HC_IN_IRQHandler+0xc2a>
 8003a62:	78fa      	ldrb	r2, [r7, #3]
 8003a64:	6879      	ldr	r1, [r7, #4]
 8003a66:	4613      	mov	r3, r2
 8003a68:	011b      	lsls	r3, r3, #4
 8003a6a:	1a9b      	subs	r3, r3, r2
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	440b      	add	r3, r1
 8003a70:	331b      	adds	r3, #27
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d110      	bne.n	8003a9a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003a78:	78fa      	ldrb	r2, [r7, #3]
 8003a7a:	6879      	ldr	r1, [r7, #4]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	011b      	lsls	r3, r3, #4
 8003a80:	1a9b      	subs	r3, r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	440b      	add	r3, r1
 8003a86:	334d      	adds	r3, #77	@ 0x4d
 8003a88:	2204      	movs	r2, #4
 8003a8a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	78fa      	ldrb	r2, [r7, #3]
 8003a92:	4611      	mov	r1, r2
 8003a94:	4618      	mov	r0, r3
 8003a96:	f004 fa44 	bl	8007f22 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003a9a:	78fa      	ldrb	r2, [r7, #3]
 8003a9c:	6879      	ldr	r1, [r7, #4]
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	011b      	lsls	r3, r3, #4
 8003aa2:	1a9b      	subs	r3, r3, r2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	440b      	add	r3, r1
 8003aa8:	331b      	adds	r3, #27
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d129      	bne.n	8003b04 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003ab0:	78fa      	ldrb	r2, [r7, #3]
 8003ab2:	6879      	ldr	r1, [r7, #4]
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	011b      	lsls	r3, r3, #4
 8003ab8:	1a9b      	subs	r3, r3, r2
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	440b      	add	r3, r1
 8003abe:	331b      	adds	r3, #27
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003ac4:	78fb      	ldrb	r3, [r7, #3]
 8003ac6:	015a      	lsls	r2, r3, #5
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	4413      	add	r3, r2
 8003acc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	78fa      	ldrb	r2, [r7, #3]
 8003ad4:	0151      	lsls	r1, r2, #5
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	440a      	add	r2, r1
 8003ada:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003ade:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ae2:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003ae4:	78fb      	ldrb	r3, [r7, #3]
 8003ae6:	015a      	lsls	r2, r3, #5
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	4413      	add	r3, r2
 8003aec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	78fa      	ldrb	r2, [r7, #3]
 8003af4:	0151      	lsls	r1, r2, #5
 8003af6:	693a      	ldr	r2, [r7, #16]
 8003af8:	440a      	add	r2, r1
 8003afa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003afe:	f043 0320 	orr.w	r3, r3, #32
 8003b02:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003b04:	78fb      	ldrb	r3, [r7, #3]
 8003b06:	015a      	lsls	r2, r3, #5
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	4413      	add	r3, r2
 8003b0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b10:	461a      	mov	r2, r3
 8003b12:	2310      	movs	r3, #16
 8003b14:	6093      	str	r3, [r2, #8]
 8003b16:	e000      	b.n	8003b1a <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003b18:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003b1a:	3718      	adds	r7, #24
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	460b      	mov	r3, r1
 8003b2a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	78fa      	ldrb	r2, [r7, #3]
 8003b3c:	4611      	mov	r1, r2
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f003 fc4b 	bl	80073da <USB_ReadChInterrupts>
 8003b44:	4603      	mov	r3, r0
 8003b46:	f003 0304 	and.w	r3, r3, #4
 8003b4a:	2b04      	cmp	r3, #4
 8003b4c:	d11b      	bne.n	8003b86 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003b4e:	78fb      	ldrb	r3, [r7, #3]
 8003b50:	015a      	lsls	r2, r3, #5
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	4413      	add	r3, r2
 8003b56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	2304      	movs	r3, #4
 8003b5e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003b60:	78fa      	ldrb	r2, [r7, #3]
 8003b62:	6879      	ldr	r1, [r7, #4]
 8003b64:	4613      	mov	r3, r2
 8003b66:	011b      	lsls	r3, r3, #4
 8003b68:	1a9b      	subs	r3, r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	440b      	add	r3, r1
 8003b6e:	334d      	adds	r3, #77	@ 0x4d
 8003b70:	2207      	movs	r2, #7
 8003b72:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	78fa      	ldrb	r2, [r7, #3]
 8003b7a:	4611      	mov	r1, r2
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f004 f9d0 	bl	8007f22 <USB_HC_Halt>
 8003b82:	f000 bc89 	b.w	8004498 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	78fa      	ldrb	r2, [r7, #3]
 8003b8c:	4611      	mov	r1, r2
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f003 fc23 	bl	80073da <USB_ReadChInterrupts>
 8003b94:	4603      	mov	r3, r0
 8003b96:	f003 0320 	and.w	r3, r3, #32
 8003b9a:	2b20      	cmp	r3, #32
 8003b9c:	f040 8082 	bne.w	8003ca4 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003ba0:	78fb      	ldrb	r3, [r7, #3]
 8003ba2:	015a      	lsls	r2, r3, #5
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bac:	461a      	mov	r2, r3
 8003bae:	2320      	movs	r3, #32
 8003bb0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003bb2:	78fa      	ldrb	r2, [r7, #3]
 8003bb4:	6879      	ldr	r1, [r7, #4]
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	011b      	lsls	r3, r3, #4
 8003bba:	1a9b      	subs	r3, r3, r2
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	440b      	add	r3, r1
 8003bc0:	3319      	adds	r3, #25
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d124      	bne.n	8003c12 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003bc8:	78fa      	ldrb	r2, [r7, #3]
 8003bca:	6879      	ldr	r1, [r7, #4]
 8003bcc:	4613      	mov	r3, r2
 8003bce:	011b      	lsls	r3, r3, #4
 8003bd0:	1a9b      	subs	r3, r3, r2
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	440b      	add	r3, r1
 8003bd6:	3319      	adds	r3, #25
 8003bd8:	2200      	movs	r2, #0
 8003bda:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003bdc:	78fa      	ldrb	r2, [r7, #3]
 8003bde:	6879      	ldr	r1, [r7, #4]
 8003be0:	4613      	mov	r3, r2
 8003be2:	011b      	lsls	r3, r3, #4
 8003be4:	1a9b      	subs	r3, r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	440b      	add	r3, r1
 8003bea:	334c      	adds	r3, #76	@ 0x4c
 8003bec:	2202      	movs	r2, #2
 8003bee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003bf0:	78fa      	ldrb	r2, [r7, #3]
 8003bf2:	6879      	ldr	r1, [r7, #4]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	011b      	lsls	r3, r3, #4
 8003bf8:	1a9b      	subs	r3, r3, r2
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	440b      	add	r3, r1
 8003bfe:	334d      	adds	r3, #77	@ 0x4d
 8003c00:	2203      	movs	r2, #3
 8003c02:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	78fa      	ldrb	r2, [r7, #3]
 8003c0a:	4611      	mov	r1, r2
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f004 f988 	bl	8007f22 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8003c12:	78fa      	ldrb	r2, [r7, #3]
 8003c14:	6879      	ldr	r1, [r7, #4]
 8003c16:	4613      	mov	r3, r2
 8003c18:	011b      	lsls	r3, r3, #4
 8003c1a:	1a9b      	subs	r3, r3, r2
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	440b      	add	r3, r1
 8003c20:	331a      	adds	r3, #26
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	f040 8437 	bne.w	8004498 <HCD_HC_OUT_IRQHandler+0x978>
 8003c2a:	78fa      	ldrb	r2, [r7, #3]
 8003c2c:	6879      	ldr	r1, [r7, #4]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	011b      	lsls	r3, r3, #4
 8003c32:	1a9b      	subs	r3, r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	440b      	add	r3, r1
 8003c38:	331b      	adds	r3, #27
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	f040 842b 	bne.w	8004498 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8003c42:	78fa      	ldrb	r2, [r7, #3]
 8003c44:	6879      	ldr	r1, [r7, #4]
 8003c46:	4613      	mov	r3, r2
 8003c48:	011b      	lsls	r3, r3, #4
 8003c4a:	1a9b      	subs	r3, r3, r2
 8003c4c:	009b      	lsls	r3, r3, #2
 8003c4e:	440b      	add	r3, r1
 8003c50:	3326      	adds	r3, #38	@ 0x26
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d009      	beq.n	8003c6c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003c58:	78fa      	ldrb	r2, [r7, #3]
 8003c5a:	6879      	ldr	r1, [r7, #4]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	011b      	lsls	r3, r3, #4
 8003c60:	1a9b      	subs	r3, r3, r2
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	440b      	add	r3, r1
 8003c66:	331b      	adds	r3, #27
 8003c68:	2201      	movs	r2, #1
 8003c6a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003c6c:	78fa      	ldrb	r2, [r7, #3]
 8003c6e:	6879      	ldr	r1, [r7, #4]
 8003c70:	4613      	mov	r3, r2
 8003c72:	011b      	lsls	r3, r3, #4
 8003c74:	1a9b      	subs	r3, r3, r2
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	440b      	add	r3, r1
 8003c7a:	334d      	adds	r3, #77	@ 0x4d
 8003c7c:	2203      	movs	r2, #3
 8003c7e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	78fa      	ldrb	r2, [r7, #3]
 8003c86:	4611      	mov	r1, r2
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f004 f94a 	bl	8007f22 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003c8e:	78fa      	ldrb	r2, [r7, #3]
 8003c90:	6879      	ldr	r1, [r7, #4]
 8003c92:	4613      	mov	r3, r2
 8003c94:	011b      	lsls	r3, r3, #4
 8003c96:	1a9b      	subs	r3, r3, r2
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	440b      	add	r3, r1
 8003c9c:	3344      	adds	r3, #68	@ 0x44
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	601a      	str	r2, [r3, #0]
 8003ca2:	e3f9      	b.n	8004498 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	78fa      	ldrb	r2, [r7, #3]
 8003caa:	4611      	mov	r1, r2
 8003cac:	4618      	mov	r0, r3
 8003cae:	f003 fb94 	bl	80073da <USB_ReadChInterrupts>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cbc:	d111      	bne.n	8003ce2 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003cbe:	78fb      	ldrb	r3, [r7, #3]
 8003cc0:	015a      	lsls	r2, r3, #5
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	4413      	add	r3, r2
 8003cc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cca:	461a      	mov	r2, r3
 8003ccc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003cd0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	78fa      	ldrb	r2, [r7, #3]
 8003cd8:	4611      	mov	r1, r2
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f004 f921 	bl	8007f22 <USB_HC_Halt>
 8003ce0:	e3da      	b.n	8004498 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	78fa      	ldrb	r2, [r7, #3]
 8003ce8:	4611      	mov	r1, r2
 8003cea:	4618      	mov	r0, r3
 8003cec:	f003 fb75 	bl	80073da <USB_ReadChInterrupts>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	f003 0301 	and.w	r3, r3, #1
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d168      	bne.n	8003dcc <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003cfa:	78fa      	ldrb	r2, [r7, #3]
 8003cfc:	6879      	ldr	r1, [r7, #4]
 8003cfe:	4613      	mov	r3, r2
 8003d00:	011b      	lsls	r3, r3, #4
 8003d02:	1a9b      	subs	r3, r3, r2
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	440b      	add	r3, r1
 8003d08:	3344      	adds	r3, #68	@ 0x44
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	78fa      	ldrb	r2, [r7, #3]
 8003d14:	4611      	mov	r1, r2
 8003d16:	4618      	mov	r0, r3
 8003d18:	f003 fb5f 	bl	80073da <USB_ReadChInterrupts>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d22:	2b40      	cmp	r3, #64	@ 0x40
 8003d24:	d112      	bne.n	8003d4c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003d26:	78fa      	ldrb	r2, [r7, #3]
 8003d28:	6879      	ldr	r1, [r7, #4]
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	011b      	lsls	r3, r3, #4
 8003d2e:	1a9b      	subs	r3, r3, r2
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	440b      	add	r3, r1
 8003d34:	3319      	adds	r3, #25
 8003d36:	2201      	movs	r2, #1
 8003d38:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003d3a:	78fb      	ldrb	r3, [r7, #3]
 8003d3c:	015a      	lsls	r2, r3, #5
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	4413      	add	r3, r2
 8003d42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d46:	461a      	mov	r2, r3
 8003d48:	2340      	movs	r3, #64	@ 0x40
 8003d4a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003d4c:	78fa      	ldrb	r2, [r7, #3]
 8003d4e:	6879      	ldr	r1, [r7, #4]
 8003d50:	4613      	mov	r3, r2
 8003d52:	011b      	lsls	r3, r3, #4
 8003d54:	1a9b      	subs	r3, r3, r2
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	440b      	add	r3, r1
 8003d5a:	331b      	adds	r3, #27
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d019      	beq.n	8003d96 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003d62:	78fa      	ldrb	r2, [r7, #3]
 8003d64:	6879      	ldr	r1, [r7, #4]
 8003d66:	4613      	mov	r3, r2
 8003d68:	011b      	lsls	r3, r3, #4
 8003d6a:	1a9b      	subs	r3, r3, r2
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	440b      	add	r3, r1
 8003d70:	331b      	adds	r3, #27
 8003d72:	2200      	movs	r2, #0
 8003d74:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003d76:	78fb      	ldrb	r3, [r7, #3]
 8003d78:	015a      	lsls	r2, r3, #5
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	4413      	add	r3, r2
 8003d7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	78fa      	ldrb	r2, [r7, #3]
 8003d86:	0151      	lsls	r1, r2, #5
 8003d88:	693a      	ldr	r2, [r7, #16]
 8003d8a:	440a      	add	r2, r1
 8003d8c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d94:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003d96:	78fb      	ldrb	r3, [r7, #3]
 8003d98:	015a      	lsls	r2, r3, #5
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	4413      	add	r3, r2
 8003d9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003da2:	461a      	mov	r2, r3
 8003da4:	2301      	movs	r3, #1
 8003da6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003da8:	78fa      	ldrb	r2, [r7, #3]
 8003daa:	6879      	ldr	r1, [r7, #4]
 8003dac:	4613      	mov	r3, r2
 8003dae:	011b      	lsls	r3, r3, #4
 8003db0:	1a9b      	subs	r3, r3, r2
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	440b      	add	r3, r1
 8003db6:	334d      	adds	r3, #77	@ 0x4d
 8003db8:	2201      	movs	r2, #1
 8003dba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	78fa      	ldrb	r2, [r7, #3]
 8003dc2:	4611      	mov	r1, r2
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f004 f8ac 	bl	8007f22 <USB_HC_Halt>
 8003dca:	e365      	b.n	8004498 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	78fa      	ldrb	r2, [r7, #3]
 8003dd2:	4611      	mov	r1, r2
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f003 fb00 	bl	80073da <USB_ReadChInterrupts>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003de0:	2b40      	cmp	r3, #64	@ 0x40
 8003de2:	d139      	bne.n	8003e58 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003de4:	78fa      	ldrb	r2, [r7, #3]
 8003de6:	6879      	ldr	r1, [r7, #4]
 8003de8:	4613      	mov	r3, r2
 8003dea:	011b      	lsls	r3, r3, #4
 8003dec:	1a9b      	subs	r3, r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	440b      	add	r3, r1
 8003df2:	334d      	adds	r3, #77	@ 0x4d
 8003df4:	2205      	movs	r2, #5
 8003df6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003df8:	78fa      	ldrb	r2, [r7, #3]
 8003dfa:	6879      	ldr	r1, [r7, #4]
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	011b      	lsls	r3, r3, #4
 8003e00:	1a9b      	subs	r3, r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	440b      	add	r3, r1
 8003e06:	331a      	adds	r3, #26
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d109      	bne.n	8003e22 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003e0e:	78fa      	ldrb	r2, [r7, #3]
 8003e10:	6879      	ldr	r1, [r7, #4]
 8003e12:	4613      	mov	r3, r2
 8003e14:	011b      	lsls	r3, r3, #4
 8003e16:	1a9b      	subs	r3, r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	440b      	add	r3, r1
 8003e1c:	3319      	adds	r3, #25
 8003e1e:	2201      	movs	r2, #1
 8003e20:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8003e22:	78fa      	ldrb	r2, [r7, #3]
 8003e24:	6879      	ldr	r1, [r7, #4]
 8003e26:	4613      	mov	r3, r2
 8003e28:	011b      	lsls	r3, r3, #4
 8003e2a:	1a9b      	subs	r3, r3, r2
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	440b      	add	r3, r1
 8003e30:	3344      	adds	r3, #68	@ 0x44
 8003e32:	2200      	movs	r2, #0
 8003e34:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	78fa      	ldrb	r2, [r7, #3]
 8003e3c:	4611      	mov	r1, r2
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f004 f86f 	bl	8007f22 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003e44:	78fb      	ldrb	r3, [r7, #3]
 8003e46:	015a      	lsls	r2, r3, #5
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	4413      	add	r3, r2
 8003e4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e50:	461a      	mov	r2, r3
 8003e52:	2340      	movs	r3, #64	@ 0x40
 8003e54:	6093      	str	r3, [r2, #8]
 8003e56:	e31f      	b.n	8004498 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	78fa      	ldrb	r2, [r7, #3]
 8003e5e:	4611      	mov	r1, r2
 8003e60:	4618      	mov	r0, r3
 8003e62:	f003 faba 	bl	80073da <USB_ReadChInterrupts>
 8003e66:	4603      	mov	r3, r0
 8003e68:	f003 0308 	and.w	r3, r3, #8
 8003e6c:	2b08      	cmp	r3, #8
 8003e6e:	d11a      	bne.n	8003ea6 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003e70:	78fb      	ldrb	r3, [r7, #3]
 8003e72:	015a      	lsls	r2, r3, #5
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	4413      	add	r3, r2
 8003e78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	2308      	movs	r3, #8
 8003e80:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003e82:	78fa      	ldrb	r2, [r7, #3]
 8003e84:	6879      	ldr	r1, [r7, #4]
 8003e86:	4613      	mov	r3, r2
 8003e88:	011b      	lsls	r3, r3, #4
 8003e8a:	1a9b      	subs	r3, r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	440b      	add	r3, r1
 8003e90:	334d      	adds	r3, #77	@ 0x4d
 8003e92:	2206      	movs	r2, #6
 8003e94:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	78fa      	ldrb	r2, [r7, #3]
 8003e9c:	4611      	mov	r1, r2
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f004 f83f 	bl	8007f22 <USB_HC_Halt>
 8003ea4:	e2f8      	b.n	8004498 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	78fa      	ldrb	r2, [r7, #3]
 8003eac:	4611      	mov	r1, r2
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f003 fa93 	bl	80073da <USB_ReadChInterrupts>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	f003 0310 	and.w	r3, r3, #16
 8003eba:	2b10      	cmp	r3, #16
 8003ebc:	d144      	bne.n	8003f48 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003ebe:	78fa      	ldrb	r2, [r7, #3]
 8003ec0:	6879      	ldr	r1, [r7, #4]
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	1a9b      	subs	r3, r3, r2
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	440b      	add	r3, r1
 8003ecc:	3344      	adds	r3, #68	@ 0x44
 8003ece:	2200      	movs	r2, #0
 8003ed0:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003ed2:	78fa      	ldrb	r2, [r7, #3]
 8003ed4:	6879      	ldr	r1, [r7, #4]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	011b      	lsls	r3, r3, #4
 8003eda:	1a9b      	subs	r3, r3, r2
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	440b      	add	r3, r1
 8003ee0:	334d      	adds	r3, #77	@ 0x4d
 8003ee2:	2204      	movs	r2, #4
 8003ee4:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003ee6:	78fa      	ldrb	r2, [r7, #3]
 8003ee8:	6879      	ldr	r1, [r7, #4]
 8003eea:	4613      	mov	r3, r2
 8003eec:	011b      	lsls	r3, r3, #4
 8003eee:	1a9b      	subs	r3, r3, r2
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	440b      	add	r3, r1
 8003ef4:	3319      	adds	r3, #25
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d114      	bne.n	8003f26 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003efc:	78fa      	ldrb	r2, [r7, #3]
 8003efe:	6879      	ldr	r1, [r7, #4]
 8003f00:	4613      	mov	r3, r2
 8003f02:	011b      	lsls	r3, r3, #4
 8003f04:	1a9b      	subs	r3, r3, r2
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	440b      	add	r3, r1
 8003f0a:	3318      	adds	r3, #24
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d109      	bne.n	8003f26 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003f12:	78fa      	ldrb	r2, [r7, #3]
 8003f14:	6879      	ldr	r1, [r7, #4]
 8003f16:	4613      	mov	r3, r2
 8003f18:	011b      	lsls	r3, r3, #4
 8003f1a:	1a9b      	subs	r3, r3, r2
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	440b      	add	r3, r1
 8003f20:	3319      	adds	r3, #25
 8003f22:	2201      	movs	r2, #1
 8003f24:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	78fa      	ldrb	r2, [r7, #3]
 8003f2c:	4611      	mov	r1, r2
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f003 fff7 	bl	8007f22 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003f34:	78fb      	ldrb	r3, [r7, #3]
 8003f36:	015a      	lsls	r2, r3, #5
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f40:	461a      	mov	r2, r3
 8003f42:	2310      	movs	r3, #16
 8003f44:	6093      	str	r3, [r2, #8]
 8003f46:	e2a7      	b.n	8004498 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	78fa      	ldrb	r2, [r7, #3]
 8003f4e:	4611      	mov	r1, r2
 8003f50:	4618      	mov	r0, r3
 8003f52:	f003 fa42 	bl	80073da <USB_ReadChInterrupts>
 8003f56:	4603      	mov	r3, r0
 8003f58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f5c:	2b80      	cmp	r3, #128	@ 0x80
 8003f5e:	f040 8083 	bne.w	8004068 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	799b      	ldrb	r3, [r3, #6]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d111      	bne.n	8003f8e <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003f6a:	78fa      	ldrb	r2, [r7, #3]
 8003f6c:	6879      	ldr	r1, [r7, #4]
 8003f6e:	4613      	mov	r3, r2
 8003f70:	011b      	lsls	r3, r3, #4
 8003f72:	1a9b      	subs	r3, r3, r2
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	440b      	add	r3, r1
 8003f78:	334d      	adds	r3, #77	@ 0x4d
 8003f7a:	2207      	movs	r2, #7
 8003f7c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	78fa      	ldrb	r2, [r7, #3]
 8003f84:	4611      	mov	r1, r2
 8003f86:	4618      	mov	r0, r3
 8003f88:	f003 ffcb 	bl	8007f22 <USB_HC_Halt>
 8003f8c:	e062      	b.n	8004054 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003f8e:	78fa      	ldrb	r2, [r7, #3]
 8003f90:	6879      	ldr	r1, [r7, #4]
 8003f92:	4613      	mov	r3, r2
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	1a9b      	subs	r3, r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	440b      	add	r3, r1
 8003f9c:	3344      	adds	r3, #68	@ 0x44
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	1c59      	adds	r1, r3, #1
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	4613      	mov	r3, r2
 8003fa6:	011b      	lsls	r3, r3, #4
 8003fa8:	1a9b      	subs	r3, r3, r2
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	4403      	add	r3, r0
 8003fae:	3344      	adds	r3, #68	@ 0x44
 8003fb0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003fb2:	78fa      	ldrb	r2, [r7, #3]
 8003fb4:	6879      	ldr	r1, [r7, #4]
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	011b      	lsls	r3, r3, #4
 8003fba:	1a9b      	subs	r3, r3, r2
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	440b      	add	r3, r1
 8003fc0:	3344      	adds	r3, #68	@ 0x44
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d922      	bls.n	800400e <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003fc8:	78fa      	ldrb	r2, [r7, #3]
 8003fca:	6879      	ldr	r1, [r7, #4]
 8003fcc:	4613      	mov	r3, r2
 8003fce:	011b      	lsls	r3, r3, #4
 8003fd0:	1a9b      	subs	r3, r3, r2
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	440b      	add	r3, r1
 8003fd6:	3344      	adds	r3, #68	@ 0x44
 8003fd8:	2200      	movs	r2, #0
 8003fda:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003fdc:	78fa      	ldrb	r2, [r7, #3]
 8003fde:	6879      	ldr	r1, [r7, #4]
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	011b      	lsls	r3, r3, #4
 8003fe4:	1a9b      	subs	r3, r3, r2
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	440b      	add	r3, r1
 8003fea:	334c      	adds	r3, #76	@ 0x4c
 8003fec:	2204      	movs	r2, #4
 8003fee:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003ff0:	78fa      	ldrb	r2, [r7, #3]
 8003ff2:	6879      	ldr	r1, [r7, #4]
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	011b      	lsls	r3, r3, #4
 8003ff8:	1a9b      	subs	r3, r3, r2
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	440b      	add	r3, r1
 8003ffe:	334c      	adds	r3, #76	@ 0x4c
 8004000:	781a      	ldrb	r2, [r3, #0]
 8004002:	78fb      	ldrb	r3, [r7, #3]
 8004004:	4619      	mov	r1, r3
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f006 fae4 	bl	800a5d4 <HAL_HCD_HC_NotifyURBChange_Callback>
 800400c:	e022      	b.n	8004054 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800400e:	78fa      	ldrb	r2, [r7, #3]
 8004010:	6879      	ldr	r1, [r7, #4]
 8004012:	4613      	mov	r3, r2
 8004014:	011b      	lsls	r3, r3, #4
 8004016:	1a9b      	subs	r3, r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	440b      	add	r3, r1
 800401c:	334c      	adds	r3, #76	@ 0x4c
 800401e:	2202      	movs	r2, #2
 8004020:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004022:	78fb      	ldrb	r3, [r7, #3]
 8004024:	015a      	lsls	r2, r3, #5
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	4413      	add	r3, r2
 800402a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004038:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004040:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004042:	78fb      	ldrb	r3, [r7, #3]
 8004044:	015a      	lsls	r2, r3, #5
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	4413      	add	r3, r2
 800404a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800404e:	461a      	mov	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004054:	78fb      	ldrb	r3, [r7, #3]
 8004056:	015a      	lsls	r2, r3, #5
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	4413      	add	r3, r2
 800405c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004060:	461a      	mov	r2, r3
 8004062:	2380      	movs	r3, #128	@ 0x80
 8004064:	6093      	str	r3, [r2, #8]
 8004066:	e217      	b.n	8004498 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	78fa      	ldrb	r2, [r7, #3]
 800406e:	4611      	mov	r1, r2
 8004070:	4618      	mov	r0, r3
 8004072:	f003 f9b2 	bl	80073da <USB_ReadChInterrupts>
 8004076:	4603      	mov	r3, r0
 8004078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800407c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004080:	d11b      	bne.n	80040ba <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004082:	78fa      	ldrb	r2, [r7, #3]
 8004084:	6879      	ldr	r1, [r7, #4]
 8004086:	4613      	mov	r3, r2
 8004088:	011b      	lsls	r3, r3, #4
 800408a:	1a9b      	subs	r3, r3, r2
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	440b      	add	r3, r1
 8004090:	334d      	adds	r3, #77	@ 0x4d
 8004092:	2209      	movs	r2, #9
 8004094:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	78fa      	ldrb	r2, [r7, #3]
 800409c:	4611      	mov	r1, r2
 800409e:	4618      	mov	r0, r3
 80040a0:	f003 ff3f 	bl	8007f22 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80040a4:	78fb      	ldrb	r3, [r7, #3]
 80040a6:	015a      	lsls	r2, r3, #5
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	4413      	add	r3, r2
 80040ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040b0:	461a      	mov	r2, r3
 80040b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80040b6:	6093      	str	r3, [r2, #8]
 80040b8:	e1ee      	b.n	8004498 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	78fa      	ldrb	r2, [r7, #3]
 80040c0:	4611      	mov	r1, r2
 80040c2:	4618      	mov	r0, r3
 80040c4:	f003 f989 	bl	80073da <USB_ReadChInterrupts>
 80040c8:	4603      	mov	r3, r0
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	f040 81df 	bne.w	8004492 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80040d4:	78fb      	ldrb	r3, [r7, #3]
 80040d6:	015a      	lsls	r2, r3, #5
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	4413      	add	r3, r2
 80040dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040e0:	461a      	mov	r2, r3
 80040e2:	2302      	movs	r3, #2
 80040e4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80040e6:	78fa      	ldrb	r2, [r7, #3]
 80040e8:	6879      	ldr	r1, [r7, #4]
 80040ea:	4613      	mov	r3, r2
 80040ec:	011b      	lsls	r3, r3, #4
 80040ee:	1a9b      	subs	r3, r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	440b      	add	r3, r1
 80040f4:	334d      	adds	r3, #77	@ 0x4d
 80040f6:	781b      	ldrb	r3, [r3, #0]
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	f040 8093 	bne.w	8004224 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80040fe:	78fa      	ldrb	r2, [r7, #3]
 8004100:	6879      	ldr	r1, [r7, #4]
 8004102:	4613      	mov	r3, r2
 8004104:	011b      	lsls	r3, r3, #4
 8004106:	1a9b      	subs	r3, r3, r2
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	440b      	add	r3, r1
 800410c:	334d      	adds	r3, #77	@ 0x4d
 800410e:	2202      	movs	r2, #2
 8004110:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004112:	78fa      	ldrb	r2, [r7, #3]
 8004114:	6879      	ldr	r1, [r7, #4]
 8004116:	4613      	mov	r3, r2
 8004118:	011b      	lsls	r3, r3, #4
 800411a:	1a9b      	subs	r3, r3, r2
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	440b      	add	r3, r1
 8004120:	334c      	adds	r3, #76	@ 0x4c
 8004122:	2201      	movs	r2, #1
 8004124:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004126:	78fa      	ldrb	r2, [r7, #3]
 8004128:	6879      	ldr	r1, [r7, #4]
 800412a:	4613      	mov	r3, r2
 800412c:	011b      	lsls	r3, r3, #4
 800412e:	1a9b      	subs	r3, r3, r2
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	440b      	add	r3, r1
 8004134:	3326      	adds	r3, #38	@ 0x26
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	2b02      	cmp	r3, #2
 800413a:	d00b      	beq.n	8004154 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800413c:	78fa      	ldrb	r2, [r7, #3]
 800413e:	6879      	ldr	r1, [r7, #4]
 8004140:	4613      	mov	r3, r2
 8004142:	011b      	lsls	r3, r3, #4
 8004144:	1a9b      	subs	r3, r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	440b      	add	r3, r1
 800414a:	3326      	adds	r3, #38	@ 0x26
 800414c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800414e:	2b03      	cmp	r3, #3
 8004150:	f040 8190 	bne.w	8004474 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	799b      	ldrb	r3, [r3, #6]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d115      	bne.n	8004188 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800415c:	78fa      	ldrb	r2, [r7, #3]
 800415e:	6879      	ldr	r1, [r7, #4]
 8004160:	4613      	mov	r3, r2
 8004162:	011b      	lsls	r3, r3, #4
 8004164:	1a9b      	subs	r3, r3, r2
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	440b      	add	r3, r1
 800416a:	333d      	adds	r3, #61	@ 0x3d
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	78fa      	ldrb	r2, [r7, #3]
 8004170:	f083 0301 	eor.w	r3, r3, #1
 8004174:	b2d8      	uxtb	r0, r3
 8004176:	6879      	ldr	r1, [r7, #4]
 8004178:	4613      	mov	r3, r2
 800417a:	011b      	lsls	r3, r3, #4
 800417c:	1a9b      	subs	r3, r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	440b      	add	r3, r1
 8004182:	333d      	adds	r3, #61	@ 0x3d
 8004184:	4602      	mov	r2, r0
 8004186:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	799b      	ldrb	r3, [r3, #6]
 800418c:	2b01      	cmp	r3, #1
 800418e:	f040 8171 	bne.w	8004474 <HCD_HC_OUT_IRQHandler+0x954>
 8004192:	78fa      	ldrb	r2, [r7, #3]
 8004194:	6879      	ldr	r1, [r7, #4]
 8004196:	4613      	mov	r3, r2
 8004198:	011b      	lsls	r3, r3, #4
 800419a:	1a9b      	subs	r3, r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	440b      	add	r3, r1
 80041a0:	3334      	adds	r3, #52	@ 0x34
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	f000 8165 	beq.w	8004474 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80041aa:	78fa      	ldrb	r2, [r7, #3]
 80041ac:	6879      	ldr	r1, [r7, #4]
 80041ae:	4613      	mov	r3, r2
 80041b0:	011b      	lsls	r3, r3, #4
 80041b2:	1a9b      	subs	r3, r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	440b      	add	r3, r1
 80041b8:	3334      	adds	r3, #52	@ 0x34
 80041ba:	6819      	ldr	r1, [r3, #0]
 80041bc:	78fa      	ldrb	r2, [r7, #3]
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	4613      	mov	r3, r2
 80041c2:	011b      	lsls	r3, r3, #4
 80041c4:	1a9b      	subs	r3, r3, r2
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	4403      	add	r3, r0
 80041ca:	3328      	adds	r3, #40	@ 0x28
 80041cc:	881b      	ldrh	r3, [r3, #0]
 80041ce:	440b      	add	r3, r1
 80041d0:	1e59      	subs	r1, r3, #1
 80041d2:	78fa      	ldrb	r2, [r7, #3]
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	4613      	mov	r3, r2
 80041d8:	011b      	lsls	r3, r3, #4
 80041da:	1a9b      	subs	r3, r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	4403      	add	r3, r0
 80041e0:	3328      	adds	r3, #40	@ 0x28
 80041e2:	881b      	ldrh	r3, [r3, #0]
 80041e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80041e8:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	f003 0301 	and.w	r3, r3, #1
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	f000 813f 	beq.w	8004474 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80041f6:	78fa      	ldrb	r2, [r7, #3]
 80041f8:	6879      	ldr	r1, [r7, #4]
 80041fa:	4613      	mov	r3, r2
 80041fc:	011b      	lsls	r3, r3, #4
 80041fe:	1a9b      	subs	r3, r3, r2
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	440b      	add	r3, r1
 8004204:	333d      	adds	r3, #61	@ 0x3d
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	78fa      	ldrb	r2, [r7, #3]
 800420a:	f083 0301 	eor.w	r3, r3, #1
 800420e:	b2d8      	uxtb	r0, r3
 8004210:	6879      	ldr	r1, [r7, #4]
 8004212:	4613      	mov	r3, r2
 8004214:	011b      	lsls	r3, r3, #4
 8004216:	1a9b      	subs	r3, r3, r2
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	440b      	add	r3, r1
 800421c:	333d      	adds	r3, #61	@ 0x3d
 800421e:	4602      	mov	r2, r0
 8004220:	701a      	strb	r2, [r3, #0]
 8004222:	e127      	b.n	8004474 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004224:	78fa      	ldrb	r2, [r7, #3]
 8004226:	6879      	ldr	r1, [r7, #4]
 8004228:	4613      	mov	r3, r2
 800422a:	011b      	lsls	r3, r3, #4
 800422c:	1a9b      	subs	r3, r3, r2
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	440b      	add	r3, r1
 8004232:	334d      	adds	r3, #77	@ 0x4d
 8004234:	781b      	ldrb	r3, [r3, #0]
 8004236:	2b03      	cmp	r3, #3
 8004238:	d120      	bne.n	800427c <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800423a:	78fa      	ldrb	r2, [r7, #3]
 800423c:	6879      	ldr	r1, [r7, #4]
 800423e:	4613      	mov	r3, r2
 8004240:	011b      	lsls	r3, r3, #4
 8004242:	1a9b      	subs	r3, r3, r2
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	440b      	add	r3, r1
 8004248:	334d      	adds	r3, #77	@ 0x4d
 800424a:	2202      	movs	r2, #2
 800424c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800424e:	78fa      	ldrb	r2, [r7, #3]
 8004250:	6879      	ldr	r1, [r7, #4]
 8004252:	4613      	mov	r3, r2
 8004254:	011b      	lsls	r3, r3, #4
 8004256:	1a9b      	subs	r3, r3, r2
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	440b      	add	r3, r1
 800425c:	331b      	adds	r3, #27
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	2b01      	cmp	r3, #1
 8004262:	f040 8107 	bne.w	8004474 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004266:	78fa      	ldrb	r2, [r7, #3]
 8004268:	6879      	ldr	r1, [r7, #4]
 800426a:	4613      	mov	r3, r2
 800426c:	011b      	lsls	r3, r3, #4
 800426e:	1a9b      	subs	r3, r3, r2
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	440b      	add	r3, r1
 8004274:	334c      	adds	r3, #76	@ 0x4c
 8004276:	2202      	movs	r2, #2
 8004278:	701a      	strb	r2, [r3, #0]
 800427a:	e0fb      	b.n	8004474 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800427c:	78fa      	ldrb	r2, [r7, #3]
 800427e:	6879      	ldr	r1, [r7, #4]
 8004280:	4613      	mov	r3, r2
 8004282:	011b      	lsls	r3, r3, #4
 8004284:	1a9b      	subs	r3, r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	440b      	add	r3, r1
 800428a:	334d      	adds	r3, #77	@ 0x4d
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	2b04      	cmp	r3, #4
 8004290:	d13a      	bne.n	8004308 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004292:	78fa      	ldrb	r2, [r7, #3]
 8004294:	6879      	ldr	r1, [r7, #4]
 8004296:	4613      	mov	r3, r2
 8004298:	011b      	lsls	r3, r3, #4
 800429a:	1a9b      	subs	r3, r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	440b      	add	r3, r1
 80042a0:	334d      	adds	r3, #77	@ 0x4d
 80042a2:	2202      	movs	r2, #2
 80042a4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80042a6:	78fa      	ldrb	r2, [r7, #3]
 80042a8:	6879      	ldr	r1, [r7, #4]
 80042aa:	4613      	mov	r3, r2
 80042ac:	011b      	lsls	r3, r3, #4
 80042ae:	1a9b      	subs	r3, r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	440b      	add	r3, r1
 80042b4:	334c      	adds	r3, #76	@ 0x4c
 80042b6:	2202      	movs	r2, #2
 80042b8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80042ba:	78fa      	ldrb	r2, [r7, #3]
 80042bc:	6879      	ldr	r1, [r7, #4]
 80042be:	4613      	mov	r3, r2
 80042c0:	011b      	lsls	r3, r3, #4
 80042c2:	1a9b      	subs	r3, r3, r2
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	440b      	add	r3, r1
 80042c8:	331b      	adds	r3, #27
 80042ca:	781b      	ldrb	r3, [r3, #0]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	f040 80d1 	bne.w	8004474 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80042d2:	78fa      	ldrb	r2, [r7, #3]
 80042d4:	6879      	ldr	r1, [r7, #4]
 80042d6:	4613      	mov	r3, r2
 80042d8:	011b      	lsls	r3, r3, #4
 80042da:	1a9b      	subs	r3, r3, r2
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	440b      	add	r3, r1
 80042e0:	331b      	adds	r3, #27
 80042e2:	2200      	movs	r2, #0
 80042e4:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80042e6:	78fb      	ldrb	r3, [r7, #3]
 80042e8:	015a      	lsls	r2, r3, #5
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	4413      	add	r3, r2
 80042ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	78fa      	ldrb	r2, [r7, #3]
 80042f6:	0151      	lsls	r1, r2, #5
 80042f8:	693a      	ldr	r2, [r7, #16]
 80042fa:	440a      	add	r2, r1
 80042fc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004300:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004304:	6053      	str	r3, [r2, #4]
 8004306:	e0b5      	b.n	8004474 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004308:	78fa      	ldrb	r2, [r7, #3]
 800430a:	6879      	ldr	r1, [r7, #4]
 800430c:	4613      	mov	r3, r2
 800430e:	011b      	lsls	r3, r3, #4
 8004310:	1a9b      	subs	r3, r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	440b      	add	r3, r1
 8004316:	334d      	adds	r3, #77	@ 0x4d
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	2b05      	cmp	r3, #5
 800431c:	d114      	bne.n	8004348 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800431e:	78fa      	ldrb	r2, [r7, #3]
 8004320:	6879      	ldr	r1, [r7, #4]
 8004322:	4613      	mov	r3, r2
 8004324:	011b      	lsls	r3, r3, #4
 8004326:	1a9b      	subs	r3, r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	440b      	add	r3, r1
 800432c:	334d      	adds	r3, #77	@ 0x4d
 800432e:	2202      	movs	r2, #2
 8004330:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004332:	78fa      	ldrb	r2, [r7, #3]
 8004334:	6879      	ldr	r1, [r7, #4]
 8004336:	4613      	mov	r3, r2
 8004338:	011b      	lsls	r3, r3, #4
 800433a:	1a9b      	subs	r3, r3, r2
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	440b      	add	r3, r1
 8004340:	334c      	adds	r3, #76	@ 0x4c
 8004342:	2202      	movs	r2, #2
 8004344:	701a      	strb	r2, [r3, #0]
 8004346:	e095      	b.n	8004474 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004348:	78fa      	ldrb	r2, [r7, #3]
 800434a:	6879      	ldr	r1, [r7, #4]
 800434c:	4613      	mov	r3, r2
 800434e:	011b      	lsls	r3, r3, #4
 8004350:	1a9b      	subs	r3, r3, r2
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	440b      	add	r3, r1
 8004356:	334d      	adds	r3, #77	@ 0x4d
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	2b06      	cmp	r3, #6
 800435c:	d114      	bne.n	8004388 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800435e:	78fa      	ldrb	r2, [r7, #3]
 8004360:	6879      	ldr	r1, [r7, #4]
 8004362:	4613      	mov	r3, r2
 8004364:	011b      	lsls	r3, r3, #4
 8004366:	1a9b      	subs	r3, r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	440b      	add	r3, r1
 800436c:	334d      	adds	r3, #77	@ 0x4d
 800436e:	2202      	movs	r2, #2
 8004370:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004372:	78fa      	ldrb	r2, [r7, #3]
 8004374:	6879      	ldr	r1, [r7, #4]
 8004376:	4613      	mov	r3, r2
 8004378:	011b      	lsls	r3, r3, #4
 800437a:	1a9b      	subs	r3, r3, r2
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	440b      	add	r3, r1
 8004380:	334c      	adds	r3, #76	@ 0x4c
 8004382:	2205      	movs	r2, #5
 8004384:	701a      	strb	r2, [r3, #0]
 8004386:	e075      	b.n	8004474 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004388:	78fa      	ldrb	r2, [r7, #3]
 800438a:	6879      	ldr	r1, [r7, #4]
 800438c:	4613      	mov	r3, r2
 800438e:	011b      	lsls	r3, r3, #4
 8004390:	1a9b      	subs	r3, r3, r2
 8004392:	009b      	lsls	r3, r3, #2
 8004394:	440b      	add	r3, r1
 8004396:	334d      	adds	r3, #77	@ 0x4d
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	2b07      	cmp	r3, #7
 800439c:	d00a      	beq.n	80043b4 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800439e:	78fa      	ldrb	r2, [r7, #3]
 80043a0:	6879      	ldr	r1, [r7, #4]
 80043a2:	4613      	mov	r3, r2
 80043a4:	011b      	lsls	r3, r3, #4
 80043a6:	1a9b      	subs	r3, r3, r2
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	440b      	add	r3, r1
 80043ac:	334d      	adds	r3, #77	@ 0x4d
 80043ae:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80043b0:	2b09      	cmp	r3, #9
 80043b2:	d170      	bne.n	8004496 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80043b4:	78fa      	ldrb	r2, [r7, #3]
 80043b6:	6879      	ldr	r1, [r7, #4]
 80043b8:	4613      	mov	r3, r2
 80043ba:	011b      	lsls	r3, r3, #4
 80043bc:	1a9b      	subs	r3, r3, r2
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	440b      	add	r3, r1
 80043c2:	334d      	adds	r3, #77	@ 0x4d
 80043c4:	2202      	movs	r2, #2
 80043c6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80043c8:	78fa      	ldrb	r2, [r7, #3]
 80043ca:	6879      	ldr	r1, [r7, #4]
 80043cc:	4613      	mov	r3, r2
 80043ce:	011b      	lsls	r3, r3, #4
 80043d0:	1a9b      	subs	r3, r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	440b      	add	r3, r1
 80043d6:	3344      	adds	r3, #68	@ 0x44
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	1c59      	adds	r1, r3, #1
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	4613      	mov	r3, r2
 80043e0:	011b      	lsls	r3, r3, #4
 80043e2:	1a9b      	subs	r3, r3, r2
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	4403      	add	r3, r0
 80043e8:	3344      	adds	r3, #68	@ 0x44
 80043ea:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80043ec:	78fa      	ldrb	r2, [r7, #3]
 80043ee:	6879      	ldr	r1, [r7, #4]
 80043f0:	4613      	mov	r3, r2
 80043f2:	011b      	lsls	r3, r3, #4
 80043f4:	1a9b      	subs	r3, r3, r2
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	440b      	add	r3, r1
 80043fa:	3344      	adds	r3, #68	@ 0x44
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d914      	bls.n	800442c <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004402:	78fa      	ldrb	r2, [r7, #3]
 8004404:	6879      	ldr	r1, [r7, #4]
 8004406:	4613      	mov	r3, r2
 8004408:	011b      	lsls	r3, r3, #4
 800440a:	1a9b      	subs	r3, r3, r2
 800440c:	009b      	lsls	r3, r3, #2
 800440e:	440b      	add	r3, r1
 8004410:	3344      	adds	r3, #68	@ 0x44
 8004412:	2200      	movs	r2, #0
 8004414:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004416:	78fa      	ldrb	r2, [r7, #3]
 8004418:	6879      	ldr	r1, [r7, #4]
 800441a:	4613      	mov	r3, r2
 800441c:	011b      	lsls	r3, r3, #4
 800441e:	1a9b      	subs	r3, r3, r2
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	440b      	add	r3, r1
 8004424:	334c      	adds	r3, #76	@ 0x4c
 8004426:	2204      	movs	r2, #4
 8004428:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800442a:	e022      	b.n	8004472 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800442c:	78fa      	ldrb	r2, [r7, #3]
 800442e:	6879      	ldr	r1, [r7, #4]
 8004430:	4613      	mov	r3, r2
 8004432:	011b      	lsls	r3, r3, #4
 8004434:	1a9b      	subs	r3, r3, r2
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	440b      	add	r3, r1
 800443a:	334c      	adds	r3, #76	@ 0x4c
 800443c:	2202      	movs	r2, #2
 800443e:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004440:	78fb      	ldrb	r3, [r7, #3]
 8004442:	015a      	lsls	r2, r3, #5
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	4413      	add	r3, r2
 8004448:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004456:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800445e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004460:	78fb      	ldrb	r3, [r7, #3]
 8004462:	015a      	lsls	r2, r3, #5
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	4413      	add	r3, r2
 8004468:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800446c:	461a      	mov	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004472:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004474:	78fa      	ldrb	r2, [r7, #3]
 8004476:	6879      	ldr	r1, [r7, #4]
 8004478:	4613      	mov	r3, r2
 800447a:	011b      	lsls	r3, r3, #4
 800447c:	1a9b      	subs	r3, r3, r2
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	440b      	add	r3, r1
 8004482:	334c      	adds	r3, #76	@ 0x4c
 8004484:	781a      	ldrb	r2, [r3, #0]
 8004486:	78fb      	ldrb	r3, [r7, #3]
 8004488:	4619      	mov	r1, r3
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f006 f8a2 	bl	800a5d4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004490:	e002      	b.n	8004498 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004492:	bf00      	nop
 8004494:	e000      	b.n	8004498 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004496:	bf00      	nop
  }
}
 8004498:	3718      	adds	r7, #24
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}

0800449e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800449e:	b580      	push	{r7, lr}
 80044a0:	b08a      	sub	sp, #40	@ 0x28
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ae:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	6a1b      	ldr	r3, [r3, #32]
 80044b6:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	f003 030f 	and.w	r3, r3, #15
 80044be:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	0c5b      	lsrs	r3, r3, #17
 80044c4:	f003 030f 	and.w	r3, r3, #15
 80044c8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	091b      	lsrs	r3, r3, #4
 80044ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044d2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d004      	beq.n	80044e4 <HCD_RXQLVL_IRQHandler+0x46>
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	2b05      	cmp	r3, #5
 80044de:	f000 80b6 	beq.w	800464e <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80044e2:	e0b7      	b.n	8004654 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	f000 80b3 	beq.w	8004652 <HCD_RXQLVL_IRQHandler+0x1b4>
 80044ec:	6879      	ldr	r1, [r7, #4]
 80044ee:	69ba      	ldr	r2, [r7, #24]
 80044f0:	4613      	mov	r3, r2
 80044f2:	011b      	lsls	r3, r3, #4
 80044f4:	1a9b      	subs	r3, r3, r2
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	440b      	add	r3, r1
 80044fa:	332c      	adds	r3, #44	@ 0x2c
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	f000 80a7 	beq.w	8004652 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004504:	6879      	ldr	r1, [r7, #4]
 8004506:	69ba      	ldr	r2, [r7, #24]
 8004508:	4613      	mov	r3, r2
 800450a:	011b      	lsls	r3, r3, #4
 800450c:	1a9b      	subs	r3, r3, r2
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	440b      	add	r3, r1
 8004512:	3338      	adds	r3, #56	@ 0x38
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	18d1      	adds	r1, r2, r3
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	4613      	mov	r3, r2
 8004520:	011b      	lsls	r3, r3, #4
 8004522:	1a9b      	subs	r3, r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	4403      	add	r3, r0
 8004528:	3334      	adds	r3, #52	@ 0x34
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4299      	cmp	r1, r3
 800452e:	f200 8083 	bhi.w	8004638 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6818      	ldr	r0, [r3, #0]
 8004536:	6879      	ldr	r1, [r7, #4]
 8004538:	69ba      	ldr	r2, [r7, #24]
 800453a:	4613      	mov	r3, r2
 800453c:	011b      	lsls	r3, r3, #4
 800453e:	1a9b      	subs	r3, r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	440b      	add	r3, r1
 8004544:	332c      	adds	r3, #44	@ 0x2c
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	693a      	ldr	r2, [r7, #16]
 800454a:	b292      	uxth	r2, r2
 800454c:	4619      	mov	r1, r3
 800454e:	f002 fed9 	bl	8007304 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004552:	6879      	ldr	r1, [r7, #4]
 8004554:	69ba      	ldr	r2, [r7, #24]
 8004556:	4613      	mov	r3, r2
 8004558:	011b      	lsls	r3, r3, #4
 800455a:	1a9b      	subs	r3, r3, r2
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	440b      	add	r3, r1
 8004560:	332c      	adds	r3, #44	@ 0x2c
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	18d1      	adds	r1, r2, r3
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	69ba      	ldr	r2, [r7, #24]
 800456c:	4613      	mov	r3, r2
 800456e:	011b      	lsls	r3, r3, #4
 8004570:	1a9b      	subs	r3, r3, r2
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	4403      	add	r3, r0
 8004576:	332c      	adds	r3, #44	@ 0x2c
 8004578:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800457a:	6879      	ldr	r1, [r7, #4]
 800457c:	69ba      	ldr	r2, [r7, #24]
 800457e:	4613      	mov	r3, r2
 8004580:	011b      	lsls	r3, r3, #4
 8004582:	1a9b      	subs	r3, r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	440b      	add	r3, r1
 8004588:	3338      	adds	r3, #56	@ 0x38
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	18d1      	adds	r1, r2, r3
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	69ba      	ldr	r2, [r7, #24]
 8004594:	4613      	mov	r3, r2
 8004596:	011b      	lsls	r3, r3, #4
 8004598:	1a9b      	subs	r3, r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	4403      	add	r3, r0
 800459e:	3338      	adds	r3, #56	@ 0x38
 80045a0:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80045a2:	69bb      	ldr	r3, [r7, #24]
 80045a4:	015a      	lsls	r2, r3, #5
 80045a6:	6a3b      	ldr	r3, [r7, #32]
 80045a8:	4413      	add	r3, r2
 80045aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	0cdb      	lsrs	r3, r3, #19
 80045b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045b6:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80045b8:	6879      	ldr	r1, [r7, #4]
 80045ba:	69ba      	ldr	r2, [r7, #24]
 80045bc:	4613      	mov	r3, r2
 80045be:	011b      	lsls	r3, r3, #4
 80045c0:	1a9b      	subs	r3, r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	440b      	add	r3, r1
 80045c6:	3328      	adds	r3, #40	@ 0x28
 80045c8:	881b      	ldrh	r3, [r3, #0]
 80045ca:	461a      	mov	r2, r3
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d13f      	bne.n	8004652 <HCD_RXQLVL_IRQHandler+0x1b4>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d03c      	beq.n	8004652 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	015a      	lsls	r2, r3, #5
 80045dc:	6a3b      	ldr	r3, [r7, #32]
 80045de:	4413      	add	r3, r2
 80045e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80045ee:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80045f6:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80045f8:	69bb      	ldr	r3, [r7, #24]
 80045fa:	015a      	lsls	r2, r3, #5
 80045fc:	6a3b      	ldr	r3, [r7, #32]
 80045fe:	4413      	add	r3, r2
 8004600:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004604:	461a      	mov	r2, r3
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800460a:	6879      	ldr	r1, [r7, #4]
 800460c:	69ba      	ldr	r2, [r7, #24]
 800460e:	4613      	mov	r3, r2
 8004610:	011b      	lsls	r3, r3, #4
 8004612:	1a9b      	subs	r3, r3, r2
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	440b      	add	r3, r1
 8004618:	333c      	adds	r3, #60	@ 0x3c
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	f083 0301 	eor.w	r3, r3, #1
 8004620:	b2d8      	uxtb	r0, r3
 8004622:	6879      	ldr	r1, [r7, #4]
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	4613      	mov	r3, r2
 8004628:	011b      	lsls	r3, r3, #4
 800462a:	1a9b      	subs	r3, r3, r2
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	440b      	add	r3, r1
 8004630:	333c      	adds	r3, #60	@ 0x3c
 8004632:	4602      	mov	r2, r0
 8004634:	701a      	strb	r2, [r3, #0]
      break;
 8004636:	e00c      	b.n	8004652 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004638:	6879      	ldr	r1, [r7, #4]
 800463a:	69ba      	ldr	r2, [r7, #24]
 800463c:	4613      	mov	r3, r2
 800463e:	011b      	lsls	r3, r3, #4
 8004640:	1a9b      	subs	r3, r3, r2
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	440b      	add	r3, r1
 8004646:	334c      	adds	r3, #76	@ 0x4c
 8004648:	2204      	movs	r2, #4
 800464a:	701a      	strb	r2, [r3, #0]
      break;
 800464c:	e001      	b.n	8004652 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800464e:	bf00      	nop
 8004650:	e000      	b.n	8004654 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004652:	bf00      	nop
  }
}
 8004654:	bf00      	nop
 8004656:	3728      	adds	r7, #40	@ 0x28
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b086      	sub	sp, #24
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004688:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f003 0302 	and.w	r3, r3, #2
 8004690:	2b02      	cmp	r3, #2
 8004692:	d10b      	bne.n	80046ac <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f003 0301 	and.w	r3, r3, #1
 800469a:	2b01      	cmp	r3, #1
 800469c:	d102      	bne.n	80046a4 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f005 ff7c 	bl	800a59c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	f043 0302 	orr.w	r3, r3, #2
 80046aa:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	f003 0308 	and.w	r3, r3, #8
 80046b2:	2b08      	cmp	r3, #8
 80046b4:	d132      	bne.n	800471c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	f043 0308 	orr.w	r3, r3, #8
 80046bc:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f003 0304 	and.w	r3, r3, #4
 80046c4:	2b04      	cmp	r3, #4
 80046c6:	d126      	bne.n	8004716 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	7a5b      	ldrb	r3, [r3, #9]
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d113      	bne.n	80046f8 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80046d6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80046da:	d106      	bne.n	80046ea <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2102      	movs	r1, #2
 80046e2:	4618      	mov	r0, r3
 80046e4:	f002 ff9e 	bl	8007624 <USB_InitFSLSPClkSel>
 80046e8:	e011      	b.n	800470e <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2101      	movs	r1, #1
 80046f0:	4618      	mov	r0, r3
 80046f2:	f002 ff97 	bl	8007624 <USB_InitFSLSPClkSel>
 80046f6:	e00a      	b.n	800470e <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	79db      	ldrb	r3, [r3, #7]
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d106      	bne.n	800470e <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004706:	461a      	mov	r2, r3
 8004708:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800470c:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f005 ff6e 	bl	800a5f0 <HAL_HCD_PortEnabled_Callback>
 8004714:	e002      	b.n	800471c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f005 ff78 	bl	800a60c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f003 0320 	and.w	r3, r3, #32
 8004722:	2b20      	cmp	r3, #32
 8004724:	d103      	bne.n	800472e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	f043 0320 	orr.w	r3, r3, #32
 800472c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004734:	461a      	mov	r2, r3
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	6013      	str	r3, [r2, #0]
}
 800473a:	bf00      	nop
 800473c:	3718      	adds	r7, #24
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
	...

08004744 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d101      	bne.n	8004756 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e12b      	b.n	80049ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b00      	cmp	r3, #0
 8004760:	d106      	bne.n	8004770 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f7fc fdee 	bl	800134c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2224      	movs	r2, #36	@ 0x24
 8004774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f022 0201 	bic.w	r2, r2, #1
 8004786:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004796:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80047a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80047a8:	f001 fde8 	bl	800637c <HAL_RCC_GetPCLK1Freq>
 80047ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	4a81      	ldr	r2, [pc, #516]	@ (80049b8 <HAL_I2C_Init+0x274>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d807      	bhi.n	80047c8 <HAL_I2C_Init+0x84>
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	4a80      	ldr	r2, [pc, #512]	@ (80049bc <HAL_I2C_Init+0x278>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	bf94      	ite	ls
 80047c0:	2301      	movls	r3, #1
 80047c2:	2300      	movhi	r3, #0
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	e006      	b.n	80047d6 <HAL_I2C_Init+0x92>
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	4a7d      	ldr	r2, [pc, #500]	@ (80049c0 <HAL_I2C_Init+0x27c>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	bf94      	ite	ls
 80047d0:	2301      	movls	r3, #1
 80047d2:	2300      	movhi	r3, #0
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d001      	beq.n	80047de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e0e7      	b.n	80049ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	4a78      	ldr	r2, [pc, #480]	@ (80049c4 <HAL_I2C_Init+0x280>)
 80047e2:	fba2 2303 	umull	r2, r3, r2, r3
 80047e6:	0c9b      	lsrs	r3, r3, #18
 80047e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68ba      	ldr	r2, [r7, #8]
 80047fa:	430a      	orrs	r2, r1
 80047fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	6a1b      	ldr	r3, [r3, #32]
 8004804:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	4a6a      	ldr	r2, [pc, #424]	@ (80049b8 <HAL_I2C_Init+0x274>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d802      	bhi.n	8004818 <HAL_I2C_Init+0xd4>
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	3301      	adds	r3, #1
 8004816:	e009      	b.n	800482c <HAL_I2C_Init+0xe8>
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800481e:	fb02 f303 	mul.w	r3, r2, r3
 8004822:	4a69      	ldr	r2, [pc, #420]	@ (80049c8 <HAL_I2C_Init+0x284>)
 8004824:	fba2 2303 	umull	r2, r3, r2, r3
 8004828:	099b      	lsrs	r3, r3, #6
 800482a:	3301      	adds	r3, #1
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	6812      	ldr	r2, [r2, #0]
 8004830:	430b      	orrs	r3, r1
 8004832:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	69db      	ldr	r3, [r3, #28]
 800483a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800483e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	495c      	ldr	r1, [pc, #368]	@ (80049b8 <HAL_I2C_Init+0x274>)
 8004848:	428b      	cmp	r3, r1
 800484a:	d819      	bhi.n	8004880 <HAL_I2C_Init+0x13c>
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	1e59      	subs	r1, r3, #1
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	005b      	lsls	r3, r3, #1
 8004856:	fbb1 f3f3 	udiv	r3, r1, r3
 800485a:	1c59      	adds	r1, r3, #1
 800485c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004860:	400b      	ands	r3, r1
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00a      	beq.n	800487c <HAL_I2C_Init+0x138>
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	1e59      	subs	r1, r3, #1
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	005b      	lsls	r3, r3, #1
 8004870:	fbb1 f3f3 	udiv	r3, r1, r3
 8004874:	3301      	adds	r3, #1
 8004876:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800487a:	e051      	b.n	8004920 <HAL_I2C_Init+0x1dc>
 800487c:	2304      	movs	r3, #4
 800487e:	e04f      	b.n	8004920 <HAL_I2C_Init+0x1dc>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d111      	bne.n	80048ac <HAL_I2C_Init+0x168>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	1e58      	subs	r0, r3, #1
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6859      	ldr	r1, [r3, #4]
 8004890:	460b      	mov	r3, r1
 8004892:	005b      	lsls	r3, r3, #1
 8004894:	440b      	add	r3, r1
 8004896:	fbb0 f3f3 	udiv	r3, r0, r3
 800489a:	3301      	adds	r3, #1
 800489c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	bf0c      	ite	eq
 80048a4:	2301      	moveq	r3, #1
 80048a6:	2300      	movne	r3, #0
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	e012      	b.n	80048d2 <HAL_I2C_Init+0x18e>
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	1e58      	subs	r0, r3, #1
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6859      	ldr	r1, [r3, #4]
 80048b4:	460b      	mov	r3, r1
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	440b      	add	r3, r1
 80048ba:	0099      	lsls	r1, r3, #2
 80048bc:	440b      	add	r3, r1
 80048be:	fbb0 f3f3 	udiv	r3, r0, r3
 80048c2:	3301      	adds	r3, #1
 80048c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	bf0c      	ite	eq
 80048cc:	2301      	moveq	r3, #1
 80048ce:	2300      	movne	r3, #0
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d001      	beq.n	80048da <HAL_I2C_Init+0x196>
 80048d6:	2301      	movs	r3, #1
 80048d8:	e022      	b.n	8004920 <HAL_I2C_Init+0x1dc>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d10e      	bne.n	8004900 <HAL_I2C_Init+0x1bc>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	1e58      	subs	r0, r3, #1
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6859      	ldr	r1, [r3, #4]
 80048ea:	460b      	mov	r3, r1
 80048ec:	005b      	lsls	r3, r3, #1
 80048ee:	440b      	add	r3, r1
 80048f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80048f4:	3301      	adds	r3, #1
 80048f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048fe:	e00f      	b.n	8004920 <HAL_I2C_Init+0x1dc>
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	1e58      	subs	r0, r3, #1
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6859      	ldr	r1, [r3, #4]
 8004908:	460b      	mov	r3, r1
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	440b      	add	r3, r1
 800490e:	0099      	lsls	r1, r3, #2
 8004910:	440b      	add	r3, r1
 8004912:	fbb0 f3f3 	udiv	r3, r0, r3
 8004916:	3301      	adds	r3, #1
 8004918:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800491c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004920:	6879      	ldr	r1, [r7, #4]
 8004922:	6809      	ldr	r1, [r1, #0]
 8004924:	4313      	orrs	r3, r2
 8004926:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	69da      	ldr	r2, [r3, #28]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a1b      	ldr	r3, [r3, #32]
 800493a:	431a      	orrs	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	430a      	orrs	r2, r1
 8004942:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800494e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	6911      	ldr	r1, [r2, #16]
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	68d2      	ldr	r2, [r2, #12]
 800495a:	4311      	orrs	r1, r2
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	6812      	ldr	r2, [r2, #0]
 8004960:	430b      	orrs	r3, r1
 8004962:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	68db      	ldr	r3, [r3, #12]
 800496a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	695a      	ldr	r2, [r3, #20]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	699b      	ldr	r3, [r3, #24]
 8004976:	431a      	orrs	r2, r3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	430a      	orrs	r2, r1
 800497e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f042 0201 	orr.w	r2, r2, #1
 800498e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2220      	movs	r2, #32
 800499a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80049ac:	2300      	movs	r3, #0
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3710      	adds	r7, #16
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	000186a0 	.word	0x000186a0
 80049bc:	001e847f 	.word	0x001e847f
 80049c0:	003d08ff 	.word	0x003d08ff
 80049c4:	431bde83 	.word	0x431bde83
 80049c8:	10624dd3 	.word	0x10624dd3

080049cc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b088      	sub	sp, #32
 80049d0:	af02      	add	r7, sp, #8
 80049d2:	60f8      	str	r0, [r7, #12]
 80049d4:	607a      	str	r2, [r7, #4]
 80049d6:	461a      	mov	r2, r3
 80049d8:	460b      	mov	r3, r1
 80049da:	817b      	strh	r3, [r7, #10]
 80049dc:	4613      	mov	r3, r2
 80049de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80049e0:	f7fd fa6a 	bl	8001eb8 <HAL_GetTick>
 80049e4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b20      	cmp	r3, #32
 80049f0:	f040 80e0 	bne.w	8004bb4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	9300      	str	r3, [sp, #0]
 80049f8:	2319      	movs	r3, #25
 80049fa:	2201      	movs	r2, #1
 80049fc:	4970      	ldr	r1, [pc, #448]	@ (8004bc0 <HAL_I2C_Master_Transmit+0x1f4>)
 80049fe:	68f8      	ldr	r0, [r7, #12]
 8004a00:	f000 f964 	bl	8004ccc <I2C_WaitOnFlagUntilTimeout>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d001      	beq.n	8004a0e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004a0a:	2302      	movs	r3, #2
 8004a0c:	e0d3      	b.n	8004bb6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d101      	bne.n	8004a1c <HAL_I2C_Master_Transmit+0x50>
 8004a18:	2302      	movs	r3, #2
 8004a1a:	e0cc      	b.n	8004bb6 <HAL_I2C_Master_Transmit+0x1ea>
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d007      	beq.n	8004a42 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f042 0201 	orr.w	r2, r2, #1
 8004a40:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a50:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2221      	movs	r2, #33	@ 0x21
 8004a56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2210      	movs	r2, #16
 8004a5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2200      	movs	r2, #0
 8004a66:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	893a      	ldrh	r2, [r7, #8]
 8004a72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a78:	b29a      	uxth	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	4a50      	ldr	r2, [pc, #320]	@ (8004bc4 <HAL_I2C_Master_Transmit+0x1f8>)
 8004a82:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004a84:	8979      	ldrh	r1, [r7, #10]
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	6a3a      	ldr	r2, [r7, #32]
 8004a8a:	68f8      	ldr	r0, [r7, #12]
 8004a8c:	f000 f89c 	bl	8004bc8 <I2C_MasterRequestWrite>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d001      	beq.n	8004a9a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e08d      	b.n	8004bb6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	613b      	str	r3, [r7, #16]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	695b      	ldr	r3, [r3, #20]
 8004aa4:	613b      	str	r3, [r7, #16]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	699b      	ldr	r3, [r3, #24]
 8004aac:	613b      	str	r3, [r7, #16]
 8004aae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004ab0:	e066      	b.n	8004b80 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ab2:	697a      	ldr	r2, [r7, #20]
 8004ab4:	6a39      	ldr	r1, [r7, #32]
 8004ab6:	68f8      	ldr	r0, [r7, #12]
 8004ab8:	f000 fa22 	bl	8004f00 <I2C_WaitOnTXEFlagUntilTimeout>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00d      	beq.n	8004ade <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac6:	2b04      	cmp	r3, #4
 8004ac8:	d107      	bne.n	8004ada <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ad8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e06b      	b.n	8004bb6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae2:	781a      	ldrb	r2, [r3, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aee:	1c5a      	adds	r2, r3, #1
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	3b01      	subs	r3, #1
 8004afc:	b29a      	uxth	r2, r3
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b06:	3b01      	subs	r3, #1
 8004b08:	b29a      	uxth	r2, r3
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	695b      	ldr	r3, [r3, #20]
 8004b14:	f003 0304 	and.w	r3, r3, #4
 8004b18:	2b04      	cmp	r3, #4
 8004b1a:	d11b      	bne.n	8004b54 <HAL_I2C_Master_Transmit+0x188>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d017      	beq.n	8004b54 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b28:	781a      	ldrb	r2, [r3, #0]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b34:	1c5a      	adds	r2, r3, #1
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	3b01      	subs	r3, #1
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	b29a      	uxth	r2, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b54:	697a      	ldr	r2, [r7, #20]
 8004b56:	6a39      	ldr	r1, [r7, #32]
 8004b58:	68f8      	ldr	r0, [r7, #12]
 8004b5a:	f000 fa19 	bl	8004f90 <I2C_WaitOnBTFFlagUntilTimeout>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d00d      	beq.n	8004b80 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b68:	2b04      	cmp	r3, #4
 8004b6a:	d107      	bne.n	8004b7c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b7a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e01a      	b.n	8004bb6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d194      	bne.n	8004ab2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2220      	movs	r2, #32
 8004b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	e000      	b.n	8004bb6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004bb4:	2302      	movs	r3, #2
  }
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3718      	adds	r7, #24
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	00100002 	.word	0x00100002
 8004bc4:	ffff0000 	.word	0xffff0000

08004bc8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b088      	sub	sp, #32
 8004bcc:	af02      	add	r7, sp, #8
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	607a      	str	r2, [r7, #4]
 8004bd2:	603b      	str	r3, [r7, #0]
 8004bd4:	460b      	mov	r3, r1
 8004bd6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bdc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	2b08      	cmp	r3, #8
 8004be2:	d006      	beq.n	8004bf2 <I2C_MasterRequestWrite+0x2a>
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d003      	beq.n	8004bf2 <I2C_MasterRequestWrite+0x2a>
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004bf0:	d108      	bne.n	8004c04 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c00:	601a      	str	r2, [r3, #0]
 8004c02:	e00b      	b.n	8004c1c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c08:	2b12      	cmp	r3, #18
 8004c0a:	d107      	bne.n	8004c1c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c1a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	9300      	str	r3, [sp, #0]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004c28:	68f8      	ldr	r0, [r7, #12]
 8004c2a:	f000 f84f 	bl	8004ccc <I2C_WaitOnFlagUntilTimeout>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d00d      	beq.n	8004c50 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c42:	d103      	bne.n	8004c4c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c4a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e035      	b.n	8004cbc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	691b      	ldr	r3, [r3, #16]
 8004c54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c58:	d108      	bne.n	8004c6c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c5a:	897b      	ldrh	r3, [r7, #10]
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	461a      	mov	r2, r3
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004c68:	611a      	str	r2, [r3, #16]
 8004c6a:	e01b      	b.n	8004ca4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004c6c:	897b      	ldrh	r3, [r7, #10]
 8004c6e:	11db      	asrs	r3, r3, #7
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	f003 0306 	and.w	r3, r3, #6
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	f063 030f 	orn	r3, r3, #15
 8004c7c:	b2da      	uxtb	r2, r3
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	490e      	ldr	r1, [pc, #56]	@ (8004cc4 <I2C_MasterRequestWrite+0xfc>)
 8004c8a:	68f8      	ldr	r0, [r7, #12]
 8004c8c:	f000 f898 	bl	8004dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d001      	beq.n	8004c9a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e010      	b.n	8004cbc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004c9a:	897b      	ldrh	r3, [r7, #10]
 8004c9c:	b2da      	uxtb	r2, r3
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	4907      	ldr	r1, [pc, #28]	@ (8004cc8 <I2C_MasterRequestWrite+0x100>)
 8004caa:	68f8      	ldr	r0, [r7, #12]
 8004cac:	f000 f888 	bl	8004dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d001      	beq.n	8004cba <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e000      	b.n	8004cbc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004cba:	2300      	movs	r3, #0
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3718      	adds	r7, #24
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}
 8004cc4:	00010008 	.word	0x00010008
 8004cc8:	00010002 	.word	0x00010002

08004ccc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b084      	sub	sp, #16
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	60f8      	str	r0, [r7, #12]
 8004cd4:	60b9      	str	r1, [r7, #8]
 8004cd6:	603b      	str	r3, [r7, #0]
 8004cd8:	4613      	mov	r3, r2
 8004cda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004cdc:	e048      	b.n	8004d70 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ce4:	d044      	beq.n	8004d70 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ce6:	f7fd f8e7 	bl	8001eb8 <HAL_GetTick>
 8004cea:	4602      	mov	r2, r0
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	683a      	ldr	r2, [r7, #0]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d302      	bcc.n	8004cfc <I2C_WaitOnFlagUntilTimeout+0x30>
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d139      	bne.n	8004d70 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	0c1b      	lsrs	r3, r3, #16
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d10d      	bne.n	8004d22 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	695b      	ldr	r3, [r3, #20]
 8004d0c:	43da      	mvns	r2, r3
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	4013      	ands	r3, r2
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	bf0c      	ite	eq
 8004d18:	2301      	moveq	r3, #1
 8004d1a:	2300      	movne	r3, #0
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	461a      	mov	r2, r3
 8004d20:	e00c      	b.n	8004d3c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	699b      	ldr	r3, [r3, #24]
 8004d28:	43da      	mvns	r2, r3
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	bf0c      	ite	eq
 8004d34:	2301      	moveq	r3, #1
 8004d36:	2300      	movne	r3, #0
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	79fb      	ldrb	r3, [r7, #7]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d116      	bne.n	8004d70 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2200      	movs	r2, #0
 8004d46:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2220      	movs	r2, #32
 8004d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5c:	f043 0220 	orr.w	r2, r3, #32
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e023      	b.n	8004db8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	0c1b      	lsrs	r3, r3, #16
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	d10d      	bne.n	8004d96 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	695b      	ldr	r3, [r3, #20]
 8004d80:	43da      	mvns	r2, r3
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	4013      	ands	r3, r2
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	bf0c      	ite	eq
 8004d8c:	2301      	moveq	r3, #1
 8004d8e:	2300      	movne	r3, #0
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	461a      	mov	r2, r3
 8004d94:	e00c      	b.n	8004db0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	699b      	ldr	r3, [r3, #24]
 8004d9c:	43da      	mvns	r2, r3
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	4013      	ands	r3, r2
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	bf0c      	ite	eq
 8004da8:	2301      	moveq	r3, #1
 8004daa:	2300      	movne	r3, #0
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	461a      	mov	r2, r3
 8004db0:	79fb      	ldrb	r3, [r7, #7]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d093      	beq.n	8004cde <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004db6:	2300      	movs	r3, #0
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	607a      	str	r2, [r7, #4]
 8004dcc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004dce:	e071      	b.n	8004eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	695b      	ldr	r3, [r3, #20]
 8004dd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dde:	d123      	bne.n	8004e28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004df8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2220      	movs	r2, #32
 8004e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e14:	f043 0204 	orr.w	r2, r3, #4
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e067      	b.n	8004ef8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e2e:	d041      	beq.n	8004eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e30:	f7fd f842 	bl	8001eb8 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d302      	bcc.n	8004e46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d136      	bne.n	8004eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	0c1b      	lsrs	r3, r3, #16
 8004e4a:	b2db      	uxtb	r3, r3
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d10c      	bne.n	8004e6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	695b      	ldr	r3, [r3, #20]
 8004e56:	43da      	mvns	r2, r3
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	bf14      	ite	ne
 8004e62:	2301      	movne	r3, #1
 8004e64:	2300      	moveq	r3, #0
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	e00b      	b.n	8004e82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	699b      	ldr	r3, [r3, #24]
 8004e70:	43da      	mvns	r2, r3
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	4013      	ands	r3, r2
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	bf14      	ite	ne
 8004e7c:	2301      	movne	r3, #1
 8004e7e:	2300      	moveq	r3, #0
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d016      	beq.n	8004eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2220      	movs	r2, #32
 8004e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea0:	f043 0220 	orr.w	r2, r3, #32
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e021      	b.n	8004ef8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	0c1b      	lsrs	r3, r3, #16
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d10c      	bne.n	8004ed8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	695b      	ldr	r3, [r3, #20]
 8004ec4:	43da      	mvns	r2, r3
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	4013      	ands	r3, r2
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	bf14      	ite	ne
 8004ed0:	2301      	movne	r3, #1
 8004ed2:	2300      	moveq	r3, #0
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	e00b      	b.n	8004ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	43da      	mvns	r2, r3
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	bf14      	ite	ne
 8004eea:	2301      	movne	r3, #1
 8004eec:	2300      	moveq	r3, #0
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	f47f af6d 	bne.w	8004dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004ef6:	2300      	movs	r3, #0
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3710      	adds	r7, #16
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f0c:	e034      	b.n	8004f78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f0e:	68f8      	ldr	r0, [r7, #12]
 8004f10:	f000 f886 	bl	8005020 <I2C_IsAcknowledgeFailed>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e034      	b.n	8004f88 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f24:	d028      	beq.n	8004f78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f26:	f7fc ffc7 	bl	8001eb8 <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	68ba      	ldr	r2, [r7, #8]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d302      	bcc.n	8004f3c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d11d      	bne.n	8004f78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	695b      	ldr	r3, [r3, #20]
 8004f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f46:	2b80      	cmp	r3, #128	@ 0x80
 8004f48:	d016      	beq.n	8004f78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2220      	movs	r2, #32
 8004f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f64:	f043 0220 	orr.w	r2, r3, #32
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e007      	b.n	8004f88 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	695b      	ldr	r3, [r3, #20]
 8004f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f82:	2b80      	cmp	r3, #128	@ 0x80
 8004f84:	d1c3      	bne.n	8004f0e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004f86:	2300      	movs	r3, #0
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3710      	adds	r7, #16
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b084      	sub	sp, #16
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004f9c:	e034      	b.n	8005008 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f9e:	68f8      	ldr	r0, [r7, #12]
 8004fa0:	f000 f83e 	bl	8005020 <I2C_IsAcknowledgeFailed>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d001      	beq.n	8004fae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e034      	b.n	8005018 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fb4:	d028      	beq.n	8005008 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fb6:	f7fc ff7f 	bl	8001eb8 <HAL_GetTick>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	68ba      	ldr	r2, [r7, #8]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d302      	bcc.n	8004fcc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d11d      	bne.n	8005008 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	f003 0304 	and.w	r3, r3, #4
 8004fd6:	2b04      	cmp	r3, #4
 8004fd8:	d016      	beq.n	8005008 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2220      	movs	r2, #32
 8004fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff4:	f043 0220 	orr.w	r2, r3, #32
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e007      	b.n	8005018 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	695b      	ldr	r3, [r3, #20]
 800500e:	f003 0304 	and.w	r3, r3, #4
 8005012:	2b04      	cmp	r3, #4
 8005014:	d1c3      	bne.n	8004f9e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005016:	2300      	movs	r3, #0
}
 8005018:	4618      	mov	r0, r3
 800501a:	3710      	adds	r7, #16
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}

08005020 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005032:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005036:	d11b      	bne.n	8005070 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005040:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2220      	movs	r2, #32
 800504c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505c:	f043 0204 	orr.w	r2, r3, #4
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e000      	b.n	8005072 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005070:	2300      	movs	r3, #0
}
 8005072:	4618      	mov	r0, r3
 8005074:	370c      	adds	r7, #12
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
	...

08005080 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b088      	sub	sp, #32
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d101      	bne.n	8005092 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e128      	b.n	80052e4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005098:	b2db      	uxtb	r3, r3
 800509a:	2b00      	cmp	r3, #0
 800509c:	d109      	bne.n	80050b2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a90      	ldr	r2, [pc, #576]	@ (80052ec <HAL_I2S_Init+0x26c>)
 80050aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f7fc f9c3 	bl	8001438 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2202      	movs	r2, #2
 80050b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	69db      	ldr	r3, [r3, #28]
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	6812      	ldr	r2, [r2, #0]
 80050c4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80050c8:	f023 030f 	bic.w	r3, r3, #15
 80050cc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2202      	movs	r2, #2
 80050d4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	695b      	ldr	r3, [r3, #20]
 80050da:	2b02      	cmp	r3, #2
 80050dc:	d060      	beq.n	80051a0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	68db      	ldr	r3, [r3, #12]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d102      	bne.n	80050ec <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80050e6:	2310      	movs	r3, #16
 80050e8:	617b      	str	r3, [r7, #20]
 80050ea:	e001      	b.n	80050f0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80050ec:	2320      	movs	r3, #32
 80050ee:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	2b20      	cmp	r3, #32
 80050f6:	d802      	bhi.n	80050fe <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	005b      	lsls	r3, r3, #1
 80050fc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80050fe:	2001      	movs	r0, #1
 8005100:	f001 fa32 	bl	8006568 <HAL_RCCEx_GetPeriphCLKFreq>
 8005104:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	691b      	ldr	r3, [r3, #16]
 800510a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800510e:	d125      	bne.n	800515c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d010      	beq.n	800513a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	68fa      	ldr	r2, [r7, #12]
 800511e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005122:	4613      	mov	r3, r2
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	4413      	add	r3, r2
 8005128:	005b      	lsls	r3, r3, #1
 800512a:	461a      	mov	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	695b      	ldr	r3, [r3, #20]
 8005130:	fbb2 f3f3 	udiv	r3, r2, r3
 8005134:	3305      	adds	r3, #5
 8005136:	613b      	str	r3, [r7, #16]
 8005138:	e01f      	b.n	800517a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	00db      	lsls	r3, r3, #3
 800513e:	68fa      	ldr	r2, [r7, #12]
 8005140:	fbb2 f2f3 	udiv	r2, r2, r3
 8005144:	4613      	mov	r3, r2
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	4413      	add	r3, r2
 800514a:	005b      	lsls	r3, r3, #1
 800514c:	461a      	mov	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	fbb2 f3f3 	udiv	r3, r2, r3
 8005156:	3305      	adds	r3, #5
 8005158:	613b      	str	r3, [r7, #16]
 800515a:	e00e      	b.n	800517a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	fbb2 f2f3 	udiv	r2, r2, r3
 8005164:	4613      	mov	r3, r2
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	4413      	add	r3, r2
 800516a:	005b      	lsls	r3, r3, #1
 800516c:	461a      	mov	r2, r3
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	695b      	ldr	r3, [r3, #20]
 8005172:	fbb2 f3f3 	udiv	r3, r2, r3
 8005176:	3305      	adds	r3, #5
 8005178:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	4a5c      	ldr	r2, [pc, #368]	@ (80052f0 <HAL_I2S_Init+0x270>)
 800517e:	fba2 2303 	umull	r2, r3, r2, r3
 8005182:	08db      	lsrs	r3, r3, #3
 8005184:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	f003 0301 	and.w	r3, r3, #1
 800518c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800518e:	693a      	ldr	r2, [r7, #16]
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	1ad3      	subs	r3, r2, r3
 8005194:	085b      	lsrs	r3, r3, #1
 8005196:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005198:	69bb      	ldr	r3, [r7, #24]
 800519a:	021b      	lsls	r3, r3, #8
 800519c:	61bb      	str	r3, [r7, #24]
 800519e:	e003      	b.n	80051a8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80051a0:	2302      	movs	r3, #2
 80051a2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80051a4:	2300      	movs	r3, #0
 80051a6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d902      	bls.n	80051b4 <HAL_I2S_Init+0x134>
 80051ae:	69fb      	ldr	r3, [r7, #28]
 80051b0:	2bff      	cmp	r3, #255	@ 0xff
 80051b2:	d907      	bls.n	80051c4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051b8:	f043 0210 	orr.w	r2, r3, #16
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e08f      	b.n	80052e4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	691a      	ldr	r2, [r3, #16]
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	ea42 0103 	orr.w	r1, r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	69fa      	ldr	r2, [r7, #28]
 80051d4:	430a      	orrs	r2, r1
 80051d6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	69db      	ldr	r3, [r3, #28]
 80051de:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80051e2:	f023 030f 	bic.w	r3, r3, #15
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	6851      	ldr	r1, [r2, #4]
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	6892      	ldr	r2, [r2, #8]
 80051ee:	4311      	orrs	r1, r2
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	68d2      	ldr	r2, [r2, #12]
 80051f4:	4311      	orrs	r1, r2
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	6992      	ldr	r2, [r2, #24]
 80051fa:	430a      	orrs	r2, r1
 80051fc:	431a      	orrs	r2, r3
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005206:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a1b      	ldr	r3, [r3, #32]
 800520c:	2b01      	cmp	r3, #1
 800520e:	d161      	bne.n	80052d4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	4a38      	ldr	r2, [pc, #224]	@ (80052f4 <HAL_I2S_Init+0x274>)
 8005214:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a37      	ldr	r2, [pc, #220]	@ (80052f8 <HAL_I2S_Init+0x278>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d101      	bne.n	8005224 <HAL_I2S_Init+0x1a4>
 8005220:	4b36      	ldr	r3, [pc, #216]	@ (80052fc <HAL_I2S_Init+0x27c>)
 8005222:	e001      	b.n	8005228 <HAL_I2S_Init+0x1a8>
 8005224:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005228:	69db      	ldr	r3, [r3, #28]
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	6812      	ldr	r2, [r2, #0]
 800522e:	4932      	ldr	r1, [pc, #200]	@ (80052f8 <HAL_I2S_Init+0x278>)
 8005230:	428a      	cmp	r2, r1
 8005232:	d101      	bne.n	8005238 <HAL_I2S_Init+0x1b8>
 8005234:	4a31      	ldr	r2, [pc, #196]	@ (80052fc <HAL_I2S_Init+0x27c>)
 8005236:	e001      	b.n	800523c <HAL_I2S_Init+0x1bc>
 8005238:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800523c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005240:	f023 030f 	bic.w	r3, r3, #15
 8005244:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a2b      	ldr	r2, [pc, #172]	@ (80052f8 <HAL_I2S_Init+0x278>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d101      	bne.n	8005254 <HAL_I2S_Init+0x1d4>
 8005250:	4b2a      	ldr	r3, [pc, #168]	@ (80052fc <HAL_I2S_Init+0x27c>)
 8005252:	e001      	b.n	8005258 <HAL_I2S_Init+0x1d8>
 8005254:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005258:	2202      	movs	r2, #2
 800525a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a25      	ldr	r2, [pc, #148]	@ (80052f8 <HAL_I2S_Init+0x278>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d101      	bne.n	800526a <HAL_I2S_Init+0x1ea>
 8005266:	4b25      	ldr	r3, [pc, #148]	@ (80052fc <HAL_I2S_Init+0x27c>)
 8005268:	e001      	b.n	800526e <HAL_I2S_Init+0x1ee>
 800526a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800526e:	69db      	ldr	r3, [r3, #28]
 8005270:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800527a:	d003      	beq.n	8005284 <HAL_I2S_Init+0x204>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d103      	bne.n	800528c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005284:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005288:	613b      	str	r3, [r7, #16]
 800528a:	e001      	b.n	8005290 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800528c:	2300      	movs	r3, #0
 800528e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800529a:	4313      	orrs	r3, r2
 800529c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80052a4:	4313      	orrs	r3, r2
 80052a6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	699b      	ldr	r3, [r3, #24]
 80052ac:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80052ae:	4313      	orrs	r3, r2
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	897b      	ldrh	r3, [r7, #10]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80052bc:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a0d      	ldr	r2, [pc, #52]	@ (80052f8 <HAL_I2S_Init+0x278>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d101      	bne.n	80052cc <HAL_I2S_Init+0x24c>
 80052c8:	4b0c      	ldr	r3, [pc, #48]	@ (80052fc <HAL_I2S_Init+0x27c>)
 80052ca:	e001      	b.n	80052d0 <HAL_I2S_Init+0x250>
 80052cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80052d0:	897a      	ldrh	r2, [r7, #10]
 80052d2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80052e2:	2300      	movs	r3, #0
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3720      	adds	r7, #32
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}
 80052ec:	080054d5 	.word	0x080054d5
 80052f0:	cccccccd 	.word	0xcccccccd
 80052f4:	080055e9 	.word	0x080055e9
 80052f8:	40003800 	.word	0x40003800
 80052fc:	40003400 	.word	0x40003400

08005300 <HAL_I2S_Transmit_IT>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005300:	b480      	push	{r7}
 8005302:	b087      	sub	sp, #28
 8005304:	af00      	add	r7, sp, #0
 8005306:	60f8      	str	r0, [r7, #12]
 8005308:	60b9      	str	r1, [r7, #8]
 800530a:	4613      	mov	r3, r2
 800530c:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d002      	beq.n	800531a <HAL_I2S_Transmit_IT+0x1a>
 8005314:	88fb      	ldrh	r3, [r7, #6]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d101      	bne.n	800531e <HAL_I2S_Transmit_IT+0x1e>
  {
    return  HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e057      	b.n	80053ce <HAL_I2S_Transmit_IT+0xce>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005324:	b2db      	uxtb	r3, r3
 8005326:	2b01      	cmp	r3, #1
 8005328:	d001      	beq.n	800532e <HAL_I2S_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 800532a:	2302      	movs	r3, #2
 800532c:	e04f      	b.n	80053ce <HAL_I2S_Transmit_IT+0xce>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005334:	b2db      	uxtb	r3, r3
 8005336:	2b01      	cmp	r3, #1
 8005338:	d101      	bne.n	800533e <HAL_I2S_Transmit_IT+0x3e>
 800533a:	2302      	movs	r3, #2
 800533c:	e047      	b.n	80053ce <HAL_I2S_Transmit_IT+0xce>
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2203      	movs	r2, #3
 800534a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	68ba      	ldr	r2, [r7, #8]
 8005358:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	69db      	ldr	r3, [r3, #28]
 8005360:	f003 0307 	and.w	r3, r3, #7
 8005364:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	2b03      	cmp	r3, #3
 800536a:	d002      	beq.n	8005372 <HAL_I2S_Transmit_IT+0x72>
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	2b05      	cmp	r3, #5
 8005370:	d10a      	bne.n	8005388 <HAL_I2S_Transmit_IT+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8005372:	88fb      	ldrh	r3, [r7, #6]
 8005374:	005b      	lsls	r3, r3, #1
 8005376:	b29a      	uxth	r2, r3
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 800537c:	88fb      	ldrh	r3, [r7, #6]
 800537e:	005b      	lsls	r3, r3, #1
 8005380:	b29a      	uxth	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005386:	e005      	b.n	8005394 <HAL_I2S_Transmit_IT+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	88fa      	ldrh	r2, [r7, #6]
 800538c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	88fa      	ldrh	r2, [r7, #6]
 8005392:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  __HAL_UNLOCK(hi2s);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2200      	movs	r2, #0
 8005398:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable TXE and ERR interrupt */
  __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	685a      	ldr	r2, [r3, #4]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 80053aa:	605a      	str	r2, [r3, #4]

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	69db      	ldr	r3, [r3, #28]
 80053b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053ba:	d007      	beq.n	80053cc <HAL_I2S_Transmit_IT+0xcc>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	69da      	ldr	r2, [r3, #28]
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80053ca:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80053cc:	2300      	movs	r3, #0
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	371c      	adds	r7, #28
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr

080053da <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80053da:	b580      	push	{r7, lr}
 80053dc:	b082      	sub	sp, #8
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	4798      	blx	r3
}
 80053ea:	bf00      	nop
 80053ec:	3708      	adds	r7, #8
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}

080053f2 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80053f2:	b480      	push	{r7}
 80053f4:	b083      	sub	sp, #12
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80053fa:	bf00      	nop
 80053fc:	370c      	adds	r7, #12
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr

08005406 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005406:	b480      	push	{r7}
 8005408:	b083      	sub	sp, #12
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800540e:	bf00      	nop
 8005410:	370c      	adds	r7, #12
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr

0800541a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800541a:	b580      	push	{r7, lr}
 800541c:	b082      	sub	sp, #8
 800541e:	af00      	add	r7, sp, #0
 8005420:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005426:	881a      	ldrh	r2, [r3, #0]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005432:	1c9a      	adds	r2, r3, #2
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800543c:	b29b      	uxth	r3, r3
 800543e:	3b01      	subs	r3, #1
 8005440:	b29a      	uxth	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800544a:	b29b      	uxth	r3, r3
 800544c:	2b00      	cmp	r3, #0
 800544e:	d10e      	bne.n	800546e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	685a      	ldr	r2, [r3, #4]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800545e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f7fc fa31 	bl	80018d0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800546e:	bf00      	nop
 8005470:	3708      	adds	r7, #8
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}

08005476 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005476:	b580      	push	{r7, lr}
 8005478:	b082      	sub	sp, #8
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68da      	ldr	r2, [r3, #12]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005488:	b292      	uxth	r2, r2
 800548a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005490:	1c9a      	adds	r2, r3, #2
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800549a:	b29b      	uxth	r3, r3
 800549c:	3b01      	subs	r3, #1
 800549e:	b29a      	uxth	r2, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d10e      	bne.n	80054cc <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	685a      	ldr	r2, [r3, #4]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80054bc:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2201      	movs	r2, #1
 80054c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f7ff ff93 	bl	80053f2 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80054cc:	bf00      	nop
 80054ce:	3708      	adds	r7, #8
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b086      	sub	sp, #24
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	2b04      	cmp	r3, #4
 80054ee:	d13a      	bne.n	8005566 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d109      	bne.n	800550e <I2S_IRQHandler+0x3a>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005504:	2b40      	cmp	r3, #64	@ 0x40
 8005506:	d102      	bne.n	800550e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f7ff ffb4 	bl	8005476 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005514:	2b40      	cmp	r3, #64	@ 0x40
 8005516:	d126      	bne.n	8005566 <I2S_IRQHandler+0x92>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	f003 0320 	and.w	r3, r3, #32
 8005522:	2b20      	cmp	r3, #32
 8005524:	d11f      	bne.n	8005566 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	685a      	ldr	r2, [r3, #4]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005534:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005536:	2300      	movs	r3, #0
 8005538:	613b      	str	r3, [r7, #16]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	613b      	str	r3, [r7, #16]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	613b      	str	r3, [r7, #16]
 800554a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005558:	f043 0202 	orr.w	r2, r3, #2
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f7ff ff50 	bl	8005406 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b03      	cmp	r3, #3
 8005570:	d136      	bne.n	80055e0 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	f003 0302 	and.w	r3, r3, #2
 8005578:	2b02      	cmp	r3, #2
 800557a:	d109      	bne.n	8005590 <I2S_IRQHandler+0xbc>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005586:	2b80      	cmp	r3, #128	@ 0x80
 8005588:	d102      	bne.n	8005590 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f7ff ff45 	bl	800541a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	f003 0308 	and.w	r3, r3, #8
 8005596:	2b08      	cmp	r3, #8
 8005598:	d122      	bne.n	80055e0 <I2S_IRQHandler+0x10c>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f003 0320 	and.w	r3, r3, #32
 80055a4:	2b20      	cmp	r3, #32
 80055a6:	d11b      	bne.n	80055e0 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	685a      	ldr	r2, [r3, #4]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80055b6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80055b8:	2300      	movs	r3, #0
 80055ba:	60fb      	str	r3, [r7, #12]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	60fb      	str	r3, [r7, #12]
 80055c4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055d2:	f043 0204 	orr.w	r2, r3, #4
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f7ff ff13 	bl	8005406 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80055e0:	bf00      	nop
 80055e2:	3718      	adds	r7, #24
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}

080055e8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b088      	sub	sp, #32
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a92      	ldr	r2, [pc, #584]	@ (8005848 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d101      	bne.n	8005606 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005602:	4b92      	ldr	r3, [pc, #584]	@ (800584c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005604:	e001      	b.n	800560a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005606:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a8b      	ldr	r2, [pc, #556]	@ (8005848 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d101      	bne.n	8005624 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8005620:	4b8a      	ldr	r3, [pc, #552]	@ (800584c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005622:	e001      	b.n	8005628 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005624:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005634:	d004      	beq.n	8005640 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	2b00      	cmp	r3, #0
 800563c:	f040 8099 	bne.w	8005772 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005640:	69fb      	ldr	r3, [r7, #28]
 8005642:	f003 0302 	and.w	r3, r3, #2
 8005646:	2b02      	cmp	r3, #2
 8005648:	d107      	bne.n	800565a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005650:	2b00      	cmp	r3, #0
 8005652:	d002      	beq.n	800565a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f000 f925 	bl	80058a4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	f003 0301 	and.w	r3, r3, #1
 8005660:	2b01      	cmp	r3, #1
 8005662:	d107      	bne.n	8005674 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800566a:	2b00      	cmp	r3, #0
 800566c:	d002      	beq.n	8005674 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f000 f9c8 	bl	8005a04 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005674:	69bb      	ldr	r3, [r7, #24]
 8005676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800567a:	2b40      	cmp	r3, #64	@ 0x40
 800567c:	d13a      	bne.n	80056f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	f003 0320 	and.w	r3, r3, #32
 8005684:	2b00      	cmp	r3, #0
 8005686:	d035      	beq.n	80056f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a6e      	ldr	r2, [pc, #440]	@ (8005848 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d101      	bne.n	8005696 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005692:	4b6e      	ldr	r3, [pc, #440]	@ (800584c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005694:	e001      	b.n	800569a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005696:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800569a:	685a      	ldr	r2, [r3, #4]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4969      	ldr	r1, [pc, #420]	@ (8005848 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80056a2:	428b      	cmp	r3, r1
 80056a4:	d101      	bne.n	80056aa <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80056a6:	4b69      	ldr	r3, [pc, #420]	@ (800584c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80056a8:	e001      	b.n	80056ae <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80056aa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80056ae:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80056b2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	685a      	ldr	r2, [r3, #4]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80056c2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80056c4:	2300      	movs	r3, #0
 80056c6:	60fb      	str	r3, [r7, #12]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	60fb      	str	r3, [r7, #12]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	60fb      	str	r3, [r7, #12]
 80056d8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2201      	movs	r2, #1
 80056de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056e6:	f043 0202 	orr.w	r2, r3, #2
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f7ff fe89 	bl	8005406 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80056f4:	69fb      	ldr	r3, [r7, #28]
 80056f6:	f003 0308 	and.w	r3, r3, #8
 80056fa:	2b08      	cmp	r3, #8
 80056fc:	f040 80c3 	bne.w	8005886 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	f003 0320 	and.w	r3, r3, #32
 8005706:	2b00      	cmp	r3, #0
 8005708:	f000 80bd 	beq.w	8005886 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	685a      	ldr	r2, [r3, #4]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800571a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a49      	ldr	r2, [pc, #292]	@ (8005848 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d101      	bne.n	800572a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8005726:	4b49      	ldr	r3, [pc, #292]	@ (800584c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005728:	e001      	b.n	800572e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800572a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800572e:	685a      	ldr	r2, [r3, #4]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4944      	ldr	r1, [pc, #272]	@ (8005848 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005736:	428b      	cmp	r3, r1
 8005738:	d101      	bne.n	800573e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800573a:	4b44      	ldr	r3, [pc, #272]	@ (800584c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800573c:	e001      	b.n	8005742 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800573e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005742:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005746:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005748:	2300      	movs	r3, #0
 800574a:	60bb      	str	r3, [r7, #8]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	60bb      	str	r3, [r7, #8]
 8005754:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2201      	movs	r2, #1
 800575a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005762:	f043 0204 	orr.w	r2, r3, #4
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f7ff fe4b 	bl	8005406 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005770:	e089      	b.n	8005886 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	f003 0302 	and.w	r3, r3, #2
 8005778:	2b02      	cmp	r3, #2
 800577a:	d107      	bne.n	800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005782:	2b00      	cmp	r3, #0
 8005784:	d002      	beq.n	800578c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f000 f8be 	bl	8005908 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	f003 0301 	and.w	r3, r3, #1
 8005792:	2b01      	cmp	r3, #1
 8005794:	d107      	bne.n	80057a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800579c:	2b00      	cmp	r3, #0
 800579e:	d002      	beq.n	80057a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f000 f8fd 	bl	80059a0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ac:	2b40      	cmp	r3, #64	@ 0x40
 80057ae:	d12f      	bne.n	8005810 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	f003 0320 	and.w	r3, r3, #32
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d02a      	beq.n	8005810 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	685a      	ldr	r2, [r3, #4]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80057c8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a1e      	ldr	r2, [pc, #120]	@ (8005848 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d101      	bne.n	80057d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80057d4:	4b1d      	ldr	r3, [pc, #116]	@ (800584c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80057d6:	e001      	b.n	80057dc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80057d8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80057dc:	685a      	ldr	r2, [r3, #4]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4919      	ldr	r1, [pc, #100]	@ (8005848 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80057e4:	428b      	cmp	r3, r1
 80057e6:	d101      	bne.n	80057ec <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80057e8:	4b18      	ldr	r3, [pc, #96]	@ (800584c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80057ea:	e001      	b.n	80057f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80057ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80057f0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80057f4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2201      	movs	r2, #1
 80057fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005802:	f043 0202 	orr.w	r2, r3, #2
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f7ff fdfb 	bl	8005406 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	f003 0308 	and.w	r3, r3, #8
 8005816:	2b08      	cmp	r3, #8
 8005818:	d136      	bne.n	8005888 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	f003 0320 	and.w	r3, r3, #32
 8005820:	2b00      	cmp	r3, #0
 8005822:	d031      	beq.n	8005888 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a07      	ldr	r2, [pc, #28]	@ (8005848 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d101      	bne.n	8005832 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800582e:	4b07      	ldr	r3, [pc, #28]	@ (800584c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005830:	e001      	b.n	8005836 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8005832:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005836:	685a      	ldr	r2, [r3, #4]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4902      	ldr	r1, [pc, #8]	@ (8005848 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800583e:	428b      	cmp	r3, r1
 8005840:	d106      	bne.n	8005850 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8005842:	4b02      	ldr	r3, [pc, #8]	@ (800584c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005844:	e006      	b.n	8005854 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8005846:	bf00      	nop
 8005848:	40003800 	.word	0x40003800
 800584c:	40003400 	.word	0x40003400
 8005850:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005854:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005858:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	685a      	ldr	r2, [r3, #4]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005868:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2201      	movs	r2, #1
 800586e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005876:	f043 0204 	orr.w	r2, r3, #4
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f7ff fdc1 	bl	8005406 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005884:	e000      	b.n	8005888 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005886:	bf00      	nop
}
 8005888:	bf00      	nop
 800588a:	3720      	adds	r7, #32
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005898:	bf00      	nop
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b082      	sub	sp, #8
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b0:	1c99      	adds	r1, r3, #2
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	6251      	str	r1, [r2, #36]	@ 0x24
 80058b6:	881a      	ldrh	r2, [r3, #0]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	3b01      	subs	r3, #1
 80058c6:	b29a      	uxth	r2, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d113      	bne.n	80058fe <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	685a      	ldr	r2, [r3, #4]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80058e4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d106      	bne.n	80058fe <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2201      	movs	r2, #1
 80058f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f7ff ffc9 	bl	8005890 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80058fe:	bf00      	nop
 8005900:	3708      	adds	r7, #8
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}
	...

08005908 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b082      	sub	sp, #8
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005914:	1c99      	adds	r1, r3, #2
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	6251      	str	r1, [r2, #36]	@ 0x24
 800591a:	8819      	ldrh	r1, [r3, #0]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a1d      	ldr	r2, [pc, #116]	@ (8005998 <I2SEx_TxISR_I2SExt+0x90>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d101      	bne.n	800592a <I2SEx_TxISR_I2SExt+0x22>
 8005926:	4b1d      	ldr	r3, [pc, #116]	@ (800599c <I2SEx_TxISR_I2SExt+0x94>)
 8005928:	e001      	b.n	800592e <I2SEx_TxISR_I2SExt+0x26>
 800592a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800592e:	460a      	mov	r2, r1
 8005930:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005936:	b29b      	uxth	r3, r3
 8005938:	3b01      	subs	r3, #1
 800593a:	b29a      	uxth	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005944:	b29b      	uxth	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d121      	bne.n	800598e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a12      	ldr	r2, [pc, #72]	@ (8005998 <I2SEx_TxISR_I2SExt+0x90>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d101      	bne.n	8005958 <I2SEx_TxISR_I2SExt+0x50>
 8005954:	4b11      	ldr	r3, [pc, #68]	@ (800599c <I2SEx_TxISR_I2SExt+0x94>)
 8005956:	e001      	b.n	800595c <I2SEx_TxISR_I2SExt+0x54>
 8005958:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800595c:	685a      	ldr	r2, [r3, #4]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	490d      	ldr	r1, [pc, #52]	@ (8005998 <I2SEx_TxISR_I2SExt+0x90>)
 8005964:	428b      	cmp	r3, r1
 8005966:	d101      	bne.n	800596c <I2SEx_TxISR_I2SExt+0x64>
 8005968:	4b0c      	ldr	r3, [pc, #48]	@ (800599c <I2SEx_TxISR_I2SExt+0x94>)
 800596a:	e001      	b.n	8005970 <I2SEx_TxISR_I2SExt+0x68>
 800596c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005970:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005974:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800597a:	b29b      	uxth	r3, r3
 800597c:	2b00      	cmp	r3, #0
 800597e:	d106      	bne.n	800598e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005988:	6878      	ldr	r0, [r7, #4]
 800598a:	f7ff ff81 	bl	8005890 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800598e:	bf00      	nop
 8005990:	3708      	adds	r7, #8
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	40003800 	.word	0x40003800
 800599c:	40003400 	.word	0x40003400

080059a0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b082      	sub	sp, #8
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68d8      	ldr	r0, [r3, #12]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b2:	1c99      	adds	r1, r3, #2
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80059b8:	b282      	uxth	r2, r0
 80059ba:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	3b01      	subs	r3, #1
 80059c4:	b29a      	uxth	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d113      	bne.n	80059fc <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	685a      	ldr	r2, [r3, #4]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80059e2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d106      	bne.n	80059fc <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2201      	movs	r2, #1
 80059f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f7ff ff4a 	bl	8005890 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80059fc:	bf00      	nop
 80059fe:	3708      	adds	r7, #8
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}

08005a04 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b082      	sub	sp, #8
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a20      	ldr	r2, [pc, #128]	@ (8005a94 <I2SEx_RxISR_I2SExt+0x90>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d101      	bne.n	8005a1a <I2SEx_RxISR_I2SExt+0x16>
 8005a16:	4b20      	ldr	r3, [pc, #128]	@ (8005a98 <I2SEx_RxISR_I2SExt+0x94>)
 8005a18:	e001      	b.n	8005a1e <I2SEx_RxISR_I2SExt+0x1a>
 8005a1a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a1e:	68d8      	ldr	r0, [r3, #12]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a24:	1c99      	adds	r1, r3, #2
 8005a26:	687a      	ldr	r2, [r7, #4]
 8005a28:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005a2a:	b282      	uxth	r2, r0
 8005a2c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	3b01      	subs	r3, #1
 8005a36:	b29a      	uxth	r2, r3
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d121      	bne.n	8005a8a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a12      	ldr	r2, [pc, #72]	@ (8005a94 <I2SEx_RxISR_I2SExt+0x90>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d101      	bne.n	8005a54 <I2SEx_RxISR_I2SExt+0x50>
 8005a50:	4b11      	ldr	r3, [pc, #68]	@ (8005a98 <I2SEx_RxISR_I2SExt+0x94>)
 8005a52:	e001      	b.n	8005a58 <I2SEx_RxISR_I2SExt+0x54>
 8005a54:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a58:	685a      	ldr	r2, [r3, #4]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	490d      	ldr	r1, [pc, #52]	@ (8005a94 <I2SEx_RxISR_I2SExt+0x90>)
 8005a60:	428b      	cmp	r3, r1
 8005a62:	d101      	bne.n	8005a68 <I2SEx_RxISR_I2SExt+0x64>
 8005a64:	4b0c      	ldr	r3, [pc, #48]	@ (8005a98 <I2SEx_RxISR_I2SExt+0x94>)
 8005a66:	e001      	b.n	8005a6c <I2SEx_RxISR_I2SExt+0x68>
 8005a68:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a6c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005a70:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a76:	b29b      	uxth	r3, r3
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d106      	bne.n	8005a8a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f7ff ff03 	bl	8005890 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005a8a:	bf00      	nop
 8005a8c:	3708      	adds	r7, #8
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop
 8005a94:	40003800 	.word	0x40003800
 8005a98:	40003400 	.word	0x40003400

08005a9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b086      	sub	sp, #24
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d101      	bne.n	8005aae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e267      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f003 0301 	and.w	r3, r3, #1
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d075      	beq.n	8005ba6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005aba:	4b88      	ldr	r3, [pc, #544]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	f003 030c 	and.w	r3, r3, #12
 8005ac2:	2b04      	cmp	r3, #4
 8005ac4:	d00c      	beq.n	8005ae0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ac6:	4b85      	ldr	r3, [pc, #532]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005ace:	2b08      	cmp	r3, #8
 8005ad0:	d112      	bne.n	8005af8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ad2:	4b82      	ldr	r3, [pc, #520]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ada:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ade:	d10b      	bne.n	8005af8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ae0:	4b7e      	ldr	r3, [pc, #504]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d05b      	beq.n	8005ba4 <HAL_RCC_OscConfig+0x108>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d157      	bne.n	8005ba4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	e242      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b00:	d106      	bne.n	8005b10 <HAL_RCC_OscConfig+0x74>
 8005b02:	4b76      	ldr	r3, [pc, #472]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a75      	ldr	r2, [pc, #468]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005b08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b0c:	6013      	str	r3, [r2, #0]
 8005b0e:	e01d      	b.n	8005b4c <HAL_RCC_OscConfig+0xb0>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b18:	d10c      	bne.n	8005b34 <HAL_RCC_OscConfig+0x98>
 8005b1a:	4b70      	ldr	r3, [pc, #448]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a6f      	ldr	r2, [pc, #444]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005b20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b24:	6013      	str	r3, [r2, #0]
 8005b26:	4b6d      	ldr	r3, [pc, #436]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a6c      	ldr	r2, [pc, #432]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005b2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b30:	6013      	str	r3, [r2, #0]
 8005b32:	e00b      	b.n	8005b4c <HAL_RCC_OscConfig+0xb0>
 8005b34:	4b69      	ldr	r3, [pc, #420]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a68      	ldr	r2, [pc, #416]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005b3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b3e:	6013      	str	r3, [r2, #0]
 8005b40:	4b66      	ldr	r3, [pc, #408]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a65      	ldr	r2, [pc, #404]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005b46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d013      	beq.n	8005b7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b54:	f7fc f9b0 	bl	8001eb8 <HAL_GetTick>
 8005b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b5a:	e008      	b.n	8005b6e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b5c:	f7fc f9ac 	bl	8001eb8 <HAL_GetTick>
 8005b60:	4602      	mov	r2, r0
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	2b64      	cmp	r3, #100	@ 0x64
 8005b68:	d901      	bls.n	8005b6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e207      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b6e:	4b5b      	ldr	r3, [pc, #364]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d0f0      	beq.n	8005b5c <HAL_RCC_OscConfig+0xc0>
 8005b7a:	e014      	b.n	8005ba6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b7c:	f7fc f99c 	bl	8001eb8 <HAL_GetTick>
 8005b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b82:	e008      	b.n	8005b96 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b84:	f7fc f998 	bl	8001eb8 <HAL_GetTick>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	1ad3      	subs	r3, r2, r3
 8005b8e:	2b64      	cmp	r3, #100	@ 0x64
 8005b90:	d901      	bls.n	8005b96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b92:	2303      	movs	r3, #3
 8005b94:	e1f3      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b96:	4b51      	ldr	r3, [pc, #324]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d1f0      	bne.n	8005b84 <HAL_RCC_OscConfig+0xe8>
 8005ba2:	e000      	b.n	8005ba6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ba4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f003 0302 	and.w	r3, r3, #2
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d063      	beq.n	8005c7a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005bb2:	4b4a      	ldr	r3, [pc, #296]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	f003 030c 	and.w	r3, r3, #12
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00b      	beq.n	8005bd6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bbe:	4b47      	ldr	r3, [pc, #284]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005bc6:	2b08      	cmp	r3, #8
 8005bc8:	d11c      	bne.n	8005c04 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bca:	4b44      	ldr	r3, [pc, #272]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d116      	bne.n	8005c04 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bd6:	4b41      	ldr	r3, [pc, #260]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 0302 	and.w	r3, r3, #2
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d005      	beq.n	8005bee <HAL_RCC_OscConfig+0x152>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d001      	beq.n	8005bee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e1c7      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bee:	4b3b      	ldr	r3, [pc, #236]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	00db      	lsls	r3, r3, #3
 8005bfc:	4937      	ldr	r1, [pc, #220]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c02:	e03a      	b.n	8005c7a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d020      	beq.n	8005c4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c0c:	4b34      	ldr	r3, [pc, #208]	@ (8005ce0 <HAL_RCC_OscConfig+0x244>)
 8005c0e:	2201      	movs	r2, #1
 8005c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c12:	f7fc f951 	bl	8001eb8 <HAL_GetTick>
 8005c16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c18:	e008      	b.n	8005c2c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c1a:	f7fc f94d 	bl	8001eb8 <HAL_GetTick>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d901      	bls.n	8005c2c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	e1a8      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c2c:	4b2b      	ldr	r3, [pc, #172]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 0302 	and.w	r3, r3, #2
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d0f0      	beq.n	8005c1a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c38:	4b28      	ldr	r3, [pc, #160]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	691b      	ldr	r3, [r3, #16]
 8005c44:	00db      	lsls	r3, r3, #3
 8005c46:	4925      	ldr	r1, [pc, #148]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	600b      	str	r3, [r1, #0]
 8005c4c:	e015      	b.n	8005c7a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c4e:	4b24      	ldr	r3, [pc, #144]	@ (8005ce0 <HAL_RCC_OscConfig+0x244>)
 8005c50:	2200      	movs	r2, #0
 8005c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c54:	f7fc f930 	bl	8001eb8 <HAL_GetTick>
 8005c58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c5a:	e008      	b.n	8005c6e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c5c:	f7fc f92c 	bl	8001eb8 <HAL_GetTick>
 8005c60:	4602      	mov	r2, r0
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	d901      	bls.n	8005c6e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e187      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c6e:	4b1b      	ldr	r3, [pc, #108]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 0302 	and.w	r3, r3, #2
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d1f0      	bne.n	8005c5c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f003 0308 	and.w	r3, r3, #8
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d036      	beq.n	8005cf4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	695b      	ldr	r3, [r3, #20]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d016      	beq.n	8005cbc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c8e:	4b15      	ldr	r3, [pc, #84]	@ (8005ce4 <HAL_RCC_OscConfig+0x248>)
 8005c90:	2201      	movs	r2, #1
 8005c92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c94:	f7fc f910 	bl	8001eb8 <HAL_GetTick>
 8005c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c9a:	e008      	b.n	8005cae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c9c:	f7fc f90c 	bl	8001eb8 <HAL_GetTick>
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	1ad3      	subs	r3, r2, r3
 8005ca6:	2b02      	cmp	r3, #2
 8005ca8:	d901      	bls.n	8005cae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005caa:	2303      	movs	r3, #3
 8005cac:	e167      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cae:	4b0b      	ldr	r3, [pc, #44]	@ (8005cdc <HAL_RCC_OscConfig+0x240>)
 8005cb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cb2:	f003 0302 	and.w	r3, r3, #2
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d0f0      	beq.n	8005c9c <HAL_RCC_OscConfig+0x200>
 8005cba:	e01b      	b.n	8005cf4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cbc:	4b09      	ldr	r3, [pc, #36]	@ (8005ce4 <HAL_RCC_OscConfig+0x248>)
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cc2:	f7fc f8f9 	bl	8001eb8 <HAL_GetTick>
 8005cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cc8:	e00e      	b.n	8005ce8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cca:	f7fc f8f5 	bl	8001eb8 <HAL_GetTick>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	1ad3      	subs	r3, r2, r3
 8005cd4:	2b02      	cmp	r3, #2
 8005cd6:	d907      	bls.n	8005ce8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e150      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
 8005cdc:	40023800 	.word	0x40023800
 8005ce0:	42470000 	.word	0x42470000
 8005ce4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ce8:	4b88      	ldr	r3, [pc, #544]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005cea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cec:	f003 0302 	and.w	r3, r3, #2
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d1ea      	bne.n	8005cca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 0304 	and.w	r3, r3, #4
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	f000 8097 	beq.w	8005e30 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d02:	2300      	movs	r3, #0
 8005d04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d06:	4b81      	ldr	r3, [pc, #516]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d10f      	bne.n	8005d32 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d12:	2300      	movs	r3, #0
 8005d14:	60bb      	str	r3, [r7, #8]
 8005d16:	4b7d      	ldr	r3, [pc, #500]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d1a:	4a7c      	ldr	r2, [pc, #496]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005d1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d20:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d22:	4b7a      	ldr	r3, [pc, #488]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d2a:	60bb      	str	r3, [r7, #8]
 8005d2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d32:	4b77      	ldr	r3, [pc, #476]	@ (8005f10 <HAL_RCC_OscConfig+0x474>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d118      	bne.n	8005d70 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d3e:	4b74      	ldr	r3, [pc, #464]	@ (8005f10 <HAL_RCC_OscConfig+0x474>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a73      	ldr	r2, [pc, #460]	@ (8005f10 <HAL_RCC_OscConfig+0x474>)
 8005d44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d4a:	f7fc f8b5 	bl	8001eb8 <HAL_GetTick>
 8005d4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d50:	e008      	b.n	8005d64 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d52:	f7fc f8b1 	bl	8001eb8 <HAL_GetTick>
 8005d56:	4602      	mov	r2, r0
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	d901      	bls.n	8005d64 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005d60:	2303      	movs	r3, #3
 8005d62:	e10c      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d64:	4b6a      	ldr	r3, [pc, #424]	@ (8005f10 <HAL_RCC_OscConfig+0x474>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d0f0      	beq.n	8005d52 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d106      	bne.n	8005d86 <HAL_RCC_OscConfig+0x2ea>
 8005d78:	4b64      	ldr	r3, [pc, #400]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005d7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d7c:	4a63      	ldr	r2, [pc, #396]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005d7e:	f043 0301 	orr.w	r3, r3, #1
 8005d82:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d84:	e01c      	b.n	8005dc0 <HAL_RCC_OscConfig+0x324>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	2b05      	cmp	r3, #5
 8005d8c:	d10c      	bne.n	8005da8 <HAL_RCC_OscConfig+0x30c>
 8005d8e:	4b5f      	ldr	r3, [pc, #380]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005d90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d92:	4a5e      	ldr	r2, [pc, #376]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005d94:	f043 0304 	orr.w	r3, r3, #4
 8005d98:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d9a:	4b5c      	ldr	r3, [pc, #368]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d9e:	4a5b      	ldr	r2, [pc, #364]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005da0:	f043 0301 	orr.w	r3, r3, #1
 8005da4:	6713      	str	r3, [r2, #112]	@ 0x70
 8005da6:	e00b      	b.n	8005dc0 <HAL_RCC_OscConfig+0x324>
 8005da8:	4b58      	ldr	r3, [pc, #352]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005daa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dac:	4a57      	ldr	r2, [pc, #348]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005dae:	f023 0301 	bic.w	r3, r3, #1
 8005db2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005db4:	4b55      	ldr	r3, [pc, #340]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005db8:	4a54      	ldr	r2, [pc, #336]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005dba:	f023 0304 	bic.w	r3, r3, #4
 8005dbe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d015      	beq.n	8005df4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dc8:	f7fc f876 	bl	8001eb8 <HAL_GetTick>
 8005dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dce:	e00a      	b.n	8005de6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dd0:	f7fc f872 	bl	8001eb8 <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d901      	bls.n	8005de6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005de2:	2303      	movs	r3, #3
 8005de4:	e0cb      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005de6:	4b49      	ldr	r3, [pc, #292]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d0ee      	beq.n	8005dd0 <HAL_RCC_OscConfig+0x334>
 8005df2:	e014      	b.n	8005e1e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005df4:	f7fc f860 	bl	8001eb8 <HAL_GetTick>
 8005df8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dfa:	e00a      	b.n	8005e12 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dfc:	f7fc f85c 	bl	8001eb8 <HAL_GetTick>
 8005e00:	4602      	mov	r2, r0
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	1ad3      	subs	r3, r2, r3
 8005e06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d901      	bls.n	8005e12 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005e0e:	2303      	movs	r3, #3
 8005e10:	e0b5      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e12:	4b3e      	ldr	r3, [pc, #248]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005e14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e16:	f003 0302 	and.w	r3, r3, #2
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d1ee      	bne.n	8005dfc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005e1e:	7dfb      	ldrb	r3, [r7, #23]
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d105      	bne.n	8005e30 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e24:	4b39      	ldr	r3, [pc, #228]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e28:	4a38      	ldr	r2, [pc, #224]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005e2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e2e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	699b      	ldr	r3, [r3, #24]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	f000 80a1 	beq.w	8005f7c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e3a:	4b34      	ldr	r3, [pc, #208]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	f003 030c 	and.w	r3, r3, #12
 8005e42:	2b08      	cmp	r3, #8
 8005e44:	d05c      	beq.n	8005f00 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	2b02      	cmp	r3, #2
 8005e4c:	d141      	bne.n	8005ed2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e4e:	4b31      	ldr	r3, [pc, #196]	@ (8005f14 <HAL_RCC_OscConfig+0x478>)
 8005e50:	2200      	movs	r2, #0
 8005e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e54:	f7fc f830 	bl	8001eb8 <HAL_GetTick>
 8005e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e5a:	e008      	b.n	8005e6e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e5c:	f7fc f82c 	bl	8001eb8 <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	2b02      	cmp	r3, #2
 8005e68:	d901      	bls.n	8005e6e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005e6a:	2303      	movs	r3, #3
 8005e6c:	e087      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e6e:	4b27      	ldr	r3, [pc, #156]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1f0      	bne.n	8005e5c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	69da      	ldr	r2, [r3, #28]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6a1b      	ldr	r3, [r3, #32]
 8005e82:	431a      	orrs	r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e88:	019b      	lsls	r3, r3, #6
 8005e8a:	431a      	orrs	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e90:	085b      	lsrs	r3, r3, #1
 8005e92:	3b01      	subs	r3, #1
 8005e94:	041b      	lsls	r3, r3, #16
 8005e96:	431a      	orrs	r2, r3
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e9c:	061b      	lsls	r3, r3, #24
 8005e9e:	491b      	ldr	r1, [pc, #108]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ea4:	4b1b      	ldr	r3, [pc, #108]	@ (8005f14 <HAL_RCC_OscConfig+0x478>)
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005eaa:	f7fc f805 	bl	8001eb8 <HAL_GetTick>
 8005eae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005eb0:	e008      	b.n	8005ec4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005eb2:	f7fc f801 	bl	8001eb8 <HAL_GetTick>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	1ad3      	subs	r3, r2, r3
 8005ebc:	2b02      	cmp	r3, #2
 8005ebe:	d901      	bls.n	8005ec4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005ec0:	2303      	movs	r3, #3
 8005ec2:	e05c      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ec4:	4b11      	ldr	r3, [pc, #68]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d0f0      	beq.n	8005eb2 <HAL_RCC_OscConfig+0x416>
 8005ed0:	e054      	b.n	8005f7c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ed2:	4b10      	ldr	r3, [pc, #64]	@ (8005f14 <HAL_RCC_OscConfig+0x478>)
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ed8:	f7fb ffee 	bl	8001eb8 <HAL_GetTick>
 8005edc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ede:	e008      	b.n	8005ef2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ee0:	f7fb ffea 	bl	8001eb8 <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	1ad3      	subs	r3, r2, r3
 8005eea:	2b02      	cmp	r3, #2
 8005eec:	d901      	bls.n	8005ef2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005eee:	2303      	movs	r3, #3
 8005ef0:	e045      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ef2:	4b06      	ldr	r3, [pc, #24]	@ (8005f0c <HAL_RCC_OscConfig+0x470>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d1f0      	bne.n	8005ee0 <HAL_RCC_OscConfig+0x444>
 8005efe:	e03d      	b.n	8005f7c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	699b      	ldr	r3, [r3, #24]
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d107      	bne.n	8005f18 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e038      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
 8005f0c:	40023800 	.word	0x40023800
 8005f10:	40007000 	.word	0x40007000
 8005f14:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f18:	4b1b      	ldr	r3, [pc, #108]	@ (8005f88 <HAL_RCC_OscConfig+0x4ec>)
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d028      	beq.n	8005f78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d121      	bne.n	8005f78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d11a      	bne.n	8005f78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f42:	68fa      	ldr	r2, [r7, #12]
 8005f44:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005f48:	4013      	ands	r3, r2
 8005f4a:	687a      	ldr	r2, [r7, #4]
 8005f4c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005f4e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d111      	bne.n	8005f78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f5e:	085b      	lsrs	r3, r3, #1
 8005f60:	3b01      	subs	r3, #1
 8005f62:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d107      	bne.n	8005f78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f72:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d001      	beq.n	8005f7c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	e000      	b.n	8005f7e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3718      	adds	r7, #24
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	40023800 	.word	0x40023800

08005f8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d101      	bne.n	8005fa0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e0cc      	b.n	800613a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005fa0:	4b68      	ldr	r3, [pc, #416]	@ (8006144 <HAL_RCC_ClockConfig+0x1b8>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 0307 	and.w	r3, r3, #7
 8005fa8:	683a      	ldr	r2, [r7, #0]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d90c      	bls.n	8005fc8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fae:	4b65      	ldr	r3, [pc, #404]	@ (8006144 <HAL_RCC_ClockConfig+0x1b8>)
 8005fb0:	683a      	ldr	r2, [r7, #0]
 8005fb2:	b2d2      	uxtb	r2, r2
 8005fb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fb6:	4b63      	ldr	r3, [pc, #396]	@ (8006144 <HAL_RCC_ClockConfig+0x1b8>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0307 	and.w	r3, r3, #7
 8005fbe:	683a      	ldr	r2, [r7, #0]
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d001      	beq.n	8005fc8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e0b8      	b.n	800613a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f003 0302 	and.w	r3, r3, #2
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d020      	beq.n	8006016 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 0304 	and.w	r3, r3, #4
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d005      	beq.n	8005fec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005fe0:	4b59      	ldr	r3, [pc, #356]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	4a58      	ldr	r2, [pc, #352]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 8005fe6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005fea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 0308 	and.w	r3, r3, #8
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d005      	beq.n	8006004 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ff8:	4b53      	ldr	r3, [pc, #332]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	4a52      	ldr	r2, [pc, #328]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 8005ffe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006002:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006004:	4b50      	ldr	r3, [pc, #320]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	494d      	ldr	r1, [pc, #308]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 8006012:	4313      	orrs	r3, r2
 8006014:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f003 0301 	and.w	r3, r3, #1
 800601e:	2b00      	cmp	r3, #0
 8006020:	d044      	beq.n	80060ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	2b01      	cmp	r3, #1
 8006028:	d107      	bne.n	800603a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800602a:	4b47      	ldr	r3, [pc, #284]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006032:	2b00      	cmp	r3, #0
 8006034:	d119      	bne.n	800606a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e07f      	b.n	800613a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	2b02      	cmp	r3, #2
 8006040:	d003      	beq.n	800604a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006046:	2b03      	cmp	r3, #3
 8006048:	d107      	bne.n	800605a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800604a:	4b3f      	ldr	r3, [pc, #252]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d109      	bne.n	800606a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e06f      	b.n	800613a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800605a:	4b3b      	ldr	r3, [pc, #236]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 0302 	and.w	r3, r3, #2
 8006062:	2b00      	cmp	r3, #0
 8006064:	d101      	bne.n	800606a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	e067      	b.n	800613a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800606a:	4b37      	ldr	r3, [pc, #220]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	f023 0203 	bic.w	r2, r3, #3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	4934      	ldr	r1, [pc, #208]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 8006078:	4313      	orrs	r3, r2
 800607a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800607c:	f7fb ff1c 	bl	8001eb8 <HAL_GetTick>
 8006080:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006082:	e00a      	b.n	800609a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006084:	f7fb ff18 	bl	8001eb8 <HAL_GetTick>
 8006088:	4602      	mov	r2, r0
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	1ad3      	subs	r3, r2, r3
 800608e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006092:	4293      	cmp	r3, r2
 8006094:	d901      	bls.n	800609a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e04f      	b.n	800613a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800609a:	4b2b      	ldr	r3, [pc, #172]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	f003 020c 	and.w	r2, r3, #12
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d1eb      	bne.n	8006084 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80060ac:	4b25      	ldr	r3, [pc, #148]	@ (8006144 <HAL_RCC_ClockConfig+0x1b8>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 0307 	and.w	r3, r3, #7
 80060b4:	683a      	ldr	r2, [r7, #0]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d20c      	bcs.n	80060d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060ba:	4b22      	ldr	r3, [pc, #136]	@ (8006144 <HAL_RCC_ClockConfig+0x1b8>)
 80060bc:	683a      	ldr	r2, [r7, #0]
 80060be:	b2d2      	uxtb	r2, r2
 80060c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060c2:	4b20      	ldr	r3, [pc, #128]	@ (8006144 <HAL_RCC_ClockConfig+0x1b8>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f003 0307 	and.w	r3, r3, #7
 80060ca:	683a      	ldr	r2, [r7, #0]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d001      	beq.n	80060d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e032      	b.n	800613a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 0304 	and.w	r3, r3, #4
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d008      	beq.n	80060f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060e0:	4b19      	ldr	r3, [pc, #100]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	68db      	ldr	r3, [r3, #12]
 80060ec:	4916      	ldr	r1, [pc, #88]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 80060ee:	4313      	orrs	r3, r2
 80060f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f003 0308 	and.w	r3, r3, #8
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d009      	beq.n	8006112 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060fe:	4b12      	ldr	r3, [pc, #72]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	691b      	ldr	r3, [r3, #16]
 800610a:	00db      	lsls	r3, r3, #3
 800610c:	490e      	ldr	r1, [pc, #56]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 800610e:	4313      	orrs	r3, r2
 8006110:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006112:	f000 f821 	bl	8006158 <HAL_RCC_GetSysClockFreq>
 8006116:	4602      	mov	r2, r0
 8006118:	4b0b      	ldr	r3, [pc, #44]	@ (8006148 <HAL_RCC_ClockConfig+0x1bc>)
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	091b      	lsrs	r3, r3, #4
 800611e:	f003 030f 	and.w	r3, r3, #15
 8006122:	490a      	ldr	r1, [pc, #40]	@ (800614c <HAL_RCC_ClockConfig+0x1c0>)
 8006124:	5ccb      	ldrb	r3, [r1, r3]
 8006126:	fa22 f303 	lsr.w	r3, r2, r3
 800612a:	4a09      	ldr	r2, [pc, #36]	@ (8006150 <HAL_RCC_ClockConfig+0x1c4>)
 800612c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800612e:	4b09      	ldr	r3, [pc, #36]	@ (8006154 <HAL_RCC_ClockConfig+0x1c8>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4618      	mov	r0, r3
 8006134:	f7fb fe7c 	bl	8001e30 <HAL_InitTick>

  return HAL_OK;
 8006138:	2300      	movs	r3, #0
}
 800613a:	4618      	mov	r0, r3
 800613c:	3710      	adds	r7, #16
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}
 8006142:	bf00      	nop
 8006144:	40023c00 	.word	0x40023c00
 8006148:	40023800 	.word	0x40023800
 800614c:	0800ca7c 	.word	0x0800ca7c
 8006150:	20000000 	.word	0x20000000
 8006154:	20000004 	.word	0x20000004

08006158 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800615c:	b094      	sub	sp, #80	@ 0x50
 800615e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006160:	2300      	movs	r3, #0
 8006162:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006164:	2300      	movs	r3, #0
 8006166:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006168:	2300      	movs	r3, #0
 800616a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800616c:	2300      	movs	r3, #0
 800616e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006170:	4b79      	ldr	r3, [pc, #484]	@ (8006358 <HAL_RCC_GetSysClockFreq+0x200>)
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	f003 030c 	and.w	r3, r3, #12
 8006178:	2b08      	cmp	r3, #8
 800617a:	d00d      	beq.n	8006198 <HAL_RCC_GetSysClockFreq+0x40>
 800617c:	2b08      	cmp	r3, #8
 800617e:	f200 80e1 	bhi.w	8006344 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006182:	2b00      	cmp	r3, #0
 8006184:	d002      	beq.n	800618c <HAL_RCC_GetSysClockFreq+0x34>
 8006186:	2b04      	cmp	r3, #4
 8006188:	d003      	beq.n	8006192 <HAL_RCC_GetSysClockFreq+0x3a>
 800618a:	e0db      	b.n	8006344 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800618c:	4b73      	ldr	r3, [pc, #460]	@ (800635c <HAL_RCC_GetSysClockFreq+0x204>)
 800618e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006190:	e0db      	b.n	800634a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006192:	4b73      	ldr	r3, [pc, #460]	@ (8006360 <HAL_RCC_GetSysClockFreq+0x208>)
 8006194:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006196:	e0d8      	b.n	800634a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006198:	4b6f      	ldr	r3, [pc, #444]	@ (8006358 <HAL_RCC_GetSysClockFreq+0x200>)
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061a0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80061a2:	4b6d      	ldr	r3, [pc, #436]	@ (8006358 <HAL_RCC_GetSysClockFreq+0x200>)
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d063      	beq.n	8006276 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061ae:	4b6a      	ldr	r3, [pc, #424]	@ (8006358 <HAL_RCC_GetSysClockFreq+0x200>)
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	099b      	lsrs	r3, r3, #6
 80061b4:	2200      	movs	r2, #0
 80061b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80061b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80061ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80061c2:	2300      	movs	r3, #0
 80061c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80061c6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80061ca:	4622      	mov	r2, r4
 80061cc:	462b      	mov	r3, r5
 80061ce:	f04f 0000 	mov.w	r0, #0
 80061d2:	f04f 0100 	mov.w	r1, #0
 80061d6:	0159      	lsls	r1, r3, #5
 80061d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061dc:	0150      	lsls	r0, r2, #5
 80061de:	4602      	mov	r2, r0
 80061e0:	460b      	mov	r3, r1
 80061e2:	4621      	mov	r1, r4
 80061e4:	1a51      	subs	r1, r2, r1
 80061e6:	6139      	str	r1, [r7, #16]
 80061e8:	4629      	mov	r1, r5
 80061ea:	eb63 0301 	sbc.w	r3, r3, r1
 80061ee:	617b      	str	r3, [r7, #20]
 80061f0:	f04f 0200 	mov.w	r2, #0
 80061f4:	f04f 0300 	mov.w	r3, #0
 80061f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80061fc:	4659      	mov	r1, fp
 80061fe:	018b      	lsls	r3, r1, #6
 8006200:	4651      	mov	r1, sl
 8006202:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006206:	4651      	mov	r1, sl
 8006208:	018a      	lsls	r2, r1, #6
 800620a:	4651      	mov	r1, sl
 800620c:	ebb2 0801 	subs.w	r8, r2, r1
 8006210:	4659      	mov	r1, fp
 8006212:	eb63 0901 	sbc.w	r9, r3, r1
 8006216:	f04f 0200 	mov.w	r2, #0
 800621a:	f04f 0300 	mov.w	r3, #0
 800621e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006222:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006226:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800622a:	4690      	mov	r8, r2
 800622c:	4699      	mov	r9, r3
 800622e:	4623      	mov	r3, r4
 8006230:	eb18 0303 	adds.w	r3, r8, r3
 8006234:	60bb      	str	r3, [r7, #8]
 8006236:	462b      	mov	r3, r5
 8006238:	eb49 0303 	adc.w	r3, r9, r3
 800623c:	60fb      	str	r3, [r7, #12]
 800623e:	f04f 0200 	mov.w	r2, #0
 8006242:	f04f 0300 	mov.w	r3, #0
 8006246:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800624a:	4629      	mov	r1, r5
 800624c:	024b      	lsls	r3, r1, #9
 800624e:	4621      	mov	r1, r4
 8006250:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006254:	4621      	mov	r1, r4
 8006256:	024a      	lsls	r2, r1, #9
 8006258:	4610      	mov	r0, r2
 800625a:	4619      	mov	r1, r3
 800625c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800625e:	2200      	movs	r2, #0
 8006260:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006262:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006264:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006268:	f7fa fcd0 	bl	8000c0c <__aeabi_uldivmod>
 800626c:	4602      	mov	r2, r0
 800626e:	460b      	mov	r3, r1
 8006270:	4613      	mov	r3, r2
 8006272:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006274:	e058      	b.n	8006328 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006276:	4b38      	ldr	r3, [pc, #224]	@ (8006358 <HAL_RCC_GetSysClockFreq+0x200>)
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	099b      	lsrs	r3, r3, #6
 800627c:	2200      	movs	r2, #0
 800627e:	4618      	mov	r0, r3
 8006280:	4611      	mov	r1, r2
 8006282:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006286:	623b      	str	r3, [r7, #32]
 8006288:	2300      	movs	r3, #0
 800628a:	627b      	str	r3, [r7, #36]	@ 0x24
 800628c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006290:	4642      	mov	r2, r8
 8006292:	464b      	mov	r3, r9
 8006294:	f04f 0000 	mov.w	r0, #0
 8006298:	f04f 0100 	mov.w	r1, #0
 800629c:	0159      	lsls	r1, r3, #5
 800629e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80062a2:	0150      	lsls	r0, r2, #5
 80062a4:	4602      	mov	r2, r0
 80062a6:	460b      	mov	r3, r1
 80062a8:	4641      	mov	r1, r8
 80062aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80062ae:	4649      	mov	r1, r9
 80062b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80062b4:	f04f 0200 	mov.w	r2, #0
 80062b8:	f04f 0300 	mov.w	r3, #0
 80062bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80062c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80062c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80062c8:	ebb2 040a 	subs.w	r4, r2, sl
 80062cc:	eb63 050b 	sbc.w	r5, r3, fp
 80062d0:	f04f 0200 	mov.w	r2, #0
 80062d4:	f04f 0300 	mov.w	r3, #0
 80062d8:	00eb      	lsls	r3, r5, #3
 80062da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062de:	00e2      	lsls	r2, r4, #3
 80062e0:	4614      	mov	r4, r2
 80062e2:	461d      	mov	r5, r3
 80062e4:	4643      	mov	r3, r8
 80062e6:	18e3      	adds	r3, r4, r3
 80062e8:	603b      	str	r3, [r7, #0]
 80062ea:	464b      	mov	r3, r9
 80062ec:	eb45 0303 	adc.w	r3, r5, r3
 80062f0:	607b      	str	r3, [r7, #4]
 80062f2:	f04f 0200 	mov.w	r2, #0
 80062f6:	f04f 0300 	mov.w	r3, #0
 80062fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80062fe:	4629      	mov	r1, r5
 8006300:	028b      	lsls	r3, r1, #10
 8006302:	4621      	mov	r1, r4
 8006304:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006308:	4621      	mov	r1, r4
 800630a:	028a      	lsls	r2, r1, #10
 800630c:	4610      	mov	r0, r2
 800630e:	4619      	mov	r1, r3
 8006310:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006312:	2200      	movs	r2, #0
 8006314:	61bb      	str	r3, [r7, #24]
 8006316:	61fa      	str	r2, [r7, #28]
 8006318:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800631c:	f7fa fc76 	bl	8000c0c <__aeabi_uldivmod>
 8006320:	4602      	mov	r2, r0
 8006322:	460b      	mov	r3, r1
 8006324:	4613      	mov	r3, r2
 8006326:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006328:	4b0b      	ldr	r3, [pc, #44]	@ (8006358 <HAL_RCC_GetSysClockFreq+0x200>)
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	0c1b      	lsrs	r3, r3, #16
 800632e:	f003 0303 	and.w	r3, r3, #3
 8006332:	3301      	adds	r3, #1
 8006334:	005b      	lsls	r3, r3, #1
 8006336:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006338:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800633a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800633c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006340:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006342:	e002      	b.n	800634a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006344:	4b05      	ldr	r3, [pc, #20]	@ (800635c <HAL_RCC_GetSysClockFreq+0x204>)
 8006346:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006348:	bf00      	nop
    }
  }
  return sysclockfreq;
 800634a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800634c:	4618      	mov	r0, r3
 800634e:	3750      	adds	r7, #80	@ 0x50
 8006350:	46bd      	mov	sp, r7
 8006352:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006356:	bf00      	nop
 8006358:	40023800 	.word	0x40023800
 800635c:	00f42400 	.word	0x00f42400
 8006360:	007a1200 	.word	0x007a1200

08006364 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006364:	b480      	push	{r7}
 8006366:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006368:	4b03      	ldr	r3, [pc, #12]	@ (8006378 <HAL_RCC_GetHCLKFreq+0x14>)
 800636a:	681b      	ldr	r3, [r3, #0]
}
 800636c:	4618      	mov	r0, r3
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	20000000 	.word	0x20000000

0800637c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006380:	f7ff fff0 	bl	8006364 <HAL_RCC_GetHCLKFreq>
 8006384:	4602      	mov	r2, r0
 8006386:	4b05      	ldr	r3, [pc, #20]	@ (800639c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	0a9b      	lsrs	r3, r3, #10
 800638c:	f003 0307 	and.w	r3, r3, #7
 8006390:	4903      	ldr	r1, [pc, #12]	@ (80063a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006392:	5ccb      	ldrb	r3, [r1, r3]
 8006394:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006398:	4618      	mov	r0, r3
 800639a:	bd80      	pop	{r7, pc}
 800639c:	40023800 	.word	0x40023800
 80063a0:	0800ca8c 	.word	0x0800ca8c

080063a4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b086      	sub	sp, #24
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80063ac:	2300      	movs	r3, #0
 80063ae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80063b0:	2300      	movs	r3, #0
 80063b2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f003 0301 	and.w	r3, r3, #1
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d105      	bne.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d035      	beq.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80063cc:	4b62      	ldr	r3, [pc, #392]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80063ce:	2200      	movs	r2, #0
 80063d0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80063d2:	f7fb fd71 	bl	8001eb8 <HAL_GetTick>
 80063d6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80063d8:	e008      	b.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80063da:	f7fb fd6d 	bl	8001eb8 <HAL_GetTick>
 80063de:	4602      	mov	r2, r0
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	1ad3      	subs	r3, r2, r3
 80063e4:	2b02      	cmp	r3, #2
 80063e6:	d901      	bls.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80063e8:	2303      	movs	r3, #3
 80063ea:	e0b0      	b.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80063ec:	4b5b      	ldr	r3, [pc, #364]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d1f0      	bne.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	019a      	lsls	r2, r3, #6
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	071b      	lsls	r3, r3, #28
 8006404:	4955      	ldr	r1, [pc, #340]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006406:	4313      	orrs	r3, r2
 8006408:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800640c:	4b52      	ldr	r3, [pc, #328]	@ (8006558 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800640e:	2201      	movs	r2, #1
 8006410:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006412:	f7fb fd51 	bl	8001eb8 <HAL_GetTick>
 8006416:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006418:	e008      	b.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800641a:	f7fb fd4d 	bl	8001eb8 <HAL_GetTick>
 800641e:	4602      	mov	r2, r0
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	1ad3      	subs	r3, r2, r3
 8006424:	2b02      	cmp	r3, #2
 8006426:	d901      	bls.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006428:	2303      	movs	r3, #3
 800642a:	e090      	b.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800642c:	4b4b      	ldr	r3, [pc, #300]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006434:	2b00      	cmp	r3, #0
 8006436:	d0f0      	beq.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f003 0302 	and.w	r3, r3, #2
 8006440:	2b00      	cmp	r3, #0
 8006442:	f000 8083 	beq.w	800654c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006446:	2300      	movs	r3, #0
 8006448:	60fb      	str	r3, [r7, #12]
 800644a:	4b44      	ldr	r3, [pc, #272]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800644c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800644e:	4a43      	ldr	r2, [pc, #268]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006450:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006454:	6413      	str	r3, [r2, #64]	@ 0x40
 8006456:	4b41      	ldr	r3, [pc, #260]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800645a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800645e:	60fb      	str	r3, [r7, #12]
 8006460:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006462:	4b3f      	ldr	r3, [pc, #252]	@ (8006560 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a3e      	ldr	r2, [pc, #248]	@ (8006560 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006468:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800646c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800646e:	f7fb fd23 	bl	8001eb8 <HAL_GetTick>
 8006472:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006474:	e008      	b.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006476:	f7fb fd1f 	bl	8001eb8 <HAL_GetTick>
 800647a:	4602      	mov	r2, r0
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	1ad3      	subs	r3, r2, r3
 8006480:	2b02      	cmp	r3, #2
 8006482:	d901      	bls.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006484:	2303      	movs	r3, #3
 8006486:	e062      	b.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006488:	4b35      	ldr	r3, [pc, #212]	@ (8006560 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006490:	2b00      	cmp	r3, #0
 8006492:	d0f0      	beq.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006494:	4b31      	ldr	r3, [pc, #196]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006496:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006498:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800649c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d02f      	beq.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064ac:	693a      	ldr	r2, [r7, #16]
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d028      	beq.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80064b2:	4b2a      	ldr	r3, [pc, #168]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064ba:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80064bc:	4b29      	ldr	r3, [pc, #164]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80064be:	2201      	movs	r2, #1
 80064c0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80064c2:	4b28      	ldr	r3, [pc, #160]	@ (8006564 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80064c4:	2200      	movs	r2, #0
 80064c6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80064c8:	4a24      	ldr	r2, [pc, #144]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80064ce:	4b23      	ldr	r3, [pc, #140]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064d2:	f003 0301 	and.w	r3, r3, #1
 80064d6:	2b01      	cmp	r3, #1
 80064d8:	d114      	bne.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80064da:	f7fb fced 	bl	8001eb8 <HAL_GetTick>
 80064de:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064e0:	e00a      	b.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064e2:	f7fb fce9 	bl	8001eb8 <HAL_GetTick>
 80064e6:	4602      	mov	r2, r0
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d901      	bls.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80064f4:	2303      	movs	r3, #3
 80064f6:	e02a      	b.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064f8:	4b18      	ldr	r3, [pc, #96]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064fc:	f003 0302 	and.w	r3, r3, #2
 8006500:	2b00      	cmp	r3, #0
 8006502:	d0ee      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	68db      	ldr	r3, [r3, #12]
 8006508:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800650c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006510:	d10d      	bne.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006512:	4b12      	ldr	r3, [pc, #72]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006522:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006526:	490d      	ldr	r1, [pc, #52]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006528:	4313      	orrs	r3, r2
 800652a:	608b      	str	r3, [r1, #8]
 800652c:	e005      	b.n	800653a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800652e:	4b0b      	ldr	r3, [pc, #44]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	4a0a      	ldr	r2, [pc, #40]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006534:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006538:	6093      	str	r3, [r2, #8]
 800653a:	4b08      	ldr	r3, [pc, #32]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800653c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006546:	4905      	ldr	r1, [pc, #20]	@ (800655c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006548:	4313      	orrs	r3, r2
 800654a:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800654c:	2300      	movs	r3, #0
}
 800654e:	4618      	mov	r0, r3
 8006550:	3718      	adds	r7, #24
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop
 8006558:	42470068 	.word	0x42470068
 800655c:	40023800 	.word	0x40023800
 8006560:	40007000 	.word	0x40007000
 8006564:	42470e40 	.word	0x42470e40

08006568 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006568:	b480      	push	{r7}
 800656a:	b087      	sub	sp, #28
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006570:	2300      	movs	r3, #0
 8006572:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006574:	2300      	movs	r3, #0
 8006576:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006578:	2300      	movs	r3, #0
 800657a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800657c:	2300      	movs	r3, #0
 800657e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2b01      	cmp	r3, #1
 8006584:	d13f      	bne.n	8006606 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006586:	4b24      	ldr	r3, [pc, #144]	@ (8006618 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800658e:	60fb      	str	r3, [r7, #12]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d006      	beq.n	80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800659c:	d12f      	bne.n	80065fe <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800659e:	4b1f      	ldr	r3, [pc, #124]	@ (800661c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80065a0:	617b      	str	r3, [r7, #20]
          break;
 80065a2:	e02f      	b.n	8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80065a4:	4b1c      	ldr	r3, [pc, #112]	@ (8006618 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065b0:	d108      	bne.n	80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80065b2:	4b19      	ldr	r3, [pc, #100]	@ (8006618 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065ba:	4a19      	ldr	r2, [pc, #100]	@ (8006620 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80065bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80065c0:	613b      	str	r3, [r7, #16]
 80065c2:	e007      	b.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80065c4:	4b14      	ldr	r3, [pc, #80]	@ (8006618 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065cc:	4a15      	ldr	r2, [pc, #84]	@ (8006624 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80065ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80065d2:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80065d4:	4b10      	ldr	r3, [pc, #64]	@ (8006618 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80065d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065da:	099b      	lsrs	r3, r3, #6
 80065dc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	fb02 f303 	mul.w	r3, r2, r3
 80065e6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80065e8:	4b0b      	ldr	r3, [pc, #44]	@ (8006618 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80065ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065ee:	0f1b      	lsrs	r3, r3, #28
 80065f0:	f003 0307 	and.w	r3, r3, #7
 80065f4:	68ba      	ldr	r2, [r7, #8]
 80065f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80065fa:	617b      	str	r3, [r7, #20]
          break;
 80065fc:	e002      	b.n	8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80065fe:	2300      	movs	r3, #0
 8006600:	617b      	str	r3, [r7, #20]
          break;
 8006602:	bf00      	nop
        }
      }
      break;
 8006604:	e000      	b.n	8006608 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8006606:	bf00      	nop
    }
  }
  return frequency;
 8006608:	697b      	ldr	r3, [r7, #20]
}
 800660a:	4618      	mov	r0, r3
 800660c:	371c      	adds	r7, #28
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr
 8006616:	bf00      	nop
 8006618:	40023800 	.word	0x40023800
 800661c:	00bb8000 	.word	0x00bb8000
 8006620:	007a1200 	.word	0x007a1200
 8006624:	00f42400 	.word	0x00f42400

08006628 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d101      	bne.n	800663a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e07b      	b.n	8006732 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800663e:	2b00      	cmp	r3, #0
 8006640:	d108      	bne.n	8006654 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800664a:	d009      	beq.n	8006660 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	61da      	str	r2, [r3, #28]
 8006652:	e005      	b.n	8006660 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2200      	movs	r2, #0
 800665e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800666c:	b2db      	uxtb	r3, r3
 800666e:	2b00      	cmp	r3, #0
 8006670:	d106      	bne.n	8006680 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2200      	movs	r2, #0
 8006676:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f7fb f984 	bl	8001988 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2202      	movs	r2, #2
 8006684:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006696:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80066a8:	431a      	orrs	r2, r3
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	68db      	ldr	r3, [r3, #12]
 80066ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066b2:	431a      	orrs	r2, r3
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	f003 0302 	and.w	r3, r3, #2
 80066bc:	431a      	orrs	r2, r3
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	695b      	ldr	r3, [r3, #20]
 80066c2:	f003 0301 	and.w	r3, r3, #1
 80066c6:	431a      	orrs	r2, r3
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	699b      	ldr	r3, [r3, #24]
 80066cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066d0:	431a      	orrs	r2, r3
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	69db      	ldr	r3, [r3, #28]
 80066d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80066da:	431a      	orrs	r2, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a1b      	ldr	r3, [r3, #32]
 80066e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066e4:	ea42 0103 	orr.w	r1, r2, r3
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	430a      	orrs	r2, r1
 80066f6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	699b      	ldr	r3, [r3, #24]
 80066fc:	0c1b      	lsrs	r3, r3, #16
 80066fe:	f003 0104 	and.w	r1, r3, #4
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006706:	f003 0210 	and.w	r2, r3, #16
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	430a      	orrs	r2, r1
 8006710:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	69da      	ldr	r2, [r3, #28]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006720:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006730:	2300      	movs	r3, #0
}
 8006732:	4618      	mov	r0, r3
 8006734:	3708      	adds	r7, #8
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}

0800673a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800673a:	b580      	push	{r7, lr}
 800673c:	b082      	sub	sp, #8
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d101      	bne.n	800674c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	e041      	b.n	80067d0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006752:	b2db      	uxtb	r3, r3
 8006754:	2b00      	cmp	r3, #0
 8006756:	d106      	bne.n	8006766 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2200      	movs	r2, #0
 800675c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f7fb faf3 	bl	8001d4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2202      	movs	r2, #2
 800676a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	3304      	adds	r3, #4
 8006776:	4619      	mov	r1, r3
 8006778:	4610      	mov	r0, r2
 800677a:	f000 fa7d 	bl	8006c78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2201      	movs	r2, #1
 8006782:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2201      	movs	r2, #1
 800678a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2201      	movs	r2, #1
 800679a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2201      	movs	r2, #1
 80067a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2201      	movs	r2, #1
 80067b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2201      	movs	r2, #1
 80067ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2201      	movs	r2, #1
 80067c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2201      	movs	r2, #1
 80067ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80067ce:	2300      	movs	r3, #0
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3708      	adds	r7, #8
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80067d8:	b480      	push	{r7}
 80067da:	b085      	sub	sp, #20
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d001      	beq.n	80067f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80067ec:	2301      	movs	r3, #1
 80067ee:	e04e      	b.n	800688e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2202      	movs	r2, #2
 80067f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	68da      	ldr	r2, [r3, #12]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f042 0201 	orr.w	r2, r2, #1
 8006806:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a23      	ldr	r2, [pc, #140]	@ (800689c <HAL_TIM_Base_Start_IT+0xc4>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d022      	beq.n	8006858 <HAL_TIM_Base_Start_IT+0x80>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800681a:	d01d      	beq.n	8006858 <HAL_TIM_Base_Start_IT+0x80>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a1f      	ldr	r2, [pc, #124]	@ (80068a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d018      	beq.n	8006858 <HAL_TIM_Base_Start_IT+0x80>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a1e      	ldr	r2, [pc, #120]	@ (80068a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d013      	beq.n	8006858 <HAL_TIM_Base_Start_IT+0x80>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a1c      	ldr	r2, [pc, #112]	@ (80068a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d00e      	beq.n	8006858 <HAL_TIM_Base_Start_IT+0x80>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a1b      	ldr	r2, [pc, #108]	@ (80068ac <HAL_TIM_Base_Start_IT+0xd4>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d009      	beq.n	8006858 <HAL_TIM_Base_Start_IT+0x80>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a19      	ldr	r2, [pc, #100]	@ (80068b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d004      	beq.n	8006858 <HAL_TIM_Base_Start_IT+0x80>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a18      	ldr	r2, [pc, #96]	@ (80068b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d111      	bne.n	800687c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	f003 0307 	and.w	r3, r3, #7
 8006862:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2b06      	cmp	r3, #6
 8006868:	d010      	beq.n	800688c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	681a      	ldr	r2, [r3, #0]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f042 0201 	orr.w	r2, r2, #1
 8006878:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800687a:	e007      	b.n	800688c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f042 0201 	orr.w	r2, r2, #1
 800688a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800688c:	2300      	movs	r3, #0
}
 800688e:	4618      	mov	r0, r3
 8006890:	3714      	adds	r7, #20
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop
 800689c:	40010000 	.word	0x40010000
 80068a0:	40000400 	.word	0x40000400
 80068a4:	40000800 	.word	0x40000800
 80068a8:	40000c00 	.word	0x40000c00
 80068ac:	40010400 	.word	0x40010400
 80068b0:	40014000 	.word	0x40014000
 80068b4:	40001800 	.word	0x40001800

080068b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	691b      	ldr	r3, [r3, #16]
 80068ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	f003 0302 	and.w	r3, r3, #2
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d020      	beq.n	800691c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	f003 0302 	and.w	r3, r3, #2
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d01b      	beq.n	800691c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f06f 0202 	mvn.w	r2, #2
 80068ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2201      	movs	r2, #1
 80068f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	699b      	ldr	r3, [r3, #24]
 80068fa:	f003 0303 	and.w	r3, r3, #3
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d003      	beq.n	800690a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f000 f999 	bl	8006c3a <HAL_TIM_IC_CaptureCallback>
 8006908:	e005      	b.n	8006916 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f000 f98b 	bl	8006c26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f000 f99c 	bl	8006c4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	f003 0304 	and.w	r3, r3, #4
 8006922:	2b00      	cmp	r3, #0
 8006924:	d020      	beq.n	8006968 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	f003 0304 	and.w	r3, r3, #4
 800692c:	2b00      	cmp	r3, #0
 800692e:	d01b      	beq.n	8006968 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f06f 0204 	mvn.w	r2, #4
 8006938:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2202      	movs	r2, #2
 800693e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	699b      	ldr	r3, [r3, #24]
 8006946:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800694a:	2b00      	cmp	r3, #0
 800694c:	d003      	beq.n	8006956 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 f973 	bl	8006c3a <HAL_TIM_IC_CaptureCallback>
 8006954:	e005      	b.n	8006962 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f000 f965 	bl	8006c26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f000 f976 	bl	8006c4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	f003 0308 	and.w	r3, r3, #8
 800696e:	2b00      	cmp	r3, #0
 8006970:	d020      	beq.n	80069b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f003 0308 	and.w	r3, r3, #8
 8006978:	2b00      	cmp	r3, #0
 800697a:	d01b      	beq.n	80069b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f06f 0208 	mvn.w	r2, #8
 8006984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2204      	movs	r2, #4
 800698a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	69db      	ldr	r3, [r3, #28]
 8006992:	f003 0303 	and.w	r3, r3, #3
 8006996:	2b00      	cmp	r3, #0
 8006998:	d003      	beq.n	80069a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 f94d 	bl	8006c3a <HAL_TIM_IC_CaptureCallback>
 80069a0:	e005      	b.n	80069ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f000 f93f 	bl	8006c26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f000 f950 	bl	8006c4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2200      	movs	r2, #0
 80069b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	f003 0310 	and.w	r3, r3, #16
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d020      	beq.n	8006a00 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f003 0310 	and.w	r3, r3, #16
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d01b      	beq.n	8006a00 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f06f 0210 	mvn.w	r2, #16
 80069d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2208      	movs	r2, #8
 80069d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	69db      	ldr	r3, [r3, #28]
 80069de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d003      	beq.n	80069ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f000 f927 	bl	8006c3a <HAL_TIM_IC_CaptureCallback>
 80069ec:	e005      	b.n	80069fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 f919 	bl	8006c26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f000 f92a 	bl	8006c4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	f003 0301 	and.w	r3, r3, #1
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d00c      	beq.n	8006a24 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f003 0301 	and.w	r3, r3, #1
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d007      	beq.n	8006a24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f06f 0201 	mvn.w	r2, #1
 8006a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f7fa ff2c 	bl	800187c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d00c      	beq.n	8006a48 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d007      	beq.n	8006a48 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 fae4 	bl	8007010 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d00c      	beq.n	8006a6c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d007      	beq.n	8006a6c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f000 f8fb 	bl	8006c62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	f003 0320 	and.w	r3, r3, #32
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00c      	beq.n	8006a90 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f003 0320 	and.w	r3, r3, #32
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d007      	beq.n	8006a90 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f06f 0220 	mvn.w	r2, #32
 8006a88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 fab6 	bl	8006ffc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a90:	bf00      	nop
 8006a92:	3710      	adds	r7, #16
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}

08006a98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b084      	sub	sp, #16
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d101      	bne.n	8006ab4 <HAL_TIM_ConfigClockSource+0x1c>
 8006ab0:	2302      	movs	r3, #2
 8006ab2:	e0b4      	b.n	8006c1e <HAL_TIM_ConfigClockSource+0x186>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2202      	movs	r2, #2
 8006ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006ad2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006ada:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	68ba      	ldr	r2, [r7, #8]
 8006ae2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006aec:	d03e      	beq.n	8006b6c <HAL_TIM_ConfigClockSource+0xd4>
 8006aee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006af2:	f200 8087 	bhi.w	8006c04 <HAL_TIM_ConfigClockSource+0x16c>
 8006af6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006afa:	f000 8086 	beq.w	8006c0a <HAL_TIM_ConfigClockSource+0x172>
 8006afe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b02:	d87f      	bhi.n	8006c04 <HAL_TIM_ConfigClockSource+0x16c>
 8006b04:	2b70      	cmp	r3, #112	@ 0x70
 8006b06:	d01a      	beq.n	8006b3e <HAL_TIM_ConfigClockSource+0xa6>
 8006b08:	2b70      	cmp	r3, #112	@ 0x70
 8006b0a:	d87b      	bhi.n	8006c04 <HAL_TIM_ConfigClockSource+0x16c>
 8006b0c:	2b60      	cmp	r3, #96	@ 0x60
 8006b0e:	d050      	beq.n	8006bb2 <HAL_TIM_ConfigClockSource+0x11a>
 8006b10:	2b60      	cmp	r3, #96	@ 0x60
 8006b12:	d877      	bhi.n	8006c04 <HAL_TIM_ConfigClockSource+0x16c>
 8006b14:	2b50      	cmp	r3, #80	@ 0x50
 8006b16:	d03c      	beq.n	8006b92 <HAL_TIM_ConfigClockSource+0xfa>
 8006b18:	2b50      	cmp	r3, #80	@ 0x50
 8006b1a:	d873      	bhi.n	8006c04 <HAL_TIM_ConfigClockSource+0x16c>
 8006b1c:	2b40      	cmp	r3, #64	@ 0x40
 8006b1e:	d058      	beq.n	8006bd2 <HAL_TIM_ConfigClockSource+0x13a>
 8006b20:	2b40      	cmp	r3, #64	@ 0x40
 8006b22:	d86f      	bhi.n	8006c04 <HAL_TIM_ConfigClockSource+0x16c>
 8006b24:	2b30      	cmp	r3, #48	@ 0x30
 8006b26:	d064      	beq.n	8006bf2 <HAL_TIM_ConfigClockSource+0x15a>
 8006b28:	2b30      	cmp	r3, #48	@ 0x30
 8006b2a:	d86b      	bhi.n	8006c04 <HAL_TIM_ConfigClockSource+0x16c>
 8006b2c:	2b20      	cmp	r3, #32
 8006b2e:	d060      	beq.n	8006bf2 <HAL_TIM_ConfigClockSource+0x15a>
 8006b30:	2b20      	cmp	r3, #32
 8006b32:	d867      	bhi.n	8006c04 <HAL_TIM_ConfigClockSource+0x16c>
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d05c      	beq.n	8006bf2 <HAL_TIM_ConfigClockSource+0x15a>
 8006b38:	2b10      	cmp	r3, #16
 8006b3a:	d05a      	beq.n	8006bf2 <HAL_TIM_ConfigClockSource+0x15a>
 8006b3c:	e062      	b.n	8006c04 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b4e:	f000 f9b9 	bl	8006ec4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006b60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	68ba      	ldr	r2, [r7, #8]
 8006b68:	609a      	str	r2, [r3, #8]
      break;
 8006b6a:	e04f      	b.n	8006c0c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b7c:	f000 f9a2 	bl	8006ec4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	689a      	ldr	r2, [r3, #8]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006b8e:	609a      	str	r2, [r3, #8]
      break;
 8006b90:	e03c      	b.n	8006c0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	f000 f916 	bl	8006dd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	2150      	movs	r1, #80	@ 0x50
 8006baa:	4618      	mov	r0, r3
 8006bac:	f000 f96f 	bl	8006e8e <TIM_ITRx_SetConfig>
      break;
 8006bb0:	e02c      	b.n	8006c0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	f000 f935 	bl	8006e2e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	2160      	movs	r1, #96	@ 0x60
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f000 f95f 	bl	8006e8e <TIM_ITRx_SetConfig>
      break;
 8006bd0:	e01c      	b.n	8006c0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bde:	461a      	mov	r2, r3
 8006be0:	f000 f8f6 	bl	8006dd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	2140      	movs	r1, #64	@ 0x40
 8006bea:	4618      	mov	r0, r3
 8006bec:	f000 f94f 	bl	8006e8e <TIM_ITRx_SetConfig>
      break;
 8006bf0:	e00c      	b.n	8006c0c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4619      	mov	r1, r3
 8006bfc:	4610      	mov	r0, r2
 8006bfe:	f000 f946 	bl	8006e8e <TIM_ITRx_SetConfig>
      break;
 8006c02:	e003      	b.n	8006c0c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006c04:	2301      	movs	r3, #1
 8006c06:	73fb      	strb	r3, [r7, #15]
      break;
 8006c08:	e000      	b.n	8006c0c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006c0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3710      	adds	r7, #16
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}

08006c26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c26:	b480      	push	{r7}
 8006c28:	b083      	sub	sp, #12
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c2e:	bf00      	nop
 8006c30:	370c      	adds	r7, #12
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr

08006c3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c3a:	b480      	push	{r7}
 8006c3c:	b083      	sub	sp, #12
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c42:	bf00      	nop
 8006c44:	370c      	adds	r7, #12
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr

08006c4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c4e:	b480      	push	{r7}
 8006c50:	b083      	sub	sp, #12
 8006c52:	af00      	add	r7, sp, #0
 8006c54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c56:	bf00      	nop
 8006c58:	370c      	adds	r7, #12
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr

08006c62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c62:	b480      	push	{r7}
 8006c64:	b083      	sub	sp, #12
 8006c66:	af00      	add	r7, sp, #0
 8006c68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c6a:	bf00      	nop
 8006c6c:	370c      	adds	r7, #12
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c74:	4770      	bx	lr
	...

08006c78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b085      	sub	sp, #20
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
 8006c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	4a46      	ldr	r2, [pc, #280]	@ (8006da4 <TIM_Base_SetConfig+0x12c>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d013      	beq.n	8006cb8 <TIM_Base_SetConfig+0x40>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c96:	d00f      	beq.n	8006cb8 <TIM_Base_SetConfig+0x40>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a43      	ldr	r2, [pc, #268]	@ (8006da8 <TIM_Base_SetConfig+0x130>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d00b      	beq.n	8006cb8 <TIM_Base_SetConfig+0x40>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	4a42      	ldr	r2, [pc, #264]	@ (8006dac <TIM_Base_SetConfig+0x134>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d007      	beq.n	8006cb8 <TIM_Base_SetConfig+0x40>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	4a41      	ldr	r2, [pc, #260]	@ (8006db0 <TIM_Base_SetConfig+0x138>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d003      	beq.n	8006cb8 <TIM_Base_SetConfig+0x40>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	4a40      	ldr	r2, [pc, #256]	@ (8006db4 <TIM_Base_SetConfig+0x13c>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d108      	bne.n	8006cca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	68fa      	ldr	r2, [r7, #12]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a35      	ldr	r2, [pc, #212]	@ (8006da4 <TIM_Base_SetConfig+0x12c>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d02b      	beq.n	8006d2a <TIM_Base_SetConfig+0xb2>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cd8:	d027      	beq.n	8006d2a <TIM_Base_SetConfig+0xb2>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a32      	ldr	r2, [pc, #200]	@ (8006da8 <TIM_Base_SetConfig+0x130>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d023      	beq.n	8006d2a <TIM_Base_SetConfig+0xb2>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a31      	ldr	r2, [pc, #196]	@ (8006dac <TIM_Base_SetConfig+0x134>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d01f      	beq.n	8006d2a <TIM_Base_SetConfig+0xb2>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	4a30      	ldr	r2, [pc, #192]	@ (8006db0 <TIM_Base_SetConfig+0x138>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d01b      	beq.n	8006d2a <TIM_Base_SetConfig+0xb2>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a2f      	ldr	r2, [pc, #188]	@ (8006db4 <TIM_Base_SetConfig+0x13c>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d017      	beq.n	8006d2a <TIM_Base_SetConfig+0xb2>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	4a2e      	ldr	r2, [pc, #184]	@ (8006db8 <TIM_Base_SetConfig+0x140>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d013      	beq.n	8006d2a <TIM_Base_SetConfig+0xb2>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	4a2d      	ldr	r2, [pc, #180]	@ (8006dbc <TIM_Base_SetConfig+0x144>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d00f      	beq.n	8006d2a <TIM_Base_SetConfig+0xb2>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	4a2c      	ldr	r2, [pc, #176]	@ (8006dc0 <TIM_Base_SetConfig+0x148>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d00b      	beq.n	8006d2a <TIM_Base_SetConfig+0xb2>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	4a2b      	ldr	r2, [pc, #172]	@ (8006dc4 <TIM_Base_SetConfig+0x14c>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d007      	beq.n	8006d2a <TIM_Base_SetConfig+0xb2>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	4a2a      	ldr	r2, [pc, #168]	@ (8006dc8 <TIM_Base_SetConfig+0x150>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d003      	beq.n	8006d2a <TIM_Base_SetConfig+0xb2>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	4a29      	ldr	r2, [pc, #164]	@ (8006dcc <TIM_Base_SetConfig+0x154>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d108      	bne.n	8006d3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	68db      	ldr	r3, [r3, #12]
 8006d36:	68fa      	ldr	r2, [r7, #12]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	695b      	ldr	r3, [r3, #20]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	68fa      	ldr	r2, [r7, #12]
 8006d4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	689a      	ldr	r2, [r3, #8]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	4a10      	ldr	r2, [pc, #64]	@ (8006da4 <TIM_Base_SetConfig+0x12c>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d003      	beq.n	8006d70 <TIM_Base_SetConfig+0xf8>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	4a12      	ldr	r2, [pc, #72]	@ (8006db4 <TIM_Base_SetConfig+0x13c>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d103      	bne.n	8006d78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	691a      	ldr	r2, [r3, #16]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	f003 0301 	and.w	r3, r3, #1
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d105      	bne.n	8006d96 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	691b      	ldr	r3, [r3, #16]
 8006d8e:	f023 0201 	bic.w	r2, r3, #1
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	611a      	str	r2, [r3, #16]
  }
}
 8006d96:	bf00      	nop
 8006d98:	3714      	adds	r7, #20
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr
 8006da2:	bf00      	nop
 8006da4:	40010000 	.word	0x40010000
 8006da8:	40000400 	.word	0x40000400
 8006dac:	40000800 	.word	0x40000800
 8006db0:	40000c00 	.word	0x40000c00
 8006db4:	40010400 	.word	0x40010400
 8006db8:	40014000 	.word	0x40014000
 8006dbc:	40014400 	.word	0x40014400
 8006dc0:	40014800 	.word	0x40014800
 8006dc4:	40001800 	.word	0x40001800
 8006dc8:	40001c00 	.word	0x40001c00
 8006dcc:	40002000 	.word	0x40002000

08006dd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b087      	sub	sp, #28
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	60b9      	str	r1, [r7, #8]
 8006dda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6a1b      	ldr	r3, [r3, #32]
 8006de0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6a1b      	ldr	r3, [r3, #32]
 8006de6:	f023 0201 	bic.w	r2, r3, #1
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	699b      	ldr	r3, [r3, #24]
 8006df2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006dfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	011b      	lsls	r3, r3, #4
 8006e00:	693a      	ldr	r2, [r7, #16]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	f023 030a 	bic.w	r3, r3, #10
 8006e0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	693a      	ldr	r2, [r7, #16]
 8006e1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	697a      	ldr	r2, [r7, #20]
 8006e20:	621a      	str	r2, [r3, #32]
}
 8006e22:	bf00      	nop
 8006e24:	371c      	adds	r7, #28
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr

08006e2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e2e:	b480      	push	{r7}
 8006e30:	b087      	sub	sp, #28
 8006e32:	af00      	add	r7, sp, #0
 8006e34:	60f8      	str	r0, [r7, #12]
 8006e36:	60b9      	str	r1, [r7, #8]
 8006e38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6a1b      	ldr	r3, [r3, #32]
 8006e3e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	6a1b      	ldr	r3, [r3, #32]
 8006e44:	f023 0210 	bic.w	r2, r3, #16
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	699b      	ldr	r3, [r3, #24]
 8006e50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	031b      	lsls	r3, r3, #12
 8006e5e:	693a      	ldr	r2, [r7, #16]
 8006e60:	4313      	orrs	r3, r2
 8006e62:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e6a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	011b      	lsls	r3, r3, #4
 8006e70:	697a      	ldr	r2, [r7, #20]
 8006e72:	4313      	orrs	r3, r2
 8006e74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	693a      	ldr	r2, [r7, #16]
 8006e7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	697a      	ldr	r2, [r7, #20]
 8006e80:	621a      	str	r2, [r3, #32]
}
 8006e82:	bf00      	nop
 8006e84:	371c      	adds	r7, #28
 8006e86:	46bd      	mov	sp, r7
 8006e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8c:	4770      	bx	lr

08006e8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e8e:	b480      	push	{r7}
 8006e90:	b085      	sub	sp, #20
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	6078      	str	r0, [r7, #4]
 8006e96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	689b      	ldr	r3, [r3, #8]
 8006e9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ea4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ea6:	683a      	ldr	r2, [r7, #0]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	f043 0307 	orr.w	r3, r3, #7
 8006eb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	68fa      	ldr	r2, [r7, #12]
 8006eb6:	609a      	str	r2, [r3, #8]
}
 8006eb8:	bf00      	nop
 8006eba:	3714      	adds	r7, #20
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr

08006ec4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b087      	sub	sp, #28
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	60f8      	str	r0, [r7, #12]
 8006ecc:	60b9      	str	r1, [r7, #8]
 8006ece:	607a      	str	r2, [r7, #4]
 8006ed0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006ede:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	021a      	lsls	r2, r3, #8
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	431a      	orrs	r2, r3
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	697a      	ldr	r2, [r7, #20]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	697a      	ldr	r2, [r7, #20]
 8006ef6:	609a      	str	r2, [r3, #8]
}
 8006ef8:	bf00      	nop
 8006efa:	371c      	adds	r7, #28
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr

08006f04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b085      	sub	sp, #20
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f14:	2b01      	cmp	r3, #1
 8006f16:	d101      	bne.n	8006f1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f18:	2302      	movs	r3, #2
 8006f1a:	e05a      	b.n	8006fd2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2202      	movs	r2, #2
 8006f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	68fa      	ldr	r2, [r7, #12]
 8006f54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a21      	ldr	r2, [pc, #132]	@ (8006fe0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d022      	beq.n	8006fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f68:	d01d      	beq.n	8006fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a1d      	ldr	r2, [pc, #116]	@ (8006fe4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d018      	beq.n	8006fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a1b      	ldr	r2, [pc, #108]	@ (8006fe8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d013      	beq.n	8006fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a1a      	ldr	r2, [pc, #104]	@ (8006fec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d00e      	beq.n	8006fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a18      	ldr	r2, [pc, #96]	@ (8006ff0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d009      	beq.n	8006fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a17      	ldr	r2, [pc, #92]	@ (8006ff4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d004      	beq.n	8006fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a15      	ldr	r2, [pc, #84]	@ (8006ff8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d10c      	bne.n	8006fc0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006fac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	68ba      	ldr	r2, [r7, #8]
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68ba      	ldr	r2, [r7, #8]
 8006fbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006fd0:	2300      	movs	r3, #0
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	3714      	adds	r7, #20
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fdc:	4770      	bx	lr
 8006fde:	bf00      	nop
 8006fe0:	40010000 	.word	0x40010000
 8006fe4:	40000400 	.word	0x40000400
 8006fe8:	40000800 	.word	0x40000800
 8006fec:	40000c00 	.word	0x40000c00
 8006ff0:	40010400 	.word	0x40010400
 8006ff4:	40014000 	.word	0x40014000
 8006ff8:	40001800 	.word	0x40001800

08006ffc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	b083      	sub	sp, #12
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007004:	bf00      	nop
 8007006:	370c      	adds	r7, #12
 8007008:	46bd      	mov	sp, r7
 800700a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700e:	4770      	bx	lr

08007010 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007010:	b480      	push	{r7}
 8007012:	b083      	sub	sp, #12
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007018:	bf00      	nop
 800701a:	370c      	adds	r7, #12
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr

08007024 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007024:	b084      	sub	sp, #16
 8007026:	b580      	push	{r7, lr}
 8007028:	b084      	sub	sp, #16
 800702a:	af00      	add	r7, sp, #0
 800702c:	6078      	str	r0, [r7, #4]
 800702e:	f107 001c 	add.w	r0, r7, #28
 8007032:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007036:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800703a:	2b01      	cmp	r3, #1
 800703c:	d123      	bne.n	8007086 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007042:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	68db      	ldr	r3, [r3, #12]
 800704e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007052:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007056:	687a      	ldr	r2, [r7, #4]
 8007058:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	68db      	ldr	r3, [r3, #12]
 800705e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007066:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800706a:	2b01      	cmp	r3, #1
 800706c:	d105      	bne.n	800707a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f000 f9dc 	bl	8007438 <USB_CoreReset>
 8007080:	4603      	mov	r3, r0
 8007082:	73fb      	strb	r3, [r7, #15]
 8007084:	e01b      	b.n	80070be <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f000 f9d0 	bl	8007438 <USB_CoreReset>
 8007098:	4603      	mov	r3, r0
 800709a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800709c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d106      	bne.n	80070b2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070a8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	639a      	str	r2, [r3, #56]	@ 0x38
 80070b0:	e005      	b.n	80070be <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070b6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80070be:	7fbb      	ldrb	r3, [r7, #30]
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d10b      	bne.n	80070dc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	f043 0206 	orr.w	r2, r3, #6
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	f043 0220 	orr.w	r2, r3, #32
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80070dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3710      	adds	r7, #16
 80070e2:	46bd      	mov	sp, r7
 80070e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80070e8:	b004      	add	sp, #16
 80070ea:	4770      	bx	lr

080070ec <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	689b      	ldr	r3, [r3, #8]
 80070f8:	f043 0201 	orr.w	r2, r3, #1
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007100:	2300      	movs	r3, #0
}
 8007102:	4618      	mov	r0, r3
 8007104:	370c      	adds	r7, #12
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr

0800710e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800710e:	b480      	push	{r7}
 8007110:	b083      	sub	sp, #12
 8007112:	af00      	add	r7, sp, #0
 8007114:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	f023 0201 	bic.w	r2, r3, #1
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007122:	2300      	movs	r3, #0
}
 8007124:	4618      	mov	r0, r3
 8007126:	370c      	adds	r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr

08007130 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b084      	sub	sp, #16
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
 8007138:	460b      	mov	r3, r1
 800713a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800713c:	2300      	movs	r3, #0
 800713e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	68db      	ldr	r3, [r3, #12]
 8007144:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800714c:	78fb      	ldrb	r3, [r7, #3]
 800714e:	2b01      	cmp	r3, #1
 8007150:	d115      	bne.n	800717e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	68db      	ldr	r3, [r3, #12]
 8007156:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800715e:	200a      	movs	r0, #10
 8007160:	f7fa feb6 	bl	8001ed0 <HAL_Delay>
      ms += 10U;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	330a      	adds	r3, #10
 8007168:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 f956 	bl	800741c <USB_GetMode>
 8007170:	4603      	mov	r3, r0
 8007172:	2b01      	cmp	r3, #1
 8007174:	d01e      	beq.n	80071b4 <USB_SetCurrentMode+0x84>
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2bc7      	cmp	r3, #199	@ 0xc7
 800717a:	d9f0      	bls.n	800715e <USB_SetCurrentMode+0x2e>
 800717c:	e01a      	b.n	80071b4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800717e:	78fb      	ldrb	r3, [r7, #3]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d115      	bne.n	80071b0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007190:	200a      	movs	r0, #10
 8007192:	f7fa fe9d 	bl	8001ed0 <HAL_Delay>
      ms += 10U;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	330a      	adds	r3, #10
 800719a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 f93d 	bl	800741c <USB_GetMode>
 80071a2:	4603      	mov	r3, r0
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d005      	beq.n	80071b4 <USB_SetCurrentMode+0x84>
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2bc7      	cmp	r3, #199	@ 0xc7
 80071ac:	d9f0      	bls.n	8007190 <USB_SetCurrentMode+0x60>
 80071ae:	e001      	b.n	80071b4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80071b0:	2301      	movs	r3, #1
 80071b2:	e005      	b.n	80071c0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2bc8      	cmp	r3, #200	@ 0xc8
 80071b8:	d101      	bne.n	80071be <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	e000      	b.n	80071c0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80071be:	2300      	movs	r3, #0
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3710      	adds	r7, #16
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b085      	sub	sp, #20
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80071d2:	2300      	movs	r3, #0
 80071d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	3301      	adds	r3, #1
 80071da:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071e2:	d901      	bls.n	80071e8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80071e4:	2303      	movs	r3, #3
 80071e6:	e01b      	b.n	8007220 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	691b      	ldr	r3, [r3, #16]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	daf2      	bge.n	80071d6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80071f0:	2300      	movs	r3, #0
 80071f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	019b      	lsls	r3, r3, #6
 80071f8:	f043 0220 	orr.w	r2, r3, #32
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	3301      	adds	r3, #1
 8007204:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800720c:	d901      	bls.n	8007212 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800720e:	2303      	movs	r3, #3
 8007210:	e006      	b.n	8007220 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	691b      	ldr	r3, [r3, #16]
 8007216:	f003 0320 	and.w	r3, r3, #32
 800721a:	2b20      	cmp	r3, #32
 800721c:	d0f0      	beq.n	8007200 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800721e:	2300      	movs	r3, #0
}
 8007220:	4618      	mov	r0, r3
 8007222:	3714      	adds	r7, #20
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr

0800722c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800722c:	b480      	push	{r7}
 800722e:	b085      	sub	sp, #20
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007234:	2300      	movs	r3, #0
 8007236:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	3301      	adds	r3, #1
 800723c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007244:	d901      	bls.n	800724a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007246:	2303      	movs	r3, #3
 8007248:	e018      	b.n	800727c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	691b      	ldr	r3, [r3, #16]
 800724e:	2b00      	cmp	r3, #0
 8007250:	daf2      	bge.n	8007238 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007252:	2300      	movs	r3, #0
 8007254:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2210      	movs	r2, #16
 800725a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	3301      	adds	r3, #1
 8007260:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007268:	d901      	bls.n	800726e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800726a:	2303      	movs	r3, #3
 800726c:	e006      	b.n	800727c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	f003 0310 	and.w	r3, r3, #16
 8007276:	2b10      	cmp	r3, #16
 8007278:	d0f0      	beq.n	800725c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800727a:	2300      	movs	r3, #0
}
 800727c:	4618      	mov	r0, r3
 800727e:	3714      	adds	r7, #20
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr

08007288 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007288:	b480      	push	{r7}
 800728a:	b089      	sub	sp, #36	@ 0x24
 800728c:	af00      	add	r7, sp, #0
 800728e:	60f8      	str	r0, [r7, #12]
 8007290:	60b9      	str	r1, [r7, #8]
 8007292:	4611      	mov	r1, r2
 8007294:	461a      	mov	r2, r3
 8007296:	460b      	mov	r3, r1
 8007298:	71fb      	strb	r3, [r7, #7]
 800729a:	4613      	mov	r3, r2
 800729c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80072a6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d123      	bne.n	80072f6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80072ae:	88bb      	ldrh	r3, [r7, #4]
 80072b0:	3303      	adds	r3, #3
 80072b2:	089b      	lsrs	r3, r3, #2
 80072b4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80072b6:	2300      	movs	r3, #0
 80072b8:	61bb      	str	r3, [r7, #24]
 80072ba:	e018      	b.n	80072ee <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80072bc:	79fb      	ldrb	r3, [r7, #7]
 80072be:	031a      	lsls	r2, r3, #12
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	4413      	add	r3, r2
 80072c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072c8:	461a      	mov	r2, r3
 80072ca:	69fb      	ldr	r3, [r7, #28]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	6013      	str	r3, [r2, #0]
      pSrc++;
 80072d0:	69fb      	ldr	r3, [r7, #28]
 80072d2:	3301      	adds	r3, #1
 80072d4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80072d6:	69fb      	ldr	r3, [r7, #28]
 80072d8:	3301      	adds	r3, #1
 80072da:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80072dc:	69fb      	ldr	r3, [r7, #28]
 80072de:	3301      	adds	r3, #1
 80072e0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80072e2:	69fb      	ldr	r3, [r7, #28]
 80072e4:	3301      	adds	r3, #1
 80072e6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80072e8:	69bb      	ldr	r3, [r7, #24]
 80072ea:	3301      	adds	r3, #1
 80072ec:	61bb      	str	r3, [r7, #24]
 80072ee:	69ba      	ldr	r2, [r7, #24]
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	429a      	cmp	r2, r3
 80072f4:	d3e2      	bcc.n	80072bc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80072f6:	2300      	movs	r3, #0
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3724      	adds	r7, #36	@ 0x24
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007304:	b480      	push	{r7}
 8007306:	b08b      	sub	sp, #44	@ 0x2c
 8007308:	af00      	add	r7, sp, #0
 800730a:	60f8      	str	r0, [r7, #12]
 800730c:	60b9      	str	r1, [r7, #8]
 800730e:	4613      	mov	r3, r2
 8007310:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800731a:	88fb      	ldrh	r3, [r7, #6]
 800731c:	089b      	lsrs	r3, r3, #2
 800731e:	b29b      	uxth	r3, r3
 8007320:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007322:	88fb      	ldrh	r3, [r7, #6]
 8007324:	f003 0303 	and.w	r3, r3, #3
 8007328:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800732a:	2300      	movs	r3, #0
 800732c:	623b      	str	r3, [r7, #32]
 800732e:	e014      	b.n	800735a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007330:	69bb      	ldr	r3, [r7, #24]
 8007332:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007336:	681a      	ldr	r2, [r3, #0]
 8007338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733a:	601a      	str	r2, [r3, #0]
    pDest++;
 800733c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733e:	3301      	adds	r3, #1
 8007340:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007344:	3301      	adds	r3, #1
 8007346:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800734a:	3301      	adds	r3, #1
 800734c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800734e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007350:	3301      	adds	r3, #1
 8007352:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007354:	6a3b      	ldr	r3, [r7, #32]
 8007356:	3301      	adds	r3, #1
 8007358:	623b      	str	r3, [r7, #32]
 800735a:	6a3a      	ldr	r2, [r7, #32]
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	429a      	cmp	r2, r3
 8007360:	d3e6      	bcc.n	8007330 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007362:	8bfb      	ldrh	r3, [r7, #30]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d01e      	beq.n	80073a6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007368:	2300      	movs	r3, #0
 800736a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800736c:	69bb      	ldr	r3, [r7, #24]
 800736e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007372:	461a      	mov	r2, r3
 8007374:	f107 0310 	add.w	r3, r7, #16
 8007378:	6812      	ldr	r2, [r2, #0]
 800737a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800737c:	693a      	ldr	r2, [r7, #16]
 800737e:	6a3b      	ldr	r3, [r7, #32]
 8007380:	b2db      	uxtb	r3, r3
 8007382:	00db      	lsls	r3, r3, #3
 8007384:	fa22 f303 	lsr.w	r3, r2, r3
 8007388:	b2da      	uxtb	r2, r3
 800738a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800738c:	701a      	strb	r2, [r3, #0]
      i++;
 800738e:	6a3b      	ldr	r3, [r7, #32]
 8007390:	3301      	adds	r3, #1
 8007392:	623b      	str	r3, [r7, #32]
      pDest++;
 8007394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007396:	3301      	adds	r3, #1
 8007398:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800739a:	8bfb      	ldrh	r3, [r7, #30]
 800739c:	3b01      	subs	r3, #1
 800739e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80073a0:	8bfb      	ldrh	r3, [r7, #30]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1ea      	bne.n	800737c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80073a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	372c      	adds	r7, #44	@ 0x2c
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr

080073b4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b085      	sub	sp, #20
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	695b      	ldr	r3, [r3, #20]
 80073c0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	699b      	ldr	r3, [r3, #24]
 80073c6:	68fa      	ldr	r2, [r7, #12]
 80073c8:	4013      	ands	r3, r2
 80073ca:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80073cc:	68fb      	ldr	r3, [r7, #12]
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3714      	adds	r7, #20
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr

080073da <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80073da:	b480      	push	{r7}
 80073dc:	b085      	sub	sp, #20
 80073de:	af00      	add	r7, sp, #0
 80073e0:	6078      	str	r0, [r7, #4]
 80073e2:	460b      	mov	r3, r1
 80073e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80073ea:	78fb      	ldrb	r3, [r7, #3]
 80073ec:	015a      	lsls	r2, r3, #5
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	4413      	add	r3, r2
 80073f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80073fa:	78fb      	ldrb	r3, [r7, #3]
 80073fc:	015a      	lsls	r2, r3, #5
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	4413      	add	r3, r2
 8007402:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	68ba      	ldr	r2, [r7, #8]
 800740a:	4013      	ands	r3, r2
 800740c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800740e:	68bb      	ldr	r3, [r7, #8]
}
 8007410:	4618      	mov	r0, r3
 8007412:	3714      	adds	r7, #20
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800741c:	b480      	push	{r7}
 800741e:	b083      	sub	sp, #12
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	695b      	ldr	r3, [r3, #20]
 8007428:	f003 0301 	and.w	r3, r3, #1
}
 800742c:	4618      	mov	r0, r3
 800742e:	370c      	adds	r7, #12
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr

08007438 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007438:	b480      	push	{r7}
 800743a:	b085      	sub	sp, #20
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007440:	2300      	movs	r3, #0
 8007442:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	3301      	adds	r3, #1
 8007448:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007450:	d901      	bls.n	8007456 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007452:	2303      	movs	r3, #3
 8007454:	e01b      	b.n	800748e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	691b      	ldr	r3, [r3, #16]
 800745a:	2b00      	cmp	r3, #0
 800745c:	daf2      	bge.n	8007444 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800745e:	2300      	movs	r3, #0
 8007460:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	691b      	ldr	r3, [r3, #16]
 8007466:	f043 0201 	orr.w	r2, r3, #1
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	3301      	adds	r3, #1
 8007472:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800747a:	d901      	bls.n	8007480 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800747c:	2303      	movs	r3, #3
 800747e:	e006      	b.n	800748e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	691b      	ldr	r3, [r3, #16]
 8007484:	f003 0301 	and.w	r3, r3, #1
 8007488:	2b01      	cmp	r3, #1
 800748a:	d0f0      	beq.n	800746e <USB_CoreReset+0x36>

  return HAL_OK;
 800748c:	2300      	movs	r3, #0
}
 800748e:	4618      	mov	r0, r3
 8007490:	3714      	adds	r7, #20
 8007492:	46bd      	mov	sp, r7
 8007494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007498:	4770      	bx	lr
	...

0800749c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800749c:	b084      	sub	sp, #16
 800749e:	b580      	push	{r7, lr}
 80074a0:	b086      	sub	sp, #24
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	6078      	str	r0, [r7, #4]
 80074a6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80074aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80074ae:	2300      	movs	r3, #0
 80074b0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80074bc:	461a      	mov	r2, r3
 80074be:	2300      	movs	r3, #0
 80074c0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074c6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074d2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074de:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	68db      	ldr	r3, [r3, #12]
 80074ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d119      	bne.n	8007526 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80074f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	d10a      	bne.n	8007510 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	68fa      	ldr	r2, [r7, #12]
 8007504:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007508:	f043 0304 	orr.w	r3, r3, #4
 800750c:	6013      	str	r3, [r2, #0]
 800750e:	e014      	b.n	800753a <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	68fa      	ldr	r2, [r7, #12]
 800751a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800751e:	f023 0304 	bic.w	r3, r3, #4
 8007522:	6013      	str	r3, [r2, #0]
 8007524:	e009      	b.n	800753a <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	68fa      	ldr	r2, [r7, #12]
 8007530:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007534:	f023 0304 	bic.w	r3, r3, #4
 8007538:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800753a:	2110      	movs	r1, #16
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f7ff fe43 	bl	80071c8 <USB_FlushTxFifo>
 8007542:	4603      	mov	r3, r0
 8007544:	2b00      	cmp	r3, #0
 8007546:	d001      	beq.n	800754c <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007548:	2301      	movs	r3, #1
 800754a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f7ff fe6d 	bl	800722c <USB_FlushRxFifo>
 8007552:	4603      	mov	r3, r0
 8007554:	2b00      	cmp	r3, #0
 8007556:	d001      	beq.n	800755c <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800755c:	2300      	movs	r3, #0
 800755e:	613b      	str	r3, [r7, #16]
 8007560:	e015      	b.n	800758e <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	015a      	lsls	r2, r3, #5
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	4413      	add	r3, r2
 800756a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800756e:	461a      	mov	r2, r3
 8007570:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007574:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	015a      	lsls	r2, r3, #5
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	4413      	add	r3, r2
 800757e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007582:	461a      	mov	r2, r3
 8007584:	2300      	movs	r3, #0
 8007586:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	3301      	adds	r3, #1
 800758c:	613b      	str	r3, [r7, #16]
 800758e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007592:	461a      	mov	r2, r3
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	4293      	cmp	r3, r2
 8007598:	d3e3      	bcc.n	8007562 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80075a6:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	4a18      	ldr	r2, [pc, #96]	@ (800760c <USB_HostInit+0x170>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d10b      	bne.n	80075c8 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80075b6:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	4a15      	ldr	r2, [pc, #84]	@ (8007610 <USB_HostInit+0x174>)
 80075bc:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	4a14      	ldr	r2, [pc, #80]	@ (8007614 <USB_HostInit+0x178>)
 80075c2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80075c6:	e009      	b.n	80075dc <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2280      	movs	r2, #128	@ 0x80
 80075cc:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	4a11      	ldr	r2, [pc, #68]	@ (8007618 <USB_HostInit+0x17c>)
 80075d2:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	4a11      	ldr	r2, [pc, #68]	@ (800761c <USB_HostInit+0x180>)
 80075d8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80075dc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d105      	bne.n	80075f0 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	699b      	ldr	r3, [r3, #24]
 80075e8:	f043 0210 	orr.w	r2, r3, #16
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	699a      	ldr	r2, [r3, #24]
 80075f4:	4b0a      	ldr	r3, [pc, #40]	@ (8007620 <USB_HostInit+0x184>)
 80075f6:	4313      	orrs	r3, r2
 80075f8:	687a      	ldr	r2, [r7, #4]
 80075fa:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80075fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3718      	adds	r7, #24
 8007602:	46bd      	mov	sp, r7
 8007604:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007608:	b004      	add	sp, #16
 800760a:	4770      	bx	lr
 800760c:	40040000 	.word	0x40040000
 8007610:	01000200 	.word	0x01000200
 8007614:	00e00300 	.word	0x00e00300
 8007618:	00600080 	.word	0x00600080
 800761c:	004000e0 	.word	0x004000e0
 8007620:	a3200008 	.word	0xa3200008

08007624 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007624:	b480      	push	{r7}
 8007626:	b085      	sub	sp, #20
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
 800762c:	460b      	mov	r3, r1
 800762e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	68fa      	ldr	r2, [r7, #12]
 800763e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007642:	f023 0303 	bic.w	r3, r3, #3
 8007646:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	78fb      	ldrb	r3, [r7, #3]
 8007652:	f003 0303 	and.w	r3, r3, #3
 8007656:	68f9      	ldr	r1, [r7, #12]
 8007658:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800765c:	4313      	orrs	r3, r2
 800765e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007660:	78fb      	ldrb	r3, [r7, #3]
 8007662:	2b01      	cmp	r3, #1
 8007664:	d107      	bne.n	8007676 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800766c:	461a      	mov	r2, r3
 800766e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007672:	6053      	str	r3, [r2, #4]
 8007674:	e00c      	b.n	8007690 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8007676:	78fb      	ldrb	r3, [r7, #3]
 8007678:	2b02      	cmp	r3, #2
 800767a:	d107      	bne.n	800768c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007682:	461a      	mov	r2, r3
 8007684:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007688:	6053      	str	r3, [r2, #4]
 800768a:	e001      	b.n	8007690 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	e000      	b.n	8007692 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007690:	2300      	movs	r3, #0
}
 8007692:	4618      	mov	r0, r3
 8007694:	3714      	adds	r7, #20
 8007696:	46bd      	mov	sp, r7
 8007698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769c:	4770      	bx	lr

0800769e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800769e:	b580      	push	{r7, lr}
 80076a0:	b084      	sub	sp, #16
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80076aa:	2300      	movs	r3, #0
 80076ac:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80076be:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	68fa      	ldr	r2, [r7, #12]
 80076c4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80076c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076cc:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80076ce:	2064      	movs	r0, #100	@ 0x64
 80076d0:	f7fa fbfe 	bl	8001ed0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	68fa      	ldr	r2, [r7, #12]
 80076d8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80076dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076e0:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80076e2:	200a      	movs	r0, #10
 80076e4:	f7fa fbf4 	bl	8001ed0 <HAL_Delay>

  return HAL_OK;
 80076e8:	2300      	movs	r3, #0
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3710      	adds	r7, #16
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}

080076f2 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80076f2:	b480      	push	{r7}
 80076f4:	b085      	sub	sp, #20
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	6078      	str	r0, [r7, #4]
 80076fa:	460b      	mov	r3, r1
 80076fc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007702:	2300      	movs	r3, #0
 8007704:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007716:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800771e:	2b00      	cmp	r3, #0
 8007720:	d109      	bne.n	8007736 <USB_DriveVbus+0x44>
 8007722:	78fb      	ldrb	r3, [r7, #3]
 8007724:	2b01      	cmp	r3, #1
 8007726:	d106      	bne.n	8007736 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	68fa      	ldr	r2, [r7, #12]
 800772c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007730:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007734:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800773c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007740:	d109      	bne.n	8007756 <USB_DriveVbus+0x64>
 8007742:	78fb      	ldrb	r3, [r7, #3]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d106      	bne.n	8007756 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	68fa      	ldr	r2, [r7, #12]
 800774c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007750:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007754:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007756:	2300      	movs	r3, #0
}
 8007758:	4618      	mov	r0, r3
 800775a:	3714      	adds	r7, #20
 800775c:	46bd      	mov	sp, r7
 800775e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007762:	4770      	bx	lr

08007764 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007764:	b480      	push	{r7}
 8007766:	b085      	sub	sp, #20
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007770:	2300      	movs	r3, #0
 8007772:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	0c5b      	lsrs	r3, r3, #17
 8007782:	f003 0303 	and.w	r3, r3, #3
}
 8007786:	4618      	mov	r0, r3
 8007788:	3714      	adds	r7, #20
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr

08007792 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8007792:	b480      	push	{r7}
 8007794:	b085      	sub	sp, #20
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	b29b      	uxth	r3, r3
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3714      	adds	r7, #20
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr

080077b4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b088      	sub	sp, #32
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
 80077bc:	4608      	mov	r0, r1
 80077be:	4611      	mov	r1, r2
 80077c0:	461a      	mov	r2, r3
 80077c2:	4603      	mov	r3, r0
 80077c4:	70fb      	strb	r3, [r7, #3]
 80077c6:	460b      	mov	r3, r1
 80077c8:	70bb      	strb	r3, [r7, #2]
 80077ca:	4613      	mov	r3, r2
 80077cc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80077ce:	2300      	movs	r3, #0
 80077d0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80077d6:	78fb      	ldrb	r3, [r7, #3]
 80077d8:	015a      	lsls	r2, r3, #5
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	4413      	add	r3, r2
 80077de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077e2:	461a      	mov	r2, r3
 80077e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80077e8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80077ea:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80077ee:	2b03      	cmp	r3, #3
 80077f0:	d87c      	bhi.n	80078ec <USB_HC_Init+0x138>
 80077f2:	a201      	add	r2, pc, #4	@ (adr r2, 80077f8 <USB_HC_Init+0x44>)
 80077f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077f8:	08007809 	.word	0x08007809
 80077fc:	080078af 	.word	0x080078af
 8007800:	08007809 	.word	0x08007809
 8007804:	08007871 	.word	0x08007871
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007808:	78fb      	ldrb	r3, [r7, #3]
 800780a:	015a      	lsls	r2, r3, #5
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	4413      	add	r3, r2
 8007810:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007814:	461a      	mov	r2, r3
 8007816:	f240 439d 	movw	r3, #1181	@ 0x49d
 800781a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800781c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007820:	2b00      	cmp	r3, #0
 8007822:	da10      	bge.n	8007846 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007824:	78fb      	ldrb	r3, [r7, #3]
 8007826:	015a      	lsls	r2, r3, #5
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	4413      	add	r3, r2
 800782c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007830:	68db      	ldr	r3, [r3, #12]
 8007832:	78fa      	ldrb	r2, [r7, #3]
 8007834:	0151      	lsls	r1, r2, #5
 8007836:	693a      	ldr	r2, [r7, #16]
 8007838:	440a      	add	r2, r1
 800783a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800783e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007842:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007844:	e055      	b.n	80078f2 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a6f      	ldr	r2, [pc, #444]	@ (8007a08 <USB_HC_Init+0x254>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d151      	bne.n	80078f2 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800784e:	78fb      	ldrb	r3, [r7, #3]
 8007850:	015a      	lsls	r2, r3, #5
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	4413      	add	r3, r2
 8007856:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	78fa      	ldrb	r2, [r7, #3]
 800785e:	0151      	lsls	r1, r2, #5
 8007860:	693a      	ldr	r2, [r7, #16]
 8007862:	440a      	add	r2, r1
 8007864:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007868:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800786c:	60d3      	str	r3, [r2, #12]
      break;
 800786e:	e040      	b.n	80078f2 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007870:	78fb      	ldrb	r3, [r7, #3]
 8007872:	015a      	lsls	r2, r3, #5
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	4413      	add	r3, r2
 8007878:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800787c:	461a      	mov	r2, r3
 800787e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007882:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007884:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007888:	2b00      	cmp	r3, #0
 800788a:	da34      	bge.n	80078f6 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800788c:	78fb      	ldrb	r3, [r7, #3]
 800788e:	015a      	lsls	r2, r3, #5
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	4413      	add	r3, r2
 8007894:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007898:	68db      	ldr	r3, [r3, #12]
 800789a:	78fa      	ldrb	r2, [r7, #3]
 800789c:	0151      	lsls	r1, r2, #5
 800789e:	693a      	ldr	r2, [r7, #16]
 80078a0:	440a      	add	r2, r1
 80078a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078aa:	60d3      	str	r3, [r2, #12]
      }

      break;
 80078ac:	e023      	b.n	80078f6 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80078ae:	78fb      	ldrb	r3, [r7, #3]
 80078b0:	015a      	lsls	r2, r3, #5
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	4413      	add	r3, r2
 80078b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078ba:	461a      	mov	r2, r3
 80078bc:	f240 2325 	movw	r3, #549	@ 0x225
 80078c0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80078c2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	da17      	bge.n	80078fa <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80078ca:	78fb      	ldrb	r3, [r7, #3]
 80078cc:	015a      	lsls	r2, r3, #5
 80078ce:	693b      	ldr	r3, [r7, #16]
 80078d0:	4413      	add	r3, r2
 80078d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078d6:	68db      	ldr	r3, [r3, #12]
 80078d8:	78fa      	ldrb	r2, [r7, #3]
 80078da:	0151      	lsls	r1, r2, #5
 80078dc:	693a      	ldr	r2, [r7, #16]
 80078de:	440a      	add	r2, r1
 80078e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078e4:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80078e8:	60d3      	str	r3, [r2, #12]
      }
      break;
 80078ea:	e006      	b.n	80078fa <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	77fb      	strb	r3, [r7, #31]
      break;
 80078f0:	e004      	b.n	80078fc <USB_HC_Init+0x148>
      break;
 80078f2:	bf00      	nop
 80078f4:	e002      	b.n	80078fc <USB_HC_Init+0x148>
      break;
 80078f6:	bf00      	nop
 80078f8:	e000      	b.n	80078fc <USB_HC_Init+0x148>
      break;
 80078fa:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80078fc:	78fb      	ldrb	r3, [r7, #3]
 80078fe:	015a      	lsls	r2, r3, #5
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	4413      	add	r3, r2
 8007904:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007908:	461a      	mov	r2, r3
 800790a:	2300      	movs	r3, #0
 800790c:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800790e:	78fb      	ldrb	r3, [r7, #3]
 8007910:	015a      	lsls	r2, r3, #5
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	4413      	add	r3, r2
 8007916:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	78fa      	ldrb	r2, [r7, #3]
 800791e:	0151      	lsls	r1, r2, #5
 8007920:	693a      	ldr	r2, [r7, #16]
 8007922:	440a      	add	r2, r1
 8007924:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007928:	f043 0302 	orr.w	r3, r3, #2
 800792c:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007934:	699a      	ldr	r2, [r3, #24]
 8007936:	78fb      	ldrb	r3, [r7, #3]
 8007938:	f003 030f 	and.w	r3, r3, #15
 800793c:	2101      	movs	r1, #1
 800793e:	fa01 f303 	lsl.w	r3, r1, r3
 8007942:	6939      	ldr	r1, [r7, #16]
 8007944:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007948:	4313      	orrs	r3, r2
 800794a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	699b      	ldr	r3, [r3, #24]
 8007950:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007958:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800795c:	2b00      	cmp	r3, #0
 800795e:	da03      	bge.n	8007968 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007960:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007964:	61bb      	str	r3, [r7, #24]
 8007966:	e001      	b.n	800796c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007968:	2300      	movs	r3, #0
 800796a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f7ff fef9 	bl	8007764 <USB_GetHostSpeed>
 8007972:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007974:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007978:	2b02      	cmp	r3, #2
 800797a:	d106      	bne.n	800798a <USB_HC_Init+0x1d6>
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2b02      	cmp	r3, #2
 8007980:	d003      	beq.n	800798a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007982:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007986:	617b      	str	r3, [r7, #20]
 8007988:	e001      	b.n	800798e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800798a:	2300      	movs	r3, #0
 800798c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800798e:	787b      	ldrb	r3, [r7, #1]
 8007990:	059b      	lsls	r3, r3, #22
 8007992:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007996:	78bb      	ldrb	r3, [r7, #2]
 8007998:	02db      	lsls	r3, r3, #11
 800799a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800799e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80079a0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80079a4:	049b      	lsls	r3, r3, #18
 80079a6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80079aa:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80079ac:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80079ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80079b2:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80079b4:	69bb      	ldr	r3, [r7, #24]
 80079b6:	431a      	orrs	r2, r3
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80079bc:	78fa      	ldrb	r2, [r7, #3]
 80079be:	0151      	lsls	r1, r2, #5
 80079c0:	693a      	ldr	r2, [r7, #16]
 80079c2:	440a      	add	r2, r1
 80079c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80079c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80079cc:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80079ce:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80079d2:	2b03      	cmp	r3, #3
 80079d4:	d003      	beq.n	80079de <USB_HC_Init+0x22a>
 80079d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80079da:	2b01      	cmp	r3, #1
 80079dc:	d10f      	bne.n	80079fe <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80079de:	78fb      	ldrb	r3, [r7, #3]
 80079e0:	015a      	lsls	r2, r3, #5
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	4413      	add	r3, r2
 80079e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	78fa      	ldrb	r2, [r7, #3]
 80079ee:	0151      	lsls	r1, r2, #5
 80079f0:	693a      	ldr	r2, [r7, #16]
 80079f2:	440a      	add	r2, r1
 80079f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079f8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80079fc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80079fe:	7ffb      	ldrb	r3, [r7, #31]
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3720      	adds	r7, #32
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}
 8007a08:	40040000 	.word	0x40040000

08007a0c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b08c      	sub	sp, #48	@ 0x30
 8007a10:	af02      	add	r7, sp, #8
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	60b9      	str	r1, [r7, #8]
 8007a16:	4613      	mov	r3, r2
 8007a18:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	785b      	ldrb	r3, [r3, #1]
 8007a22:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007a24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007a28:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	4a5d      	ldr	r2, [pc, #372]	@ (8007ba4 <USB_HC_StartXfer+0x198>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d12f      	bne.n	8007a92 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8007a32:	79fb      	ldrb	r3, [r7, #7]
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	d11c      	bne.n	8007a72 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	7c9b      	ldrb	r3, [r3, #18]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d003      	beq.n	8007a48 <USB_HC_StartXfer+0x3c>
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	7c9b      	ldrb	r3, [r3, #18]
 8007a44:	2b02      	cmp	r3, #2
 8007a46:	d124      	bne.n	8007a92 <USB_HC_StartXfer+0x86>
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	799b      	ldrb	r3, [r3, #6]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d120      	bne.n	8007a92 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007a50:	69fb      	ldr	r3, [r7, #28]
 8007a52:	015a      	lsls	r2, r3, #5
 8007a54:	6a3b      	ldr	r3, [r7, #32]
 8007a56:	4413      	add	r3, r2
 8007a58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a5c:	68db      	ldr	r3, [r3, #12]
 8007a5e:	69fa      	ldr	r2, [r7, #28]
 8007a60:	0151      	lsls	r1, r2, #5
 8007a62:	6a3a      	ldr	r2, [r7, #32]
 8007a64:	440a      	add	r2, r1
 8007a66:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a6e:	60d3      	str	r3, [r2, #12]
 8007a70:	e00f      	b.n	8007a92 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	791b      	ldrb	r3, [r3, #4]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d10b      	bne.n	8007a92 <USB_HC_StartXfer+0x86>
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	795b      	ldrb	r3, [r3, #5]
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d107      	bne.n	8007a92 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	785b      	ldrb	r3, [r3, #1]
 8007a86:	4619      	mov	r1, r3
 8007a88:	68f8      	ldr	r0, [r7, #12]
 8007a8a:	f000 fb6b 	bl	8008164 <USB_DoPing>
        return HAL_OK;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	e232      	b.n	8007ef8 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	799b      	ldrb	r3, [r3, #6]
 8007a96:	2b01      	cmp	r3, #1
 8007a98:	d158      	bne.n	8007b4c <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	78db      	ldrb	r3, [r3, #3]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d007      	beq.n	8007ab6 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007aa6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007aa8:	68ba      	ldr	r2, [r7, #8]
 8007aaa:	8a92      	ldrh	r2, [r2, #20]
 8007aac:	fb03 f202 	mul.w	r2, r3, r2
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	61da      	str	r2, [r3, #28]
 8007ab4:	e07c      	b.n	8007bb0 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	7c9b      	ldrb	r3, [r3, #18]
 8007aba:	2b01      	cmp	r3, #1
 8007abc:	d130      	bne.n	8007b20 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	6a1b      	ldr	r3, [r3, #32]
 8007ac2:	2bbc      	cmp	r3, #188	@ 0xbc
 8007ac4:	d918      	bls.n	8007af8 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	8a9b      	ldrh	r3, [r3, #20]
 8007aca:	461a      	mov	r2, r3
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	69da      	ldr	r2, [r3, #28]
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	68db      	ldr	r3, [r3, #12]
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d003      	beq.n	8007ae8 <USB_HC_StartXfer+0xdc>
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	68db      	ldr	r3, [r3, #12]
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d103      	bne.n	8007af0 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	2202      	movs	r2, #2
 8007aec:	60da      	str	r2, [r3, #12]
 8007aee:	e05f      	b.n	8007bb0 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	2201      	movs	r2, #1
 8007af4:	60da      	str	r2, [r3, #12]
 8007af6:	e05b      	b.n	8007bb0 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	6a1a      	ldr	r2, [r3, #32]
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	68db      	ldr	r3, [r3, #12]
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d007      	beq.n	8007b18 <USB_HC_StartXfer+0x10c>
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	68db      	ldr	r3, [r3, #12]
 8007b0c:	2b02      	cmp	r3, #2
 8007b0e:	d003      	beq.n	8007b18 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	2204      	movs	r2, #4
 8007b14:	60da      	str	r2, [r3, #12]
 8007b16:	e04b      	b.n	8007bb0 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	2203      	movs	r2, #3
 8007b1c:	60da      	str	r2, [r3, #12]
 8007b1e:	e047      	b.n	8007bb0 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007b20:	79fb      	ldrb	r3, [r7, #7]
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d10d      	bne.n	8007b42 <USB_HC_StartXfer+0x136>
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	6a1b      	ldr	r3, [r3, #32]
 8007b2a:	68ba      	ldr	r2, [r7, #8]
 8007b2c:	8a92      	ldrh	r2, [r2, #20]
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d907      	bls.n	8007b42 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007b32:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007b34:	68ba      	ldr	r2, [r7, #8]
 8007b36:	8a92      	ldrh	r2, [r2, #20]
 8007b38:	fb03 f202 	mul.w	r2, r3, r2
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	61da      	str	r2, [r3, #28]
 8007b40:	e036      	b.n	8007bb0 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	6a1a      	ldr	r2, [r3, #32]
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	61da      	str	r2, [r3, #28]
 8007b4a:	e031      	b.n	8007bb0 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	6a1b      	ldr	r3, [r3, #32]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d018      	beq.n	8007b86 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	6a1b      	ldr	r3, [r3, #32]
 8007b58:	68ba      	ldr	r2, [r7, #8]
 8007b5a:	8a92      	ldrh	r2, [r2, #20]
 8007b5c:	4413      	add	r3, r2
 8007b5e:	3b01      	subs	r3, #1
 8007b60:	68ba      	ldr	r2, [r7, #8]
 8007b62:	8a92      	ldrh	r2, [r2, #20]
 8007b64:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b68:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8007b6a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007b6c:	8b7b      	ldrh	r3, [r7, #26]
 8007b6e:	429a      	cmp	r2, r3
 8007b70:	d90b      	bls.n	8007b8a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007b72:	8b7b      	ldrh	r3, [r7, #26]
 8007b74:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007b76:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007b78:	68ba      	ldr	r2, [r7, #8]
 8007b7a:	8a92      	ldrh	r2, [r2, #20]
 8007b7c:	fb03 f202 	mul.w	r2, r3, r2
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	61da      	str	r2, [r3, #28]
 8007b84:	e001      	b.n	8007b8a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8007b86:	2301      	movs	r3, #1
 8007b88:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	78db      	ldrb	r3, [r3, #3]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d00a      	beq.n	8007ba8 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007b92:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007b94:	68ba      	ldr	r2, [r7, #8]
 8007b96:	8a92      	ldrh	r2, [r2, #20]
 8007b98:	fb03 f202 	mul.w	r2, r3, r2
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	61da      	str	r2, [r3, #28]
 8007ba0:	e006      	b.n	8007bb0 <USB_HC_StartXfer+0x1a4>
 8007ba2:	bf00      	nop
 8007ba4:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	6a1a      	ldr	r2, [r3, #32]
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	69db      	ldr	r3, [r3, #28]
 8007bb4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007bb8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007bba:	04d9      	lsls	r1, r3, #19
 8007bbc:	4ba3      	ldr	r3, [pc, #652]	@ (8007e4c <USB_HC_StartXfer+0x440>)
 8007bbe:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007bc0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	7d9b      	ldrb	r3, [r3, #22]
 8007bc6:	075b      	lsls	r3, r3, #29
 8007bc8:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007bcc:	69f9      	ldr	r1, [r7, #28]
 8007bce:	0148      	lsls	r0, r1, #5
 8007bd0:	6a39      	ldr	r1, [r7, #32]
 8007bd2:	4401      	add	r1, r0
 8007bd4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007bd8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007bda:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007bdc:	79fb      	ldrb	r3, [r7, #7]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d009      	beq.n	8007bf6 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	6999      	ldr	r1, [r3, #24]
 8007be6:	69fb      	ldr	r3, [r7, #28]
 8007be8:	015a      	lsls	r2, r3, #5
 8007bea:	6a3b      	ldr	r3, [r7, #32]
 8007bec:	4413      	add	r3, r2
 8007bee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bf2:	460a      	mov	r2, r1
 8007bf4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007bf6:	6a3b      	ldr	r3, [r7, #32]
 8007bf8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	f003 0301 	and.w	r3, r3, #1
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	bf0c      	ite	eq
 8007c06:	2301      	moveq	r3, #1
 8007c08:	2300      	movne	r3, #0
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007c0e:	69fb      	ldr	r3, [r7, #28]
 8007c10:	015a      	lsls	r2, r3, #5
 8007c12:	6a3b      	ldr	r3, [r7, #32]
 8007c14:	4413      	add	r3, r2
 8007c16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	69fa      	ldr	r2, [r7, #28]
 8007c1e:	0151      	lsls	r1, r2, #5
 8007c20:	6a3a      	ldr	r2, [r7, #32]
 8007c22:	440a      	add	r2, r1
 8007c24:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c28:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007c2c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007c2e:	69fb      	ldr	r3, [r7, #28]
 8007c30:	015a      	lsls	r2, r3, #5
 8007c32:	6a3b      	ldr	r3, [r7, #32]
 8007c34:	4413      	add	r3, r2
 8007c36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	7e7b      	ldrb	r3, [r7, #25]
 8007c3e:	075b      	lsls	r3, r3, #29
 8007c40:	69f9      	ldr	r1, [r7, #28]
 8007c42:	0148      	lsls	r0, r1, #5
 8007c44:	6a39      	ldr	r1, [r7, #32]
 8007c46:	4401      	add	r1, r0
 8007c48:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	799b      	ldrb	r3, [r3, #6]
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	f040 80c3 	bne.w	8007de0 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	7c5b      	ldrb	r3, [r3, #17]
 8007c5e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007c60:	68ba      	ldr	r2, [r7, #8]
 8007c62:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007c64:	4313      	orrs	r3, r2
 8007c66:	69fa      	ldr	r2, [r7, #28]
 8007c68:	0151      	lsls	r1, r2, #5
 8007c6a:	6a3a      	ldr	r2, [r7, #32]
 8007c6c:	440a      	add	r2, r1
 8007c6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007c72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007c76:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007c78:	69fb      	ldr	r3, [r7, #28]
 8007c7a:	015a      	lsls	r2, r3, #5
 8007c7c:	6a3b      	ldr	r3, [r7, #32]
 8007c7e:	4413      	add	r3, r2
 8007c80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	69fa      	ldr	r2, [r7, #28]
 8007c88:	0151      	lsls	r1, r2, #5
 8007c8a:	6a3a      	ldr	r2, [r7, #32]
 8007c8c:	440a      	add	r2, r1
 8007c8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c92:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007c96:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	79db      	ldrb	r3, [r3, #7]
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d123      	bne.n	8007ce8 <USB_HC_StartXfer+0x2dc>
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	78db      	ldrb	r3, [r3, #3]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d11f      	bne.n	8007ce8 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007ca8:	69fb      	ldr	r3, [r7, #28]
 8007caa:	015a      	lsls	r2, r3, #5
 8007cac:	6a3b      	ldr	r3, [r7, #32]
 8007cae:	4413      	add	r3, r2
 8007cb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	69fa      	ldr	r2, [r7, #28]
 8007cb8:	0151      	lsls	r1, r2, #5
 8007cba:	6a3a      	ldr	r2, [r7, #32]
 8007cbc:	440a      	add	r2, r1
 8007cbe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007cc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007cc6:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007cc8:	69fb      	ldr	r3, [r7, #28]
 8007cca:	015a      	lsls	r2, r3, #5
 8007ccc:	6a3b      	ldr	r3, [r7, #32]
 8007cce:	4413      	add	r3, r2
 8007cd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cd4:	68db      	ldr	r3, [r3, #12]
 8007cd6:	69fa      	ldr	r2, [r7, #28]
 8007cd8:	0151      	lsls	r1, r2, #5
 8007cda:	6a3a      	ldr	r2, [r7, #32]
 8007cdc:	440a      	add	r2, r1
 8007cde:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ce2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ce6:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	7c9b      	ldrb	r3, [r3, #18]
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d003      	beq.n	8007cf8 <USB_HC_StartXfer+0x2ec>
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	7c9b      	ldrb	r3, [r3, #18]
 8007cf4:	2b03      	cmp	r3, #3
 8007cf6:	d117      	bne.n	8007d28 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d113      	bne.n	8007d28 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	78db      	ldrb	r3, [r3, #3]
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d10f      	bne.n	8007d28 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007d08:	69fb      	ldr	r3, [r7, #28]
 8007d0a:	015a      	lsls	r2, r3, #5
 8007d0c:	6a3b      	ldr	r3, [r7, #32]
 8007d0e:	4413      	add	r3, r2
 8007d10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	69fa      	ldr	r2, [r7, #28]
 8007d18:	0151      	lsls	r1, r2, #5
 8007d1a:	6a3a      	ldr	r2, [r7, #32]
 8007d1c:	440a      	add	r2, r1
 8007d1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d26:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	7c9b      	ldrb	r3, [r3, #18]
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d162      	bne.n	8007df6 <USB_HC_StartXfer+0x3ea>
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	78db      	ldrb	r3, [r3, #3]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d15e      	bne.n	8007df6 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	68db      	ldr	r3, [r3, #12]
 8007d3c:	3b01      	subs	r3, #1
 8007d3e:	2b03      	cmp	r3, #3
 8007d40:	d858      	bhi.n	8007df4 <USB_HC_StartXfer+0x3e8>
 8007d42:	a201      	add	r2, pc, #4	@ (adr r2, 8007d48 <USB_HC_StartXfer+0x33c>)
 8007d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d48:	08007d59 	.word	0x08007d59
 8007d4c:	08007d7b 	.word	0x08007d7b
 8007d50:	08007d9d 	.word	0x08007d9d
 8007d54:	08007dbf 	.word	0x08007dbf
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007d58:	69fb      	ldr	r3, [r7, #28]
 8007d5a:	015a      	lsls	r2, r3, #5
 8007d5c:	6a3b      	ldr	r3, [r7, #32]
 8007d5e:	4413      	add	r3, r2
 8007d60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	69fa      	ldr	r2, [r7, #28]
 8007d68:	0151      	lsls	r1, r2, #5
 8007d6a:	6a3a      	ldr	r2, [r7, #32]
 8007d6c:	440a      	add	r2, r1
 8007d6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d76:	6053      	str	r3, [r2, #4]
          break;
 8007d78:	e03d      	b.n	8007df6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8007d7a:	69fb      	ldr	r3, [r7, #28]
 8007d7c:	015a      	lsls	r2, r3, #5
 8007d7e:	6a3b      	ldr	r3, [r7, #32]
 8007d80:	4413      	add	r3, r2
 8007d82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	69fa      	ldr	r2, [r7, #28]
 8007d8a:	0151      	lsls	r1, r2, #5
 8007d8c:	6a3a      	ldr	r2, [r7, #32]
 8007d8e:	440a      	add	r2, r1
 8007d90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d94:	f043 030e 	orr.w	r3, r3, #14
 8007d98:	6053      	str	r3, [r2, #4]
          break;
 8007d9a:	e02c      	b.n	8007df6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007d9c:	69fb      	ldr	r3, [r7, #28]
 8007d9e:	015a      	lsls	r2, r3, #5
 8007da0:	6a3b      	ldr	r3, [r7, #32]
 8007da2:	4413      	add	r3, r2
 8007da4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	69fa      	ldr	r2, [r7, #28]
 8007dac:	0151      	lsls	r1, r2, #5
 8007dae:	6a3a      	ldr	r2, [r7, #32]
 8007db0:	440a      	add	r2, r1
 8007db2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007db6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007dba:	6053      	str	r3, [r2, #4]
          break;
 8007dbc:	e01b      	b.n	8007df6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8007dbe:	69fb      	ldr	r3, [r7, #28]
 8007dc0:	015a      	lsls	r2, r3, #5
 8007dc2:	6a3b      	ldr	r3, [r7, #32]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	69fa      	ldr	r2, [r7, #28]
 8007dce:	0151      	lsls	r1, r2, #5
 8007dd0:	6a3a      	ldr	r2, [r7, #32]
 8007dd2:	440a      	add	r2, r1
 8007dd4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007dd8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007ddc:	6053      	str	r3, [r2, #4]
          break;
 8007dde:	e00a      	b.n	8007df6 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007de0:	69fb      	ldr	r3, [r7, #28]
 8007de2:	015a      	lsls	r2, r3, #5
 8007de4:	6a3b      	ldr	r3, [r7, #32]
 8007de6:	4413      	add	r3, r2
 8007de8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dec:	461a      	mov	r2, r3
 8007dee:	2300      	movs	r3, #0
 8007df0:	6053      	str	r3, [r2, #4]
 8007df2:	e000      	b.n	8007df6 <USB_HC_StartXfer+0x3ea>
          break;
 8007df4:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007df6:	69fb      	ldr	r3, [r7, #28]
 8007df8:	015a      	lsls	r2, r3, #5
 8007dfa:	6a3b      	ldr	r3, [r7, #32]
 8007dfc:	4413      	add	r3, r2
 8007dfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007e0c:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	78db      	ldrb	r3, [r3, #3]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d004      	beq.n	8007e20 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e1c:	613b      	str	r3, [r7, #16]
 8007e1e:	e003      	b.n	8007e28 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007e26:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007e2e:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007e30:	69fb      	ldr	r3, [r7, #28]
 8007e32:	015a      	lsls	r2, r3, #5
 8007e34:	6a3b      	ldr	r3, [r7, #32]
 8007e36:	4413      	add	r3, r2
 8007e38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e3c:	461a      	mov	r2, r3
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007e42:	79fb      	ldrb	r3, [r7, #7]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d003      	beq.n	8007e50 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	e055      	b.n	8007ef8 <USB_HC_StartXfer+0x4ec>
 8007e4c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	78db      	ldrb	r3, [r3, #3]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d14e      	bne.n	8007ef6 <USB_HC_StartXfer+0x4ea>
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	6a1b      	ldr	r3, [r3, #32]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d04a      	beq.n	8007ef6 <USB_HC_StartXfer+0x4ea>
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	79db      	ldrb	r3, [r3, #7]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d146      	bne.n	8007ef6 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	7c9b      	ldrb	r3, [r3, #18]
 8007e6c:	2b03      	cmp	r3, #3
 8007e6e:	d831      	bhi.n	8007ed4 <USB_HC_StartXfer+0x4c8>
 8007e70:	a201      	add	r2, pc, #4	@ (adr r2, 8007e78 <USB_HC_StartXfer+0x46c>)
 8007e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e76:	bf00      	nop
 8007e78:	08007e89 	.word	0x08007e89
 8007e7c:	08007ead 	.word	0x08007ead
 8007e80:	08007e89 	.word	0x08007e89
 8007e84:	08007ead 	.word	0x08007ead
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	6a1b      	ldr	r3, [r3, #32]
 8007e8c:	3303      	adds	r3, #3
 8007e8e:	089b      	lsrs	r3, r3, #2
 8007e90:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007e92:	8afa      	ldrh	r2, [r7, #22]
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e98:	b29b      	uxth	r3, r3
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d91c      	bls.n	8007ed8 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	699b      	ldr	r3, [r3, #24]
 8007ea2:	f043 0220 	orr.w	r2, r3, #32
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	619a      	str	r2, [r3, #24]
        }
        break;
 8007eaa:	e015      	b.n	8007ed8 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	6a1b      	ldr	r3, [r3, #32]
 8007eb0:	3303      	adds	r3, #3
 8007eb2:	089b      	lsrs	r3, r3, #2
 8007eb4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007eb6:	8afa      	ldrh	r2, [r7, #22]
 8007eb8:	6a3b      	ldr	r3, [r7, #32]
 8007eba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007ebe:	691b      	ldr	r3, [r3, #16]
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d90a      	bls.n	8007edc <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	699b      	ldr	r3, [r3, #24]
 8007eca:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	619a      	str	r2, [r3, #24]
        }
        break;
 8007ed2:	e003      	b.n	8007edc <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007ed4:	bf00      	nop
 8007ed6:	e002      	b.n	8007ede <USB_HC_StartXfer+0x4d2>
        break;
 8007ed8:	bf00      	nop
 8007eda:	e000      	b.n	8007ede <USB_HC_StartXfer+0x4d2>
        break;
 8007edc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	6999      	ldr	r1, [r3, #24]
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	785a      	ldrb	r2, [r3, #1]
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	6a1b      	ldr	r3, [r3, #32]
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	2000      	movs	r0, #0
 8007eee:	9000      	str	r0, [sp, #0]
 8007ef0:	68f8      	ldr	r0, [r7, #12]
 8007ef2:	f7ff f9c9 	bl	8007288 <USB_WritePacket>
  }

  return HAL_OK;
 8007ef6:	2300      	movs	r3, #0
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3728      	adds	r7, #40	@ 0x28
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b085      	sub	sp, #20
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007f12:	695b      	ldr	r3, [r3, #20]
 8007f14:	b29b      	uxth	r3, r3
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3714      	adds	r7, #20
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f20:	4770      	bx	lr

08007f22 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007f22:	b480      	push	{r7}
 8007f24:	b089      	sub	sp, #36	@ 0x24
 8007f26:	af00      	add	r7, sp, #0
 8007f28:	6078      	str	r0, [r7, #4]
 8007f2a:	460b      	mov	r3, r1
 8007f2c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007f32:	78fb      	ldrb	r3, [r7, #3]
 8007f34:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007f36:	2300      	movs	r3, #0
 8007f38:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007f3a:	69bb      	ldr	r3, [r7, #24]
 8007f3c:	015a      	lsls	r2, r3, #5
 8007f3e:	69fb      	ldr	r3, [r7, #28]
 8007f40:	4413      	add	r3, r2
 8007f42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	0c9b      	lsrs	r3, r3, #18
 8007f4a:	f003 0303 	and.w	r3, r3, #3
 8007f4e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	015a      	lsls	r2, r3, #5
 8007f54:	69fb      	ldr	r3, [r7, #28]
 8007f56:	4413      	add	r3, r2
 8007f58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	0fdb      	lsrs	r3, r3, #31
 8007f60:	f003 0301 	and.w	r3, r3, #1
 8007f64:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007f66:	69bb      	ldr	r3, [r7, #24]
 8007f68:	015a      	lsls	r2, r3, #5
 8007f6a:	69fb      	ldr	r3, [r7, #28]
 8007f6c:	4413      	add	r3, r2
 8007f6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	0fdb      	lsrs	r3, r3, #31
 8007f76:	f003 0301 	and.w	r3, r3, #1
 8007f7a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	689b      	ldr	r3, [r3, #8]
 8007f80:	f003 0320 	and.w	r3, r3, #32
 8007f84:	2b20      	cmp	r3, #32
 8007f86:	d10d      	bne.n	8007fa4 <USB_HC_Halt+0x82>
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d10a      	bne.n	8007fa4 <USB_HC_Halt+0x82>
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d005      	beq.n	8007fa0 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	2b01      	cmp	r3, #1
 8007f98:	d002      	beq.n	8007fa0 <USB_HC_Halt+0x7e>
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	2b03      	cmp	r3, #3
 8007f9e:	d101      	bne.n	8007fa4 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	e0d8      	b.n	8008156 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007fa4:	697b      	ldr	r3, [r7, #20]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d002      	beq.n	8007fb0 <USB_HC_Halt+0x8e>
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	2b02      	cmp	r3, #2
 8007fae:	d173      	bne.n	8008098 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007fb0:	69bb      	ldr	r3, [r7, #24]
 8007fb2:	015a      	lsls	r2, r3, #5
 8007fb4:	69fb      	ldr	r3, [r7, #28]
 8007fb6:	4413      	add	r3, r2
 8007fb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	69ba      	ldr	r2, [r7, #24]
 8007fc0:	0151      	lsls	r1, r2, #5
 8007fc2:	69fa      	ldr	r2, [r7, #28]
 8007fc4:	440a      	add	r2, r1
 8007fc6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007fce:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	f003 0320 	and.w	r3, r3, #32
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d14a      	bne.n	8008072 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fe0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d133      	bne.n	8008050 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007fe8:	69bb      	ldr	r3, [r7, #24]
 8007fea:	015a      	lsls	r2, r3, #5
 8007fec:	69fb      	ldr	r3, [r7, #28]
 8007fee:	4413      	add	r3, r2
 8007ff0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	69ba      	ldr	r2, [r7, #24]
 8007ff8:	0151      	lsls	r1, r2, #5
 8007ffa:	69fa      	ldr	r2, [r7, #28]
 8007ffc:	440a      	add	r2, r1
 8007ffe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008002:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008006:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008008:	69bb      	ldr	r3, [r7, #24]
 800800a:	015a      	lsls	r2, r3, #5
 800800c:	69fb      	ldr	r3, [r7, #28]
 800800e:	4413      	add	r3, r2
 8008010:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	69ba      	ldr	r2, [r7, #24]
 8008018:	0151      	lsls	r1, r2, #5
 800801a:	69fa      	ldr	r2, [r7, #28]
 800801c:	440a      	add	r2, r1
 800801e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008022:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008026:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	3301      	adds	r3, #1
 800802c:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008034:	d82e      	bhi.n	8008094 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008036:	69bb      	ldr	r3, [r7, #24]
 8008038:	015a      	lsls	r2, r3, #5
 800803a:	69fb      	ldr	r3, [r7, #28]
 800803c:	4413      	add	r3, r2
 800803e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008048:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800804c:	d0ec      	beq.n	8008028 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800804e:	e081      	b.n	8008154 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008050:	69bb      	ldr	r3, [r7, #24]
 8008052:	015a      	lsls	r2, r3, #5
 8008054:	69fb      	ldr	r3, [r7, #28]
 8008056:	4413      	add	r3, r2
 8008058:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	69ba      	ldr	r2, [r7, #24]
 8008060:	0151      	lsls	r1, r2, #5
 8008062:	69fa      	ldr	r2, [r7, #28]
 8008064:	440a      	add	r2, r1
 8008066:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800806a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800806e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008070:	e070      	b.n	8008154 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008072:	69bb      	ldr	r3, [r7, #24]
 8008074:	015a      	lsls	r2, r3, #5
 8008076:	69fb      	ldr	r3, [r7, #28]
 8008078:	4413      	add	r3, r2
 800807a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	69ba      	ldr	r2, [r7, #24]
 8008082:	0151      	lsls	r1, r2, #5
 8008084:	69fa      	ldr	r2, [r7, #28]
 8008086:	440a      	add	r2, r1
 8008088:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800808c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008090:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008092:	e05f      	b.n	8008154 <USB_HC_Halt+0x232>
            break;
 8008094:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008096:	e05d      	b.n	8008154 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008098:	69bb      	ldr	r3, [r7, #24]
 800809a:	015a      	lsls	r2, r3, #5
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	4413      	add	r3, r2
 80080a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	69ba      	ldr	r2, [r7, #24]
 80080a8:	0151      	lsls	r1, r2, #5
 80080aa:	69fa      	ldr	r2, [r7, #28]
 80080ac:	440a      	add	r2, r1
 80080ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80080b6:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80080b8:	69fb      	ldr	r3, [r7, #28]
 80080ba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080be:	691b      	ldr	r3, [r3, #16]
 80080c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d133      	bne.n	8008130 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80080c8:	69bb      	ldr	r3, [r7, #24]
 80080ca:	015a      	lsls	r2, r3, #5
 80080cc:	69fb      	ldr	r3, [r7, #28]
 80080ce:	4413      	add	r3, r2
 80080d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	69ba      	ldr	r2, [r7, #24]
 80080d8:	0151      	lsls	r1, r2, #5
 80080da:	69fa      	ldr	r2, [r7, #28]
 80080dc:	440a      	add	r2, r1
 80080de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80080e6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80080e8:	69bb      	ldr	r3, [r7, #24]
 80080ea:	015a      	lsls	r2, r3, #5
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	4413      	add	r3, r2
 80080f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	69ba      	ldr	r2, [r7, #24]
 80080f8:	0151      	lsls	r1, r2, #5
 80080fa:	69fa      	ldr	r2, [r7, #28]
 80080fc:	440a      	add	r2, r1
 80080fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008102:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008106:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	3301      	adds	r3, #1
 800810c:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008114:	d81d      	bhi.n	8008152 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	015a      	lsls	r2, r3, #5
 800811a:	69fb      	ldr	r3, [r7, #28]
 800811c:	4413      	add	r3, r2
 800811e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008128:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800812c:	d0ec      	beq.n	8008108 <USB_HC_Halt+0x1e6>
 800812e:	e011      	b.n	8008154 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008130:	69bb      	ldr	r3, [r7, #24]
 8008132:	015a      	lsls	r2, r3, #5
 8008134:	69fb      	ldr	r3, [r7, #28]
 8008136:	4413      	add	r3, r2
 8008138:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	69ba      	ldr	r2, [r7, #24]
 8008140:	0151      	lsls	r1, r2, #5
 8008142:	69fa      	ldr	r2, [r7, #28]
 8008144:	440a      	add	r2, r1
 8008146:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800814a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800814e:	6013      	str	r3, [r2, #0]
 8008150:	e000      	b.n	8008154 <USB_HC_Halt+0x232>
          break;
 8008152:	bf00      	nop
    }
  }

  return HAL_OK;
 8008154:	2300      	movs	r3, #0
}
 8008156:	4618      	mov	r0, r3
 8008158:	3724      	adds	r7, #36	@ 0x24
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr
	...

08008164 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008164:	b480      	push	{r7}
 8008166:	b087      	sub	sp, #28
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
 800816c:	460b      	mov	r3, r1
 800816e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008174:	78fb      	ldrb	r3, [r7, #3]
 8008176:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008178:	2301      	movs	r3, #1
 800817a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	04da      	lsls	r2, r3, #19
 8008180:	4b15      	ldr	r3, [pc, #84]	@ (80081d8 <USB_DoPing+0x74>)
 8008182:	4013      	ands	r3, r2
 8008184:	693a      	ldr	r2, [r7, #16]
 8008186:	0151      	lsls	r1, r2, #5
 8008188:	697a      	ldr	r2, [r7, #20]
 800818a:	440a      	add	r2, r1
 800818c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008190:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008194:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	015a      	lsls	r2, r3, #5
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	4413      	add	r3, r2
 800819e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80081ac:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80081b4:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80081b6:	693b      	ldr	r3, [r7, #16]
 80081b8:	015a      	lsls	r2, r3, #5
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	4413      	add	r3, r2
 80081be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081c2:	461a      	mov	r2, r3
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80081c8:	2300      	movs	r3, #0
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	371c      	adds	r7, #28
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr
 80081d6:	bf00      	nop
 80081d8:	1ff80000 	.word	0x1ff80000

080081dc <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b088      	sub	sp, #32
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80081e4:	2300      	movs	r3, #0
 80081e6:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80081ec:	2300      	movs	r3, #0
 80081ee:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f7fe ff8c 	bl	800710e <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80081f6:	2110      	movs	r1, #16
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f7fe ffe5 	bl	80071c8 <USB_FlushTxFifo>
 80081fe:	4603      	mov	r3, r0
 8008200:	2b00      	cmp	r3, #0
 8008202:	d001      	beq.n	8008208 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008204:	2301      	movs	r3, #1
 8008206:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f7ff f80f 	bl	800722c <USB_FlushRxFifo>
 800820e:	4603      	mov	r3, r0
 8008210:	2b00      	cmp	r3, #0
 8008212:	d001      	beq.n	8008218 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008214:	2301      	movs	r3, #1
 8008216:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008218:	2300      	movs	r3, #0
 800821a:	61bb      	str	r3, [r7, #24]
 800821c:	e01f      	b.n	800825e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800821e:	69bb      	ldr	r3, [r7, #24]
 8008220:	015a      	lsls	r2, r3, #5
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	4413      	add	r3, r2
 8008226:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800822e:	693b      	ldr	r3, [r7, #16]
 8008230:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008234:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800823c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008244:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008246:	69bb      	ldr	r3, [r7, #24]
 8008248:	015a      	lsls	r2, r3, #5
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	4413      	add	r3, r2
 800824e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008252:	461a      	mov	r2, r3
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008258:	69bb      	ldr	r3, [r7, #24]
 800825a:	3301      	adds	r3, #1
 800825c:	61bb      	str	r3, [r7, #24]
 800825e:	69bb      	ldr	r3, [r7, #24]
 8008260:	2b0f      	cmp	r3, #15
 8008262:	d9dc      	bls.n	800821e <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008264:	2300      	movs	r3, #0
 8008266:	61bb      	str	r3, [r7, #24]
 8008268:	e034      	b.n	80082d4 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800826a:	69bb      	ldr	r3, [r7, #24]
 800826c:	015a      	lsls	r2, r3, #5
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	4413      	add	r3, r2
 8008272:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800827a:	693b      	ldr	r3, [r7, #16]
 800827c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008280:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008288:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008290:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008292:	69bb      	ldr	r3, [r7, #24]
 8008294:	015a      	lsls	r2, r3, #5
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	4413      	add	r3, r2
 800829a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800829e:	461a      	mov	r2, r3
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	3301      	adds	r3, #1
 80082a8:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80082b0:	d80c      	bhi.n	80082cc <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80082b2:	69bb      	ldr	r3, [r7, #24]
 80082b4:	015a      	lsls	r2, r3, #5
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	4413      	add	r3, r2
 80082ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80082c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082c8:	d0ec      	beq.n	80082a4 <USB_StopHost+0xc8>
 80082ca:	e000      	b.n	80082ce <USB_StopHost+0xf2>
        break;
 80082cc:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80082ce:	69bb      	ldr	r3, [r7, #24]
 80082d0:	3301      	adds	r3, #1
 80082d2:	61bb      	str	r3, [r7, #24]
 80082d4:	69bb      	ldr	r3, [r7, #24]
 80082d6:	2b0f      	cmp	r3, #15
 80082d8:	d9c7      	bls.n	800826a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80082e0:	461a      	mov	r2, r3
 80082e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80082e6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80082ee:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f7fe fefb 	bl	80070ec <USB_EnableGlobalInt>

  return ret;
 80082f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3720      	adds	r7, #32
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}

08008300 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008300:	b590      	push	{r4, r7, lr}
 8008302:	b089      	sub	sp, #36	@ 0x24
 8008304:	af04      	add	r7, sp, #16
 8008306:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008308:	2301      	movs	r3, #1
 800830a:	2202      	movs	r2, #2
 800830c:	2102      	movs	r1, #2
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 fc85 	bl	8008c1e <USBH_FindInterface>
 8008314:	4603      	mov	r3, r0
 8008316:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008318:	7bfb      	ldrb	r3, [r7, #15]
 800831a:	2bff      	cmp	r3, #255	@ 0xff
 800831c:	d002      	beq.n	8008324 <USBH_CDC_InterfaceInit+0x24>
 800831e:	7bfb      	ldrb	r3, [r7, #15]
 8008320:	2b01      	cmp	r3, #1
 8008322:	d901      	bls.n	8008328 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008324:	2302      	movs	r3, #2
 8008326:	e13d      	b.n	80085a4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008328:	7bfb      	ldrb	r3, [r7, #15]
 800832a:	4619      	mov	r1, r3
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f000 fc5a 	bl	8008be6 <USBH_SelectInterface>
 8008332:	4603      	mov	r3, r0
 8008334:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008336:	7bbb      	ldrb	r3, [r7, #14]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d001      	beq.n	8008340 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800833c:	2302      	movs	r3, #2
 800833e:	e131      	b.n	80085a4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8008346:	2050      	movs	r0, #80	@ 0x50
 8008348:	f002 fb64 	bl	800aa14 <malloc>
 800834c:	4603      	mov	r3, r0
 800834e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008356:	69db      	ldr	r3, [r3, #28]
 8008358:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d101      	bne.n	8008364 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008360:	2302      	movs	r3, #2
 8008362:	e11f      	b.n	80085a4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008364:	2250      	movs	r2, #80	@ 0x50
 8008366:	2100      	movs	r1, #0
 8008368:	68b8      	ldr	r0, [r7, #8]
 800836a:	f002 fd54 	bl	800ae16 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800836e:	7bfb      	ldrb	r3, [r7, #15]
 8008370:	687a      	ldr	r2, [r7, #4]
 8008372:	211a      	movs	r1, #26
 8008374:	fb01 f303 	mul.w	r3, r1, r3
 8008378:	4413      	add	r3, r2
 800837a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800837e:	781b      	ldrb	r3, [r3, #0]
 8008380:	b25b      	sxtb	r3, r3
 8008382:	2b00      	cmp	r3, #0
 8008384:	da15      	bge.n	80083b2 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008386:	7bfb      	ldrb	r3, [r7, #15]
 8008388:	687a      	ldr	r2, [r7, #4]
 800838a:	211a      	movs	r1, #26
 800838c:	fb01 f303 	mul.w	r3, r1, r3
 8008390:	4413      	add	r3, r2
 8008392:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008396:	781a      	ldrb	r2, [r3, #0]
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800839c:	7bfb      	ldrb	r3, [r7, #15]
 800839e:	687a      	ldr	r2, [r7, #4]
 80083a0:	211a      	movs	r1, #26
 80083a2:	fb01 f303 	mul.w	r3, r1, r3
 80083a6:	4413      	add	r3, r2
 80083a8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80083ac:	881a      	ldrh	r2, [r3, #0]
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	785b      	ldrb	r3, [r3, #1]
 80083b6:	4619      	mov	r1, r3
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f001 ffbe 	bl	800a33a <USBH_AllocPipe>
 80083be:	4603      	mov	r3, r0
 80083c0:	461a      	mov	r2, r3
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	7819      	ldrb	r1, [r3, #0]
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	7858      	ldrb	r0, [r3, #1]
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80083da:	68ba      	ldr	r2, [r7, #8]
 80083dc:	8952      	ldrh	r2, [r2, #10]
 80083de:	9202      	str	r2, [sp, #8]
 80083e0:	2203      	movs	r2, #3
 80083e2:	9201      	str	r2, [sp, #4]
 80083e4:	9300      	str	r3, [sp, #0]
 80083e6:	4623      	mov	r3, r4
 80083e8:	4602      	mov	r2, r0
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f001 ff76 	bl	800a2dc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	2200      	movs	r2, #0
 80083f6:	4619      	mov	r1, r3
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f002 fa85 	bl	800a908 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80083fe:	2300      	movs	r3, #0
 8008400:	2200      	movs	r2, #0
 8008402:	210a      	movs	r1, #10
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f000 fc0a 	bl	8008c1e <USBH_FindInterface>
 800840a:	4603      	mov	r3, r0
 800840c:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800840e:	7bfb      	ldrb	r3, [r7, #15]
 8008410:	2bff      	cmp	r3, #255	@ 0xff
 8008412:	d002      	beq.n	800841a <USBH_CDC_InterfaceInit+0x11a>
 8008414:	7bfb      	ldrb	r3, [r7, #15]
 8008416:	2b01      	cmp	r3, #1
 8008418:	d901      	bls.n	800841e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800841a:	2302      	movs	r3, #2
 800841c:	e0c2      	b.n	80085a4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800841e:	7bfb      	ldrb	r3, [r7, #15]
 8008420:	687a      	ldr	r2, [r7, #4]
 8008422:	211a      	movs	r1, #26
 8008424:	fb01 f303 	mul.w	r3, r1, r3
 8008428:	4413      	add	r3, r2
 800842a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800842e:	781b      	ldrb	r3, [r3, #0]
 8008430:	b25b      	sxtb	r3, r3
 8008432:	2b00      	cmp	r3, #0
 8008434:	da16      	bge.n	8008464 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008436:	7bfb      	ldrb	r3, [r7, #15]
 8008438:	687a      	ldr	r2, [r7, #4]
 800843a:	211a      	movs	r1, #26
 800843c:	fb01 f303 	mul.w	r3, r1, r3
 8008440:	4413      	add	r3, r2
 8008442:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008446:	781a      	ldrb	r2, [r3, #0]
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800844c:	7bfb      	ldrb	r3, [r7, #15]
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	211a      	movs	r1, #26
 8008452:	fb01 f303 	mul.w	r3, r1, r3
 8008456:	4413      	add	r3, r2
 8008458:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800845c:	881a      	ldrh	r2, [r3, #0]
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	835a      	strh	r2, [r3, #26]
 8008462:	e015      	b.n	8008490 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008464:	7bfb      	ldrb	r3, [r7, #15]
 8008466:	687a      	ldr	r2, [r7, #4]
 8008468:	211a      	movs	r1, #26
 800846a:	fb01 f303 	mul.w	r3, r1, r3
 800846e:	4413      	add	r3, r2
 8008470:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008474:	781a      	ldrb	r2, [r3, #0]
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800847a:	7bfb      	ldrb	r3, [r7, #15]
 800847c:	687a      	ldr	r2, [r7, #4]
 800847e:	211a      	movs	r1, #26
 8008480:	fb01 f303 	mul.w	r3, r1, r3
 8008484:	4413      	add	r3, r2
 8008486:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800848a:	881a      	ldrh	r2, [r3, #0]
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008490:	7bfb      	ldrb	r3, [r7, #15]
 8008492:	687a      	ldr	r2, [r7, #4]
 8008494:	211a      	movs	r1, #26
 8008496:	fb01 f303 	mul.w	r3, r1, r3
 800849a:	4413      	add	r3, r2
 800849c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80084a0:	781b      	ldrb	r3, [r3, #0]
 80084a2:	b25b      	sxtb	r3, r3
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	da16      	bge.n	80084d6 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80084a8:	7bfb      	ldrb	r3, [r7, #15]
 80084aa:	687a      	ldr	r2, [r7, #4]
 80084ac:	211a      	movs	r1, #26
 80084ae:	fb01 f303 	mul.w	r3, r1, r3
 80084b2:	4413      	add	r3, r2
 80084b4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80084b8:	781a      	ldrb	r2, [r3, #0]
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80084be:	7bfb      	ldrb	r3, [r7, #15]
 80084c0:	687a      	ldr	r2, [r7, #4]
 80084c2:	211a      	movs	r1, #26
 80084c4:	fb01 f303 	mul.w	r3, r1, r3
 80084c8:	4413      	add	r3, r2
 80084ca:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80084ce:	881a      	ldrh	r2, [r3, #0]
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	835a      	strh	r2, [r3, #26]
 80084d4:	e015      	b.n	8008502 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80084d6:	7bfb      	ldrb	r3, [r7, #15]
 80084d8:	687a      	ldr	r2, [r7, #4]
 80084da:	211a      	movs	r1, #26
 80084dc:	fb01 f303 	mul.w	r3, r1, r3
 80084e0:	4413      	add	r3, r2
 80084e2:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80084e6:	781a      	ldrb	r2, [r3, #0]
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80084ec:	7bfb      	ldrb	r3, [r7, #15]
 80084ee:	687a      	ldr	r2, [r7, #4]
 80084f0:	211a      	movs	r1, #26
 80084f2:	fb01 f303 	mul.w	r3, r1, r3
 80084f6:	4413      	add	r3, r2
 80084f8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80084fc:	881a      	ldrh	r2, [r3, #0]
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	7b9b      	ldrb	r3, [r3, #14]
 8008506:	4619      	mov	r1, r3
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f001 ff16 	bl	800a33a <USBH_AllocPipe>
 800850e:	4603      	mov	r3, r0
 8008510:	461a      	mov	r2, r3
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	7bdb      	ldrb	r3, [r3, #15]
 800851a:	4619      	mov	r1, r3
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f001 ff0c 	bl	800a33a <USBH_AllocPipe>
 8008522:	4603      	mov	r3, r0
 8008524:	461a      	mov	r2, r3
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	7b59      	ldrb	r1, [r3, #13]
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	7b98      	ldrb	r0, [r3, #14]
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800853e:	68ba      	ldr	r2, [r7, #8]
 8008540:	8b12      	ldrh	r2, [r2, #24]
 8008542:	9202      	str	r2, [sp, #8]
 8008544:	2202      	movs	r2, #2
 8008546:	9201      	str	r2, [sp, #4]
 8008548:	9300      	str	r3, [sp, #0]
 800854a:	4623      	mov	r3, r4
 800854c:	4602      	mov	r2, r0
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f001 fec4 	bl	800a2dc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	7b19      	ldrb	r1, [r3, #12]
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	7bd8      	ldrb	r0, [r3, #15]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008568:	68ba      	ldr	r2, [r7, #8]
 800856a:	8b52      	ldrh	r2, [r2, #26]
 800856c:	9202      	str	r2, [sp, #8]
 800856e:	2202      	movs	r2, #2
 8008570:	9201      	str	r2, [sp, #4]
 8008572:	9300      	str	r3, [sp, #0]
 8008574:	4623      	mov	r3, r4
 8008576:	4602      	mov	r2, r0
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f001 feaf 	bl	800a2dc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	2200      	movs	r2, #0
 8008582:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	7b5b      	ldrb	r3, [r3, #13]
 800858a:	2200      	movs	r2, #0
 800858c:	4619      	mov	r1, r3
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f002 f9ba 	bl	800a908 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	7b1b      	ldrb	r3, [r3, #12]
 8008598:	2200      	movs	r2, #0
 800859a:	4619      	mov	r1, r3
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f002 f9b3 	bl	800a908 <USBH_LL_SetToggle>

  return USBH_OK;
 80085a2:	2300      	movs	r3, #0
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3714      	adds	r7, #20
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd90      	pop	{r4, r7, pc}

080085ac <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b084      	sub	sp, #16
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80085ba:	69db      	ldr	r3, [r3, #28]
 80085bc:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d00e      	beq.n	80085e4 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	781b      	ldrb	r3, [r3, #0]
 80085ca:	4619      	mov	r1, r3
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f001 fea4 	bl	800a31a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	781b      	ldrb	r3, [r3, #0]
 80085d6:	4619      	mov	r1, r3
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f001 fecf 	bl	800a37c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2200      	movs	r2, #0
 80085e2:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	7b1b      	ldrb	r3, [r3, #12]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d00e      	beq.n	800860a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	7b1b      	ldrb	r3, [r3, #12]
 80085f0:	4619      	mov	r1, r3
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f001 fe91 	bl	800a31a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	7b1b      	ldrb	r3, [r3, #12]
 80085fc:	4619      	mov	r1, r3
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f001 febc 	bl	800a37c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	2200      	movs	r2, #0
 8008608:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	7b5b      	ldrb	r3, [r3, #13]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d00e      	beq.n	8008630 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	7b5b      	ldrb	r3, [r3, #13]
 8008616:	4619      	mov	r1, r3
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f001 fe7e 	bl	800a31a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	7b5b      	ldrb	r3, [r3, #13]
 8008622:	4619      	mov	r1, r3
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f001 fea9 	bl	800a37c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2200      	movs	r2, #0
 800862e:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008636:	69db      	ldr	r3, [r3, #28]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d00b      	beq.n	8008654 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008642:	69db      	ldr	r3, [r3, #28]
 8008644:	4618      	mov	r0, r3
 8008646:	f002 f9ed 	bl	800aa24 <free>
    phost->pActiveClass->pData = 0U;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008650:	2200      	movs	r2, #0
 8008652:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008654:	2300      	movs	r3, #0
}
 8008656:	4618      	mov	r0, r3
 8008658:	3710      	adds	r7, #16
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}

0800865e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800865e:	b580      	push	{r7, lr}
 8008660:	b084      	sub	sp, #16
 8008662:	af00      	add	r7, sp, #0
 8008664:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800866c:	69db      	ldr	r3, [r3, #28]
 800866e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	3340      	adds	r3, #64	@ 0x40
 8008674:	4619      	mov	r1, r3
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	f000 f8b1 	bl	80087de <GetLineCoding>
 800867c:	4603      	mov	r3, r0
 800867e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008680:	7afb      	ldrb	r3, [r7, #11]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d105      	bne.n	8008692 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800868c:	2102      	movs	r1, #2
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008692:	7afb      	ldrb	r3, [r7, #11]
}
 8008694:	4618      	mov	r0, r3
 8008696:	3710      	adds	r7, #16
 8008698:	46bd      	mov	sp, r7
 800869a:	bd80      	pop	{r7, pc}

0800869c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80086a4:	2301      	movs	r3, #1
 80086a6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80086a8:	2300      	movs	r3, #0
 80086aa:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80086b2:	69db      	ldr	r3, [r3, #28]
 80086b4:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80086bc:	2b04      	cmp	r3, #4
 80086be:	d877      	bhi.n	80087b0 <USBH_CDC_Process+0x114>
 80086c0:	a201      	add	r2, pc, #4	@ (adr r2, 80086c8 <USBH_CDC_Process+0x2c>)
 80086c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086c6:	bf00      	nop
 80086c8:	080086dd 	.word	0x080086dd
 80086cc:	080086e3 	.word	0x080086e3
 80086d0:	08008713 	.word	0x08008713
 80086d4:	08008787 	.word	0x08008787
 80086d8:	08008795 	.word	0x08008795
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80086dc:	2300      	movs	r3, #0
 80086de:	73fb      	strb	r3, [r7, #15]
      break;
 80086e0:	e06d      	b.n	80087be <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086e6:	4619      	mov	r1, r3
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f000 f897 	bl	800881c <SetLineCoding>
 80086ee:	4603      	mov	r3, r0
 80086f0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80086f2:	7bbb      	ldrb	r3, [r7, #14]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d104      	bne.n	8008702 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	2202      	movs	r2, #2
 80086fc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008700:	e058      	b.n	80087b4 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008702:	7bbb      	ldrb	r3, [r7, #14]
 8008704:	2b01      	cmp	r3, #1
 8008706:	d055      	beq.n	80087b4 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	2204      	movs	r2, #4
 800870c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008710:	e050      	b.n	80087b4 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	3340      	adds	r3, #64	@ 0x40
 8008716:	4619      	mov	r1, r3
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f000 f860 	bl	80087de <GetLineCoding>
 800871e:	4603      	mov	r3, r0
 8008720:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008722:	7bbb      	ldrb	r3, [r7, #14]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d126      	bne.n	8008776 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	2200      	movs	r2, #0
 800872c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800873a:	791b      	ldrb	r3, [r3, #4]
 800873c:	429a      	cmp	r2, r3
 800873e:	d13b      	bne.n	80087b8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800874a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800874c:	429a      	cmp	r2, r3
 800874e:	d133      	bne.n	80087b8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800875a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800875c:	429a      	cmp	r2, r3
 800875e:	d12b      	bne.n	80087b8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008768:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800876a:	429a      	cmp	r2, r3
 800876c:	d124      	bne.n	80087b8 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	f000 f958 	bl	8008a24 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008774:	e020      	b.n	80087b8 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008776:	7bbb      	ldrb	r3, [r7, #14]
 8008778:	2b01      	cmp	r3, #1
 800877a:	d01d      	beq.n	80087b8 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	2204      	movs	r2, #4
 8008780:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008784:	e018      	b.n	80087b8 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f000 f867 	bl	800885a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f000 f8da 	bl	8008946 <CDC_ProcessReception>
      break;
 8008792:	e014      	b.n	80087be <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008794:	2100      	movs	r1, #0
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f001 f81a 	bl	80097d0 <USBH_ClrFeature>
 800879c:	4603      	mov	r3, r0
 800879e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80087a0:	7bbb      	ldrb	r3, [r7, #14]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d10a      	bne.n	80087bc <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	2200      	movs	r2, #0
 80087aa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80087ae:	e005      	b.n	80087bc <USBH_CDC_Process+0x120>

    default:
      break;
 80087b0:	bf00      	nop
 80087b2:	e004      	b.n	80087be <USBH_CDC_Process+0x122>
      break;
 80087b4:	bf00      	nop
 80087b6:	e002      	b.n	80087be <USBH_CDC_Process+0x122>
      break;
 80087b8:	bf00      	nop
 80087ba:	e000      	b.n	80087be <USBH_CDC_Process+0x122>
      break;
 80087bc:	bf00      	nop

  }

  return status;
 80087be:	7bfb      	ldrb	r3, [r7, #15]
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3710      	adds	r7, #16
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}

080087c8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80087c8:	b480      	push	{r7}
 80087ca:	b083      	sub	sp, #12
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80087d0:	2300      	movs	r3, #0
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	370c      	adds	r7, #12
 80087d6:	46bd      	mov	sp, r7
 80087d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087dc:	4770      	bx	lr

080087de <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80087de:	b580      	push	{r7, lr}
 80087e0:	b082      	sub	sp, #8
 80087e2:	af00      	add	r7, sp, #0
 80087e4:	6078      	str	r0, [r7, #4]
 80087e6:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	22a1      	movs	r2, #161	@ 0xa1
 80087ec:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2221      	movs	r2, #33	@ 0x21
 80087f2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2200      	movs	r2, #0
 80087f8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2200      	movs	r2, #0
 80087fe:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2207      	movs	r2, #7
 8008804:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	2207      	movs	r2, #7
 800880a:	4619      	mov	r1, r3
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f001 fb14 	bl	8009e3a <USBH_CtlReq>
 8008812:	4603      	mov	r3, r0
}
 8008814:	4618      	mov	r0, r3
 8008816:	3708      	adds	r7, #8
 8008818:	46bd      	mov	sp, r7
 800881a:	bd80      	pop	{r7, pc}

0800881c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b082      	sub	sp, #8
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
 8008824:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2221      	movs	r2, #33	@ 0x21
 800882a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2220      	movs	r2, #32
 8008830:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2200      	movs	r2, #0
 8008836:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2200      	movs	r2, #0
 800883c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2207      	movs	r2, #7
 8008842:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	2207      	movs	r2, #7
 8008848:	4619      	mov	r1, r3
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f001 faf5 	bl	8009e3a <USBH_CtlReq>
 8008850:	4603      	mov	r3, r0
}
 8008852:	4618      	mov	r0, r3
 8008854:	3708      	adds	r7, #8
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}

0800885a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800885a:	b580      	push	{r7, lr}
 800885c:	b086      	sub	sp, #24
 800885e:	af02      	add	r7, sp, #8
 8008860:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008868:	69db      	ldr	r3, [r3, #28]
 800886a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800886c:	2300      	movs	r3, #0
 800886e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008876:	2b01      	cmp	r3, #1
 8008878:	d002      	beq.n	8008880 <CDC_ProcessTransmission+0x26>
 800887a:	2b02      	cmp	r3, #2
 800887c:	d023      	beq.n	80088c6 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800887e:	e05e      	b.n	800893e <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008884:	68fa      	ldr	r2, [r7, #12]
 8008886:	8b12      	ldrh	r2, [r2, #24]
 8008888:	4293      	cmp	r3, r2
 800888a:	d90b      	bls.n	80088a4 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	69d9      	ldr	r1, [r3, #28]
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	8b1a      	ldrh	r2, [r3, #24]
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	7b5b      	ldrb	r3, [r3, #13]
 8008898:	2001      	movs	r0, #1
 800889a:	9000      	str	r0, [sp, #0]
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f001 fcda 	bl	800a256 <USBH_BulkSendData>
 80088a2:	e00b      	b.n	80088bc <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80088ac:	b29a      	uxth	r2, r3
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	7b5b      	ldrb	r3, [r3, #13]
 80088b2:	2001      	movs	r0, #1
 80088b4:	9000      	str	r0, [sp, #0]
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f001 fccd 	bl	800a256 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	2202      	movs	r2, #2
 80088c0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80088c4:	e03b      	b.n	800893e <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	7b5b      	ldrb	r3, [r3, #13]
 80088ca:	4619      	mov	r1, r3
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f001 fff1 	bl	800a8b4 <USBH_LL_GetURBState>
 80088d2:	4603      	mov	r3, r0
 80088d4:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80088d6:	7afb      	ldrb	r3, [r7, #11]
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d128      	bne.n	800892e <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088e0:	68fa      	ldr	r2, [r7, #12]
 80088e2:	8b12      	ldrh	r2, [r2, #24]
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d90e      	bls.n	8008906 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088ec:	68fa      	ldr	r2, [r7, #12]
 80088ee:	8b12      	ldrh	r2, [r2, #24]
 80088f0:	1a9a      	subs	r2, r3, r2
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	69db      	ldr	r3, [r3, #28]
 80088fa:	68fa      	ldr	r2, [r7, #12]
 80088fc:	8b12      	ldrh	r2, [r2, #24]
 80088fe:	441a      	add	r2, r3
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	61da      	str	r2, [r3, #28]
 8008904:	e002      	b.n	800890c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2200      	movs	r2, #0
 800890a:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008910:	2b00      	cmp	r3, #0
 8008912:	d004      	beq.n	800891e <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2201      	movs	r2, #1
 8008918:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800891c:	e00e      	b.n	800893c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2200      	movs	r2, #0
 8008922:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f000 f868 	bl	80089fc <USBH_CDC_TransmitCallback>
      break;
 800892c:	e006      	b.n	800893c <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800892e:	7afb      	ldrb	r3, [r7, #11]
 8008930:	2b02      	cmp	r3, #2
 8008932:	d103      	bne.n	800893c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2201      	movs	r2, #1
 8008938:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800893c:	bf00      	nop
  }
}
 800893e:	bf00      	nop
 8008940:	3710      	adds	r7, #16
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}

08008946 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008946:	b580      	push	{r7, lr}
 8008948:	b086      	sub	sp, #24
 800894a:	af00      	add	r7, sp, #0
 800894c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008954:	69db      	ldr	r3, [r3, #28]
 8008956:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008958:	2300      	movs	r3, #0
 800895a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008962:	2b03      	cmp	r3, #3
 8008964:	d002      	beq.n	800896c <CDC_ProcessReception+0x26>
 8008966:	2b04      	cmp	r3, #4
 8008968:	d00e      	beq.n	8008988 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800896a:	e043      	b.n	80089f4 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	6a19      	ldr	r1, [r3, #32]
 8008970:	697b      	ldr	r3, [r7, #20]
 8008972:	8b5a      	ldrh	r2, [r3, #26]
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	7b1b      	ldrb	r3, [r3, #12]
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f001 fc91 	bl	800a2a0 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	2204      	movs	r2, #4
 8008982:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008986:	e035      	b.n	80089f4 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008988:	697b      	ldr	r3, [r7, #20]
 800898a:	7b1b      	ldrb	r3, [r3, #12]
 800898c:	4619      	mov	r1, r3
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f001 ff90 	bl	800a8b4 <USBH_LL_GetURBState>
 8008994:	4603      	mov	r3, r0
 8008996:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008998:	7cfb      	ldrb	r3, [r7, #19]
 800899a:	2b01      	cmp	r3, #1
 800899c:	d129      	bne.n	80089f2 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	7b1b      	ldrb	r3, [r3, #12]
 80089a2:	4619      	mov	r1, r3
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f001 fef3 	bl	800a790 <USBH_LL_GetLastXferSize>
 80089aa:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80089ac:	697b      	ldr	r3, [r7, #20]
 80089ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089b0:	68fa      	ldr	r2, [r7, #12]
 80089b2:	429a      	cmp	r2, r3
 80089b4:	d016      	beq.n	80089e4 <CDC_ProcessReception+0x9e>
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	8b5b      	ldrh	r3, [r3, #26]
 80089ba:	461a      	mov	r2, r3
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	4293      	cmp	r3, r2
 80089c0:	d110      	bne.n	80089e4 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	1ad2      	subs	r2, r2, r3
 80089ca:	697b      	ldr	r3, [r7, #20]
 80089cc:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	6a1a      	ldr	r2, [r3, #32]
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	441a      	add	r2, r3
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	2203      	movs	r2, #3
 80089de:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80089e2:	e006      	b.n	80089f2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	2200      	movs	r2, #0
 80089e8:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f000 f80f 	bl	8008a10 <USBH_CDC_ReceiveCallback>
      break;
 80089f2:	bf00      	nop
  }
}
 80089f4:	bf00      	nop
 80089f6:	3718      	adds	r7, #24
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}

080089fc <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b083      	sub	sp, #12
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008a04:	bf00      	nop
 8008a06:	370c      	adds	r7, #12
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0e:	4770      	bx	lr

08008a10 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b083      	sub	sp, #12
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008a18:	bf00      	nop
 8008a1a:	370c      	adds	r7, #12
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a22:	4770      	bx	lr

08008a24 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008a24:	b480      	push	{r7}
 8008a26:	b083      	sub	sp, #12
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008a2c:	bf00      	nop
 8008a2e:	370c      	adds	r7, #12
 8008a30:	46bd      	mov	sp, r7
 8008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a36:	4770      	bx	lr

08008a38 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b084      	sub	sp, #16
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	60f8      	str	r0, [r7, #12]
 8008a40:	60b9      	str	r1, [r7, #8]
 8008a42:	4613      	mov	r3, r2
 8008a44:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d101      	bne.n	8008a50 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008a4c:	2302      	movs	r3, #2
 8008a4e:	e029      	b.n	8008aa4 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	79fa      	ldrb	r2, [r7, #7]
 8008a54:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	2200      	movs	r2, #0
 8008a64:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008a68:	68f8      	ldr	r0, [r7, #12]
 8008a6a:	f000 f81f 	bl	8008aac <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	2200      	movs	r2, #0
 8008a72:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	2200      	movs	r2, #0
 8008a82:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d003      	beq.n	8008a9c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	68ba      	ldr	r2, [r7, #8]
 8008a98:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008a9c:	68f8      	ldr	r0, [r7, #12]
 8008a9e:	f001 fdc3 	bl	800a628 <USBH_LL_Init>

  return USBH_OK;
 8008aa2:	2300      	movs	r3, #0
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3710      	adds	r7, #16
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b084      	sub	sp, #16
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008ab8:	2300      	movs	r3, #0
 8008aba:	60fb      	str	r3, [r7, #12]
 8008abc:	e009      	b.n	8008ad2 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	33e0      	adds	r3, #224	@ 0xe0
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	4413      	add	r3, r2
 8008ac8:	2200      	movs	r2, #0
 8008aca:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	3301      	adds	r3, #1
 8008ad0:	60fb      	str	r3, [r7, #12]
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	2b0f      	cmp	r3, #15
 8008ad6:	d9f2      	bls.n	8008abe <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008ad8:	2300      	movs	r3, #0
 8008ada:	60fb      	str	r3, [r7, #12]
 8008adc:	e009      	b.n	8008af2 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	4413      	add	r3, r2
 8008ae4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008ae8:	2200      	movs	r2, #0
 8008aea:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	3301      	adds	r3, #1
 8008af0:	60fb      	str	r3, [r7, #12]
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008af8:	d3f1      	bcc.n	8008ade <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2200      	movs	r2, #0
 8008afe:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2200      	movs	r2, #0
 8008b04:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2201      	movs	r2, #1
 8008b18:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2240      	movs	r2, #64	@ 0x40
 8008b1e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2200      	movs	r2, #0
 8008b24:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2201      	movs	r2, #1
 8008b32:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2200      	movs	r2, #0
 8008b42:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	331c      	adds	r3, #28
 8008b4a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008b4e:	2100      	movs	r1, #0
 8008b50:	4618      	mov	r0, r3
 8008b52:	f002 f960 	bl	800ae16 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008b5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008b60:	2100      	movs	r1, #0
 8008b62:	4618      	mov	r0, r3
 8008b64:	f002 f957 	bl	800ae16 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008b6e:	2212      	movs	r2, #18
 8008b70:	2100      	movs	r1, #0
 8008b72:	4618      	mov	r0, r3
 8008b74:	f002 f94f 	bl	800ae16 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008b7e:	223e      	movs	r2, #62	@ 0x3e
 8008b80:	2100      	movs	r1, #0
 8008b82:	4618      	mov	r0, r3
 8008b84:	f002 f947 	bl	800ae16 <memset>

  return USBH_OK;
 8008b88:	2300      	movs	r3, #0
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3710      	adds	r7, #16
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}

08008b92 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008b92:	b480      	push	{r7}
 8008b94:	b085      	sub	sp, #20
 8008b96:	af00      	add	r7, sp, #0
 8008b98:	6078      	str	r0, [r7, #4]
 8008b9a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d016      	beq.n	8008bd4 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d10e      	bne.n	8008bce <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008bb6:	1c59      	adds	r1, r3, #1
 8008bb8:	687a      	ldr	r2, [r7, #4]
 8008bba:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008bbe:	687a      	ldr	r2, [r7, #4]
 8008bc0:	33de      	adds	r3, #222	@ 0xde
 8008bc2:	6839      	ldr	r1, [r7, #0]
 8008bc4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	73fb      	strb	r3, [r7, #15]
 8008bcc:	e004      	b.n	8008bd8 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008bce:	2302      	movs	r3, #2
 8008bd0:	73fb      	strb	r3, [r7, #15]
 8008bd2:	e001      	b.n	8008bd8 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008bd4:	2302      	movs	r3, #2
 8008bd6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3714      	adds	r7, #20
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr

08008be6 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008be6:	b480      	push	{r7}
 8008be8:	b085      	sub	sp, #20
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]
 8008bee:	460b      	mov	r3, r1
 8008bf0:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008bfc:	78fa      	ldrb	r2, [r7, #3]
 8008bfe:	429a      	cmp	r2, r3
 8008c00:	d204      	bcs.n	8008c0c <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	78fa      	ldrb	r2, [r7, #3]
 8008c06:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008c0a:	e001      	b.n	8008c10 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008c0c:	2302      	movs	r3, #2
 8008c0e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3714      	adds	r7, #20
 8008c16:	46bd      	mov	sp, r7
 8008c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1c:	4770      	bx	lr

08008c1e <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008c1e:	b480      	push	{r7}
 8008c20:	b087      	sub	sp, #28
 8008c22:	af00      	add	r7, sp, #0
 8008c24:	6078      	str	r0, [r7, #4]
 8008c26:	4608      	mov	r0, r1
 8008c28:	4611      	mov	r1, r2
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	70fb      	strb	r3, [r7, #3]
 8008c30:	460b      	mov	r3, r1
 8008c32:	70bb      	strb	r3, [r7, #2]
 8008c34:	4613      	mov	r3, r2
 8008c36:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008c38:	2300      	movs	r3, #0
 8008c3a:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008c46:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008c48:	e025      	b.n	8008c96 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008c4a:	7dfb      	ldrb	r3, [r7, #23]
 8008c4c:	221a      	movs	r2, #26
 8008c4e:	fb02 f303 	mul.w	r3, r2, r3
 8008c52:	3308      	adds	r3, #8
 8008c54:	68fa      	ldr	r2, [r7, #12]
 8008c56:	4413      	add	r3, r2
 8008c58:	3302      	adds	r3, #2
 8008c5a:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	795b      	ldrb	r3, [r3, #5]
 8008c60:	78fa      	ldrb	r2, [r7, #3]
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d002      	beq.n	8008c6c <USBH_FindInterface+0x4e>
 8008c66:	78fb      	ldrb	r3, [r7, #3]
 8008c68:	2bff      	cmp	r3, #255	@ 0xff
 8008c6a:	d111      	bne.n	8008c90 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008c6c:	693b      	ldr	r3, [r7, #16]
 8008c6e:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008c70:	78ba      	ldrb	r2, [r7, #2]
 8008c72:	429a      	cmp	r2, r3
 8008c74:	d002      	beq.n	8008c7c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008c76:	78bb      	ldrb	r3, [r7, #2]
 8008c78:	2bff      	cmp	r3, #255	@ 0xff
 8008c7a:	d109      	bne.n	8008c90 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008c7c:	693b      	ldr	r3, [r7, #16]
 8008c7e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008c80:	787a      	ldrb	r2, [r7, #1]
 8008c82:	429a      	cmp	r2, r3
 8008c84:	d002      	beq.n	8008c8c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008c86:	787b      	ldrb	r3, [r7, #1]
 8008c88:	2bff      	cmp	r3, #255	@ 0xff
 8008c8a:	d101      	bne.n	8008c90 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008c8c:	7dfb      	ldrb	r3, [r7, #23]
 8008c8e:	e006      	b.n	8008c9e <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008c90:	7dfb      	ldrb	r3, [r7, #23]
 8008c92:	3301      	adds	r3, #1
 8008c94:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008c96:	7dfb      	ldrb	r3, [r7, #23]
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d9d6      	bls.n	8008c4a <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008c9c:	23ff      	movs	r3, #255	@ 0xff
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	371c      	adds	r7, #28
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca8:	4770      	bx	lr

08008caa <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b082      	sub	sp, #8
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f001 fcf4 	bl	800a6a0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008cb8:	2101      	movs	r1, #1
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f001 fe0d 	bl	800a8da <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008cc0:	2300      	movs	r3, #0
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3708      	adds	r7, #8
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}
	...

08008ccc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b088      	sub	sp, #32
 8008cd0:	af04      	add	r7, sp, #16
 8008cd2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008cd4:	2302      	movs	r3, #2
 8008cd6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008cd8:	2300      	movs	r3, #0
 8008cda:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008ce2:	b2db      	uxtb	r3, r3
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d102      	bne.n	8008cee <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2203      	movs	r2, #3
 8008cec:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	781b      	ldrb	r3, [r3, #0]
 8008cf2:	b2db      	uxtb	r3, r3
 8008cf4:	2b0b      	cmp	r3, #11
 8008cf6:	f200 81bb 	bhi.w	8009070 <USBH_Process+0x3a4>
 8008cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8008d00 <USBH_Process+0x34>)
 8008cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d00:	08008d31 	.word	0x08008d31
 8008d04:	08008d63 	.word	0x08008d63
 8008d08:	08008dcb 	.word	0x08008dcb
 8008d0c:	0800900b 	.word	0x0800900b
 8008d10:	08009071 	.word	0x08009071
 8008d14:	08008e6b 	.word	0x08008e6b
 8008d18:	08008fb1 	.word	0x08008fb1
 8008d1c:	08008ea1 	.word	0x08008ea1
 8008d20:	08008ec1 	.word	0x08008ec1
 8008d24:	08008edf 	.word	0x08008edf
 8008d28:	08008f23 	.word	0x08008f23
 8008d2c:	08008ff3 	.word	0x08008ff3
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8008d36:	b2db      	uxtb	r3, r3
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	f000 819b 	beq.w	8009074 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2201      	movs	r2, #1
 8008d42:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008d44:	20c8      	movs	r0, #200	@ 0xc8
 8008d46:	f001 fe12 	bl	800a96e <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f001 fd05 	bl	800a75a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2200      	movs	r2, #0
 8008d54:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008d60:	e188      	b.n	8009074 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008d68:	2b01      	cmp	r3, #1
 8008d6a:	d107      	bne.n	8008d7c <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2202      	movs	r2, #2
 8008d78:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008d7a:	e18a      	b.n	8009092 <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008d82:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008d86:	d914      	bls.n	8008db2 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008d8e:	3301      	adds	r3, #1
 8008d90:	b2da      	uxtb	r2, r3
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008d9e:	2b03      	cmp	r3, #3
 8008da0:	d903      	bls.n	8008daa <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	220d      	movs	r2, #13
 8008da6:	701a      	strb	r2, [r3, #0]
      break;
 8008da8:	e173      	b.n	8009092 <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2200      	movs	r2, #0
 8008dae:	701a      	strb	r2, [r3, #0]
      break;
 8008db0:	e16f      	b.n	8009092 <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008db8:	f103 020a 	add.w	r2, r3, #10
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008dc2:	200a      	movs	r0, #10
 8008dc4:	f001 fdd3 	bl	800a96e <USBH_Delay>
      break;
 8008dc8:	e163      	b.n	8009092 <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d005      	beq.n	8008de0 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008dda:	2104      	movs	r1, #4
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008de0:	2064      	movs	r0, #100	@ 0x64
 8008de2:	f001 fdc4 	bl	800a96e <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f001 fc90 	bl	800a70c <USBH_LL_GetSpeed>
 8008dec:	4603      	mov	r3, r0
 8008dee:	461a      	mov	r2, r3
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2205      	movs	r2, #5
 8008dfa:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008dfc:	2100      	movs	r1, #0
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f001 fa9b 	bl	800a33a <USBH_AllocPipe>
 8008e04:	4603      	mov	r3, r0
 8008e06:	461a      	mov	r2, r3
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008e0c:	2180      	movs	r1, #128	@ 0x80
 8008e0e:	6878      	ldr	r0, [r7, #4]
 8008e10:	f001 fa93 	bl	800a33a <USBH_AllocPipe>
 8008e14:	4603      	mov	r3, r0
 8008e16:	461a      	mov	r2, r3
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	7919      	ldrb	r1, [r3, #4]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008e2c:	687a      	ldr	r2, [r7, #4]
 8008e2e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008e30:	9202      	str	r2, [sp, #8]
 8008e32:	2200      	movs	r2, #0
 8008e34:	9201      	str	r2, [sp, #4]
 8008e36:	9300      	str	r3, [sp, #0]
 8008e38:	4603      	mov	r3, r0
 8008e3a:	2280      	movs	r2, #128	@ 0x80
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f001 fa4d 	bl	800a2dc <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	7959      	ldrb	r1, [r3, #5]
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008e56:	9202      	str	r2, [sp, #8]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	9201      	str	r2, [sp, #4]
 8008e5c:	9300      	str	r3, [sp, #0]
 8008e5e:	4603      	mov	r3, r0
 8008e60:	2200      	movs	r2, #0
 8008e62:	6878      	ldr	r0, [r7, #4]
 8008e64:	f001 fa3a 	bl	800a2dc <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008e68:	e113      	b.n	8009092 <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f000 f916 	bl	800909c <USBH_HandleEnum>
 8008e70:	4603      	mov	r3, r0
 8008e72:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008e74:	7bbb      	ldrb	r3, [r7, #14]
 8008e76:	b2db      	uxtb	r3, r3
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	f040 80fd 	bne.w	8009078 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2200      	movs	r2, #0
 8008e82:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8008e8c:	2b01      	cmp	r3, #1
 8008e8e:	d103      	bne.n	8008e98 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2208      	movs	r2, #8
 8008e94:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008e96:	e0ef      	b.n	8009078 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2207      	movs	r2, #7
 8008e9c:	701a      	strb	r2, [r3, #0]
      break;
 8008e9e:	e0eb      	b.n	8009078 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	f000 80e8 	beq.w	800907c <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008eb2:	2101      	movs	r1, #1
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2208      	movs	r2, #8
 8008ebc:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8008ebe:	e0dd      	b.n	800907c <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	f000 fc3a 	bl	8009742 <USBH_SetCfg>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	f040 80d5 	bne.w	8009080 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2209      	movs	r2, #9
 8008eda:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008edc:	e0d0      	b.n	8009080 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8008ee4:	f003 0320 	and.w	r3, r3, #32
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d016      	beq.n	8008f1a <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008eec:	2101      	movs	r1, #1
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f000 fc4a 	bl	8009788 <USBH_SetFeature>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008ef8:	7bbb      	ldrb	r3, [r7, #14]
 8008efa:	b2db      	uxtb	r3, r3
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d103      	bne.n	8008f08 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	220a      	movs	r2, #10
 8008f04:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008f06:	e0bd      	b.n	8009084 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8008f08:	7bbb      	ldrb	r3, [r7, #14]
 8008f0a:	b2db      	uxtb	r3, r3
 8008f0c:	2b03      	cmp	r3, #3
 8008f0e:	f040 80b9 	bne.w	8009084 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	220a      	movs	r2, #10
 8008f16:	701a      	strb	r2, [r3, #0]
      break;
 8008f18:	e0b4      	b.n	8009084 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	220a      	movs	r2, #10
 8008f1e:	701a      	strb	r2, [r3, #0]
      break;
 8008f20:	e0b0      	b.n	8009084 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	f000 80ad 	beq.w	8009088 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2200      	movs	r2, #0
 8008f32:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008f36:	2300      	movs	r3, #0
 8008f38:	73fb      	strb	r3, [r7, #15]
 8008f3a:	e016      	b.n	8008f6a <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008f3c:	7bfa      	ldrb	r2, [r7, #15]
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	32de      	adds	r2, #222	@ 0xde
 8008f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f46:	791a      	ldrb	r2, [r3, #4]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d108      	bne.n	8008f64 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008f52:	7bfa      	ldrb	r2, [r7, #15]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	32de      	adds	r2, #222	@ 0xde
 8008f58:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008f62:	e005      	b.n	8008f70 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008f64:	7bfb      	ldrb	r3, [r7, #15]
 8008f66:	3301      	adds	r3, #1
 8008f68:	73fb      	strb	r3, [r7, #15]
 8008f6a:	7bfb      	ldrb	r3, [r7, #15]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d0e5      	beq.n	8008f3c <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d016      	beq.n	8008fa8 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008f80:	689b      	ldr	r3, [r3, #8]
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	4798      	blx	r3
 8008f86:	4603      	mov	r3, r0
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d109      	bne.n	8008fa0 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2206      	movs	r2, #6
 8008f90:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008f98:	2103      	movs	r1, #3
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008f9e:	e073      	b.n	8009088 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	220d      	movs	r2, #13
 8008fa4:	701a      	strb	r2, [r3, #0]
      break;
 8008fa6:	e06f      	b.n	8009088 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	220d      	movs	r2, #13
 8008fac:	701a      	strb	r2, [r3, #0]
      break;
 8008fae:	e06b      	b.n	8009088 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d017      	beq.n	8008fea <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fc0:	691b      	ldr	r3, [r3, #16]
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	4798      	blx	r3
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008fca:	7bbb      	ldrb	r3, [r7, #14]
 8008fcc:	b2db      	uxtb	r3, r3
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d103      	bne.n	8008fda <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	220b      	movs	r2, #11
 8008fd6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008fd8:	e058      	b.n	800908c <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8008fda:	7bbb      	ldrb	r3, [r7, #14]
 8008fdc:	b2db      	uxtb	r3, r3
 8008fde:	2b02      	cmp	r3, #2
 8008fe0:	d154      	bne.n	800908c <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	220d      	movs	r2, #13
 8008fe6:	701a      	strb	r2, [r3, #0]
      break;
 8008fe8:	e050      	b.n	800908c <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	220d      	movs	r2, #13
 8008fee:	701a      	strb	r2, [r3, #0]
      break;
 8008ff0:	e04c      	b.n	800908c <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d049      	beq.n	8009090 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009002:	695b      	ldr	r3, [r3, #20]
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	4798      	blx	r3
      }
      break;
 8009008:	e042      	b.n	8009090 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2200      	movs	r2, #0
 800900e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f7ff fd4a 	bl	8008aac <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800901e:	2b00      	cmp	r3, #0
 8009020:	d009      	beq.n	8009036 <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009028:	68db      	ldr	r3, [r3, #12]
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2200      	movs	r2, #0
 8009032:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800903c:	2b00      	cmp	r3, #0
 800903e:	d005      	beq.n	800904c <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009046:	2105      	movs	r1, #5
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8009052:	b2db      	uxtb	r3, r3
 8009054:	2b01      	cmp	r3, #1
 8009056:	d107      	bne.n	8009068 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2200      	movs	r2, #0
 800905c:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f7ff fe22 	bl	8008caa <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009066:	e014      	b.n	8009092 <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f001 fb19 	bl	800a6a0 <USBH_LL_Start>
      break;
 800906e:	e010      	b.n	8009092 <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8009070:	bf00      	nop
 8009072:	e00e      	b.n	8009092 <USBH_Process+0x3c6>
      break;
 8009074:	bf00      	nop
 8009076:	e00c      	b.n	8009092 <USBH_Process+0x3c6>
      break;
 8009078:	bf00      	nop
 800907a:	e00a      	b.n	8009092 <USBH_Process+0x3c6>
    break;
 800907c:	bf00      	nop
 800907e:	e008      	b.n	8009092 <USBH_Process+0x3c6>
      break;
 8009080:	bf00      	nop
 8009082:	e006      	b.n	8009092 <USBH_Process+0x3c6>
      break;
 8009084:	bf00      	nop
 8009086:	e004      	b.n	8009092 <USBH_Process+0x3c6>
      break;
 8009088:	bf00      	nop
 800908a:	e002      	b.n	8009092 <USBH_Process+0x3c6>
      break;
 800908c:	bf00      	nop
 800908e:	e000      	b.n	8009092 <USBH_Process+0x3c6>
      break;
 8009090:	bf00      	nop
  }
  return USBH_OK;
 8009092:	2300      	movs	r3, #0
}
 8009094:	4618      	mov	r0, r3
 8009096:	3710      	adds	r7, #16
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}

0800909c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b088      	sub	sp, #32
 80090a0:	af04      	add	r7, sp, #16
 80090a2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80090a4:	2301      	movs	r3, #1
 80090a6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80090a8:	2301      	movs	r3, #1
 80090aa:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	785b      	ldrb	r3, [r3, #1]
 80090b0:	2b07      	cmp	r3, #7
 80090b2:	f200 81bd 	bhi.w	8009430 <USBH_HandleEnum+0x394>
 80090b6:	a201      	add	r2, pc, #4	@ (adr r2, 80090bc <USBH_HandleEnum+0x20>)
 80090b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090bc:	080090dd 	.word	0x080090dd
 80090c0:	08009197 	.word	0x08009197
 80090c4:	08009201 	.word	0x08009201
 80090c8:	0800928b 	.word	0x0800928b
 80090cc:	080092f5 	.word	0x080092f5
 80090d0:	08009365 	.word	0x08009365
 80090d4:	080093ab 	.word	0x080093ab
 80090d8:	080093f1 	.word	0x080093f1
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80090dc:	2108      	movs	r1, #8
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f000 fa4c 	bl	800957c <USBH_Get_DevDesc>
 80090e4:	4603      	mov	r3, r0
 80090e6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80090e8:	7bbb      	ldrb	r3, [r7, #14]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d12e      	bne.n	800914c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2201      	movs	r2, #1
 80090fc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	7919      	ldrb	r1, [r3, #4]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800910e:	687a      	ldr	r2, [r7, #4]
 8009110:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009112:	9202      	str	r2, [sp, #8]
 8009114:	2200      	movs	r2, #0
 8009116:	9201      	str	r2, [sp, #4]
 8009118:	9300      	str	r3, [sp, #0]
 800911a:	4603      	mov	r3, r0
 800911c:	2280      	movs	r2, #128	@ 0x80
 800911e:	6878      	ldr	r0, [r7, #4]
 8009120:	f001 f8dc 	bl	800a2dc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	7959      	ldrb	r1, [r3, #5]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009134:	687a      	ldr	r2, [r7, #4]
 8009136:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009138:	9202      	str	r2, [sp, #8]
 800913a:	2200      	movs	r2, #0
 800913c:	9201      	str	r2, [sp, #4]
 800913e:	9300      	str	r3, [sp, #0]
 8009140:	4603      	mov	r3, r0
 8009142:	2200      	movs	r2, #0
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f001 f8c9 	bl	800a2dc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800914a:	e173      	b.n	8009434 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800914c:	7bbb      	ldrb	r3, [r7, #14]
 800914e:	2b03      	cmp	r3, #3
 8009150:	f040 8170 	bne.w	8009434 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800915a:	3301      	adds	r3, #1
 800915c:	b2da      	uxtb	r2, r3
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800916a:	2b03      	cmp	r3, #3
 800916c:	d903      	bls.n	8009176 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	220d      	movs	r2, #13
 8009172:	701a      	strb	r2, [r3, #0]
      break;
 8009174:	e15e      	b.n	8009434 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	795b      	ldrb	r3, [r3, #5]
 800917a:	4619      	mov	r1, r3
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f001 f8fd 	bl	800a37c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	791b      	ldrb	r3, [r3, #4]
 8009186:	4619      	mov	r1, r3
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	f001 f8f7 	bl	800a37c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2200      	movs	r2, #0
 8009192:	701a      	strb	r2, [r3, #0]
      break;
 8009194:	e14e      	b.n	8009434 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009196:	2112      	movs	r1, #18
 8009198:	6878      	ldr	r0, [r7, #4]
 800919a:	f000 f9ef 	bl	800957c <USBH_Get_DevDesc>
 800919e:	4603      	mov	r3, r0
 80091a0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80091a2:	7bbb      	ldrb	r3, [r7, #14]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d103      	bne.n	80091b0 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2202      	movs	r2, #2
 80091ac:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80091ae:	e143      	b.n	8009438 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80091b0:	7bbb      	ldrb	r3, [r7, #14]
 80091b2:	2b03      	cmp	r3, #3
 80091b4:	f040 8140 	bne.w	8009438 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80091be:	3301      	adds	r3, #1
 80091c0:	b2da      	uxtb	r2, r3
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80091ce:	2b03      	cmp	r3, #3
 80091d0:	d903      	bls.n	80091da <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	220d      	movs	r2, #13
 80091d6:	701a      	strb	r2, [r3, #0]
      break;
 80091d8:	e12e      	b.n	8009438 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	795b      	ldrb	r3, [r3, #5]
 80091de:	4619      	mov	r1, r3
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f001 f8cb 	bl	800a37c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	791b      	ldrb	r3, [r3, #4]
 80091ea:	4619      	mov	r1, r3
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f001 f8c5 	bl	800a37c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2200      	movs	r2, #0
 80091f6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2200      	movs	r2, #0
 80091fc:	701a      	strb	r2, [r3, #0]
      break;
 80091fe:	e11b      	b.n	8009438 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009200:	2101      	movs	r1, #1
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f000 fa79 	bl	80096fa <USBH_SetAddress>
 8009208:	4603      	mov	r3, r0
 800920a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800920c:	7bbb      	ldrb	r3, [r7, #14]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d130      	bne.n	8009274 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8009212:	2002      	movs	r0, #2
 8009214:	f001 fbab 	bl	800a96e <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2201      	movs	r2, #1
 800921c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2203      	movs	r2, #3
 8009224:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	7919      	ldrb	r1, [r3, #4]
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009236:	687a      	ldr	r2, [r7, #4]
 8009238:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800923a:	9202      	str	r2, [sp, #8]
 800923c:	2200      	movs	r2, #0
 800923e:	9201      	str	r2, [sp, #4]
 8009240:	9300      	str	r3, [sp, #0]
 8009242:	4603      	mov	r3, r0
 8009244:	2280      	movs	r2, #128	@ 0x80
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f001 f848 	bl	800a2dc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	7959      	ldrb	r1, [r3, #5]
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800925c:	687a      	ldr	r2, [r7, #4]
 800925e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009260:	9202      	str	r2, [sp, #8]
 8009262:	2200      	movs	r2, #0
 8009264:	9201      	str	r2, [sp, #4]
 8009266:	9300      	str	r3, [sp, #0]
 8009268:	4603      	mov	r3, r0
 800926a:	2200      	movs	r2, #0
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f001 f835 	bl	800a2dc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009272:	e0e3      	b.n	800943c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009274:	7bbb      	ldrb	r3, [r7, #14]
 8009276:	2b03      	cmp	r3, #3
 8009278:	f040 80e0 	bne.w	800943c <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	220d      	movs	r2, #13
 8009280:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2200      	movs	r2, #0
 8009286:	705a      	strb	r2, [r3, #1]
      break;
 8009288:	e0d8      	b.n	800943c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800928a:	2109      	movs	r1, #9
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f000 f9a1 	bl	80095d4 <USBH_Get_CfgDesc>
 8009292:	4603      	mov	r3, r0
 8009294:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009296:	7bbb      	ldrb	r3, [r7, #14]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d103      	bne.n	80092a4 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2204      	movs	r2, #4
 80092a0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80092a2:	e0cd      	b.n	8009440 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80092a4:	7bbb      	ldrb	r3, [r7, #14]
 80092a6:	2b03      	cmp	r3, #3
 80092a8:	f040 80ca 	bne.w	8009440 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80092b2:	3301      	adds	r3, #1
 80092b4:	b2da      	uxtb	r2, r3
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80092c2:	2b03      	cmp	r3, #3
 80092c4:	d903      	bls.n	80092ce <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	220d      	movs	r2, #13
 80092ca:	701a      	strb	r2, [r3, #0]
      break;
 80092cc:	e0b8      	b.n	8009440 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	795b      	ldrb	r3, [r3, #5]
 80092d2:	4619      	mov	r1, r3
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f001 f851 	bl	800a37c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	791b      	ldrb	r3, [r3, #4]
 80092de:	4619      	mov	r1, r3
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	f001 f84b 	bl	800a37c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2200      	movs	r2, #0
 80092ea:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2200      	movs	r2, #0
 80092f0:	701a      	strb	r2, [r3, #0]
      break;
 80092f2:	e0a5      	b.n	8009440 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80092fa:	4619      	mov	r1, r3
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f000 f969 	bl	80095d4 <USBH_Get_CfgDesc>
 8009302:	4603      	mov	r3, r0
 8009304:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009306:	7bbb      	ldrb	r3, [r7, #14]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d103      	bne.n	8009314 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2205      	movs	r2, #5
 8009310:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009312:	e097      	b.n	8009444 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009314:	7bbb      	ldrb	r3, [r7, #14]
 8009316:	2b03      	cmp	r3, #3
 8009318:	f040 8094 	bne.w	8009444 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009322:	3301      	adds	r3, #1
 8009324:	b2da      	uxtb	r2, r3
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009332:	2b03      	cmp	r3, #3
 8009334:	d903      	bls.n	800933e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	220d      	movs	r2, #13
 800933a:	701a      	strb	r2, [r3, #0]
      break;
 800933c:	e082      	b.n	8009444 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	795b      	ldrb	r3, [r3, #5]
 8009342:	4619      	mov	r1, r3
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f001 f819 	bl	800a37c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	791b      	ldrb	r3, [r3, #4]
 800934e:	4619      	mov	r1, r3
 8009350:	6878      	ldr	r0, [r7, #4]
 8009352:	f001 f813 	bl	800a37c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2200      	movs	r2, #0
 800935a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2200      	movs	r2, #0
 8009360:	701a      	strb	r2, [r3, #0]
      break;
 8009362:	e06f      	b.n	8009444 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800936a:	2b00      	cmp	r3, #0
 800936c:	d019      	beq.n	80093a2 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800937a:	23ff      	movs	r3, #255	@ 0xff
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f000 f953 	bl	8009628 <USBH_Get_StringDesc>
 8009382:	4603      	mov	r3, r0
 8009384:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009386:	7bbb      	ldrb	r3, [r7, #14]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d103      	bne.n	8009394 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2206      	movs	r2, #6
 8009390:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009392:	e059      	b.n	8009448 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009394:	7bbb      	ldrb	r3, [r7, #14]
 8009396:	2b03      	cmp	r3, #3
 8009398:	d156      	bne.n	8009448 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2206      	movs	r2, #6
 800939e:	705a      	strb	r2, [r3, #1]
      break;
 80093a0:	e052      	b.n	8009448 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2206      	movs	r2, #6
 80093a6:	705a      	strb	r2, [r3, #1]
      break;
 80093a8:	e04e      	b.n	8009448 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d019      	beq.n	80093e8 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80093c0:	23ff      	movs	r3, #255	@ 0xff
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f000 f930 	bl	8009628 <USBH_Get_StringDesc>
 80093c8:	4603      	mov	r3, r0
 80093ca:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80093cc:	7bbb      	ldrb	r3, [r7, #14]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d103      	bne.n	80093da <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2207      	movs	r2, #7
 80093d6:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80093d8:	e038      	b.n	800944c <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80093da:	7bbb      	ldrb	r3, [r7, #14]
 80093dc:	2b03      	cmp	r3, #3
 80093de:	d135      	bne.n	800944c <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2207      	movs	r2, #7
 80093e4:	705a      	strb	r2, [r3, #1]
      break;
 80093e6:	e031      	b.n	800944c <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2207      	movs	r2, #7
 80093ec:	705a      	strb	r2, [r3, #1]
      break;
 80093ee:	e02d      	b.n	800944c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d017      	beq.n	800942a <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009406:	23ff      	movs	r3, #255	@ 0xff
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f000 f90d 	bl	8009628 <USBH_Get_StringDesc>
 800940e:	4603      	mov	r3, r0
 8009410:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009412:	7bbb      	ldrb	r3, [r7, #14]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d102      	bne.n	800941e <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009418:	2300      	movs	r3, #0
 800941a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800941c:	e018      	b.n	8009450 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800941e:	7bbb      	ldrb	r3, [r7, #14]
 8009420:	2b03      	cmp	r3, #3
 8009422:	d115      	bne.n	8009450 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8009424:	2300      	movs	r3, #0
 8009426:	73fb      	strb	r3, [r7, #15]
      break;
 8009428:	e012      	b.n	8009450 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800942a:	2300      	movs	r3, #0
 800942c:	73fb      	strb	r3, [r7, #15]
      break;
 800942e:	e00f      	b.n	8009450 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8009430:	bf00      	nop
 8009432:	e00e      	b.n	8009452 <USBH_HandleEnum+0x3b6>
      break;
 8009434:	bf00      	nop
 8009436:	e00c      	b.n	8009452 <USBH_HandleEnum+0x3b6>
      break;
 8009438:	bf00      	nop
 800943a:	e00a      	b.n	8009452 <USBH_HandleEnum+0x3b6>
      break;
 800943c:	bf00      	nop
 800943e:	e008      	b.n	8009452 <USBH_HandleEnum+0x3b6>
      break;
 8009440:	bf00      	nop
 8009442:	e006      	b.n	8009452 <USBH_HandleEnum+0x3b6>
      break;
 8009444:	bf00      	nop
 8009446:	e004      	b.n	8009452 <USBH_HandleEnum+0x3b6>
      break;
 8009448:	bf00      	nop
 800944a:	e002      	b.n	8009452 <USBH_HandleEnum+0x3b6>
      break;
 800944c:	bf00      	nop
 800944e:	e000      	b.n	8009452 <USBH_HandleEnum+0x3b6>
      break;
 8009450:	bf00      	nop
  }
  return Status;
 8009452:	7bfb      	ldrb	r3, [r7, #15]
}
 8009454:	4618      	mov	r0, r3
 8009456:	3710      	adds	r7, #16
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}

0800945c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800945c:	b480      	push	{r7}
 800945e:	b083      	sub	sp, #12
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
 8009464:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	683a      	ldr	r2, [r7, #0]
 800946a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800946e:	bf00      	nop
 8009470:	370c      	adds	r7, #12
 8009472:	46bd      	mov	sp, r7
 8009474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009478:	4770      	bx	lr

0800947a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800947a:	b580      	push	{r7, lr}
 800947c:	b082      	sub	sp, #8
 800947e:	af00      	add	r7, sp, #0
 8009480:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009488:	1c5a      	adds	r2, r3, #1
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f000 f804 	bl	800949e <USBH_HandleSof>
}
 8009496:	bf00      	nop
 8009498:	3708      	adds	r7, #8
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}

0800949e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800949e:	b580      	push	{r7, lr}
 80094a0:	b082      	sub	sp, #8
 80094a2:	af00      	add	r7, sp, #0
 80094a4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	781b      	ldrb	r3, [r3, #0]
 80094aa:	b2db      	uxtb	r3, r3
 80094ac:	2b0b      	cmp	r3, #11
 80094ae:	d10a      	bne.n	80094c6 <USBH_HandleSof+0x28>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d005      	beq.n	80094c6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80094c0:	699b      	ldr	r3, [r3, #24]
 80094c2:	6878      	ldr	r0, [r7, #4]
 80094c4:	4798      	blx	r3
  }
}
 80094c6:	bf00      	nop
 80094c8:	3708      	adds	r7, #8
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}

080094ce <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80094ce:	b480      	push	{r7}
 80094d0:	b083      	sub	sp, #12
 80094d2:	af00      	add	r7, sp, #0
 80094d4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2201      	movs	r2, #1
 80094da:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 80094de:	bf00      	nop
}
 80094e0:	370c      	adds	r7, #12
 80094e2:	46bd      	mov	sp, r7
 80094e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e8:	4770      	bx	lr

080094ea <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80094ea:	b480      	push	{r7}
 80094ec:	b083      	sub	sp, #12
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2200      	movs	r2, #0
 80094f6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 80094fa:	bf00      	nop
}
 80094fc:	370c      	adds	r7, #12
 80094fe:	46bd      	mov	sp, r7
 8009500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009504:	4770      	bx	lr

08009506 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009506:	b480      	push	{r7}
 8009508:	b083      	sub	sp, #12
 800950a:	af00      	add	r7, sp, #0
 800950c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2201      	movs	r2, #1
 8009512:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2200      	movs	r2, #0
 800951a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2200      	movs	r2, #0
 8009522:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009526:	2300      	movs	r3, #0
}
 8009528:	4618      	mov	r0, r3
 800952a:	370c      	adds	r7, #12
 800952c:	46bd      	mov	sp, r7
 800952e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009532:	4770      	bx	lr

08009534 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b082      	sub	sp, #8
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2201      	movs	r2, #1
 8009540:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2200      	movs	r2, #0
 8009548:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2200      	movs	r2, #0
 8009550:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f001 f8be 	bl	800a6d6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	791b      	ldrb	r3, [r3, #4]
 800955e:	4619      	mov	r1, r3
 8009560:	6878      	ldr	r0, [r7, #4]
 8009562:	f000 ff0b 	bl	800a37c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	795b      	ldrb	r3, [r3, #5]
 800956a:	4619      	mov	r1, r3
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f000 ff05 	bl	800a37c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009572:	2300      	movs	r3, #0
}
 8009574:	4618      	mov	r0, r3
 8009576:	3708      	adds	r7, #8
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b086      	sub	sp, #24
 8009580:	af02      	add	r7, sp, #8
 8009582:	6078      	str	r0, [r7, #4]
 8009584:	460b      	mov	r3, r1
 8009586:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009588:	887b      	ldrh	r3, [r7, #2]
 800958a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800958e:	d901      	bls.n	8009594 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009590:	2303      	movs	r3, #3
 8009592:	e01b      	b.n	80095cc <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800959a:	887b      	ldrh	r3, [r7, #2]
 800959c:	9300      	str	r3, [sp, #0]
 800959e:	4613      	mov	r3, r2
 80095a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80095a4:	2100      	movs	r1, #0
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f000 f872 	bl	8009690 <USBH_GetDescriptor>
 80095ac:	4603      	mov	r3, r0
 80095ae:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80095b0:	7bfb      	ldrb	r3, [r7, #15]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d109      	bne.n	80095ca <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80095bc:	887a      	ldrh	r2, [r7, #2]
 80095be:	4619      	mov	r1, r3
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	f000 f929 	bl	8009818 <USBH_ParseDevDesc>
 80095c6:	4603      	mov	r3, r0
 80095c8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80095ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	3710      	adds	r7, #16
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd80      	pop	{r7, pc}

080095d4 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b086      	sub	sp, #24
 80095d8:	af02      	add	r7, sp, #8
 80095da:	6078      	str	r0, [r7, #4]
 80095dc:	460b      	mov	r3, r1
 80095de:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	331c      	adds	r3, #28
 80095e4:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80095e6:	887b      	ldrh	r3, [r7, #2]
 80095e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095ec:	d901      	bls.n	80095f2 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80095ee:	2303      	movs	r3, #3
 80095f0:	e016      	b.n	8009620 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80095f2:	887b      	ldrh	r3, [r7, #2]
 80095f4:	9300      	str	r3, [sp, #0]
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80095fc:	2100      	movs	r1, #0
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f000 f846 	bl	8009690 <USBH_GetDescriptor>
 8009604:	4603      	mov	r3, r0
 8009606:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009608:	7bfb      	ldrb	r3, [r7, #15]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d107      	bne.n	800961e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800960e:	887b      	ldrh	r3, [r7, #2]
 8009610:	461a      	mov	r2, r3
 8009612:	68b9      	ldr	r1, [r7, #8]
 8009614:	6878      	ldr	r0, [r7, #4]
 8009616:	f000 f9af 	bl	8009978 <USBH_ParseCfgDesc>
 800961a:	4603      	mov	r3, r0
 800961c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800961e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009620:	4618      	mov	r0, r3
 8009622:	3710      	adds	r7, #16
 8009624:	46bd      	mov	sp, r7
 8009626:	bd80      	pop	{r7, pc}

08009628 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b088      	sub	sp, #32
 800962c:	af02      	add	r7, sp, #8
 800962e:	60f8      	str	r0, [r7, #12]
 8009630:	607a      	str	r2, [r7, #4]
 8009632:	461a      	mov	r2, r3
 8009634:	460b      	mov	r3, r1
 8009636:	72fb      	strb	r3, [r7, #11]
 8009638:	4613      	mov	r3, r2
 800963a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800963c:	893b      	ldrh	r3, [r7, #8]
 800963e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009642:	d802      	bhi.n	800964a <USBH_Get_StringDesc+0x22>
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d101      	bne.n	800964e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800964a:	2303      	movs	r3, #3
 800964c:	e01c      	b.n	8009688 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800964e:	7afb      	ldrb	r3, [r7, #11]
 8009650:	b29b      	uxth	r3, r3
 8009652:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009656:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800965e:	893b      	ldrh	r3, [r7, #8]
 8009660:	9300      	str	r3, [sp, #0]
 8009662:	460b      	mov	r3, r1
 8009664:	2100      	movs	r1, #0
 8009666:	68f8      	ldr	r0, [r7, #12]
 8009668:	f000 f812 	bl	8009690 <USBH_GetDescriptor>
 800966c:	4603      	mov	r3, r0
 800966e:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009670:	7dfb      	ldrb	r3, [r7, #23]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d107      	bne.n	8009686 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800967c:	893a      	ldrh	r2, [r7, #8]
 800967e:	6879      	ldr	r1, [r7, #4]
 8009680:	4618      	mov	r0, r3
 8009682:	f000 fb8d 	bl	8009da0 <USBH_ParseStringDesc>
  }

  return status;
 8009686:	7dfb      	ldrb	r3, [r7, #23]
}
 8009688:	4618      	mov	r0, r3
 800968a:	3718      	adds	r7, #24
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}

08009690 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	60f8      	str	r0, [r7, #12]
 8009698:	607b      	str	r3, [r7, #4]
 800969a:	460b      	mov	r3, r1
 800969c:	72fb      	strb	r3, [r7, #11]
 800969e:	4613      	mov	r3, r2
 80096a0:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	789b      	ldrb	r3, [r3, #2]
 80096a6:	2b01      	cmp	r3, #1
 80096a8:	d11c      	bne.n	80096e4 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80096aa:	7afb      	ldrb	r3, [r7, #11]
 80096ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80096b0:	b2da      	uxtb	r2, r3
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	2206      	movs	r2, #6
 80096ba:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	893a      	ldrh	r2, [r7, #8]
 80096c0:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80096c2:	893b      	ldrh	r3, [r7, #8]
 80096c4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80096c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80096cc:	d104      	bne.n	80096d8 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	f240 4209 	movw	r2, #1033	@ 0x409
 80096d4:	829a      	strh	r2, [r3, #20]
 80096d6:	e002      	b.n	80096de <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2200      	movs	r2, #0
 80096dc:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	8b3a      	ldrh	r2, [r7, #24]
 80096e2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80096e4:	8b3b      	ldrh	r3, [r7, #24]
 80096e6:	461a      	mov	r2, r3
 80096e8:	6879      	ldr	r1, [r7, #4]
 80096ea:	68f8      	ldr	r0, [r7, #12]
 80096ec:	f000 fba5 	bl	8009e3a <USBH_CtlReq>
 80096f0:	4603      	mov	r3, r0
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	3710      	adds	r7, #16
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd80      	pop	{r7, pc}

080096fa <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80096fa:	b580      	push	{r7, lr}
 80096fc:	b082      	sub	sp, #8
 80096fe:	af00      	add	r7, sp, #0
 8009700:	6078      	str	r0, [r7, #4]
 8009702:	460b      	mov	r3, r1
 8009704:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	789b      	ldrb	r3, [r3, #2]
 800970a:	2b01      	cmp	r3, #1
 800970c:	d10f      	bne.n	800972e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	2200      	movs	r2, #0
 8009712:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2205      	movs	r2, #5
 8009718:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800971a:	78fb      	ldrb	r3, [r7, #3]
 800971c:	b29a      	uxth	r2, r3
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2200      	movs	r2, #0
 8009726:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2200      	movs	r2, #0
 800972c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800972e:	2200      	movs	r2, #0
 8009730:	2100      	movs	r1, #0
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f000 fb81 	bl	8009e3a <USBH_CtlReq>
 8009738:	4603      	mov	r3, r0
}
 800973a:	4618      	mov	r0, r3
 800973c:	3708      	adds	r7, #8
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}

08009742 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009742:	b580      	push	{r7, lr}
 8009744:	b082      	sub	sp, #8
 8009746:	af00      	add	r7, sp, #0
 8009748:	6078      	str	r0, [r7, #4]
 800974a:	460b      	mov	r3, r1
 800974c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	789b      	ldrb	r3, [r3, #2]
 8009752:	2b01      	cmp	r3, #1
 8009754:	d10e      	bne.n	8009774 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2200      	movs	r2, #0
 800975a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2209      	movs	r2, #9
 8009760:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	887a      	ldrh	r2, [r7, #2]
 8009766:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2200      	movs	r2, #0
 800976c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2200      	movs	r2, #0
 8009772:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009774:	2200      	movs	r2, #0
 8009776:	2100      	movs	r1, #0
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f000 fb5e 	bl	8009e3a <USBH_CtlReq>
 800977e:	4603      	mov	r3, r0
}
 8009780:	4618      	mov	r0, r3
 8009782:	3708      	adds	r7, #8
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}

08009788 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b082      	sub	sp, #8
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
 8009790:	460b      	mov	r3, r1
 8009792:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	789b      	ldrb	r3, [r3, #2]
 8009798:	2b01      	cmp	r3, #1
 800979a:	d10f      	bne.n	80097bc <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2200      	movs	r2, #0
 80097a0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2203      	movs	r2, #3
 80097a6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80097a8:	78fb      	ldrb	r3, [r7, #3]
 80097aa:	b29a      	uxth	r2, r3
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2200      	movs	r2, #0
 80097b4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2200      	movs	r2, #0
 80097ba:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80097bc:	2200      	movs	r2, #0
 80097be:	2100      	movs	r1, #0
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f000 fb3a 	bl	8009e3a <USBH_CtlReq>
 80097c6:	4603      	mov	r3, r0
}
 80097c8:	4618      	mov	r0, r3
 80097ca:	3708      	adds	r7, #8
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}

080097d0 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b082      	sub	sp, #8
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
 80097d8:	460b      	mov	r3, r1
 80097da:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	789b      	ldrb	r3, [r3, #2]
 80097e0:	2b01      	cmp	r3, #1
 80097e2:	d10f      	bne.n	8009804 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2202      	movs	r2, #2
 80097e8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2201      	movs	r2, #1
 80097ee:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80097f6:	78fb      	ldrb	r3, [r7, #3]
 80097f8:	b29a      	uxth	r2, r3
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2200      	movs	r2, #0
 8009802:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009804:	2200      	movs	r2, #0
 8009806:	2100      	movs	r1, #0
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f000 fb16 	bl	8009e3a <USBH_CtlReq>
 800980e:	4603      	mov	r3, r0
}
 8009810:	4618      	mov	r0, r3
 8009812:	3708      	adds	r7, #8
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}

08009818 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009818:	b480      	push	{r7}
 800981a:	b087      	sub	sp, #28
 800981c:	af00      	add	r7, sp, #0
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	4613      	mov	r3, r2
 8009824:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800982c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800982e:	2300      	movs	r3, #0
 8009830:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d101      	bne.n	800983c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009838:	2302      	movs	r3, #2
 800983a:	e094      	b.n	8009966 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	781a      	ldrb	r2, [r3, #0]
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	785a      	ldrb	r2, [r3, #1]
 8009848:	693b      	ldr	r3, [r7, #16]
 800984a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	3302      	adds	r3, #2
 8009850:	781b      	ldrb	r3, [r3, #0]
 8009852:	461a      	mov	r2, r3
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	3303      	adds	r3, #3
 8009858:	781b      	ldrb	r3, [r3, #0]
 800985a:	021b      	lsls	r3, r3, #8
 800985c:	b29b      	uxth	r3, r3
 800985e:	4313      	orrs	r3, r2
 8009860:	b29a      	uxth	r2, r3
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8009866:	68bb      	ldr	r3, [r7, #8]
 8009868:	791a      	ldrb	r2, [r3, #4]
 800986a:	693b      	ldr	r3, [r7, #16]
 800986c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	795a      	ldrb	r2, [r3, #5]
 8009872:	693b      	ldr	r3, [r7, #16]
 8009874:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	799a      	ldrb	r2, [r3, #6]
 800987a:	693b      	ldr	r3, [r7, #16]
 800987c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	79da      	ldrb	r2, [r3, #7]
 8009882:	693b      	ldr	r3, [r7, #16]
 8009884:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800988c:	2b00      	cmp	r3, #0
 800988e:	d004      	beq.n	800989a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009896:	2b01      	cmp	r3, #1
 8009898:	d11b      	bne.n	80098d2 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800989a:	693b      	ldr	r3, [r7, #16]
 800989c:	79db      	ldrb	r3, [r3, #7]
 800989e:	2b20      	cmp	r3, #32
 80098a0:	dc0f      	bgt.n	80098c2 <USBH_ParseDevDesc+0xaa>
 80098a2:	2b08      	cmp	r3, #8
 80098a4:	db0f      	blt.n	80098c6 <USBH_ParseDevDesc+0xae>
 80098a6:	3b08      	subs	r3, #8
 80098a8:	4a32      	ldr	r2, [pc, #200]	@ (8009974 <USBH_ParseDevDesc+0x15c>)
 80098aa:	fa22 f303 	lsr.w	r3, r2, r3
 80098ae:	f003 0301 	and.w	r3, r3, #1
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	bf14      	ite	ne
 80098b6:	2301      	movne	r3, #1
 80098b8:	2300      	moveq	r3, #0
 80098ba:	b2db      	uxtb	r3, r3
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d106      	bne.n	80098ce <USBH_ParseDevDesc+0xb6>
 80098c0:	e001      	b.n	80098c6 <USBH_ParseDevDesc+0xae>
 80098c2:	2b40      	cmp	r3, #64	@ 0x40
 80098c4:	d003      	beq.n	80098ce <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	2208      	movs	r2, #8
 80098ca:	71da      	strb	r2, [r3, #7]
        break;
 80098cc:	e000      	b.n	80098d0 <USBH_ParseDevDesc+0xb8>
        break;
 80098ce:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80098d0:	e00e      	b.n	80098f0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80098d8:	2b02      	cmp	r3, #2
 80098da:	d107      	bne.n	80098ec <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80098dc:	693b      	ldr	r3, [r7, #16]
 80098de:	79db      	ldrb	r3, [r3, #7]
 80098e0:	2b08      	cmp	r3, #8
 80098e2:	d005      	beq.n	80098f0 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80098e4:	693b      	ldr	r3, [r7, #16]
 80098e6:	2208      	movs	r2, #8
 80098e8:	71da      	strb	r2, [r3, #7]
 80098ea:	e001      	b.n	80098f0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80098ec:	2303      	movs	r3, #3
 80098ee:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80098f0:	88fb      	ldrh	r3, [r7, #6]
 80098f2:	2b08      	cmp	r3, #8
 80098f4:	d936      	bls.n	8009964 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	3308      	adds	r3, #8
 80098fa:	781b      	ldrb	r3, [r3, #0]
 80098fc:	461a      	mov	r2, r3
 80098fe:	68bb      	ldr	r3, [r7, #8]
 8009900:	3309      	adds	r3, #9
 8009902:	781b      	ldrb	r3, [r3, #0]
 8009904:	021b      	lsls	r3, r3, #8
 8009906:	b29b      	uxth	r3, r3
 8009908:	4313      	orrs	r3, r2
 800990a:	b29a      	uxth	r2, r3
 800990c:	693b      	ldr	r3, [r7, #16]
 800990e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	330a      	adds	r3, #10
 8009914:	781b      	ldrb	r3, [r3, #0]
 8009916:	461a      	mov	r2, r3
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	330b      	adds	r3, #11
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	021b      	lsls	r3, r3, #8
 8009920:	b29b      	uxth	r3, r3
 8009922:	4313      	orrs	r3, r2
 8009924:	b29a      	uxth	r2, r3
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	330c      	adds	r3, #12
 800992e:	781b      	ldrb	r3, [r3, #0]
 8009930:	461a      	mov	r2, r3
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	330d      	adds	r3, #13
 8009936:	781b      	ldrb	r3, [r3, #0]
 8009938:	021b      	lsls	r3, r3, #8
 800993a:	b29b      	uxth	r3, r3
 800993c:	4313      	orrs	r3, r2
 800993e:	b29a      	uxth	r2, r3
 8009940:	693b      	ldr	r3, [r7, #16]
 8009942:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	7b9a      	ldrb	r2, [r3, #14]
 8009948:	693b      	ldr	r3, [r7, #16]
 800994a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800994c:	68bb      	ldr	r3, [r7, #8]
 800994e:	7bda      	ldrb	r2, [r3, #15]
 8009950:	693b      	ldr	r3, [r7, #16]
 8009952:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	7c1a      	ldrb	r2, [r3, #16]
 8009958:	693b      	ldr	r3, [r7, #16]
 800995a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	7c5a      	ldrb	r2, [r3, #17]
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009964:	7dfb      	ldrb	r3, [r7, #23]
}
 8009966:	4618      	mov	r0, r3
 8009968:	371c      	adds	r7, #28
 800996a:	46bd      	mov	sp, r7
 800996c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009970:	4770      	bx	lr
 8009972:	bf00      	nop
 8009974:	01000101 	.word	0x01000101

08009978 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b08c      	sub	sp, #48	@ 0x30
 800997c:	af00      	add	r7, sp, #0
 800997e:	60f8      	str	r0, [r7, #12]
 8009980:	60b9      	str	r1, [r7, #8]
 8009982:	4613      	mov	r3, r2
 8009984:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800998c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800998e:	2300      	movs	r3, #0
 8009990:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009994:	2300      	movs	r3, #0
 8009996:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800999a:	2300      	movs	r3, #0
 800999c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80099a0:	68bb      	ldr	r3, [r7, #8]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d101      	bne.n	80099aa <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80099a6:	2302      	movs	r3, #2
 80099a8:	e0da      	b.n	8009b60 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80099ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099b0:	781b      	ldrb	r3, [r3, #0]
 80099b2:	2b09      	cmp	r3, #9
 80099b4:	d002      	beq.n	80099bc <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80099b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099b8:	2209      	movs	r2, #9
 80099ba:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80099bc:	68bb      	ldr	r3, [r7, #8]
 80099be:	781a      	ldrb	r2, [r3, #0]
 80099c0:	6a3b      	ldr	r3, [r7, #32]
 80099c2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	785a      	ldrb	r2, [r3, #1]
 80099c8:	6a3b      	ldr	r3, [r7, #32]
 80099ca:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	3302      	adds	r3, #2
 80099d0:	781b      	ldrb	r3, [r3, #0]
 80099d2:	461a      	mov	r2, r3
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	3303      	adds	r3, #3
 80099d8:	781b      	ldrb	r3, [r3, #0]
 80099da:	021b      	lsls	r3, r3, #8
 80099dc:	b29b      	uxth	r3, r3
 80099de:	4313      	orrs	r3, r2
 80099e0:	b29b      	uxth	r3, r3
 80099e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099e6:	bf28      	it	cs
 80099e8:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80099ec:	b29a      	uxth	r2, r3
 80099ee:	6a3b      	ldr	r3, [r7, #32]
 80099f0:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	791a      	ldrb	r2, [r3, #4]
 80099f6:	6a3b      	ldr	r3, [r7, #32]
 80099f8:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	795a      	ldrb	r2, [r3, #5]
 80099fe:	6a3b      	ldr	r3, [r7, #32]
 8009a00:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8009a02:	68bb      	ldr	r3, [r7, #8]
 8009a04:	799a      	ldrb	r2, [r3, #6]
 8009a06:	6a3b      	ldr	r3, [r7, #32]
 8009a08:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009a0a:	68bb      	ldr	r3, [r7, #8]
 8009a0c:	79da      	ldrb	r2, [r3, #7]
 8009a0e:	6a3b      	ldr	r3, [r7, #32]
 8009a10:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	7a1a      	ldrb	r2, [r3, #8]
 8009a16:	6a3b      	ldr	r3, [r7, #32]
 8009a18:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009a1a:	88fb      	ldrh	r3, [r7, #6]
 8009a1c:	2b09      	cmp	r3, #9
 8009a1e:	f240 809d 	bls.w	8009b5c <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 8009a22:	2309      	movs	r3, #9
 8009a24:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009a26:	2300      	movs	r3, #0
 8009a28:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009a2a:	e081      	b.n	8009b30 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009a2c:	f107 0316 	add.w	r3, r7, #22
 8009a30:	4619      	mov	r1, r3
 8009a32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a34:	f000 f9e7 	bl	8009e06 <USBH_GetNextDesc>
 8009a38:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a3c:	785b      	ldrb	r3, [r3, #1]
 8009a3e:	2b04      	cmp	r3, #4
 8009a40:	d176      	bne.n	8009b30 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a44:	781b      	ldrb	r3, [r3, #0]
 8009a46:	2b09      	cmp	r3, #9
 8009a48:	d002      	beq.n	8009a50 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a4c:	2209      	movs	r2, #9
 8009a4e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009a50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a54:	221a      	movs	r2, #26
 8009a56:	fb02 f303 	mul.w	r3, r2, r3
 8009a5a:	3308      	adds	r3, #8
 8009a5c:	6a3a      	ldr	r2, [r7, #32]
 8009a5e:	4413      	add	r3, r2
 8009a60:	3302      	adds	r3, #2
 8009a62:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009a64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a66:	69f8      	ldr	r0, [r7, #28]
 8009a68:	f000 f87e 	bl	8009b68 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009a72:	2300      	movs	r3, #0
 8009a74:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009a76:	e043      	b.n	8009b00 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009a78:	f107 0316 	add.w	r3, r7, #22
 8009a7c:	4619      	mov	r1, r3
 8009a7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a80:	f000 f9c1 	bl	8009e06 <USBH_GetNextDesc>
 8009a84:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a88:	785b      	ldrb	r3, [r3, #1]
 8009a8a:	2b05      	cmp	r3, #5
 8009a8c:	d138      	bne.n	8009b00 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009a8e:	69fb      	ldr	r3, [r7, #28]
 8009a90:	795b      	ldrb	r3, [r3, #5]
 8009a92:	2b01      	cmp	r3, #1
 8009a94:	d113      	bne.n	8009abe <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009a96:	69fb      	ldr	r3, [r7, #28]
 8009a98:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009a9a:	2b02      	cmp	r3, #2
 8009a9c:	d003      	beq.n	8009aa6 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009a9e:	69fb      	ldr	r3, [r7, #28]
 8009aa0:	799b      	ldrb	r3, [r3, #6]
 8009aa2:	2b03      	cmp	r3, #3
 8009aa4:	d10b      	bne.n	8009abe <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009aa6:	69fb      	ldr	r3, [r7, #28]
 8009aa8:	79db      	ldrb	r3, [r3, #7]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d10b      	bne.n	8009ac6 <USBH_ParseCfgDesc+0x14e>
 8009aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ab0:	781b      	ldrb	r3, [r3, #0]
 8009ab2:	2b09      	cmp	r3, #9
 8009ab4:	d007      	beq.n	8009ac6 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ab8:	2209      	movs	r2, #9
 8009aba:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009abc:	e003      	b.n	8009ac6 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ac0:	2207      	movs	r2, #7
 8009ac2:	701a      	strb	r2, [r3, #0]
 8009ac4:	e000      	b.n	8009ac8 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009ac6:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009ac8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009acc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009ad0:	3201      	adds	r2, #1
 8009ad2:	00d2      	lsls	r2, r2, #3
 8009ad4:	211a      	movs	r1, #26
 8009ad6:	fb01 f303 	mul.w	r3, r1, r3
 8009ada:	4413      	add	r3, r2
 8009adc:	3308      	adds	r3, #8
 8009ade:	6a3a      	ldr	r2, [r7, #32]
 8009ae0:	4413      	add	r3, r2
 8009ae2:	3304      	adds	r3, #4
 8009ae4:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009ae6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009ae8:	69b9      	ldr	r1, [r7, #24]
 8009aea:	68f8      	ldr	r0, [r7, #12]
 8009aec:	f000 f870 	bl	8009bd0 <USBH_ParseEPDesc>
 8009af0:	4603      	mov	r3, r0
 8009af2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009af6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009afa:	3301      	adds	r3, #1
 8009afc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009b00:	69fb      	ldr	r3, [r7, #28]
 8009b02:	791b      	ldrb	r3, [r3, #4]
 8009b04:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009b08:	429a      	cmp	r2, r3
 8009b0a:	d204      	bcs.n	8009b16 <USBH_ParseCfgDesc+0x19e>
 8009b0c:	6a3b      	ldr	r3, [r7, #32]
 8009b0e:	885a      	ldrh	r2, [r3, #2]
 8009b10:	8afb      	ldrh	r3, [r7, #22]
 8009b12:	429a      	cmp	r2, r3
 8009b14:	d8b0      	bhi.n	8009a78 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009b16:	69fb      	ldr	r3, [r7, #28]
 8009b18:	791b      	ldrb	r3, [r3, #4]
 8009b1a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009b1e:	429a      	cmp	r2, r3
 8009b20:	d201      	bcs.n	8009b26 <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8009b22:	2303      	movs	r3, #3
 8009b24:	e01c      	b.n	8009b60 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8009b26:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009b2a:	3301      	adds	r3, #1
 8009b2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009b30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009b34:	2b01      	cmp	r3, #1
 8009b36:	d805      	bhi.n	8009b44 <USBH_ParseCfgDesc+0x1cc>
 8009b38:	6a3b      	ldr	r3, [r7, #32]
 8009b3a:	885a      	ldrh	r2, [r3, #2]
 8009b3c:	8afb      	ldrh	r3, [r7, #22]
 8009b3e:	429a      	cmp	r2, r3
 8009b40:	f63f af74 	bhi.w	8009a2c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009b44:	6a3b      	ldr	r3, [r7, #32]
 8009b46:	791b      	ldrb	r3, [r3, #4]
 8009b48:	2b02      	cmp	r3, #2
 8009b4a:	bf28      	it	cs
 8009b4c:	2302      	movcs	r3, #2
 8009b4e:	b2db      	uxtb	r3, r3
 8009b50:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009b54:	429a      	cmp	r2, r3
 8009b56:	d201      	bcs.n	8009b5c <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8009b58:	2303      	movs	r3, #3
 8009b5a:	e001      	b.n	8009b60 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8009b5c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	3730      	adds	r7, #48	@ 0x30
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bd80      	pop	{r7, pc}

08009b68 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b083      	sub	sp, #12
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
 8009b70:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	781a      	ldrb	r2, [r3, #0]
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	785a      	ldrb	r2, [r3, #1]
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	789a      	ldrb	r2, [r3, #2]
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	78da      	ldrb	r2, [r3, #3]
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	3304      	adds	r3, #4
 8009b96:	781b      	ldrb	r3, [r3, #0]
 8009b98:	2b02      	cmp	r3, #2
 8009b9a:	bf28      	it	cs
 8009b9c:	2302      	movcs	r3, #2
 8009b9e:	b2da      	uxtb	r2, r3
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	795a      	ldrb	r2, [r3, #5]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	799a      	ldrb	r2, [r3, #6]
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	79da      	ldrb	r2, [r3, #7]
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	7a1a      	ldrb	r2, [r3, #8]
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	721a      	strb	r2, [r3, #8]
}
 8009bc4:	bf00      	nop
 8009bc6:	370c      	adds	r7, #12
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bce:	4770      	bx	lr

08009bd0 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	b087      	sub	sp, #28
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	60f8      	str	r0, [r7, #12]
 8009bd8:	60b9      	str	r1, [r7, #8]
 8009bda:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	781a      	ldrb	r2, [r3, #0]
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	785a      	ldrb	r2, [r3, #1]
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	789a      	ldrb	r2, [r3, #2]
 8009bf4:	68bb      	ldr	r3, [r7, #8]
 8009bf6:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	78da      	ldrb	r2, [r3, #3]
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	3304      	adds	r3, #4
 8009c04:	781b      	ldrb	r3, [r3, #0]
 8009c06:	461a      	mov	r2, r3
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	3305      	adds	r3, #5
 8009c0c:	781b      	ldrb	r3, [r3, #0]
 8009c0e:	021b      	lsls	r3, r3, #8
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	4313      	orrs	r3, r2
 8009c14:	b29a      	uxth	r2, r3
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	799a      	ldrb	r2, [r3, #6]
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	889b      	ldrh	r3, [r3, #4]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d009      	beq.n	8009c3e <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c32:	d804      	bhi.n	8009c3e <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009c38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c3c:	d901      	bls.n	8009c42 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009c3e:	2303      	movs	r3, #3
 8009c40:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d136      	bne.n	8009cba <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009c4c:	68bb      	ldr	r3, [r7, #8]
 8009c4e:	78db      	ldrb	r3, [r3, #3]
 8009c50:	f003 0303 	and.w	r3, r3, #3
 8009c54:	2b02      	cmp	r3, #2
 8009c56:	d108      	bne.n	8009c6a <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009c58:	68bb      	ldr	r3, [r7, #8]
 8009c5a:	889b      	ldrh	r3, [r3, #4]
 8009c5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c60:	f240 8097 	bls.w	8009d92 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009c64:	2303      	movs	r3, #3
 8009c66:	75fb      	strb	r3, [r7, #23]
 8009c68:	e093      	b.n	8009d92 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	78db      	ldrb	r3, [r3, #3]
 8009c6e:	f003 0303 	and.w	r3, r3, #3
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d107      	bne.n	8009c86 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009c76:	68bb      	ldr	r3, [r7, #8]
 8009c78:	889b      	ldrh	r3, [r3, #4]
 8009c7a:	2b40      	cmp	r3, #64	@ 0x40
 8009c7c:	f240 8089 	bls.w	8009d92 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009c80:	2303      	movs	r3, #3
 8009c82:	75fb      	strb	r3, [r7, #23]
 8009c84:	e085      	b.n	8009d92 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	78db      	ldrb	r3, [r3, #3]
 8009c8a:	f003 0303 	and.w	r3, r3, #3
 8009c8e:	2b01      	cmp	r3, #1
 8009c90:	d005      	beq.n	8009c9e <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	78db      	ldrb	r3, [r3, #3]
 8009c96:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009c9a:	2b03      	cmp	r3, #3
 8009c9c:	d10a      	bne.n	8009cb4 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	799b      	ldrb	r3, [r3, #6]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d003      	beq.n	8009cae <USBH_ParseEPDesc+0xde>
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	799b      	ldrb	r3, [r3, #6]
 8009caa:	2b10      	cmp	r3, #16
 8009cac:	d970      	bls.n	8009d90 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009cae:	2303      	movs	r3, #3
 8009cb0:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009cb2:	e06d      	b.n	8009d90 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009cb4:	2303      	movs	r3, #3
 8009cb6:	75fb      	strb	r3, [r7, #23]
 8009cb8:	e06b      	b.n	8009d92 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009cc0:	2b01      	cmp	r3, #1
 8009cc2:	d13c      	bne.n	8009d3e <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	78db      	ldrb	r3, [r3, #3]
 8009cc8:	f003 0303 	and.w	r3, r3, #3
 8009ccc:	2b02      	cmp	r3, #2
 8009cce:	d005      	beq.n	8009cdc <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	78db      	ldrb	r3, [r3, #3]
 8009cd4:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d106      	bne.n	8009cea <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	889b      	ldrh	r3, [r3, #4]
 8009ce0:	2b40      	cmp	r3, #64	@ 0x40
 8009ce2:	d956      	bls.n	8009d92 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009ce4:	2303      	movs	r3, #3
 8009ce6:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009ce8:	e053      	b.n	8009d92 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	78db      	ldrb	r3, [r3, #3]
 8009cee:	f003 0303 	and.w	r3, r3, #3
 8009cf2:	2b01      	cmp	r3, #1
 8009cf4:	d10e      	bne.n	8009d14 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	799b      	ldrb	r3, [r3, #6]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d007      	beq.n	8009d0e <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8009d02:	2b10      	cmp	r3, #16
 8009d04:	d803      	bhi.n	8009d0e <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009d0a:	2b40      	cmp	r3, #64	@ 0x40
 8009d0c:	d941      	bls.n	8009d92 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009d0e:	2303      	movs	r3, #3
 8009d10:	75fb      	strb	r3, [r7, #23]
 8009d12:	e03e      	b.n	8009d92 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	78db      	ldrb	r3, [r3, #3]
 8009d18:	f003 0303 	and.w	r3, r3, #3
 8009d1c:	2b03      	cmp	r3, #3
 8009d1e:	d10b      	bne.n	8009d38 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	799b      	ldrb	r3, [r3, #6]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d004      	beq.n	8009d32 <USBH_ParseEPDesc+0x162>
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	889b      	ldrh	r3, [r3, #4]
 8009d2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d30:	d32f      	bcc.n	8009d92 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009d32:	2303      	movs	r3, #3
 8009d34:	75fb      	strb	r3, [r7, #23]
 8009d36:	e02c      	b.n	8009d92 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009d38:	2303      	movs	r3, #3
 8009d3a:	75fb      	strb	r3, [r7, #23]
 8009d3c:	e029      	b.n	8009d92 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009d44:	2b02      	cmp	r3, #2
 8009d46:	d120      	bne.n	8009d8a <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	78db      	ldrb	r3, [r3, #3]
 8009d4c:	f003 0303 	and.w	r3, r3, #3
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d106      	bne.n	8009d62 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8009d54:	68bb      	ldr	r3, [r7, #8]
 8009d56:	889b      	ldrh	r3, [r3, #4]
 8009d58:	2b08      	cmp	r3, #8
 8009d5a:	d01a      	beq.n	8009d92 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009d5c:	2303      	movs	r3, #3
 8009d5e:	75fb      	strb	r3, [r7, #23]
 8009d60:	e017      	b.n	8009d92 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	78db      	ldrb	r3, [r3, #3]
 8009d66:	f003 0303 	and.w	r3, r3, #3
 8009d6a:	2b03      	cmp	r3, #3
 8009d6c:	d10a      	bne.n	8009d84 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	799b      	ldrb	r3, [r3, #6]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d003      	beq.n	8009d7e <USBH_ParseEPDesc+0x1ae>
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	889b      	ldrh	r3, [r3, #4]
 8009d7a:	2b08      	cmp	r3, #8
 8009d7c:	d909      	bls.n	8009d92 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009d7e:	2303      	movs	r3, #3
 8009d80:	75fb      	strb	r3, [r7, #23]
 8009d82:	e006      	b.n	8009d92 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009d84:	2303      	movs	r3, #3
 8009d86:	75fb      	strb	r3, [r7, #23]
 8009d88:	e003      	b.n	8009d92 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009d8a:	2303      	movs	r3, #3
 8009d8c:	75fb      	strb	r3, [r7, #23]
 8009d8e:	e000      	b.n	8009d92 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009d90:	bf00      	nop
  }

  return status;
 8009d92:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	371c      	adds	r7, #28
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr

08009da0 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009da0:	b480      	push	{r7}
 8009da2:	b087      	sub	sp, #28
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	60f8      	str	r0, [r7, #12]
 8009da8:	60b9      	str	r1, [r7, #8]
 8009daa:	4613      	mov	r3, r2
 8009dac:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	3301      	adds	r3, #1
 8009db2:	781b      	ldrb	r3, [r3, #0]
 8009db4:	2b03      	cmp	r3, #3
 8009db6:	d120      	bne.n	8009dfa <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	781b      	ldrb	r3, [r3, #0]
 8009dbc:	1e9a      	subs	r2, r3, #2
 8009dbe:	88fb      	ldrh	r3, [r7, #6]
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	bf28      	it	cs
 8009dc4:	4613      	movcs	r3, r2
 8009dc6:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	3302      	adds	r3, #2
 8009dcc:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009dce:	2300      	movs	r3, #0
 8009dd0:	82fb      	strh	r3, [r7, #22]
 8009dd2:	e00b      	b.n	8009dec <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009dd4:	8afb      	ldrh	r3, [r7, #22]
 8009dd6:	68fa      	ldr	r2, [r7, #12]
 8009dd8:	4413      	add	r3, r2
 8009dda:	781a      	ldrb	r2, [r3, #0]
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	3301      	adds	r3, #1
 8009de4:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009de6:	8afb      	ldrh	r3, [r7, #22]
 8009de8:	3302      	adds	r3, #2
 8009dea:	82fb      	strh	r3, [r7, #22]
 8009dec:	8afa      	ldrh	r2, [r7, #22]
 8009dee:	8abb      	ldrh	r3, [r7, #20]
 8009df0:	429a      	cmp	r2, r3
 8009df2:	d3ef      	bcc.n	8009dd4 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009df4:	68bb      	ldr	r3, [r7, #8]
 8009df6:	2200      	movs	r2, #0
 8009df8:	701a      	strb	r2, [r3, #0]
  }
}
 8009dfa:	bf00      	nop
 8009dfc:	371c      	adds	r7, #28
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e04:	4770      	bx	lr

08009e06 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009e06:	b480      	push	{r7}
 8009e08:	b085      	sub	sp, #20
 8009e0a:	af00      	add	r7, sp, #0
 8009e0c:	6078      	str	r0, [r7, #4]
 8009e0e:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	881b      	ldrh	r3, [r3, #0]
 8009e14:	687a      	ldr	r2, [r7, #4]
 8009e16:	7812      	ldrb	r2, [r2, #0]
 8009e18:	4413      	add	r3, r2
 8009e1a:	b29a      	uxth	r2, r3
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	781b      	ldrb	r3, [r3, #0]
 8009e24:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	4413      	add	r3, r2
 8009e2a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009e2c:	68fb      	ldr	r3, [r7, #12]
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	3714      	adds	r7, #20
 8009e32:	46bd      	mov	sp, r7
 8009e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e38:	4770      	bx	lr

08009e3a <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009e3a:	b580      	push	{r7, lr}
 8009e3c:	b086      	sub	sp, #24
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	60f8      	str	r0, [r7, #12]
 8009e42:	60b9      	str	r1, [r7, #8]
 8009e44:	4613      	mov	r3, r2
 8009e46:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	789b      	ldrb	r3, [r3, #2]
 8009e50:	2b01      	cmp	r3, #1
 8009e52:	d002      	beq.n	8009e5a <USBH_CtlReq+0x20>
 8009e54:	2b02      	cmp	r3, #2
 8009e56:	d00f      	beq.n	8009e78 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8009e58:	e027      	b.n	8009eaa <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	68ba      	ldr	r2, [r7, #8]
 8009e5e:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	88fa      	ldrh	r2, [r7, #6]
 8009e64:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	2201      	movs	r2, #1
 8009e6a:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	2202      	movs	r2, #2
 8009e70:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009e72:	2301      	movs	r3, #1
 8009e74:	75fb      	strb	r3, [r7, #23]
      break;
 8009e76:	e018      	b.n	8009eaa <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009e78:	68f8      	ldr	r0, [r7, #12]
 8009e7a:	f000 f81b 	bl	8009eb4 <USBH_HandleControl>
 8009e7e:	4603      	mov	r3, r0
 8009e80:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009e82:	7dfb      	ldrb	r3, [r7, #23]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d002      	beq.n	8009e8e <USBH_CtlReq+0x54>
 8009e88:	7dfb      	ldrb	r3, [r7, #23]
 8009e8a:	2b03      	cmp	r3, #3
 8009e8c:	d106      	bne.n	8009e9c <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	2201      	movs	r2, #1
 8009e92:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	2200      	movs	r2, #0
 8009e98:	761a      	strb	r2, [r3, #24]
      break;
 8009e9a:	e005      	b.n	8009ea8 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009e9c:	7dfb      	ldrb	r3, [r7, #23]
 8009e9e:	2b02      	cmp	r3, #2
 8009ea0:	d102      	bne.n	8009ea8 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	2201      	movs	r2, #1
 8009ea6:	709a      	strb	r2, [r3, #2]
      break;
 8009ea8:	bf00      	nop
  }
  return status;
 8009eaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8009eac:	4618      	mov	r0, r3
 8009eae:	3718      	adds	r7, #24
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	bd80      	pop	{r7, pc}

08009eb4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b086      	sub	sp, #24
 8009eb8:	af02      	add	r7, sp, #8
 8009eba:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	7e1b      	ldrb	r3, [r3, #24]
 8009ec8:	3b01      	subs	r3, #1
 8009eca:	2b0a      	cmp	r3, #10
 8009ecc:	f200 8156 	bhi.w	800a17c <USBH_HandleControl+0x2c8>
 8009ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8009ed8 <USBH_HandleControl+0x24>)
 8009ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ed6:	bf00      	nop
 8009ed8:	08009f05 	.word	0x08009f05
 8009edc:	08009f1f 	.word	0x08009f1f
 8009ee0:	08009f89 	.word	0x08009f89
 8009ee4:	08009faf 	.word	0x08009faf
 8009ee8:	08009fe7 	.word	0x08009fe7
 8009eec:	0800a011 	.word	0x0800a011
 8009ef0:	0800a063 	.word	0x0800a063
 8009ef4:	0800a085 	.word	0x0800a085
 8009ef8:	0800a0c1 	.word	0x0800a0c1
 8009efc:	0800a0e7 	.word	0x0800a0e7
 8009f00:	0800a125 	.word	0x0800a125
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f103 0110 	add.w	r1, r3, #16
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	795b      	ldrb	r3, [r3, #5]
 8009f0e:	461a      	mov	r2, r3
 8009f10:	6878      	ldr	r0, [r7, #4]
 8009f12:	f000 f943 	bl	800a19c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2202      	movs	r2, #2
 8009f1a:	761a      	strb	r2, [r3, #24]
      break;
 8009f1c:	e139      	b.n	800a192 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	795b      	ldrb	r3, [r3, #5]
 8009f22:	4619      	mov	r1, r3
 8009f24:	6878      	ldr	r0, [r7, #4]
 8009f26:	f000 fcc5 	bl	800a8b4 <USBH_LL_GetURBState>
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009f2e:	7bbb      	ldrb	r3, [r7, #14]
 8009f30:	2b01      	cmp	r3, #1
 8009f32:	d11e      	bne.n	8009f72 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	7c1b      	ldrb	r3, [r3, #16]
 8009f38:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009f3c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	8adb      	ldrh	r3, [r3, #22]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d00a      	beq.n	8009f5c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8009f46:	7b7b      	ldrb	r3, [r7, #13]
 8009f48:	2b80      	cmp	r3, #128	@ 0x80
 8009f4a:	d103      	bne.n	8009f54 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2203      	movs	r2, #3
 8009f50:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009f52:	e115      	b.n	800a180 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2205      	movs	r2, #5
 8009f58:	761a      	strb	r2, [r3, #24]
      break;
 8009f5a:	e111      	b.n	800a180 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8009f5c:	7b7b      	ldrb	r3, [r7, #13]
 8009f5e:	2b80      	cmp	r3, #128	@ 0x80
 8009f60:	d103      	bne.n	8009f6a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2209      	movs	r2, #9
 8009f66:	761a      	strb	r2, [r3, #24]
      break;
 8009f68:	e10a      	b.n	800a180 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2207      	movs	r2, #7
 8009f6e:	761a      	strb	r2, [r3, #24]
      break;
 8009f70:	e106      	b.n	800a180 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009f72:	7bbb      	ldrb	r3, [r7, #14]
 8009f74:	2b04      	cmp	r3, #4
 8009f76:	d003      	beq.n	8009f80 <USBH_HandleControl+0xcc>
 8009f78:	7bbb      	ldrb	r3, [r7, #14]
 8009f7a:	2b02      	cmp	r3, #2
 8009f7c:	f040 8100 	bne.w	800a180 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	220b      	movs	r2, #11
 8009f84:	761a      	strb	r2, [r3, #24]
      break;
 8009f86:	e0fb      	b.n	800a180 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009f8e:	b29a      	uxth	r2, r3
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6899      	ldr	r1, [r3, #8]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	899a      	ldrh	r2, [r3, #12]
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	791b      	ldrb	r3, [r3, #4]
 8009fa0:	6878      	ldr	r0, [r7, #4]
 8009fa2:	f000 f93a 	bl	800a21a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2204      	movs	r2, #4
 8009faa:	761a      	strb	r2, [r3, #24]
      break;
 8009fac:	e0f1      	b.n	800a192 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	791b      	ldrb	r3, [r3, #4]
 8009fb2:	4619      	mov	r1, r3
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f000 fc7d 	bl	800a8b4 <USBH_LL_GetURBState>
 8009fba:	4603      	mov	r3, r0
 8009fbc:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009fbe:	7bbb      	ldrb	r3, [r7, #14]
 8009fc0:	2b01      	cmp	r3, #1
 8009fc2:	d102      	bne.n	8009fca <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2209      	movs	r2, #9
 8009fc8:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8009fca:	7bbb      	ldrb	r3, [r7, #14]
 8009fcc:	2b05      	cmp	r3, #5
 8009fce:	d102      	bne.n	8009fd6 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8009fd0:	2303      	movs	r3, #3
 8009fd2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009fd4:	e0d6      	b.n	800a184 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8009fd6:	7bbb      	ldrb	r3, [r7, #14]
 8009fd8:	2b04      	cmp	r3, #4
 8009fda:	f040 80d3 	bne.w	800a184 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	220b      	movs	r2, #11
 8009fe2:	761a      	strb	r2, [r3, #24]
      break;
 8009fe4:	e0ce      	b.n	800a184 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6899      	ldr	r1, [r3, #8]
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	899a      	ldrh	r2, [r3, #12]
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	795b      	ldrb	r3, [r3, #5]
 8009ff2:	2001      	movs	r0, #1
 8009ff4:	9000      	str	r0, [sp, #0]
 8009ff6:	6878      	ldr	r0, [r7, #4]
 8009ff8:	f000 f8ea 	bl	800a1d0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a002:	b29a      	uxth	r2, r3
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2206      	movs	r2, #6
 800a00c:	761a      	strb	r2, [r3, #24]
      break;
 800a00e:	e0c0      	b.n	800a192 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	795b      	ldrb	r3, [r3, #5]
 800a014:	4619      	mov	r1, r3
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f000 fc4c 	bl	800a8b4 <USBH_LL_GetURBState>
 800a01c:	4603      	mov	r3, r0
 800a01e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a020:	7bbb      	ldrb	r3, [r7, #14]
 800a022:	2b01      	cmp	r3, #1
 800a024:	d103      	bne.n	800a02e <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2207      	movs	r2, #7
 800a02a:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a02c:	e0ac      	b.n	800a188 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800a02e:	7bbb      	ldrb	r3, [r7, #14]
 800a030:	2b05      	cmp	r3, #5
 800a032:	d105      	bne.n	800a040 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	220c      	movs	r2, #12
 800a038:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a03a:	2303      	movs	r3, #3
 800a03c:	73fb      	strb	r3, [r7, #15]
      break;
 800a03e:	e0a3      	b.n	800a188 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a040:	7bbb      	ldrb	r3, [r7, #14]
 800a042:	2b02      	cmp	r3, #2
 800a044:	d103      	bne.n	800a04e <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2205      	movs	r2, #5
 800a04a:	761a      	strb	r2, [r3, #24]
      break;
 800a04c:	e09c      	b.n	800a188 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800a04e:	7bbb      	ldrb	r3, [r7, #14]
 800a050:	2b04      	cmp	r3, #4
 800a052:	f040 8099 	bne.w	800a188 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	220b      	movs	r2, #11
 800a05a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a05c:	2302      	movs	r3, #2
 800a05e:	73fb      	strb	r3, [r7, #15]
      break;
 800a060:	e092      	b.n	800a188 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	791b      	ldrb	r3, [r3, #4]
 800a066:	2200      	movs	r2, #0
 800a068:	2100      	movs	r1, #0
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	f000 f8d5 	bl	800a21a <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a076:	b29a      	uxth	r2, r3
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2208      	movs	r2, #8
 800a080:	761a      	strb	r2, [r3, #24]

      break;
 800a082:	e086      	b.n	800a192 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	791b      	ldrb	r3, [r3, #4]
 800a088:	4619      	mov	r1, r3
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f000 fc12 	bl	800a8b4 <USBH_LL_GetURBState>
 800a090:	4603      	mov	r3, r0
 800a092:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a094:	7bbb      	ldrb	r3, [r7, #14]
 800a096:	2b01      	cmp	r3, #1
 800a098:	d105      	bne.n	800a0a6 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	220d      	movs	r2, #13
 800a09e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a0a4:	e072      	b.n	800a18c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800a0a6:	7bbb      	ldrb	r3, [r7, #14]
 800a0a8:	2b04      	cmp	r3, #4
 800a0aa:	d103      	bne.n	800a0b4 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	220b      	movs	r2, #11
 800a0b0:	761a      	strb	r2, [r3, #24]
      break;
 800a0b2:	e06b      	b.n	800a18c <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800a0b4:	7bbb      	ldrb	r3, [r7, #14]
 800a0b6:	2b05      	cmp	r3, #5
 800a0b8:	d168      	bne.n	800a18c <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800a0ba:	2303      	movs	r3, #3
 800a0bc:	73fb      	strb	r3, [r7, #15]
      break;
 800a0be:	e065      	b.n	800a18c <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	795b      	ldrb	r3, [r3, #5]
 800a0c4:	2201      	movs	r2, #1
 800a0c6:	9200      	str	r2, [sp, #0]
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	2100      	movs	r1, #0
 800a0cc:	6878      	ldr	r0, [r7, #4]
 800a0ce:	f000 f87f 	bl	800a1d0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a0d8:	b29a      	uxth	r2, r3
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	220a      	movs	r2, #10
 800a0e2:	761a      	strb	r2, [r3, #24]
      break;
 800a0e4:	e055      	b.n	800a192 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	795b      	ldrb	r3, [r3, #5]
 800a0ea:	4619      	mov	r1, r3
 800a0ec:	6878      	ldr	r0, [r7, #4]
 800a0ee:	f000 fbe1 	bl	800a8b4 <USBH_LL_GetURBState>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a0f6:	7bbb      	ldrb	r3, [r7, #14]
 800a0f8:	2b01      	cmp	r3, #1
 800a0fa:	d105      	bne.n	800a108 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	220d      	movs	r2, #13
 800a104:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a106:	e043      	b.n	800a190 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a108:	7bbb      	ldrb	r3, [r7, #14]
 800a10a:	2b02      	cmp	r3, #2
 800a10c:	d103      	bne.n	800a116 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2209      	movs	r2, #9
 800a112:	761a      	strb	r2, [r3, #24]
      break;
 800a114:	e03c      	b.n	800a190 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800a116:	7bbb      	ldrb	r3, [r7, #14]
 800a118:	2b04      	cmp	r3, #4
 800a11a:	d139      	bne.n	800a190 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	220b      	movs	r2, #11
 800a120:	761a      	strb	r2, [r3, #24]
      break;
 800a122:	e035      	b.n	800a190 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	7e5b      	ldrb	r3, [r3, #25]
 800a128:	3301      	adds	r3, #1
 800a12a:	b2da      	uxtb	r2, r3
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	765a      	strb	r2, [r3, #25]
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	7e5b      	ldrb	r3, [r3, #25]
 800a134:	2b02      	cmp	r3, #2
 800a136:	d806      	bhi.n	800a146 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2201      	movs	r2, #1
 800a13c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2201      	movs	r2, #1
 800a142:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a144:	e025      	b.n	800a192 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a14c:	2106      	movs	r1, #6
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2200      	movs	r2, #0
 800a156:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	795b      	ldrb	r3, [r3, #5]
 800a15c:	4619      	mov	r1, r3
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f000 f90c 	bl	800a37c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	791b      	ldrb	r3, [r3, #4]
 800a168:	4619      	mov	r1, r3
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	f000 f906 	bl	800a37c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2200      	movs	r2, #0
 800a174:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a176:	2302      	movs	r3, #2
 800a178:	73fb      	strb	r3, [r7, #15]
      break;
 800a17a:	e00a      	b.n	800a192 <USBH_HandleControl+0x2de>

    default:
      break;
 800a17c:	bf00      	nop
 800a17e:	e008      	b.n	800a192 <USBH_HandleControl+0x2de>
      break;
 800a180:	bf00      	nop
 800a182:	e006      	b.n	800a192 <USBH_HandleControl+0x2de>
      break;
 800a184:	bf00      	nop
 800a186:	e004      	b.n	800a192 <USBH_HandleControl+0x2de>
      break;
 800a188:	bf00      	nop
 800a18a:	e002      	b.n	800a192 <USBH_HandleControl+0x2de>
      break;
 800a18c:	bf00      	nop
 800a18e:	e000      	b.n	800a192 <USBH_HandleControl+0x2de>
      break;
 800a190:	bf00      	nop
  }

  return status;
 800a192:	7bfb      	ldrb	r3, [r7, #15]
}
 800a194:	4618      	mov	r0, r3
 800a196:	3710      	adds	r7, #16
 800a198:	46bd      	mov	sp, r7
 800a19a:	bd80      	pop	{r7, pc}

0800a19c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b088      	sub	sp, #32
 800a1a0:	af04      	add	r7, sp, #16
 800a1a2:	60f8      	str	r0, [r7, #12]
 800a1a4:	60b9      	str	r1, [r7, #8]
 800a1a6:	4613      	mov	r3, r2
 800a1a8:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a1aa:	79f9      	ldrb	r1, [r7, #7]
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	9303      	str	r3, [sp, #12]
 800a1b0:	2308      	movs	r3, #8
 800a1b2:	9302      	str	r3, [sp, #8]
 800a1b4:	68bb      	ldr	r3, [r7, #8]
 800a1b6:	9301      	str	r3, [sp, #4]
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	9300      	str	r3, [sp, #0]
 800a1bc:	2300      	movs	r3, #0
 800a1be:	2200      	movs	r2, #0
 800a1c0:	68f8      	ldr	r0, [r7, #12]
 800a1c2:	f000 fb46 	bl	800a852 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a1c6:	2300      	movs	r3, #0
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	3710      	adds	r7, #16
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}

0800a1d0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b088      	sub	sp, #32
 800a1d4:	af04      	add	r7, sp, #16
 800a1d6:	60f8      	str	r0, [r7, #12]
 800a1d8:	60b9      	str	r1, [r7, #8]
 800a1da:	4611      	mov	r1, r2
 800a1dc:	461a      	mov	r2, r3
 800a1de:	460b      	mov	r3, r1
 800a1e0:	80fb      	strh	r3, [r7, #6]
 800a1e2:	4613      	mov	r3, r2
 800a1e4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d001      	beq.n	800a1f4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a1f4:	7979      	ldrb	r1, [r7, #5]
 800a1f6:	7e3b      	ldrb	r3, [r7, #24]
 800a1f8:	9303      	str	r3, [sp, #12]
 800a1fa:	88fb      	ldrh	r3, [r7, #6]
 800a1fc:	9302      	str	r3, [sp, #8]
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	9301      	str	r3, [sp, #4]
 800a202:	2301      	movs	r3, #1
 800a204:	9300      	str	r3, [sp, #0]
 800a206:	2300      	movs	r3, #0
 800a208:	2200      	movs	r2, #0
 800a20a:	68f8      	ldr	r0, [r7, #12]
 800a20c:	f000 fb21 	bl	800a852 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a210:	2300      	movs	r3, #0
}
 800a212:	4618      	mov	r0, r3
 800a214:	3710      	adds	r7, #16
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}

0800a21a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a21a:	b580      	push	{r7, lr}
 800a21c:	b088      	sub	sp, #32
 800a21e:	af04      	add	r7, sp, #16
 800a220:	60f8      	str	r0, [r7, #12]
 800a222:	60b9      	str	r1, [r7, #8]
 800a224:	4611      	mov	r1, r2
 800a226:	461a      	mov	r2, r3
 800a228:	460b      	mov	r3, r1
 800a22a:	80fb      	strh	r3, [r7, #6]
 800a22c:	4613      	mov	r3, r2
 800a22e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a230:	7979      	ldrb	r1, [r7, #5]
 800a232:	2300      	movs	r3, #0
 800a234:	9303      	str	r3, [sp, #12]
 800a236:	88fb      	ldrh	r3, [r7, #6]
 800a238:	9302      	str	r3, [sp, #8]
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	9301      	str	r3, [sp, #4]
 800a23e:	2301      	movs	r3, #1
 800a240:	9300      	str	r3, [sp, #0]
 800a242:	2300      	movs	r3, #0
 800a244:	2201      	movs	r2, #1
 800a246:	68f8      	ldr	r0, [r7, #12]
 800a248:	f000 fb03 	bl	800a852 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a24c:	2300      	movs	r3, #0

}
 800a24e:	4618      	mov	r0, r3
 800a250:	3710      	adds	r7, #16
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}

0800a256 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a256:	b580      	push	{r7, lr}
 800a258:	b088      	sub	sp, #32
 800a25a:	af04      	add	r7, sp, #16
 800a25c:	60f8      	str	r0, [r7, #12]
 800a25e:	60b9      	str	r1, [r7, #8]
 800a260:	4611      	mov	r1, r2
 800a262:	461a      	mov	r2, r3
 800a264:	460b      	mov	r3, r1
 800a266:	80fb      	strh	r3, [r7, #6]
 800a268:	4613      	mov	r3, r2
 800a26a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a272:	2b00      	cmp	r3, #0
 800a274:	d001      	beq.n	800a27a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a276:	2300      	movs	r3, #0
 800a278:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a27a:	7979      	ldrb	r1, [r7, #5]
 800a27c:	7e3b      	ldrb	r3, [r7, #24]
 800a27e:	9303      	str	r3, [sp, #12]
 800a280:	88fb      	ldrh	r3, [r7, #6]
 800a282:	9302      	str	r3, [sp, #8]
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	9301      	str	r3, [sp, #4]
 800a288:	2301      	movs	r3, #1
 800a28a:	9300      	str	r3, [sp, #0]
 800a28c:	2302      	movs	r3, #2
 800a28e:	2200      	movs	r2, #0
 800a290:	68f8      	ldr	r0, [r7, #12]
 800a292:	f000 fade 	bl	800a852 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a296:	2300      	movs	r3, #0
}
 800a298:	4618      	mov	r0, r3
 800a29a:	3710      	adds	r7, #16
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}

0800a2a0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b088      	sub	sp, #32
 800a2a4:	af04      	add	r7, sp, #16
 800a2a6:	60f8      	str	r0, [r7, #12]
 800a2a8:	60b9      	str	r1, [r7, #8]
 800a2aa:	4611      	mov	r1, r2
 800a2ac:	461a      	mov	r2, r3
 800a2ae:	460b      	mov	r3, r1
 800a2b0:	80fb      	strh	r3, [r7, #6]
 800a2b2:	4613      	mov	r3, r2
 800a2b4:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a2b6:	7979      	ldrb	r1, [r7, #5]
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	9303      	str	r3, [sp, #12]
 800a2bc:	88fb      	ldrh	r3, [r7, #6]
 800a2be:	9302      	str	r3, [sp, #8]
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	9301      	str	r3, [sp, #4]
 800a2c4:	2301      	movs	r3, #1
 800a2c6:	9300      	str	r3, [sp, #0]
 800a2c8:	2302      	movs	r3, #2
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	68f8      	ldr	r0, [r7, #12]
 800a2ce:	f000 fac0 	bl	800a852 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a2d2:	2300      	movs	r3, #0
}
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	3710      	adds	r7, #16
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	bd80      	pop	{r7, pc}

0800a2dc <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b086      	sub	sp, #24
 800a2e0:	af04      	add	r7, sp, #16
 800a2e2:	6078      	str	r0, [r7, #4]
 800a2e4:	4608      	mov	r0, r1
 800a2e6:	4611      	mov	r1, r2
 800a2e8:	461a      	mov	r2, r3
 800a2ea:	4603      	mov	r3, r0
 800a2ec:	70fb      	strb	r3, [r7, #3]
 800a2ee:	460b      	mov	r3, r1
 800a2f0:	70bb      	strb	r3, [r7, #2]
 800a2f2:	4613      	mov	r3, r2
 800a2f4:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a2f6:	7878      	ldrb	r0, [r7, #1]
 800a2f8:	78ba      	ldrb	r2, [r7, #2]
 800a2fa:	78f9      	ldrb	r1, [r7, #3]
 800a2fc:	8b3b      	ldrh	r3, [r7, #24]
 800a2fe:	9302      	str	r3, [sp, #8]
 800a300:	7d3b      	ldrb	r3, [r7, #20]
 800a302:	9301      	str	r3, [sp, #4]
 800a304:	7c3b      	ldrb	r3, [r7, #16]
 800a306:	9300      	str	r3, [sp, #0]
 800a308:	4603      	mov	r3, r0
 800a30a:	6878      	ldr	r0, [r7, #4]
 800a30c:	f000 fa53 	bl	800a7b6 <USBH_LL_OpenPipe>

  return USBH_OK;
 800a310:	2300      	movs	r3, #0
}
 800a312:	4618      	mov	r0, r3
 800a314:	3708      	adds	r7, #8
 800a316:	46bd      	mov	sp, r7
 800a318:	bd80      	pop	{r7, pc}

0800a31a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a31a:	b580      	push	{r7, lr}
 800a31c:	b082      	sub	sp, #8
 800a31e:	af00      	add	r7, sp, #0
 800a320:	6078      	str	r0, [r7, #4]
 800a322:	460b      	mov	r3, r1
 800a324:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a326:	78fb      	ldrb	r3, [r7, #3]
 800a328:	4619      	mov	r1, r3
 800a32a:	6878      	ldr	r0, [r7, #4]
 800a32c:	f000 fa72 	bl	800a814 <USBH_LL_ClosePipe>

  return USBH_OK;
 800a330:	2300      	movs	r3, #0
}
 800a332:	4618      	mov	r0, r3
 800a334:	3708      	adds	r7, #8
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}

0800a33a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a33a:	b580      	push	{r7, lr}
 800a33c:	b084      	sub	sp, #16
 800a33e:	af00      	add	r7, sp, #0
 800a340:	6078      	str	r0, [r7, #4]
 800a342:	460b      	mov	r3, r1
 800a344:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	f000 f836 	bl	800a3b8 <USBH_GetFreePipe>
 800a34c:	4603      	mov	r3, r0
 800a34e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a350:	89fb      	ldrh	r3, [r7, #14]
 800a352:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a356:	4293      	cmp	r3, r2
 800a358:	d00a      	beq.n	800a370 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a35a:	78fa      	ldrb	r2, [r7, #3]
 800a35c:	89fb      	ldrh	r3, [r7, #14]
 800a35e:	f003 030f 	and.w	r3, r3, #15
 800a362:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a366:	6879      	ldr	r1, [r7, #4]
 800a368:	33e0      	adds	r3, #224	@ 0xe0
 800a36a:	009b      	lsls	r3, r3, #2
 800a36c:	440b      	add	r3, r1
 800a36e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a370:	89fb      	ldrh	r3, [r7, #14]
 800a372:	b2db      	uxtb	r3, r3
}
 800a374:	4618      	mov	r0, r3
 800a376:	3710      	adds	r7, #16
 800a378:	46bd      	mov	sp, r7
 800a37a:	bd80      	pop	{r7, pc}

0800a37c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a37c:	b480      	push	{r7}
 800a37e:	b083      	sub	sp, #12
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	460b      	mov	r3, r1
 800a386:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a388:	78fb      	ldrb	r3, [r7, #3]
 800a38a:	2b0f      	cmp	r3, #15
 800a38c:	d80d      	bhi.n	800a3aa <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a38e:	78fb      	ldrb	r3, [r7, #3]
 800a390:	687a      	ldr	r2, [r7, #4]
 800a392:	33e0      	adds	r3, #224	@ 0xe0
 800a394:	009b      	lsls	r3, r3, #2
 800a396:	4413      	add	r3, r2
 800a398:	685a      	ldr	r2, [r3, #4]
 800a39a:	78fb      	ldrb	r3, [r7, #3]
 800a39c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a3a0:	6879      	ldr	r1, [r7, #4]
 800a3a2:	33e0      	adds	r3, #224	@ 0xe0
 800a3a4:	009b      	lsls	r3, r3, #2
 800a3a6:	440b      	add	r3, r1
 800a3a8:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a3aa:	2300      	movs	r3, #0
}
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	370c      	adds	r7, #12
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b6:	4770      	bx	lr

0800a3b8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b085      	sub	sp, #20
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	73fb      	strb	r3, [r7, #15]
 800a3c8:	e00f      	b.n	800a3ea <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a3ca:	7bfb      	ldrb	r3, [r7, #15]
 800a3cc:	687a      	ldr	r2, [r7, #4]
 800a3ce:	33e0      	adds	r3, #224	@ 0xe0
 800a3d0:	009b      	lsls	r3, r3, #2
 800a3d2:	4413      	add	r3, r2
 800a3d4:	685b      	ldr	r3, [r3, #4]
 800a3d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d102      	bne.n	800a3e4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a3de:	7bfb      	ldrb	r3, [r7, #15]
 800a3e0:	b29b      	uxth	r3, r3
 800a3e2:	e007      	b.n	800a3f4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a3e4:	7bfb      	ldrb	r3, [r7, #15]
 800a3e6:	3301      	adds	r3, #1
 800a3e8:	73fb      	strb	r3, [r7, #15]
 800a3ea:	7bfb      	ldrb	r3, [r7, #15]
 800a3ec:	2b0f      	cmp	r3, #15
 800a3ee:	d9ec      	bls.n	800a3ca <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a3f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	3714      	adds	r7, #20
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr

0800a400 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800a404:	2201      	movs	r2, #1
 800a406:	490e      	ldr	r1, [pc, #56]	@ (800a440 <MX_USB_HOST_Init+0x40>)
 800a408:	480e      	ldr	r0, [pc, #56]	@ (800a444 <MX_USB_HOST_Init+0x44>)
 800a40a:	f7fe fb15 	bl	8008a38 <USBH_Init>
 800a40e:	4603      	mov	r3, r0
 800a410:	2b00      	cmp	r3, #0
 800a412:	d001      	beq.n	800a418 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a414:	f7f7 fa7c 	bl	8001910 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800a418:	490b      	ldr	r1, [pc, #44]	@ (800a448 <MX_USB_HOST_Init+0x48>)
 800a41a:	480a      	ldr	r0, [pc, #40]	@ (800a444 <MX_USB_HOST_Init+0x44>)
 800a41c:	f7fe fbb9 	bl	8008b92 <USBH_RegisterClass>
 800a420:	4603      	mov	r3, r0
 800a422:	2b00      	cmp	r3, #0
 800a424:	d001      	beq.n	800a42a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a426:	f7f7 fa73 	bl	8001910 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800a42a:	4806      	ldr	r0, [pc, #24]	@ (800a444 <MX_USB_HOST_Init+0x44>)
 800a42c:	f7fe fc3d 	bl	8008caa <USBH_Start>
 800a430:	4603      	mov	r3, r0
 800a432:	2b00      	cmp	r3, #0
 800a434:	d001      	beq.n	800a43a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a436:	f7f7 fa6b 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a43a:	bf00      	nop
 800a43c:	bd80      	pop	{r7, pc}
 800a43e:	bf00      	nop
 800a440:	0800a461 	.word	0x0800a461
 800a444:	20000350 	.word	0x20000350
 800a448:	2000000c 	.word	0x2000000c

0800a44c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800a450:	4802      	ldr	r0, [pc, #8]	@ (800a45c <MX_USB_HOST_Process+0x10>)
 800a452:	f7fe fc3b 	bl	8008ccc <USBH_Process>
}
 800a456:	bf00      	nop
 800a458:	bd80      	pop	{r7, pc}
 800a45a:	bf00      	nop
 800a45c:	20000350 	.word	0x20000350

0800a460 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a460:	b480      	push	{r7}
 800a462:	b083      	sub	sp, #12
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
 800a468:	460b      	mov	r3, r1
 800a46a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a46c:	78fb      	ldrb	r3, [r7, #3]
 800a46e:	3b01      	subs	r3, #1
 800a470:	2b04      	cmp	r3, #4
 800a472:	d819      	bhi.n	800a4a8 <USBH_UserProcess+0x48>
 800a474:	a201      	add	r2, pc, #4	@ (adr r2, 800a47c <USBH_UserProcess+0x1c>)
 800a476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a47a:	bf00      	nop
 800a47c:	0800a4a9 	.word	0x0800a4a9
 800a480:	0800a499 	.word	0x0800a499
 800a484:	0800a4a9 	.word	0x0800a4a9
 800a488:	0800a4a1 	.word	0x0800a4a1
 800a48c:	0800a491 	.word	0x0800a491
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a490:	4b09      	ldr	r3, [pc, #36]	@ (800a4b8 <USBH_UserProcess+0x58>)
 800a492:	2203      	movs	r2, #3
 800a494:	701a      	strb	r2, [r3, #0]
  break;
 800a496:	e008      	b.n	800a4aa <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a498:	4b07      	ldr	r3, [pc, #28]	@ (800a4b8 <USBH_UserProcess+0x58>)
 800a49a:	2202      	movs	r2, #2
 800a49c:	701a      	strb	r2, [r3, #0]
  break;
 800a49e:	e004      	b.n	800a4aa <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a4a0:	4b05      	ldr	r3, [pc, #20]	@ (800a4b8 <USBH_UserProcess+0x58>)
 800a4a2:	2201      	movs	r2, #1
 800a4a4:	701a      	strb	r2, [r3, #0]
  break;
 800a4a6:	e000      	b.n	800a4aa <USBH_UserProcess+0x4a>

  default:
  break;
 800a4a8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a4aa:	bf00      	nop
 800a4ac:	370c      	adds	r7, #12
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b4:	4770      	bx	lr
 800a4b6:	bf00      	nop
 800a4b8:	20000728 	.word	0x20000728

0800a4bc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b08a      	sub	sp, #40	@ 0x28
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a4c4:	f107 0314 	add.w	r3, r7, #20
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	601a      	str	r2, [r3, #0]
 800a4cc:	605a      	str	r2, [r3, #4]
 800a4ce:	609a      	str	r2, [r3, #8]
 800a4d0:	60da      	str	r2, [r3, #12]
 800a4d2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a4dc:	d147      	bne.n	800a56e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a4de:	2300      	movs	r3, #0
 800a4e0:	613b      	str	r3, [r7, #16]
 800a4e2:	4b25      	ldr	r3, [pc, #148]	@ (800a578 <HAL_HCD_MspInit+0xbc>)
 800a4e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4e6:	4a24      	ldr	r2, [pc, #144]	@ (800a578 <HAL_HCD_MspInit+0xbc>)
 800a4e8:	f043 0301 	orr.w	r3, r3, #1
 800a4ec:	6313      	str	r3, [r2, #48]	@ 0x30
 800a4ee:	4b22      	ldr	r3, [pc, #136]	@ (800a578 <HAL_HCD_MspInit+0xbc>)
 800a4f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4f2:	f003 0301 	and.w	r3, r3, #1
 800a4f6:	613b      	str	r3, [r7, #16]
 800a4f8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a4fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a4fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a500:	2300      	movs	r3, #0
 800a502:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a504:	2300      	movs	r3, #0
 800a506:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a508:	f107 0314 	add.w	r3, r7, #20
 800a50c:	4619      	mov	r1, r3
 800a50e:	481b      	ldr	r0, [pc, #108]	@ (800a57c <HAL_HCD_MspInit+0xc0>)
 800a510:	f7f7 fe14 	bl	800213c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a514:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a518:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a51a:	2302      	movs	r3, #2
 800a51c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a51e:	2300      	movs	r3, #0
 800a520:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a522:	2300      	movs	r3, #0
 800a524:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a526:	230a      	movs	r3, #10
 800a528:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a52a:	f107 0314 	add.w	r3, r7, #20
 800a52e:	4619      	mov	r1, r3
 800a530:	4812      	ldr	r0, [pc, #72]	@ (800a57c <HAL_HCD_MspInit+0xc0>)
 800a532:	f7f7 fe03 	bl	800213c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a536:	4b10      	ldr	r3, [pc, #64]	@ (800a578 <HAL_HCD_MspInit+0xbc>)
 800a538:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a53a:	4a0f      	ldr	r2, [pc, #60]	@ (800a578 <HAL_HCD_MspInit+0xbc>)
 800a53c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a540:	6353      	str	r3, [r2, #52]	@ 0x34
 800a542:	2300      	movs	r3, #0
 800a544:	60fb      	str	r3, [r7, #12]
 800a546:	4b0c      	ldr	r3, [pc, #48]	@ (800a578 <HAL_HCD_MspInit+0xbc>)
 800a548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a54a:	4a0b      	ldr	r2, [pc, #44]	@ (800a578 <HAL_HCD_MspInit+0xbc>)
 800a54c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a550:	6453      	str	r3, [r2, #68]	@ 0x44
 800a552:	4b09      	ldr	r3, [pc, #36]	@ (800a578 <HAL_HCD_MspInit+0xbc>)
 800a554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a556:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a55a:	60fb      	str	r3, [r7, #12]
 800a55c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a55e:	2200      	movs	r2, #0
 800a560:	2100      	movs	r1, #0
 800a562:	2043      	movs	r0, #67	@ 0x43
 800a564:	f7f7 fdb3 	bl	80020ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a568:	2043      	movs	r0, #67	@ 0x43
 800a56a:	f7f7 fdcc 	bl	8002106 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a56e:	bf00      	nop
 800a570:	3728      	adds	r7, #40	@ 0x28
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}
 800a576:	bf00      	nop
 800a578:	40023800 	.word	0x40023800
 800a57c:	40020000 	.word	0x40020000

0800a580 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b082      	sub	sp, #8
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a58e:	4618      	mov	r0, r3
 800a590:	f7fe ff73 	bl	800947a <USBH_LL_IncTimer>
}
 800a594:	bf00      	nop
 800a596:	3708      	adds	r7, #8
 800a598:	46bd      	mov	sp, r7
 800a59a:	bd80      	pop	{r7, pc}

0800a59c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b082      	sub	sp, #8
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	f7fe ffab 	bl	8009506 <USBH_LL_Connect>
}
 800a5b0:	bf00      	nop
 800a5b2:	3708      	adds	r7, #8
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}

0800a5b8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b082      	sub	sp, #8
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f7fe ffb4 	bl	8009534 <USBH_LL_Disconnect>
}
 800a5cc:	bf00      	nop
 800a5ce:	3708      	adds	r7, #8
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}

0800a5d4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a5d4:	b480      	push	{r7}
 800a5d6:	b083      	sub	sp, #12
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
 800a5dc:	460b      	mov	r3, r1
 800a5de:	70fb      	strb	r3, [r7, #3]
 800a5e0:	4613      	mov	r3, r2
 800a5e2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a5e4:	bf00      	nop
 800a5e6:	370c      	adds	r7, #12
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ee:	4770      	bx	lr

0800a5f0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b082      	sub	sp, #8
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a5fe:	4618      	mov	r0, r3
 800a600:	f7fe ff65 	bl	80094ce <USBH_LL_PortEnabled>
}
 800a604:	bf00      	nop
 800a606:	3708      	adds	r7, #8
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}

0800a60c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b082      	sub	sp, #8
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a61a:	4618      	mov	r0, r3
 800a61c:	f7fe ff65 	bl	80094ea <USBH_LL_PortDisabled>
}
 800a620:	bf00      	nop
 800a622:	3708      	adds	r7, #8
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}

0800a628 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b082      	sub	sp, #8
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a636:	2b01      	cmp	r3, #1
 800a638:	d12a      	bne.n	800a690 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a63a:	4a18      	ldr	r2, [pc, #96]	@ (800a69c <USBH_LL_Init+0x74>)
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	4a15      	ldr	r2, [pc, #84]	@ (800a69c <USBH_LL_Init+0x74>)
 800a646:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a64a:	4b14      	ldr	r3, [pc, #80]	@ (800a69c <USBH_LL_Init+0x74>)
 800a64c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a650:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a652:	4b12      	ldr	r3, [pc, #72]	@ (800a69c <USBH_LL_Init+0x74>)
 800a654:	2208      	movs	r2, #8
 800a656:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a658:	4b10      	ldr	r3, [pc, #64]	@ (800a69c <USBH_LL_Init+0x74>)
 800a65a:	2201      	movs	r2, #1
 800a65c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a65e:	4b0f      	ldr	r3, [pc, #60]	@ (800a69c <USBH_LL_Init+0x74>)
 800a660:	2200      	movs	r2, #0
 800a662:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a664:	4b0d      	ldr	r3, [pc, #52]	@ (800a69c <USBH_LL_Init+0x74>)
 800a666:	2202      	movs	r2, #2
 800a668:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a66a:	4b0c      	ldr	r3, [pc, #48]	@ (800a69c <USBH_LL_Init+0x74>)
 800a66c:	2200      	movs	r2, #0
 800a66e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a670:	480a      	ldr	r0, [pc, #40]	@ (800a69c <USBH_LL_Init+0x74>)
 800a672:	f7f7 ff32 	bl	80024da <HAL_HCD_Init>
 800a676:	4603      	mov	r3, r0
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d001      	beq.n	800a680 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a67c:	f7f7 f948 	bl	8001910 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a680:	4806      	ldr	r0, [pc, #24]	@ (800a69c <USBH_LL_Init+0x74>)
 800a682:	f7f8 fb93 	bl	8002dac <HAL_HCD_GetCurrentFrame>
 800a686:	4603      	mov	r3, r0
 800a688:	4619      	mov	r1, r3
 800a68a:	6878      	ldr	r0, [r7, #4]
 800a68c:	f7fe fee6 	bl	800945c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a690:	2300      	movs	r3, #0
}
 800a692:	4618      	mov	r0, r3
 800a694:	3708      	adds	r7, #8
 800a696:	46bd      	mov	sp, r7
 800a698:	bd80      	pop	{r7, pc}
 800a69a:	bf00      	nop
 800a69c:	2000072c 	.word	0x2000072c

0800a6a0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b084      	sub	sp, #16
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	f7f8 fb00 	bl	8002cbc <HAL_HCD_Start>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a6c0:	7bfb      	ldrb	r3, [r7, #15]
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	f000 f95e 	bl	800a984 <USBH_Get_USB_Status>
 800a6c8:	4603      	mov	r3, r0
 800a6ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6cc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	3710      	adds	r7, #16
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bd80      	pop	{r7, pc}

0800a6d6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a6d6:	b580      	push	{r7, lr}
 800a6d8:	b084      	sub	sp, #16
 800a6da:	af00      	add	r7, sp, #0
 800a6dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	f7f8 fb08 	bl	8002d02 <HAL_HCD_Stop>
 800a6f2:	4603      	mov	r3, r0
 800a6f4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a6f6:	7bfb      	ldrb	r3, [r7, #15]
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	f000 f943 	bl	800a984 <USBH_Get_USB_Status>
 800a6fe:	4603      	mov	r3, r0
 800a700:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a702:	7bbb      	ldrb	r3, [r7, #14]
}
 800a704:	4618      	mov	r0, r3
 800a706:	3710      	adds	r7, #16
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b084      	sub	sp, #16
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a714:	2301      	movs	r3, #1
 800a716:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a71e:	4618      	mov	r0, r3
 800a720:	f7f8 fb52 	bl	8002dc8 <HAL_HCD_GetCurrentSpeed>
 800a724:	4603      	mov	r3, r0
 800a726:	2b02      	cmp	r3, #2
 800a728:	d00c      	beq.n	800a744 <USBH_LL_GetSpeed+0x38>
 800a72a:	2b02      	cmp	r3, #2
 800a72c:	d80d      	bhi.n	800a74a <USBH_LL_GetSpeed+0x3e>
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d002      	beq.n	800a738 <USBH_LL_GetSpeed+0x2c>
 800a732:	2b01      	cmp	r3, #1
 800a734:	d003      	beq.n	800a73e <USBH_LL_GetSpeed+0x32>
 800a736:	e008      	b.n	800a74a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a738:	2300      	movs	r3, #0
 800a73a:	73fb      	strb	r3, [r7, #15]
    break;
 800a73c:	e008      	b.n	800a750 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a73e:	2301      	movs	r3, #1
 800a740:	73fb      	strb	r3, [r7, #15]
    break;
 800a742:	e005      	b.n	800a750 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a744:	2302      	movs	r3, #2
 800a746:	73fb      	strb	r3, [r7, #15]
    break;
 800a748:	e002      	b.n	800a750 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a74a:	2301      	movs	r3, #1
 800a74c:	73fb      	strb	r3, [r7, #15]
    break;
 800a74e:	bf00      	nop
  }
  return  speed;
 800a750:	7bfb      	ldrb	r3, [r7, #15]
}
 800a752:	4618      	mov	r0, r3
 800a754:	3710      	adds	r7, #16
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}

0800a75a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a75a:	b580      	push	{r7, lr}
 800a75c:	b084      	sub	sp, #16
 800a75e:	af00      	add	r7, sp, #0
 800a760:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a762:	2300      	movs	r3, #0
 800a764:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a766:	2300      	movs	r3, #0
 800a768:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a770:	4618      	mov	r0, r3
 800a772:	f7f8 fae3 	bl	8002d3c <HAL_HCD_ResetPort>
 800a776:	4603      	mov	r3, r0
 800a778:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a77a:	7bfb      	ldrb	r3, [r7, #15]
 800a77c:	4618      	mov	r0, r3
 800a77e:	f000 f901 	bl	800a984 <USBH_Get_USB_Status>
 800a782:	4603      	mov	r3, r0
 800a784:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a786:	7bbb      	ldrb	r3, [r7, #14]
}
 800a788:	4618      	mov	r0, r3
 800a78a:	3710      	adds	r7, #16
 800a78c:	46bd      	mov	sp, r7
 800a78e:	bd80      	pop	{r7, pc}

0800a790 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b082      	sub	sp, #8
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
 800a798:	460b      	mov	r3, r1
 800a79a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a7a2:	78fa      	ldrb	r2, [r7, #3]
 800a7a4:	4611      	mov	r1, r2
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	f7f8 faeb 	bl	8002d82 <HAL_HCD_HC_GetXferCount>
 800a7ac:	4603      	mov	r3, r0
}
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	3708      	adds	r7, #8
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	bd80      	pop	{r7, pc}

0800a7b6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a7b6:	b590      	push	{r4, r7, lr}
 800a7b8:	b089      	sub	sp, #36	@ 0x24
 800a7ba:	af04      	add	r7, sp, #16
 800a7bc:	6078      	str	r0, [r7, #4]
 800a7be:	4608      	mov	r0, r1
 800a7c0:	4611      	mov	r1, r2
 800a7c2:	461a      	mov	r2, r3
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	70fb      	strb	r3, [r7, #3]
 800a7c8:	460b      	mov	r3, r1
 800a7ca:	70bb      	strb	r3, [r7, #2]
 800a7cc:	4613      	mov	r3, r2
 800a7ce:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a7de:	787c      	ldrb	r4, [r7, #1]
 800a7e0:	78ba      	ldrb	r2, [r7, #2]
 800a7e2:	78f9      	ldrb	r1, [r7, #3]
 800a7e4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a7e6:	9302      	str	r3, [sp, #8]
 800a7e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a7ec:	9301      	str	r3, [sp, #4]
 800a7ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a7f2:	9300      	str	r3, [sp, #0]
 800a7f4:	4623      	mov	r3, r4
 800a7f6:	f7f7 fed7 	bl	80025a8 <HAL_HCD_HC_Init>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a7fe:	7bfb      	ldrb	r3, [r7, #15]
 800a800:	4618      	mov	r0, r3
 800a802:	f000 f8bf 	bl	800a984 <USBH_Get_USB_Status>
 800a806:	4603      	mov	r3, r0
 800a808:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a80a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3714      	adds	r7, #20
 800a810:	46bd      	mov	sp, r7
 800a812:	bd90      	pop	{r4, r7, pc}

0800a814 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b084      	sub	sp, #16
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	460b      	mov	r3, r1
 800a81e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a820:	2300      	movs	r3, #0
 800a822:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a824:	2300      	movs	r3, #0
 800a826:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a82e:	78fa      	ldrb	r2, [r7, #3]
 800a830:	4611      	mov	r1, r2
 800a832:	4618      	mov	r0, r3
 800a834:	f7f7 ff70 	bl	8002718 <HAL_HCD_HC_Halt>
 800a838:	4603      	mov	r3, r0
 800a83a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a83c:	7bfb      	ldrb	r3, [r7, #15]
 800a83e:	4618      	mov	r0, r3
 800a840:	f000 f8a0 	bl	800a984 <USBH_Get_USB_Status>
 800a844:	4603      	mov	r3, r0
 800a846:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a848:	7bbb      	ldrb	r3, [r7, #14]
}
 800a84a:	4618      	mov	r0, r3
 800a84c:	3710      	adds	r7, #16
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}

0800a852 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a852:	b590      	push	{r4, r7, lr}
 800a854:	b089      	sub	sp, #36	@ 0x24
 800a856:	af04      	add	r7, sp, #16
 800a858:	6078      	str	r0, [r7, #4]
 800a85a:	4608      	mov	r0, r1
 800a85c:	4611      	mov	r1, r2
 800a85e:	461a      	mov	r2, r3
 800a860:	4603      	mov	r3, r0
 800a862:	70fb      	strb	r3, [r7, #3]
 800a864:	460b      	mov	r3, r1
 800a866:	70bb      	strb	r3, [r7, #2]
 800a868:	4613      	mov	r3, r2
 800a86a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a86c:	2300      	movs	r3, #0
 800a86e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a870:	2300      	movs	r3, #0
 800a872:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a87a:	787c      	ldrb	r4, [r7, #1]
 800a87c:	78ba      	ldrb	r2, [r7, #2]
 800a87e:	78f9      	ldrb	r1, [r7, #3]
 800a880:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a884:	9303      	str	r3, [sp, #12]
 800a886:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a888:	9302      	str	r3, [sp, #8]
 800a88a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a88c:	9301      	str	r3, [sp, #4]
 800a88e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a892:	9300      	str	r3, [sp, #0]
 800a894:	4623      	mov	r3, r4
 800a896:	f7f7 ff63 	bl	8002760 <HAL_HCD_HC_SubmitRequest>
 800a89a:	4603      	mov	r3, r0
 800a89c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a89e:	7bfb      	ldrb	r3, [r7, #15]
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	f000 f86f 	bl	800a984 <USBH_Get_USB_Status>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8aa:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	3714      	adds	r7, #20
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd90      	pop	{r4, r7, pc}

0800a8b4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b082      	sub	sp, #8
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
 800a8bc:	460b      	mov	r3, r1
 800a8be:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a8c6:	78fa      	ldrb	r2, [r7, #3]
 800a8c8:	4611      	mov	r1, r2
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	f7f8 fa44 	bl	8002d58 <HAL_HCD_HC_GetURBState>
 800a8d0:	4603      	mov	r3, r0
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	3708      	adds	r7, #8
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd80      	pop	{r7, pc}

0800a8da <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a8da:	b580      	push	{r7, lr}
 800a8dc:	b082      	sub	sp, #8
 800a8de:	af00      	add	r7, sp, #0
 800a8e0:	6078      	str	r0, [r7, #4]
 800a8e2:	460b      	mov	r3, r1
 800a8e4:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a8ec:	2b01      	cmp	r3, #1
 800a8ee:	d103      	bne.n	800a8f8 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a8f0:	78fb      	ldrb	r3, [r7, #3]
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	f000 f872 	bl	800a9dc <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a8f8:	20c8      	movs	r0, #200	@ 0xc8
 800a8fa:	f7f7 fae9 	bl	8001ed0 <HAL_Delay>
  return USBH_OK;
 800a8fe:	2300      	movs	r3, #0
}
 800a900:	4618      	mov	r0, r3
 800a902:	3708      	adds	r7, #8
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}

0800a908 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a908:	b480      	push	{r7}
 800a90a:	b085      	sub	sp, #20
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
 800a910:	460b      	mov	r3, r1
 800a912:	70fb      	strb	r3, [r7, #3]
 800a914:	4613      	mov	r3, r2
 800a916:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a91e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a920:	78fa      	ldrb	r2, [r7, #3]
 800a922:	68f9      	ldr	r1, [r7, #12]
 800a924:	4613      	mov	r3, r2
 800a926:	011b      	lsls	r3, r3, #4
 800a928:	1a9b      	subs	r3, r3, r2
 800a92a:	009b      	lsls	r3, r3, #2
 800a92c:	440b      	add	r3, r1
 800a92e:	3317      	adds	r3, #23
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d00a      	beq.n	800a94c <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a936:	78fa      	ldrb	r2, [r7, #3]
 800a938:	68f9      	ldr	r1, [r7, #12]
 800a93a:	4613      	mov	r3, r2
 800a93c:	011b      	lsls	r3, r3, #4
 800a93e:	1a9b      	subs	r3, r3, r2
 800a940:	009b      	lsls	r3, r3, #2
 800a942:	440b      	add	r3, r1
 800a944:	333c      	adds	r3, #60	@ 0x3c
 800a946:	78ba      	ldrb	r2, [r7, #2]
 800a948:	701a      	strb	r2, [r3, #0]
 800a94a:	e009      	b.n	800a960 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a94c:	78fa      	ldrb	r2, [r7, #3]
 800a94e:	68f9      	ldr	r1, [r7, #12]
 800a950:	4613      	mov	r3, r2
 800a952:	011b      	lsls	r3, r3, #4
 800a954:	1a9b      	subs	r3, r3, r2
 800a956:	009b      	lsls	r3, r3, #2
 800a958:	440b      	add	r3, r1
 800a95a:	333d      	adds	r3, #61	@ 0x3d
 800a95c:	78ba      	ldrb	r2, [r7, #2]
 800a95e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a960:	2300      	movs	r3, #0
}
 800a962:	4618      	mov	r0, r3
 800a964:	3714      	adds	r7, #20
 800a966:	46bd      	mov	sp, r7
 800a968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96c:	4770      	bx	lr

0800a96e <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a96e:	b580      	push	{r7, lr}
 800a970:	b082      	sub	sp, #8
 800a972:	af00      	add	r7, sp, #0
 800a974:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a976:	6878      	ldr	r0, [r7, #4]
 800a978:	f7f7 faaa 	bl	8001ed0 <HAL_Delay>
}
 800a97c:	bf00      	nop
 800a97e:	3708      	adds	r7, #8
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}

0800a984 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a984:	b480      	push	{r7}
 800a986:	b085      	sub	sp, #20
 800a988:	af00      	add	r7, sp, #0
 800a98a:	4603      	mov	r3, r0
 800a98c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a98e:	2300      	movs	r3, #0
 800a990:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a992:	79fb      	ldrb	r3, [r7, #7]
 800a994:	2b03      	cmp	r3, #3
 800a996:	d817      	bhi.n	800a9c8 <USBH_Get_USB_Status+0x44>
 800a998:	a201      	add	r2, pc, #4	@ (adr r2, 800a9a0 <USBH_Get_USB_Status+0x1c>)
 800a99a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a99e:	bf00      	nop
 800a9a0:	0800a9b1 	.word	0x0800a9b1
 800a9a4:	0800a9b7 	.word	0x0800a9b7
 800a9a8:	0800a9bd 	.word	0x0800a9bd
 800a9ac:	0800a9c3 	.word	0x0800a9c3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	73fb      	strb	r3, [r7, #15]
    break;
 800a9b4:	e00b      	b.n	800a9ce <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a9b6:	2302      	movs	r3, #2
 800a9b8:	73fb      	strb	r3, [r7, #15]
    break;
 800a9ba:	e008      	b.n	800a9ce <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a9bc:	2301      	movs	r3, #1
 800a9be:	73fb      	strb	r3, [r7, #15]
    break;
 800a9c0:	e005      	b.n	800a9ce <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a9c2:	2302      	movs	r3, #2
 800a9c4:	73fb      	strb	r3, [r7, #15]
    break;
 800a9c6:	e002      	b.n	800a9ce <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a9c8:	2302      	movs	r3, #2
 800a9ca:	73fb      	strb	r3, [r7, #15]
    break;
 800a9cc:	bf00      	nop
  }
  return usb_status;
 800a9ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3714      	adds	r7, #20
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9da:	4770      	bx	lr

0800a9dc <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b084      	sub	sp, #16
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a9e6:	79fb      	ldrb	r3, [r7, #7]
 800a9e8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a9ea:	79fb      	ldrb	r3, [r7, #7]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d102      	bne.n	800a9f6 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	73fb      	strb	r3, [r7, #15]
 800a9f4:	e001      	b.n	800a9fa <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a9fa:	7bfb      	ldrb	r3, [r7, #15]
 800a9fc:	461a      	mov	r2, r3
 800a9fe:	2101      	movs	r1, #1
 800aa00:	4803      	ldr	r0, [pc, #12]	@ (800aa10 <MX_DriverVbusFS+0x34>)
 800aa02:	f7f7 fd37 	bl	8002474 <HAL_GPIO_WritePin>
}
 800aa06:	bf00      	nop
 800aa08:	3710      	adds	r7, #16
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bd80      	pop	{r7, pc}
 800aa0e:	bf00      	nop
 800aa10:	40020800 	.word	0x40020800

0800aa14 <malloc>:
 800aa14:	4b02      	ldr	r3, [pc, #8]	@ (800aa20 <malloc+0xc>)
 800aa16:	4601      	mov	r1, r0
 800aa18:	6818      	ldr	r0, [r3, #0]
 800aa1a:	f000 b82d 	b.w	800aa78 <_malloc_r>
 800aa1e:	bf00      	nop
 800aa20:	20000038 	.word	0x20000038

0800aa24 <free>:
 800aa24:	4b02      	ldr	r3, [pc, #8]	@ (800aa30 <free+0xc>)
 800aa26:	4601      	mov	r1, r0
 800aa28:	6818      	ldr	r0, [r3, #0]
 800aa2a:	f000 baad 	b.w	800af88 <_free_r>
 800aa2e:	bf00      	nop
 800aa30:	20000038 	.word	0x20000038

0800aa34 <sbrk_aligned>:
 800aa34:	b570      	push	{r4, r5, r6, lr}
 800aa36:	4e0f      	ldr	r6, [pc, #60]	@ (800aa74 <sbrk_aligned+0x40>)
 800aa38:	460c      	mov	r4, r1
 800aa3a:	6831      	ldr	r1, [r6, #0]
 800aa3c:	4605      	mov	r5, r0
 800aa3e:	b911      	cbnz	r1, 800aa46 <sbrk_aligned+0x12>
 800aa40:	f000 fa26 	bl	800ae90 <_sbrk_r>
 800aa44:	6030      	str	r0, [r6, #0]
 800aa46:	4621      	mov	r1, r4
 800aa48:	4628      	mov	r0, r5
 800aa4a:	f000 fa21 	bl	800ae90 <_sbrk_r>
 800aa4e:	1c43      	adds	r3, r0, #1
 800aa50:	d103      	bne.n	800aa5a <sbrk_aligned+0x26>
 800aa52:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800aa56:	4620      	mov	r0, r4
 800aa58:	bd70      	pop	{r4, r5, r6, pc}
 800aa5a:	1cc4      	adds	r4, r0, #3
 800aa5c:	f024 0403 	bic.w	r4, r4, #3
 800aa60:	42a0      	cmp	r0, r4
 800aa62:	d0f8      	beq.n	800aa56 <sbrk_aligned+0x22>
 800aa64:	1a21      	subs	r1, r4, r0
 800aa66:	4628      	mov	r0, r5
 800aa68:	f000 fa12 	bl	800ae90 <_sbrk_r>
 800aa6c:	3001      	adds	r0, #1
 800aa6e:	d1f2      	bne.n	800aa56 <sbrk_aligned+0x22>
 800aa70:	e7ef      	b.n	800aa52 <sbrk_aligned+0x1e>
 800aa72:	bf00      	nop
 800aa74:	20000b0c 	.word	0x20000b0c

0800aa78 <_malloc_r>:
 800aa78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa7c:	1ccd      	adds	r5, r1, #3
 800aa7e:	f025 0503 	bic.w	r5, r5, #3
 800aa82:	3508      	adds	r5, #8
 800aa84:	2d0c      	cmp	r5, #12
 800aa86:	bf38      	it	cc
 800aa88:	250c      	movcc	r5, #12
 800aa8a:	2d00      	cmp	r5, #0
 800aa8c:	4606      	mov	r6, r0
 800aa8e:	db01      	blt.n	800aa94 <_malloc_r+0x1c>
 800aa90:	42a9      	cmp	r1, r5
 800aa92:	d904      	bls.n	800aa9e <_malloc_r+0x26>
 800aa94:	230c      	movs	r3, #12
 800aa96:	6033      	str	r3, [r6, #0]
 800aa98:	2000      	movs	r0, #0
 800aa9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ab74 <_malloc_r+0xfc>
 800aaa2:	f000 f869 	bl	800ab78 <__malloc_lock>
 800aaa6:	f8d8 3000 	ldr.w	r3, [r8]
 800aaaa:	461c      	mov	r4, r3
 800aaac:	bb44      	cbnz	r4, 800ab00 <_malloc_r+0x88>
 800aaae:	4629      	mov	r1, r5
 800aab0:	4630      	mov	r0, r6
 800aab2:	f7ff ffbf 	bl	800aa34 <sbrk_aligned>
 800aab6:	1c43      	adds	r3, r0, #1
 800aab8:	4604      	mov	r4, r0
 800aaba:	d158      	bne.n	800ab6e <_malloc_r+0xf6>
 800aabc:	f8d8 4000 	ldr.w	r4, [r8]
 800aac0:	4627      	mov	r7, r4
 800aac2:	2f00      	cmp	r7, #0
 800aac4:	d143      	bne.n	800ab4e <_malloc_r+0xd6>
 800aac6:	2c00      	cmp	r4, #0
 800aac8:	d04b      	beq.n	800ab62 <_malloc_r+0xea>
 800aaca:	6823      	ldr	r3, [r4, #0]
 800aacc:	4639      	mov	r1, r7
 800aace:	4630      	mov	r0, r6
 800aad0:	eb04 0903 	add.w	r9, r4, r3
 800aad4:	f000 f9dc 	bl	800ae90 <_sbrk_r>
 800aad8:	4581      	cmp	r9, r0
 800aada:	d142      	bne.n	800ab62 <_malloc_r+0xea>
 800aadc:	6821      	ldr	r1, [r4, #0]
 800aade:	1a6d      	subs	r5, r5, r1
 800aae0:	4629      	mov	r1, r5
 800aae2:	4630      	mov	r0, r6
 800aae4:	f7ff ffa6 	bl	800aa34 <sbrk_aligned>
 800aae8:	3001      	adds	r0, #1
 800aaea:	d03a      	beq.n	800ab62 <_malloc_r+0xea>
 800aaec:	6823      	ldr	r3, [r4, #0]
 800aaee:	442b      	add	r3, r5
 800aaf0:	6023      	str	r3, [r4, #0]
 800aaf2:	f8d8 3000 	ldr.w	r3, [r8]
 800aaf6:	685a      	ldr	r2, [r3, #4]
 800aaf8:	bb62      	cbnz	r2, 800ab54 <_malloc_r+0xdc>
 800aafa:	f8c8 7000 	str.w	r7, [r8]
 800aafe:	e00f      	b.n	800ab20 <_malloc_r+0xa8>
 800ab00:	6822      	ldr	r2, [r4, #0]
 800ab02:	1b52      	subs	r2, r2, r5
 800ab04:	d420      	bmi.n	800ab48 <_malloc_r+0xd0>
 800ab06:	2a0b      	cmp	r2, #11
 800ab08:	d917      	bls.n	800ab3a <_malloc_r+0xc2>
 800ab0a:	1961      	adds	r1, r4, r5
 800ab0c:	42a3      	cmp	r3, r4
 800ab0e:	6025      	str	r5, [r4, #0]
 800ab10:	bf18      	it	ne
 800ab12:	6059      	strne	r1, [r3, #4]
 800ab14:	6863      	ldr	r3, [r4, #4]
 800ab16:	bf08      	it	eq
 800ab18:	f8c8 1000 	streq.w	r1, [r8]
 800ab1c:	5162      	str	r2, [r4, r5]
 800ab1e:	604b      	str	r3, [r1, #4]
 800ab20:	4630      	mov	r0, r6
 800ab22:	f000 f82f 	bl	800ab84 <__malloc_unlock>
 800ab26:	f104 000b 	add.w	r0, r4, #11
 800ab2a:	1d23      	adds	r3, r4, #4
 800ab2c:	f020 0007 	bic.w	r0, r0, #7
 800ab30:	1ac2      	subs	r2, r0, r3
 800ab32:	bf1c      	itt	ne
 800ab34:	1a1b      	subne	r3, r3, r0
 800ab36:	50a3      	strne	r3, [r4, r2]
 800ab38:	e7af      	b.n	800aa9a <_malloc_r+0x22>
 800ab3a:	6862      	ldr	r2, [r4, #4]
 800ab3c:	42a3      	cmp	r3, r4
 800ab3e:	bf0c      	ite	eq
 800ab40:	f8c8 2000 	streq.w	r2, [r8]
 800ab44:	605a      	strne	r2, [r3, #4]
 800ab46:	e7eb      	b.n	800ab20 <_malloc_r+0xa8>
 800ab48:	4623      	mov	r3, r4
 800ab4a:	6864      	ldr	r4, [r4, #4]
 800ab4c:	e7ae      	b.n	800aaac <_malloc_r+0x34>
 800ab4e:	463c      	mov	r4, r7
 800ab50:	687f      	ldr	r7, [r7, #4]
 800ab52:	e7b6      	b.n	800aac2 <_malloc_r+0x4a>
 800ab54:	461a      	mov	r2, r3
 800ab56:	685b      	ldr	r3, [r3, #4]
 800ab58:	42a3      	cmp	r3, r4
 800ab5a:	d1fb      	bne.n	800ab54 <_malloc_r+0xdc>
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	6053      	str	r3, [r2, #4]
 800ab60:	e7de      	b.n	800ab20 <_malloc_r+0xa8>
 800ab62:	230c      	movs	r3, #12
 800ab64:	6033      	str	r3, [r6, #0]
 800ab66:	4630      	mov	r0, r6
 800ab68:	f000 f80c 	bl	800ab84 <__malloc_unlock>
 800ab6c:	e794      	b.n	800aa98 <_malloc_r+0x20>
 800ab6e:	6005      	str	r5, [r0, #0]
 800ab70:	e7d6      	b.n	800ab20 <_malloc_r+0xa8>
 800ab72:	bf00      	nop
 800ab74:	20000b10 	.word	0x20000b10

0800ab78 <__malloc_lock>:
 800ab78:	4801      	ldr	r0, [pc, #4]	@ (800ab80 <__malloc_lock+0x8>)
 800ab7a:	f000 b9d6 	b.w	800af2a <__retarget_lock_acquire_recursive>
 800ab7e:	bf00      	nop
 800ab80:	20000c54 	.word	0x20000c54

0800ab84 <__malloc_unlock>:
 800ab84:	4801      	ldr	r0, [pc, #4]	@ (800ab8c <__malloc_unlock+0x8>)
 800ab86:	f000 b9d1 	b.w	800af2c <__retarget_lock_release_recursive>
 800ab8a:	bf00      	nop
 800ab8c:	20000c54 	.word	0x20000c54

0800ab90 <rand>:
 800ab90:	4b16      	ldr	r3, [pc, #88]	@ (800abec <rand+0x5c>)
 800ab92:	b510      	push	{r4, lr}
 800ab94:	681c      	ldr	r4, [r3, #0]
 800ab96:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ab98:	b9b3      	cbnz	r3, 800abc8 <rand+0x38>
 800ab9a:	2018      	movs	r0, #24
 800ab9c:	f7ff ff3a 	bl	800aa14 <malloc>
 800aba0:	4602      	mov	r2, r0
 800aba2:	6320      	str	r0, [r4, #48]	@ 0x30
 800aba4:	b920      	cbnz	r0, 800abb0 <rand+0x20>
 800aba6:	4b12      	ldr	r3, [pc, #72]	@ (800abf0 <rand+0x60>)
 800aba8:	4812      	ldr	r0, [pc, #72]	@ (800abf4 <rand+0x64>)
 800abaa:	2152      	movs	r1, #82	@ 0x52
 800abac:	f000 f9ce 	bl	800af4c <__assert_func>
 800abb0:	4911      	ldr	r1, [pc, #68]	@ (800abf8 <rand+0x68>)
 800abb2:	4b12      	ldr	r3, [pc, #72]	@ (800abfc <rand+0x6c>)
 800abb4:	e9c0 1300 	strd	r1, r3, [r0]
 800abb8:	4b11      	ldr	r3, [pc, #68]	@ (800ac00 <rand+0x70>)
 800abba:	6083      	str	r3, [r0, #8]
 800abbc:	230b      	movs	r3, #11
 800abbe:	8183      	strh	r3, [r0, #12]
 800abc0:	2100      	movs	r1, #0
 800abc2:	2001      	movs	r0, #1
 800abc4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800abc8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800abca:	480e      	ldr	r0, [pc, #56]	@ (800ac04 <rand+0x74>)
 800abcc:	690b      	ldr	r3, [r1, #16]
 800abce:	694c      	ldr	r4, [r1, #20]
 800abd0:	4a0d      	ldr	r2, [pc, #52]	@ (800ac08 <rand+0x78>)
 800abd2:	4358      	muls	r0, r3
 800abd4:	fb02 0004 	mla	r0, r2, r4, r0
 800abd8:	fba3 3202 	umull	r3, r2, r3, r2
 800abdc:	3301      	adds	r3, #1
 800abde:	eb40 0002 	adc.w	r0, r0, r2
 800abe2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800abe6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800abea:	bd10      	pop	{r4, pc}
 800abec:	20000038 	.word	0x20000038
 800abf0:	0800ca94 	.word	0x0800ca94
 800abf4:	0800caab 	.word	0x0800caab
 800abf8:	abcd330e 	.word	0xabcd330e
 800abfc:	e66d1234 	.word	0xe66d1234
 800ac00:	0005deec 	.word	0x0005deec
 800ac04:	5851f42d 	.word	0x5851f42d
 800ac08:	4c957f2d 	.word	0x4c957f2d

0800ac0c <std>:
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	b510      	push	{r4, lr}
 800ac10:	4604      	mov	r4, r0
 800ac12:	e9c0 3300 	strd	r3, r3, [r0]
 800ac16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ac1a:	6083      	str	r3, [r0, #8]
 800ac1c:	8181      	strh	r1, [r0, #12]
 800ac1e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ac20:	81c2      	strh	r2, [r0, #14]
 800ac22:	6183      	str	r3, [r0, #24]
 800ac24:	4619      	mov	r1, r3
 800ac26:	2208      	movs	r2, #8
 800ac28:	305c      	adds	r0, #92	@ 0x5c
 800ac2a:	f000 f8f4 	bl	800ae16 <memset>
 800ac2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ac64 <std+0x58>)
 800ac30:	6263      	str	r3, [r4, #36]	@ 0x24
 800ac32:	4b0d      	ldr	r3, [pc, #52]	@ (800ac68 <std+0x5c>)
 800ac34:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ac36:	4b0d      	ldr	r3, [pc, #52]	@ (800ac6c <std+0x60>)
 800ac38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ac3a:	4b0d      	ldr	r3, [pc, #52]	@ (800ac70 <std+0x64>)
 800ac3c:	6323      	str	r3, [r4, #48]	@ 0x30
 800ac3e:	4b0d      	ldr	r3, [pc, #52]	@ (800ac74 <std+0x68>)
 800ac40:	6224      	str	r4, [r4, #32]
 800ac42:	429c      	cmp	r4, r3
 800ac44:	d006      	beq.n	800ac54 <std+0x48>
 800ac46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ac4a:	4294      	cmp	r4, r2
 800ac4c:	d002      	beq.n	800ac54 <std+0x48>
 800ac4e:	33d0      	adds	r3, #208	@ 0xd0
 800ac50:	429c      	cmp	r4, r3
 800ac52:	d105      	bne.n	800ac60 <std+0x54>
 800ac54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac5c:	f000 b964 	b.w	800af28 <__retarget_lock_init_recursive>
 800ac60:	bd10      	pop	{r4, pc}
 800ac62:	bf00      	nop
 800ac64:	0800ad91 	.word	0x0800ad91
 800ac68:	0800adb3 	.word	0x0800adb3
 800ac6c:	0800adeb 	.word	0x0800adeb
 800ac70:	0800ae0f 	.word	0x0800ae0f
 800ac74:	20000b14 	.word	0x20000b14

0800ac78 <stdio_exit_handler>:
 800ac78:	4a02      	ldr	r2, [pc, #8]	@ (800ac84 <stdio_exit_handler+0xc>)
 800ac7a:	4903      	ldr	r1, [pc, #12]	@ (800ac88 <stdio_exit_handler+0x10>)
 800ac7c:	4803      	ldr	r0, [pc, #12]	@ (800ac8c <stdio_exit_handler+0x14>)
 800ac7e:	f000 b869 	b.w	800ad54 <_fwalk_sglue>
 800ac82:	bf00      	nop
 800ac84:	2000002c 	.word	0x2000002c
 800ac88:	0800b125 	.word	0x0800b125
 800ac8c:	2000003c 	.word	0x2000003c

0800ac90 <cleanup_stdio>:
 800ac90:	6841      	ldr	r1, [r0, #4]
 800ac92:	4b0c      	ldr	r3, [pc, #48]	@ (800acc4 <cleanup_stdio+0x34>)
 800ac94:	4299      	cmp	r1, r3
 800ac96:	b510      	push	{r4, lr}
 800ac98:	4604      	mov	r4, r0
 800ac9a:	d001      	beq.n	800aca0 <cleanup_stdio+0x10>
 800ac9c:	f000 fa42 	bl	800b124 <_fflush_r>
 800aca0:	68a1      	ldr	r1, [r4, #8]
 800aca2:	4b09      	ldr	r3, [pc, #36]	@ (800acc8 <cleanup_stdio+0x38>)
 800aca4:	4299      	cmp	r1, r3
 800aca6:	d002      	beq.n	800acae <cleanup_stdio+0x1e>
 800aca8:	4620      	mov	r0, r4
 800acaa:	f000 fa3b 	bl	800b124 <_fflush_r>
 800acae:	68e1      	ldr	r1, [r4, #12]
 800acb0:	4b06      	ldr	r3, [pc, #24]	@ (800accc <cleanup_stdio+0x3c>)
 800acb2:	4299      	cmp	r1, r3
 800acb4:	d004      	beq.n	800acc0 <cleanup_stdio+0x30>
 800acb6:	4620      	mov	r0, r4
 800acb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acbc:	f000 ba32 	b.w	800b124 <_fflush_r>
 800acc0:	bd10      	pop	{r4, pc}
 800acc2:	bf00      	nop
 800acc4:	20000b14 	.word	0x20000b14
 800acc8:	20000b7c 	.word	0x20000b7c
 800accc:	20000be4 	.word	0x20000be4

0800acd0 <global_stdio_init.part.0>:
 800acd0:	b510      	push	{r4, lr}
 800acd2:	4b0b      	ldr	r3, [pc, #44]	@ (800ad00 <global_stdio_init.part.0+0x30>)
 800acd4:	4c0b      	ldr	r4, [pc, #44]	@ (800ad04 <global_stdio_init.part.0+0x34>)
 800acd6:	4a0c      	ldr	r2, [pc, #48]	@ (800ad08 <global_stdio_init.part.0+0x38>)
 800acd8:	601a      	str	r2, [r3, #0]
 800acda:	4620      	mov	r0, r4
 800acdc:	2200      	movs	r2, #0
 800acde:	2104      	movs	r1, #4
 800ace0:	f7ff ff94 	bl	800ac0c <std>
 800ace4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ace8:	2201      	movs	r2, #1
 800acea:	2109      	movs	r1, #9
 800acec:	f7ff ff8e 	bl	800ac0c <std>
 800acf0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800acf4:	2202      	movs	r2, #2
 800acf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acfa:	2112      	movs	r1, #18
 800acfc:	f7ff bf86 	b.w	800ac0c <std>
 800ad00:	20000c4c 	.word	0x20000c4c
 800ad04:	20000b14 	.word	0x20000b14
 800ad08:	0800ac79 	.word	0x0800ac79

0800ad0c <__sfp_lock_acquire>:
 800ad0c:	4801      	ldr	r0, [pc, #4]	@ (800ad14 <__sfp_lock_acquire+0x8>)
 800ad0e:	f000 b90c 	b.w	800af2a <__retarget_lock_acquire_recursive>
 800ad12:	bf00      	nop
 800ad14:	20000c55 	.word	0x20000c55

0800ad18 <__sfp_lock_release>:
 800ad18:	4801      	ldr	r0, [pc, #4]	@ (800ad20 <__sfp_lock_release+0x8>)
 800ad1a:	f000 b907 	b.w	800af2c <__retarget_lock_release_recursive>
 800ad1e:	bf00      	nop
 800ad20:	20000c55 	.word	0x20000c55

0800ad24 <__sinit>:
 800ad24:	b510      	push	{r4, lr}
 800ad26:	4604      	mov	r4, r0
 800ad28:	f7ff fff0 	bl	800ad0c <__sfp_lock_acquire>
 800ad2c:	6a23      	ldr	r3, [r4, #32]
 800ad2e:	b11b      	cbz	r3, 800ad38 <__sinit+0x14>
 800ad30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad34:	f7ff bff0 	b.w	800ad18 <__sfp_lock_release>
 800ad38:	4b04      	ldr	r3, [pc, #16]	@ (800ad4c <__sinit+0x28>)
 800ad3a:	6223      	str	r3, [r4, #32]
 800ad3c:	4b04      	ldr	r3, [pc, #16]	@ (800ad50 <__sinit+0x2c>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d1f5      	bne.n	800ad30 <__sinit+0xc>
 800ad44:	f7ff ffc4 	bl	800acd0 <global_stdio_init.part.0>
 800ad48:	e7f2      	b.n	800ad30 <__sinit+0xc>
 800ad4a:	bf00      	nop
 800ad4c:	0800ac91 	.word	0x0800ac91
 800ad50:	20000c4c 	.word	0x20000c4c

0800ad54 <_fwalk_sglue>:
 800ad54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad58:	4607      	mov	r7, r0
 800ad5a:	4688      	mov	r8, r1
 800ad5c:	4614      	mov	r4, r2
 800ad5e:	2600      	movs	r6, #0
 800ad60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad64:	f1b9 0901 	subs.w	r9, r9, #1
 800ad68:	d505      	bpl.n	800ad76 <_fwalk_sglue+0x22>
 800ad6a:	6824      	ldr	r4, [r4, #0]
 800ad6c:	2c00      	cmp	r4, #0
 800ad6e:	d1f7      	bne.n	800ad60 <_fwalk_sglue+0xc>
 800ad70:	4630      	mov	r0, r6
 800ad72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad76:	89ab      	ldrh	r3, [r5, #12]
 800ad78:	2b01      	cmp	r3, #1
 800ad7a:	d907      	bls.n	800ad8c <_fwalk_sglue+0x38>
 800ad7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad80:	3301      	adds	r3, #1
 800ad82:	d003      	beq.n	800ad8c <_fwalk_sglue+0x38>
 800ad84:	4629      	mov	r1, r5
 800ad86:	4638      	mov	r0, r7
 800ad88:	47c0      	blx	r8
 800ad8a:	4306      	orrs	r6, r0
 800ad8c:	3568      	adds	r5, #104	@ 0x68
 800ad8e:	e7e9      	b.n	800ad64 <_fwalk_sglue+0x10>

0800ad90 <__sread>:
 800ad90:	b510      	push	{r4, lr}
 800ad92:	460c      	mov	r4, r1
 800ad94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad98:	f000 f868 	bl	800ae6c <_read_r>
 800ad9c:	2800      	cmp	r0, #0
 800ad9e:	bfab      	itete	ge
 800ada0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ada2:	89a3      	ldrhlt	r3, [r4, #12]
 800ada4:	181b      	addge	r3, r3, r0
 800ada6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800adaa:	bfac      	ite	ge
 800adac:	6563      	strge	r3, [r4, #84]	@ 0x54
 800adae:	81a3      	strhlt	r3, [r4, #12]
 800adb0:	bd10      	pop	{r4, pc}

0800adb2 <__swrite>:
 800adb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adb6:	461f      	mov	r7, r3
 800adb8:	898b      	ldrh	r3, [r1, #12]
 800adba:	05db      	lsls	r3, r3, #23
 800adbc:	4605      	mov	r5, r0
 800adbe:	460c      	mov	r4, r1
 800adc0:	4616      	mov	r6, r2
 800adc2:	d505      	bpl.n	800add0 <__swrite+0x1e>
 800adc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adc8:	2302      	movs	r3, #2
 800adca:	2200      	movs	r2, #0
 800adcc:	f000 f83c 	bl	800ae48 <_lseek_r>
 800add0:	89a3      	ldrh	r3, [r4, #12]
 800add2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800add6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800adda:	81a3      	strh	r3, [r4, #12]
 800addc:	4632      	mov	r2, r6
 800adde:	463b      	mov	r3, r7
 800ade0:	4628      	mov	r0, r5
 800ade2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ade6:	f000 b863 	b.w	800aeb0 <_write_r>

0800adea <__sseek>:
 800adea:	b510      	push	{r4, lr}
 800adec:	460c      	mov	r4, r1
 800adee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adf2:	f000 f829 	bl	800ae48 <_lseek_r>
 800adf6:	1c43      	adds	r3, r0, #1
 800adf8:	89a3      	ldrh	r3, [r4, #12]
 800adfa:	bf15      	itete	ne
 800adfc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800adfe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ae02:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ae06:	81a3      	strheq	r3, [r4, #12]
 800ae08:	bf18      	it	ne
 800ae0a:	81a3      	strhne	r3, [r4, #12]
 800ae0c:	bd10      	pop	{r4, pc}

0800ae0e <__sclose>:
 800ae0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae12:	f000 b809 	b.w	800ae28 <_close_r>

0800ae16 <memset>:
 800ae16:	4402      	add	r2, r0
 800ae18:	4603      	mov	r3, r0
 800ae1a:	4293      	cmp	r3, r2
 800ae1c:	d100      	bne.n	800ae20 <memset+0xa>
 800ae1e:	4770      	bx	lr
 800ae20:	f803 1b01 	strb.w	r1, [r3], #1
 800ae24:	e7f9      	b.n	800ae1a <memset+0x4>
	...

0800ae28 <_close_r>:
 800ae28:	b538      	push	{r3, r4, r5, lr}
 800ae2a:	4d06      	ldr	r5, [pc, #24]	@ (800ae44 <_close_r+0x1c>)
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	4604      	mov	r4, r0
 800ae30:	4608      	mov	r0, r1
 800ae32:	602b      	str	r3, [r5, #0]
 800ae34:	f7f6 fec2 	bl	8001bbc <_close>
 800ae38:	1c43      	adds	r3, r0, #1
 800ae3a:	d102      	bne.n	800ae42 <_close_r+0x1a>
 800ae3c:	682b      	ldr	r3, [r5, #0]
 800ae3e:	b103      	cbz	r3, 800ae42 <_close_r+0x1a>
 800ae40:	6023      	str	r3, [r4, #0]
 800ae42:	bd38      	pop	{r3, r4, r5, pc}
 800ae44:	20000c50 	.word	0x20000c50

0800ae48 <_lseek_r>:
 800ae48:	b538      	push	{r3, r4, r5, lr}
 800ae4a:	4d07      	ldr	r5, [pc, #28]	@ (800ae68 <_lseek_r+0x20>)
 800ae4c:	4604      	mov	r4, r0
 800ae4e:	4608      	mov	r0, r1
 800ae50:	4611      	mov	r1, r2
 800ae52:	2200      	movs	r2, #0
 800ae54:	602a      	str	r2, [r5, #0]
 800ae56:	461a      	mov	r2, r3
 800ae58:	f7f6 fed7 	bl	8001c0a <_lseek>
 800ae5c:	1c43      	adds	r3, r0, #1
 800ae5e:	d102      	bne.n	800ae66 <_lseek_r+0x1e>
 800ae60:	682b      	ldr	r3, [r5, #0]
 800ae62:	b103      	cbz	r3, 800ae66 <_lseek_r+0x1e>
 800ae64:	6023      	str	r3, [r4, #0]
 800ae66:	bd38      	pop	{r3, r4, r5, pc}
 800ae68:	20000c50 	.word	0x20000c50

0800ae6c <_read_r>:
 800ae6c:	b538      	push	{r3, r4, r5, lr}
 800ae6e:	4d07      	ldr	r5, [pc, #28]	@ (800ae8c <_read_r+0x20>)
 800ae70:	4604      	mov	r4, r0
 800ae72:	4608      	mov	r0, r1
 800ae74:	4611      	mov	r1, r2
 800ae76:	2200      	movs	r2, #0
 800ae78:	602a      	str	r2, [r5, #0]
 800ae7a:	461a      	mov	r2, r3
 800ae7c:	f7f6 fe65 	bl	8001b4a <_read>
 800ae80:	1c43      	adds	r3, r0, #1
 800ae82:	d102      	bne.n	800ae8a <_read_r+0x1e>
 800ae84:	682b      	ldr	r3, [r5, #0]
 800ae86:	b103      	cbz	r3, 800ae8a <_read_r+0x1e>
 800ae88:	6023      	str	r3, [r4, #0]
 800ae8a:	bd38      	pop	{r3, r4, r5, pc}
 800ae8c:	20000c50 	.word	0x20000c50

0800ae90 <_sbrk_r>:
 800ae90:	b538      	push	{r3, r4, r5, lr}
 800ae92:	4d06      	ldr	r5, [pc, #24]	@ (800aeac <_sbrk_r+0x1c>)
 800ae94:	2300      	movs	r3, #0
 800ae96:	4604      	mov	r4, r0
 800ae98:	4608      	mov	r0, r1
 800ae9a:	602b      	str	r3, [r5, #0]
 800ae9c:	f7f6 fec2 	bl	8001c24 <_sbrk>
 800aea0:	1c43      	adds	r3, r0, #1
 800aea2:	d102      	bne.n	800aeaa <_sbrk_r+0x1a>
 800aea4:	682b      	ldr	r3, [r5, #0]
 800aea6:	b103      	cbz	r3, 800aeaa <_sbrk_r+0x1a>
 800aea8:	6023      	str	r3, [r4, #0]
 800aeaa:	bd38      	pop	{r3, r4, r5, pc}
 800aeac:	20000c50 	.word	0x20000c50

0800aeb0 <_write_r>:
 800aeb0:	b538      	push	{r3, r4, r5, lr}
 800aeb2:	4d07      	ldr	r5, [pc, #28]	@ (800aed0 <_write_r+0x20>)
 800aeb4:	4604      	mov	r4, r0
 800aeb6:	4608      	mov	r0, r1
 800aeb8:	4611      	mov	r1, r2
 800aeba:	2200      	movs	r2, #0
 800aebc:	602a      	str	r2, [r5, #0]
 800aebe:	461a      	mov	r2, r3
 800aec0:	f7f6 fe60 	bl	8001b84 <_write>
 800aec4:	1c43      	adds	r3, r0, #1
 800aec6:	d102      	bne.n	800aece <_write_r+0x1e>
 800aec8:	682b      	ldr	r3, [r5, #0]
 800aeca:	b103      	cbz	r3, 800aece <_write_r+0x1e>
 800aecc:	6023      	str	r3, [r4, #0]
 800aece:	bd38      	pop	{r3, r4, r5, pc}
 800aed0:	20000c50 	.word	0x20000c50

0800aed4 <__errno>:
 800aed4:	4b01      	ldr	r3, [pc, #4]	@ (800aedc <__errno+0x8>)
 800aed6:	6818      	ldr	r0, [r3, #0]
 800aed8:	4770      	bx	lr
 800aeda:	bf00      	nop
 800aedc:	20000038 	.word	0x20000038

0800aee0 <__libc_init_array>:
 800aee0:	b570      	push	{r4, r5, r6, lr}
 800aee2:	4d0d      	ldr	r5, [pc, #52]	@ (800af18 <__libc_init_array+0x38>)
 800aee4:	4c0d      	ldr	r4, [pc, #52]	@ (800af1c <__libc_init_array+0x3c>)
 800aee6:	1b64      	subs	r4, r4, r5
 800aee8:	10a4      	asrs	r4, r4, #2
 800aeea:	2600      	movs	r6, #0
 800aeec:	42a6      	cmp	r6, r4
 800aeee:	d109      	bne.n	800af04 <__libc_init_array+0x24>
 800aef0:	4d0b      	ldr	r5, [pc, #44]	@ (800af20 <__libc_init_array+0x40>)
 800aef2:	4c0c      	ldr	r4, [pc, #48]	@ (800af24 <__libc_init_array+0x44>)
 800aef4:	f001 fdb4 	bl	800ca60 <_init>
 800aef8:	1b64      	subs	r4, r4, r5
 800aefa:	10a4      	asrs	r4, r4, #2
 800aefc:	2600      	movs	r6, #0
 800aefe:	42a6      	cmp	r6, r4
 800af00:	d105      	bne.n	800af0e <__libc_init_array+0x2e>
 800af02:	bd70      	pop	{r4, r5, r6, pc}
 800af04:	f855 3b04 	ldr.w	r3, [r5], #4
 800af08:	4798      	blx	r3
 800af0a:	3601      	adds	r6, #1
 800af0c:	e7ee      	b.n	800aeec <__libc_init_array+0xc>
 800af0e:	f855 3b04 	ldr.w	r3, [r5], #4
 800af12:	4798      	blx	r3
 800af14:	3601      	adds	r6, #1
 800af16:	e7f2      	b.n	800aefe <__libc_init_array+0x1e>
 800af18:	0800cd58 	.word	0x0800cd58
 800af1c:	0800cd58 	.word	0x0800cd58
 800af20:	0800cd58 	.word	0x0800cd58
 800af24:	0800cd5c 	.word	0x0800cd5c

0800af28 <__retarget_lock_init_recursive>:
 800af28:	4770      	bx	lr

0800af2a <__retarget_lock_acquire_recursive>:
 800af2a:	4770      	bx	lr

0800af2c <__retarget_lock_release_recursive>:
 800af2c:	4770      	bx	lr

0800af2e <memcpy>:
 800af2e:	440a      	add	r2, r1
 800af30:	4291      	cmp	r1, r2
 800af32:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800af36:	d100      	bne.n	800af3a <memcpy+0xc>
 800af38:	4770      	bx	lr
 800af3a:	b510      	push	{r4, lr}
 800af3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af40:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af44:	4291      	cmp	r1, r2
 800af46:	d1f9      	bne.n	800af3c <memcpy+0xe>
 800af48:	bd10      	pop	{r4, pc}
	...

0800af4c <__assert_func>:
 800af4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800af4e:	4614      	mov	r4, r2
 800af50:	461a      	mov	r2, r3
 800af52:	4b09      	ldr	r3, [pc, #36]	@ (800af78 <__assert_func+0x2c>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	4605      	mov	r5, r0
 800af58:	68d8      	ldr	r0, [r3, #12]
 800af5a:	b954      	cbnz	r4, 800af72 <__assert_func+0x26>
 800af5c:	4b07      	ldr	r3, [pc, #28]	@ (800af7c <__assert_func+0x30>)
 800af5e:	461c      	mov	r4, r3
 800af60:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800af64:	9100      	str	r1, [sp, #0]
 800af66:	462b      	mov	r3, r5
 800af68:	4905      	ldr	r1, [pc, #20]	@ (800af80 <__assert_func+0x34>)
 800af6a:	f000 f903 	bl	800b174 <fiprintf>
 800af6e:	f000 f913 	bl	800b198 <abort>
 800af72:	4b04      	ldr	r3, [pc, #16]	@ (800af84 <__assert_func+0x38>)
 800af74:	e7f4      	b.n	800af60 <__assert_func+0x14>
 800af76:	bf00      	nop
 800af78:	20000038 	.word	0x20000038
 800af7c:	0800cb3e 	.word	0x0800cb3e
 800af80:	0800cb10 	.word	0x0800cb10
 800af84:	0800cb03 	.word	0x0800cb03

0800af88 <_free_r>:
 800af88:	b538      	push	{r3, r4, r5, lr}
 800af8a:	4605      	mov	r5, r0
 800af8c:	2900      	cmp	r1, #0
 800af8e:	d041      	beq.n	800b014 <_free_r+0x8c>
 800af90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af94:	1f0c      	subs	r4, r1, #4
 800af96:	2b00      	cmp	r3, #0
 800af98:	bfb8      	it	lt
 800af9a:	18e4      	addlt	r4, r4, r3
 800af9c:	f7ff fdec 	bl	800ab78 <__malloc_lock>
 800afa0:	4a1d      	ldr	r2, [pc, #116]	@ (800b018 <_free_r+0x90>)
 800afa2:	6813      	ldr	r3, [r2, #0]
 800afa4:	b933      	cbnz	r3, 800afb4 <_free_r+0x2c>
 800afa6:	6063      	str	r3, [r4, #4]
 800afa8:	6014      	str	r4, [r2, #0]
 800afaa:	4628      	mov	r0, r5
 800afac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800afb0:	f7ff bde8 	b.w	800ab84 <__malloc_unlock>
 800afb4:	42a3      	cmp	r3, r4
 800afb6:	d908      	bls.n	800afca <_free_r+0x42>
 800afb8:	6820      	ldr	r0, [r4, #0]
 800afba:	1821      	adds	r1, r4, r0
 800afbc:	428b      	cmp	r3, r1
 800afbe:	bf01      	itttt	eq
 800afc0:	6819      	ldreq	r1, [r3, #0]
 800afc2:	685b      	ldreq	r3, [r3, #4]
 800afc4:	1809      	addeq	r1, r1, r0
 800afc6:	6021      	streq	r1, [r4, #0]
 800afc8:	e7ed      	b.n	800afa6 <_free_r+0x1e>
 800afca:	461a      	mov	r2, r3
 800afcc:	685b      	ldr	r3, [r3, #4]
 800afce:	b10b      	cbz	r3, 800afd4 <_free_r+0x4c>
 800afd0:	42a3      	cmp	r3, r4
 800afd2:	d9fa      	bls.n	800afca <_free_r+0x42>
 800afd4:	6811      	ldr	r1, [r2, #0]
 800afd6:	1850      	adds	r0, r2, r1
 800afd8:	42a0      	cmp	r0, r4
 800afda:	d10b      	bne.n	800aff4 <_free_r+0x6c>
 800afdc:	6820      	ldr	r0, [r4, #0]
 800afde:	4401      	add	r1, r0
 800afe0:	1850      	adds	r0, r2, r1
 800afe2:	4283      	cmp	r3, r0
 800afe4:	6011      	str	r1, [r2, #0]
 800afe6:	d1e0      	bne.n	800afaa <_free_r+0x22>
 800afe8:	6818      	ldr	r0, [r3, #0]
 800afea:	685b      	ldr	r3, [r3, #4]
 800afec:	6053      	str	r3, [r2, #4]
 800afee:	4408      	add	r0, r1
 800aff0:	6010      	str	r0, [r2, #0]
 800aff2:	e7da      	b.n	800afaa <_free_r+0x22>
 800aff4:	d902      	bls.n	800affc <_free_r+0x74>
 800aff6:	230c      	movs	r3, #12
 800aff8:	602b      	str	r3, [r5, #0]
 800affa:	e7d6      	b.n	800afaa <_free_r+0x22>
 800affc:	6820      	ldr	r0, [r4, #0]
 800affe:	1821      	adds	r1, r4, r0
 800b000:	428b      	cmp	r3, r1
 800b002:	bf04      	itt	eq
 800b004:	6819      	ldreq	r1, [r3, #0]
 800b006:	685b      	ldreq	r3, [r3, #4]
 800b008:	6063      	str	r3, [r4, #4]
 800b00a:	bf04      	itt	eq
 800b00c:	1809      	addeq	r1, r1, r0
 800b00e:	6021      	streq	r1, [r4, #0]
 800b010:	6054      	str	r4, [r2, #4]
 800b012:	e7ca      	b.n	800afaa <_free_r+0x22>
 800b014:	bd38      	pop	{r3, r4, r5, pc}
 800b016:	bf00      	nop
 800b018:	20000b10 	.word	0x20000b10

0800b01c <__sflush_r>:
 800b01c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b024:	0716      	lsls	r6, r2, #28
 800b026:	4605      	mov	r5, r0
 800b028:	460c      	mov	r4, r1
 800b02a:	d454      	bmi.n	800b0d6 <__sflush_r+0xba>
 800b02c:	684b      	ldr	r3, [r1, #4]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	dc02      	bgt.n	800b038 <__sflush_r+0x1c>
 800b032:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b034:	2b00      	cmp	r3, #0
 800b036:	dd48      	ble.n	800b0ca <__sflush_r+0xae>
 800b038:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b03a:	2e00      	cmp	r6, #0
 800b03c:	d045      	beq.n	800b0ca <__sflush_r+0xae>
 800b03e:	2300      	movs	r3, #0
 800b040:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b044:	682f      	ldr	r7, [r5, #0]
 800b046:	6a21      	ldr	r1, [r4, #32]
 800b048:	602b      	str	r3, [r5, #0]
 800b04a:	d030      	beq.n	800b0ae <__sflush_r+0x92>
 800b04c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b04e:	89a3      	ldrh	r3, [r4, #12]
 800b050:	0759      	lsls	r1, r3, #29
 800b052:	d505      	bpl.n	800b060 <__sflush_r+0x44>
 800b054:	6863      	ldr	r3, [r4, #4]
 800b056:	1ad2      	subs	r2, r2, r3
 800b058:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b05a:	b10b      	cbz	r3, 800b060 <__sflush_r+0x44>
 800b05c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b05e:	1ad2      	subs	r2, r2, r3
 800b060:	2300      	movs	r3, #0
 800b062:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b064:	6a21      	ldr	r1, [r4, #32]
 800b066:	4628      	mov	r0, r5
 800b068:	47b0      	blx	r6
 800b06a:	1c43      	adds	r3, r0, #1
 800b06c:	89a3      	ldrh	r3, [r4, #12]
 800b06e:	d106      	bne.n	800b07e <__sflush_r+0x62>
 800b070:	6829      	ldr	r1, [r5, #0]
 800b072:	291d      	cmp	r1, #29
 800b074:	d82b      	bhi.n	800b0ce <__sflush_r+0xb2>
 800b076:	4a2a      	ldr	r2, [pc, #168]	@ (800b120 <__sflush_r+0x104>)
 800b078:	410a      	asrs	r2, r1
 800b07a:	07d6      	lsls	r6, r2, #31
 800b07c:	d427      	bmi.n	800b0ce <__sflush_r+0xb2>
 800b07e:	2200      	movs	r2, #0
 800b080:	6062      	str	r2, [r4, #4]
 800b082:	04d9      	lsls	r1, r3, #19
 800b084:	6922      	ldr	r2, [r4, #16]
 800b086:	6022      	str	r2, [r4, #0]
 800b088:	d504      	bpl.n	800b094 <__sflush_r+0x78>
 800b08a:	1c42      	adds	r2, r0, #1
 800b08c:	d101      	bne.n	800b092 <__sflush_r+0x76>
 800b08e:	682b      	ldr	r3, [r5, #0]
 800b090:	b903      	cbnz	r3, 800b094 <__sflush_r+0x78>
 800b092:	6560      	str	r0, [r4, #84]	@ 0x54
 800b094:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b096:	602f      	str	r7, [r5, #0]
 800b098:	b1b9      	cbz	r1, 800b0ca <__sflush_r+0xae>
 800b09a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b09e:	4299      	cmp	r1, r3
 800b0a0:	d002      	beq.n	800b0a8 <__sflush_r+0x8c>
 800b0a2:	4628      	mov	r0, r5
 800b0a4:	f7ff ff70 	bl	800af88 <_free_r>
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	6363      	str	r3, [r4, #52]	@ 0x34
 800b0ac:	e00d      	b.n	800b0ca <__sflush_r+0xae>
 800b0ae:	2301      	movs	r3, #1
 800b0b0:	4628      	mov	r0, r5
 800b0b2:	47b0      	blx	r6
 800b0b4:	4602      	mov	r2, r0
 800b0b6:	1c50      	adds	r0, r2, #1
 800b0b8:	d1c9      	bne.n	800b04e <__sflush_r+0x32>
 800b0ba:	682b      	ldr	r3, [r5, #0]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d0c6      	beq.n	800b04e <__sflush_r+0x32>
 800b0c0:	2b1d      	cmp	r3, #29
 800b0c2:	d001      	beq.n	800b0c8 <__sflush_r+0xac>
 800b0c4:	2b16      	cmp	r3, #22
 800b0c6:	d11e      	bne.n	800b106 <__sflush_r+0xea>
 800b0c8:	602f      	str	r7, [r5, #0]
 800b0ca:	2000      	movs	r0, #0
 800b0cc:	e022      	b.n	800b114 <__sflush_r+0xf8>
 800b0ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0d2:	b21b      	sxth	r3, r3
 800b0d4:	e01b      	b.n	800b10e <__sflush_r+0xf2>
 800b0d6:	690f      	ldr	r7, [r1, #16]
 800b0d8:	2f00      	cmp	r7, #0
 800b0da:	d0f6      	beq.n	800b0ca <__sflush_r+0xae>
 800b0dc:	0793      	lsls	r3, r2, #30
 800b0de:	680e      	ldr	r6, [r1, #0]
 800b0e0:	bf08      	it	eq
 800b0e2:	694b      	ldreq	r3, [r1, #20]
 800b0e4:	600f      	str	r7, [r1, #0]
 800b0e6:	bf18      	it	ne
 800b0e8:	2300      	movne	r3, #0
 800b0ea:	eba6 0807 	sub.w	r8, r6, r7
 800b0ee:	608b      	str	r3, [r1, #8]
 800b0f0:	f1b8 0f00 	cmp.w	r8, #0
 800b0f4:	dde9      	ble.n	800b0ca <__sflush_r+0xae>
 800b0f6:	6a21      	ldr	r1, [r4, #32]
 800b0f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b0fa:	4643      	mov	r3, r8
 800b0fc:	463a      	mov	r2, r7
 800b0fe:	4628      	mov	r0, r5
 800b100:	47b0      	blx	r6
 800b102:	2800      	cmp	r0, #0
 800b104:	dc08      	bgt.n	800b118 <__sflush_r+0xfc>
 800b106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b10a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b10e:	81a3      	strh	r3, [r4, #12]
 800b110:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b114:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b118:	4407      	add	r7, r0
 800b11a:	eba8 0800 	sub.w	r8, r8, r0
 800b11e:	e7e7      	b.n	800b0f0 <__sflush_r+0xd4>
 800b120:	dfbffffe 	.word	0xdfbffffe

0800b124 <_fflush_r>:
 800b124:	b538      	push	{r3, r4, r5, lr}
 800b126:	690b      	ldr	r3, [r1, #16]
 800b128:	4605      	mov	r5, r0
 800b12a:	460c      	mov	r4, r1
 800b12c:	b913      	cbnz	r3, 800b134 <_fflush_r+0x10>
 800b12e:	2500      	movs	r5, #0
 800b130:	4628      	mov	r0, r5
 800b132:	bd38      	pop	{r3, r4, r5, pc}
 800b134:	b118      	cbz	r0, 800b13e <_fflush_r+0x1a>
 800b136:	6a03      	ldr	r3, [r0, #32]
 800b138:	b90b      	cbnz	r3, 800b13e <_fflush_r+0x1a>
 800b13a:	f7ff fdf3 	bl	800ad24 <__sinit>
 800b13e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d0f3      	beq.n	800b12e <_fflush_r+0xa>
 800b146:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b148:	07d0      	lsls	r0, r2, #31
 800b14a:	d404      	bmi.n	800b156 <_fflush_r+0x32>
 800b14c:	0599      	lsls	r1, r3, #22
 800b14e:	d402      	bmi.n	800b156 <_fflush_r+0x32>
 800b150:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b152:	f7ff feea 	bl	800af2a <__retarget_lock_acquire_recursive>
 800b156:	4628      	mov	r0, r5
 800b158:	4621      	mov	r1, r4
 800b15a:	f7ff ff5f 	bl	800b01c <__sflush_r>
 800b15e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b160:	07da      	lsls	r2, r3, #31
 800b162:	4605      	mov	r5, r0
 800b164:	d4e4      	bmi.n	800b130 <_fflush_r+0xc>
 800b166:	89a3      	ldrh	r3, [r4, #12]
 800b168:	059b      	lsls	r3, r3, #22
 800b16a:	d4e1      	bmi.n	800b130 <_fflush_r+0xc>
 800b16c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b16e:	f7ff fedd 	bl	800af2c <__retarget_lock_release_recursive>
 800b172:	e7dd      	b.n	800b130 <_fflush_r+0xc>

0800b174 <fiprintf>:
 800b174:	b40e      	push	{r1, r2, r3}
 800b176:	b503      	push	{r0, r1, lr}
 800b178:	4601      	mov	r1, r0
 800b17a:	ab03      	add	r3, sp, #12
 800b17c:	4805      	ldr	r0, [pc, #20]	@ (800b194 <fiprintf+0x20>)
 800b17e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b182:	6800      	ldr	r0, [r0, #0]
 800b184:	9301      	str	r3, [sp, #4]
 800b186:	f000 f837 	bl	800b1f8 <_vfiprintf_r>
 800b18a:	b002      	add	sp, #8
 800b18c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b190:	b003      	add	sp, #12
 800b192:	4770      	bx	lr
 800b194:	20000038 	.word	0x20000038

0800b198 <abort>:
 800b198:	b508      	push	{r3, lr}
 800b19a:	2006      	movs	r0, #6
 800b19c:	f000 fb8e 	bl	800b8bc <raise>
 800b1a0:	2001      	movs	r0, #1
 800b1a2:	f7f6 fcc7 	bl	8001b34 <_exit>

0800b1a6 <__sfputc_r>:
 800b1a6:	6893      	ldr	r3, [r2, #8]
 800b1a8:	3b01      	subs	r3, #1
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	b410      	push	{r4}
 800b1ae:	6093      	str	r3, [r2, #8]
 800b1b0:	da08      	bge.n	800b1c4 <__sfputc_r+0x1e>
 800b1b2:	6994      	ldr	r4, [r2, #24]
 800b1b4:	42a3      	cmp	r3, r4
 800b1b6:	db01      	blt.n	800b1bc <__sfputc_r+0x16>
 800b1b8:	290a      	cmp	r1, #10
 800b1ba:	d103      	bne.n	800b1c4 <__sfputc_r+0x1e>
 800b1bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1c0:	f000 bac0 	b.w	800b744 <__swbuf_r>
 800b1c4:	6813      	ldr	r3, [r2, #0]
 800b1c6:	1c58      	adds	r0, r3, #1
 800b1c8:	6010      	str	r0, [r2, #0]
 800b1ca:	7019      	strb	r1, [r3, #0]
 800b1cc:	4608      	mov	r0, r1
 800b1ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1d2:	4770      	bx	lr

0800b1d4 <__sfputs_r>:
 800b1d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1d6:	4606      	mov	r6, r0
 800b1d8:	460f      	mov	r7, r1
 800b1da:	4614      	mov	r4, r2
 800b1dc:	18d5      	adds	r5, r2, r3
 800b1de:	42ac      	cmp	r4, r5
 800b1e0:	d101      	bne.n	800b1e6 <__sfputs_r+0x12>
 800b1e2:	2000      	movs	r0, #0
 800b1e4:	e007      	b.n	800b1f6 <__sfputs_r+0x22>
 800b1e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1ea:	463a      	mov	r2, r7
 800b1ec:	4630      	mov	r0, r6
 800b1ee:	f7ff ffda 	bl	800b1a6 <__sfputc_r>
 800b1f2:	1c43      	adds	r3, r0, #1
 800b1f4:	d1f3      	bne.n	800b1de <__sfputs_r+0xa>
 800b1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b1f8 <_vfiprintf_r>:
 800b1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1fc:	460d      	mov	r5, r1
 800b1fe:	b09d      	sub	sp, #116	@ 0x74
 800b200:	4614      	mov	r4, r2
 800b202:	4698      	mov	r8, r3
 800b204:	4606      	mov	r6, r0
 800b206:	b118      	cbz	r0, 800b210 <_vfiprintf_r+0x18>
 800b208:	6a03      	ldr	r3, [r0, #32]
 800b20a:	b90b      	cbnz	r3, 800b210 <_vfiprintf_r+0x18>
 800b20c:	f7ff fd8a 	bl	800ad24 <__sinit>
 800b210:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b212:	07d9      	lsls	r1, r3, #31
 800b214:	d405      	bmi.n	800b222 <_vfiprintf_r+0x2a>
 800b216:	89ab      	ldrh	r3, [r5, #12]
 800b218:	059a      	lsls	r2, r3, #22
 800b21a:	d402      	bmi.n	800b222 <_vfiprintf_r+0x2a>
 800b21c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b21e:	f7ff fe84 	bl	800af2a <__retarget_lock_acquire_recursive>
 800b222:	89ab      	ldrh	r3, [r5, #12]
 800b224:	071b      	lsls	r3, r3, #28
 800b226:	d501      	bpl.n	800b22c <_vfiprintf_r+0x34>
 800b228:	692b      	ldr	r3, [r5, #16]
 800b22a:	b99b      	cbnz	r3, 800b254 <_vfiprintf_r+0x5c>
 800b22c:	4629      	mov	r1, r5
 800b22e:	4630      	mov	r0, r6
 800b230:	f000 fac6 	bl	800b7c0 <__swsetup_r>
 800b234:	b170      	cbz	r0, 800b254 <_vfiprintf_r+0x5c>
 800b236:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b238:	07dc      	lsls	r4, r3, #31
 800b23a:	d504      	bpl.n	800b246 <_vfiprintf_r+0x4e>
 800b23c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b240:	b01d      	add	sp, #116	@ 0x74
 800b242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b246:	89ab      	ldrh	r3, [r5, #12]
 800b248:	0598      	lsls	r0, r3, #22
 800b24a:	d4f7      	bmi.n	800b23c <_vfiprintf_r+0x44>
 800b24c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b24e:	f7ff fe6d 	bl	800af2c <__retarget_lock_release_recursive>
 800b252:	e7f3      	b.n	800b23c <_vfiprintf_r+0x44>
 800b254:	2300      	movs	r3, #0
 800b256:	9309      	str	r3, [sp, #36]	@ 0x24
 800b258:	2320      	movs	r3, #32
 800b25a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b25e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b262:	2330      	movs	r3, #48	@ 0x30
 800b264:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b414 <_vfiprintf_r+0x21c>
 800b268:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b26c:	f04f 0901 	mov.w	r9, #1
 800b270:	4623      	mov	r3, r4
 800b272:	469a      	mov	sl, r3
 800b274:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b278:	b10a      	cbz	r2, 800b27e <_vfiprintf_r+0x86>
 800b27a:	2a25      	cmp	r2, #37	@ 0x25
 800b27c:	d1f9      	bne.n	800b272 <_vfiprintf_r+0x7a>
 800b27e:	ebba 0b04 	subs.w	fp, sl, r4
 800b282:	d00b      	beq.n	800b29c <_vfiprintf_r+0xa4>
 800b284:	465b      	mov	r3, fp
 800b286:	4622      	mov	r2, r4
 800b288:	4629      	mov	r1, r5
 800b28a:	4630      	mov	r0, r6
 800b28c:	f7ff ffa2 	bl	800b1d4 <__sfputs_r>
 800b290:	3001      	adds	r0, #1
 800b292:	f000 80a7 	beq.w	800b3e4 <_vfiprintf_r+0x1ec>
 800b296:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b298:	445a      	add	r2, fp
 800b29a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b29c:	f89a 3000 	ldrb.w	r3, [sl]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	f000 809f 	beq.w	800b3e4 <_vfiprintf_r+0x1ec>
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b2ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2b0:	f10a 0a01 	add.w	sl, sl, #1
 800b2b4:	9304      	str	r3, [sp, #16]
 800b2b6:	9307      	str	r3, [sp, #28]
 800b2b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b2bc:	931a      	str	r3, [sp, #104]	@ 0x68
 800b2be:	4654      	mov	r4, sl
 800b2c0:	2205      	movs	r2, #5
 800b2c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2c6:	4853      	ldr	r0, [pc, #332]	@ (800b414 <_vfiprintf_r+0x21c>)
 800b2c8:	f7f4 ff82 	bl	80001d0 <memchr>
 800b2cc:	9a04      	ldr	r2, [sp, #16]
 800b2ce:	b9d8      	cbnz	r0, 800b308 <_vfiprintf_r+0x110>
 800b2d0:	06d1      	lsls	r1, r2, #27
 800b2d2:	bf44      	itt	mi
 800b2d4:	2320      	movmi	r3, #32
 800b2d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2da:	0713      	lsls	r3, r2, #28
 800b2dc:	bf44      	itt	mi
 800b2de:	232b      	movmi	r3, #43	@ 0x2b
 800b2e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2e4:	f89a 3000 	ldrb.w	r3, [sl]
 800b2e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2ea:	d015      	beq.n	800b318 <_vfiprintf_r+0x120>
 800b2ec:	9a07      	ldr	r2, [sp, #28]
 800b2ee:	4654      	mov	r4, sl
 800b2f0:	2000      	movs	r0, #0
 800b2f2:	f04f 0c0a 	mov.w	ip, #10
 800b2f6:	4621      	mov	r1, r4
 800b2f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2fc:	3b30      	subs	r3, #48	@ 0x30
 800b2fe:	2b09      	cmp	r3, #9
 800b300:	d94b      	bls.n	800b39a <_vfiprintf_r+0x1a2>
 800b302:	b1b0      	cbz	r0, 800b332 <_vfiprintf_r+0x13a>
 800b304:	9207      	str	r2, [sp, #28]
 800b306:	e014      	b.n	800b332 <_vfiprintf_r+0x13a>
 800b308:	eba0 0308 	sub.w	r3, r0, r8
 800b30c:	fa09 f303 	lsl.w	r3, r9, r3
 800b310:	4313      	orrs	r3, r2
 800b312:	9304      	str	r3, [sp, #16]
 800b314:	46a2      	mov	sl, r4
 800b316:	e7d2      	b.n	800b2be <_vfiprintf_r+0xc6>
 800b318:	9b03      	ldr	r3, [sp, #12]
 800b31a:	1d19      	adds	r1, r3, #4
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	9103      	str	r1, [sp, #12]
 800b320:	2b00      	cmp	r3, #0
 800b322:	bfbb      	ittet	lt
 800b324:	425b      	neglt	r3, r3
 800b326:	f042 0202 	orrlt.w	r2, r2, #2
 800b32a:	9307      	strge	r3, [sp, #28]
 800b32c:	9307      	strlt	r3, [sp, #28]
 800b32e:	bfb8      	it	lt
 800b330:	9204      	strlt	r2, [sp, #16]
 800b332:	7823      	ldrb	r3, [r4, #0]
 800b334:	2b2e      	cmp	r3, #46	@ 0x2e
 800b336:	d10a      	bne.n	800b34e <_vfiprintf_r+0x156>
 800b338:	7863      	ldrb	r3, [r4, #1]
 800b33a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b33c:	d132      	bne.n	800b3a4 <_vfiprintf_r+0x1ac>
 800b33e:	9b03      	ldr	r3, [sp, #12]
 800b340:	1d1a      	adds	r2, r3, #4
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	9203      	str	r2, [sp, #12]
 800b346:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b34a:	3402      	adds	r4, #2
 800b34c:	9305      	str	r3, [sp, #20]
 800b34e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b424 <_vfiprintf_r+0x22c>
 800b352:	7821      	ldrb	r1, [r4, #0]
 800b354:	2203      	movs	r2, #3
 800b356:	4650      	mov	r0, sl
 800b358:	f7f4 ff3a 	bl	80001d0 <memchr>
 800b35c:	b138      	cbz	r0, 800b36e <_vfiprintf_r+0x176>
 800b35e:	9b04      	ldr	r3, [sp, #16]
 800b360:	eba0 000a 	sub.w	r0, r0, sl
 800b364:	2240      	movs	r2, #64	@ 0x40
 800b366:	4082      	lsls	r2, r0
 800b368:	4313      	orrs	r3, r2
 800b36a:	3401      	adds	r4, #1
 800b36c:	9304      	str	r3, [sp, #16]
 800b36e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b372:	4829      	ldr	r0, [pc, #164]	@ (800b418 <_vfiprintf_r+0x220>)
 800b374:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b378:	2206      	movs	r2, #6
 800b37a:	f7f4 ff29 	bl	80001d0 <memchr>
 800b37e:	2800      	cmp	r0, #0
 800b380:	d03f      	beq.n	800b402 <_vfiprintf_r+0x20a>
 800b382:	4b26      	ldr	r3, [pc, #152]	@ (800b41c <_vfiprintf_r+0x224>)
 800b384:	bb1b      	cbnz	r3, 800b3ce <_vfiprintf_r+0x1d6>
 800b386:	9b03      	ldr	r3, [sp, #12]
 800b388:	3307      	adds	r3, #7
 800b38a:	f023 0307 	bic.w	r3, r3, #7
 800b38e:	3308      	adds	r3, #8
 800b390:	9303      	str	r3, [sp, #12]
 800b392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b394:	443b      	add	r3, r7
 800b396:	9309      	str	r3, [sp, #36]	@ 0x24
 800b398:	e76a      	b.n	800b270 <_vfiprintf_r+0x78>
 800b39a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b39e:	460c      	mov	r4, r1
 800b3a0:	2001      	movs	r0, #1
 800b3a2:	e7a8      	b.n	800b2f6 <_vfiprintf_r+0xfe>
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	3401      	adds	r4, #1
 800b3a8:	9305      	str	r3, [sp, #20]
 800b3aa:	4619      	mov	r1, r3
 800b3ac:	f04f 0c0a 	mov.w	ip, #10
 800b3b0:	4620      	mov	r0, r4
 800b3b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3b6:	3a30      	subs	r2, #48	@ 0x30
 800b3b8:	2a09      	cmp	r2, #9
 800b3ba:	d903      	bls.n	800b3c4 <_vfiprintf_r+0x1cc>
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d0c6      	beq.n	800b34e <_vfiprintf_r+0x156>
 800b3c0:	9105      	str	r1, [sp, #20]
 800b3c2:	e7c4      	b.n	800b34e <_vfiprintf_r+0x156>
 800b3c4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3c8:	4604      	mov	r4, r0
 800b3ca:	2301      	movs	r3, #1
 800b3cc:	e7f0      	b.n	800b3b0 <_vfiprintf_r+0x1b8>
 800b3ce:	ab03      	add	r3, sp, #12
 800b3d0:	9300      	str	r3, [sp, #0]
 800b3d2:	462a      	mov	r2, r5
 800b3d4:	4b12      	ldr	r3, [pc, #72]	@ (800b420 <_vfiprintf_r+0x228>)
 800b3d6:	a904      	add	r1, sp, #16
 800b3d8:	4630      	mov	r0, r6
 800b3da:	f3af 8000 	nop.w
 800b3de:	4607      	mov	r7, r0
 800b3e0:	1c78      	adds	r0, r7, #1
 800b3e2:	d1d6      	bne.n	800b392 <_vfiprintf_r+0x19a>
 800b3e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3e6:	07d9      	lsls	r1, r3, #31
 800b3e8:	d405      	bmi.n	800b3f6 <_vfiprintf_r+0x1fe>
 800b3ea:	89ab      	ldrh	r3, [r5, #12]
 800b3ec:	059a      	lsls	r2, r3, #22
 800b3ee:	d402      	bmi.n	800b3f6 <_vfiprintf_r+0x1fe>
 800b3f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3f2:	f7ff fd9b 	bl	800af2c <__retarget_lock_release_recursive>
 800b3f6:	89ab      	ldrh	r3, [r5, #12]
 800b3f8:	065b      	lsls	r3, r3, #25
 800b3fa:	f53f af1f 	bmi.w	800b23c <_vfiprintf_r+0x44>
 800b3fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b400:	e71e      	b.n	800b240 <_vfiprintf_r+0x48>
 800b402:	ab03      	add	r3, sp, #12
 800b404:	9300      	str	r3, [sp, #0]
 800b406:	462a      	mov	r2, r5
 800b408:	4b05      	ldr	r3, [pc, #20]	@ (800b420 <_vfiprintf_r+0x228>)
 800b40a:	a904      	add	r1, sp, #16
 800b40c:	4630      	mov	r0, r6
 800b40e:	f000 f879 	bl	800b504 <_printf_i>
 800b412:	e7e4      	b.n	800b3de <_vfiprintf_r+0x1e6>
 800b414:	0800cb3f 	.word	0x0800cb3f
 800b418:	0800cb49 	.word	0x0800cb49
 800b41c:	00000000 	.word	0x00000000
 800b420:	0800b1d5 	.word	0x0800b1d5
 800b424:	0800cb45 	.word	0x0800cb45

0800b428 <_printf_common>:
 800b428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b42c:	4616      	mov	r6, r2
 800b42e:	4698      	mov	r8, r3
 800b430:	688a      	ldr	r2, [r1, #8]
 800b432:	690b      	ldr	r3, [r1, #16]
 800b434:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b438:	4293      	cmp	r3, r2
 800b43a:	bfb8      	it	lt
 800b43c:	4613      	movlt	r3, r2
 800b43e:	6033      	str	r3, [r6, #0]
 800b440:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b444:	4607      	mov	r7, r0
 800b446:	460c      	mov	r4, r1
 800b448:	b10a      	cbz	r2, 800b44e <_printf_common+0x26>
 800b44a:	3301      	adds	r3, #1
 800b44c:	6033      	str	r3, [r6, #0]
 800b44e:	6823      	ldr	r3, [r4, #0]
 800b450:	0699      	lsls	r1, r3, #26
 800b452:	bf42      	ittt	mi
 800b454:	6833      	ldrmi	r3, [r6, #0]
 800b456:	3302      	addmi	r3, #2
 800b458:	6033      	strmi	r3, [r6, #0]
 800b45a:	6825      	ldr	r5, [r4, #0]
 800b45c:	f015 0506 	ands.w	r5, r5, #6
 800b460:	d106      	bne.n	800b470 <_printf_common+0x48>
 800b462:	f104 0a19 	add.w	sl, r4, #25
 800b466:	68e3      	ldr	r3, [r4, #12]
 800b468:	6832      	ldr	r2, [r6, #0]
 800b46a:	1a9b      	subs	r3, r3, r2
 800b46c:	42ab      	cmp	r3, r5
 800b46e:	dc26      	bgt.n	800b4be <_printf_common+0x96>
 800b470:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b474:	6822      	ldr	r2, [r4, #0]
 800b476:	3b00      	subs	r3, #0
 800b478:	bf18      	it	ne
 800b47a:	2301      	movne	r3, #1
 800b47c:	0692      	lsls	r2, r2, #26
 800b47e:	d42b      	bmi.n	800b4d8 <_printf_common+0xb0>
 800b480:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b484:	4641      	mov	r1, r8
 800b486:	4638      	mov	r0, r7
 800b488:	47c8      	blx	r9
 800b48a:	3001      	adds	r0, #1
 800b48c:	d01e      	beq.n	800b4cc <_printf_common+0xa4>
 800b48e:	6823      	ldr	r3, [r4, #0]
 800b490:	6922      	ldr	r2, [r4, #16]
 800b492:	f003 0306 	and.w	r3, r3, #6
 800b496:	2b04      	cmp	r3, #4
 800b498:	bf02      	ittt	eq
 800b49a:	68e5      	ldreq	r5, [r4, #12]
 800b49c:	6833      	ldreq	r3, [r6, #0]
 800b49e:	1aed      	subeq	r5, r5, r3
 800b4a0:	68a3      	ldr	r3, [r4, #8]
 800b4a2:	bf0c      	ite	eq
 800b4a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b4a8:	2500      	movne	r5, #0
 800b4aa:	4293      	cmp	r3, r2
 800b4ac:	bfc4      	itt	gt
 800b4ae:	1a9b      	subgt	r3, r3, r2
 800b4b0:	18ed      	addgt	r5, r5, r3
 800b4b2:	2600      	movs	r6, #0
 800b4b4:	341a      	adds	r4, #26
 800b4b6:	42b5      	cmp	r5, r6
 800b4b8:	d11a      	bne.n	800b4f0 <_printf_common+0xc8>
 800b4ba:	2000      	movs	r0, #0
 800b4bc:	e008      	b.n	800b4d0 <_printf_common+0xa8>
 800b4be:	2301      	movs	r3, #1
 800b4c0:	4652      	mov	r2, sl
 800b4c2:	4641      	mov	r1, r8
 800b4c4:	4638      	mov	r0, r7
 800b4c6:	47c8      	blx	r9
 800b4c8:	3001      	adds	r0, #1
 800b4ca:	d103      	bne.n	800b4d4 <_printf_common+0xac>
 800b4cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b4d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4d4:	3501      	adds	r5, #1
 800b4d6:	e7c6      	b.n	800b466 <_printf_common+0x3e>
 800b4d8:	18e1      	adds	r1, r4, r3
 800b4da:	1c5a      	adds	r2, r3, #1
 800b4dc:	2030      	movs	r0, #48	@ 0x30
 800b4de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b4e2:	4422      	add	r2, r4
 800b4e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b4e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b4ec:	3302      	adds	r3, #2
 800b4ee:	e7c7      	b.n	800b480 <_printf_common+0x58>
 800b4f0:	2301      	movs	r3, #1
 800b4f2:	4622      	mov	r2, r4
 800b4f4:	4641      	mov	r1, r8
 800b4f6:	4638      	mov	r0, r7
 800b4f8:	47c8      	blx	r9
 800b4fa:	3001      	adds	r0, #1
 800b4fc:	d0e6      	beq.n	800b4cc <_printf_common+0xa4>
 800b4fe:	3601      	adds	r6, #1
 800b500:	e7d9      	b.n	800b4b6 <_printf_common+0x8e>
	...

0800b504 <_printf_i>:
 800b504:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b508:	7e0f      	ldrb	r7, [r1, #24]
 800b50a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b50c:	2f78      	cmp	r7, #120	@ 0x78
 800b50e:	4691      	mov	r9, r2
 800b510:	4680      	mov	r8, r0
 800b512:	460c      	mov	r4, r1
 800b514:	469a      	mov	sl, r3
 800b516:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b51a:	d807      	bhi.n	800b52c <_printf_i+0x28>
 800b51c:	2f62      	cmp	r7, #98	@ 0x62
 800b51e:	d80a      	bhi.n	800b536 <_printf_i+0x32>
 800b520:	2f00      	cmp	r7, #0
 800b522:	f000 80d2 	beq.w	800b6ca <_printf_i+0x1c6>
 800b526:	2f58      	cmp	r7, #88	@ 0x58
 800b528:	f000 80b9 	beq.w	800b69e <_printf_i+0x19a>
 800b52c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b530:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b534:	e03a      	b.n	800b5ac <_printf_i+0xa8>
 800b536:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b53a:	2b15      	cmp	r3, #21
 800b53c:	d8f6      	bhi.n	800b52c <_printf_i+0x28>
 800b53e:	a101      	add	r1, pc, #4	@ (adr r1, 800b544 <_printf_i+0x40>)
 800b540:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b544:	0800b59d 	.word	0x0800b59d
 800b548:	0800b5b1 	.word	0x0800b5b1
 800b54c:	0800b52d 	.word	0x0800b52d
 800b550:	0800b52d 	.word	0x0800b52d
 800b554:	0800b52d 	.word	0x0800b52d
 800b558:	0800b52d 	.word	0x0800b52d
 800b55c:	0800b5b1 	.word	0x0800b5b1
 800b560:	0800b52d 	.word	0x0800b52d
 800b564:	0800b52d 	.word	0x0800b52d
 800b568:	0800b52d 	.word	0x0800b52d
 800b56c:	0800b52d 	.word	0x0800b52d
 800b570:	0800b6b1 	.word	0x0800b6b1
 800b574:	0800b5db 	.word	0x0800b5db
 800b578:	0800b66b 	.word	0x0800b66b
 800b57c:	0800b52d 	.word	0x0800b52d
 800b580:	0800b52d 	.word	0x0800b52d
 800b584:	0800b6d3 	.word	0x0800b6d3
 800b588:	0800b52d 	.word	0x0800b52d
 800b58c:	0800b5db 	.word	0x0800b5db
 800b590:	0800b52d 	.word	0x0800b52d
 800b594:	0800b52d 	.word	0x0800b52d
 800b598:	0800b673 	.word	0x0800b673
 800b59c:	6833      	ldr	r3, [r6, #0]
 800b59e:	1d1a      	adds	r2, r3, #4
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	6032      	str	r2, [r6, #0]
 800b5a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b5a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	e09d      	b.n	800b6ec <_printf_i+0x1e8>
 800b5b0:	6833      	ldr	r3, [r6, #0]
 800b5b2:	6820      	ldr	r0, [r4, #0]
 800b5b4:	1d19      	adds	r1, r3, #4
 800b5b6:	6031      	str	r1, [r6, #0]
 800b5b8:	0606      	lsls	r6, r0, #24
 800b5ba:	d501      	bpl.n	800b5c0 <_printf_i+0xbc>
 800b5bc:	681d      	ldr	r5, [r3, #0]
 800b5be:	e003      	b.n	800b5c8 <_printf_i+0xc4>
 800b5c0:	0645      	lsls	r5, r0, #25
 800b5c2:	d5fb      	bpl.n	800b5bc <_printf_i+0xb8>
 800b5c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b5c8:	2d00      	cmp	r5, #0
 800b5ca:	da03      	bge.n	800b5d4 <_printf_i+0xd0>
 800b5cc:	232d      	movs	r3, #45	@ 0x2d
 800b5ce:	426d      	negs	r5, r5
 800b5d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b5d4:	4859      	ldr	r0, [pc, #356]	@ (800b73c <_printf_i+0x238>)
 800b5d6:	230a      	movs	r3, #10
 800b5d8:	e011      	b.n	800b5fe <_printf_i+0xfa>
 800b5da:	6821      	ldr	r1, [r4, #0]
 800b5dc:	6833      	ldr	r3, [r6, #0]
 800b5de:	0608      	lsls	r0, r1, #24
 800b5e0:	f853 5b04 	ldr.w	r5, [r3], #4
 800b5e4:	d402      	bmi.n	800b5ec <_printf_i+0xe8>
 800b5e6:	0649      	lsls	r1, r1, #25
 800b5e8:	bf48      	it	mi
 800b5ea:	b2ad      	uxthmi	r5, r5
 800b5ec:	2f6f      	cmp	r7, #111	@ 0x6f
 800b5ee:	4853      	ldr	r0, [pc, #332]	@ (800b73c <_printf_i+0x238>)
 800b5f0:	6033      	str	r3, [r6, #0]
 800b5f2:	bf14      	ite	ne
 800b5f4:	230a      	movne	r3, #10
 800b5f6:	2308      	moveq	r3, #8
 800b5f8:	2100      	movs	r1, #0
 800b5fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b5fe:	6866      	ldr	r6, [r4, #4]
 800b600:	60a6      	str	r6, [r4, #8]
 800b602:	2e00      	cmp	r6, #0
 800b604:	bfa2      	ittt	ge
 800b606:	6821      	ldrge	r1, [r4, #0]
 800b608:	f021 0104 	bicge.w	r1, r1, #4
 800b60c:	6021      	strge	r1, [r4, #0]
 800b60e:	b90d      	cbnz	r5, 800b614 <_printf_i+0x110>
 800b610:	2e00      	cmp	r6, #0
 800b612:	d04b      	beq.n	800b6ac <_printf_i+0x1a8>
 800b614:	4616      	mov	r6, r2
 800b616:	fbb5 f1f3 	udiv	r1, r5, r3
 800b61a:	fb03 5711 	mls	r7, r3, r1, r5
 800b61e:	5dc7      	ldrb	r7, [r0, r7]
 800b620:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b624:	462f      	mov	r7, r5
 800b626:	42bb      	cmp	r3, r7
 800b628:	460d      	mov	r5, r1
 800b62a:	d9f4      	bls.n	800b616 <_printf_i+0x112>
 800b62c:	2b08      	cmp	r3, #8
 800b62e:	d10b      	bne.n	800b648 <_printf_i+0x144>
 800b630:	6823      	ldr	r3, [r4, #0]
 800b632:	07df      	lsls	r7, r3, #31
 800b634:	d508      	bpl.n	800b648 <_printf_i+0x144>
 800b636:	6923      	ldr	r3, [r4, #16]
 800b638:	6861      	ldr	r1, [r4, #4]
 800b63a:	4299      	cmp	r1, r3
 800b63c:	bfde      	ittt	le
 800b63e:	2330      	movle	r3, #48	@ 0x30
 800b640:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b644:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b648:	1b92      	subs	r2, r2, r6
 800b64a:	6122      	str	r2, [r4, #16]
 800b64c:	f8cd a000 	str.w	sl, [sp]
 800b650:	464b      	mov	r3, r9
 800b652:	aa03      	add	r2, sp, #12
 800b654:	4621      	mov	r1, r4
 800b656:	4640      	mov	r0, r8
 800b658:	f7ff fee6 	bl	800b428 <_printf_common>
 800b65c:	3001      	adds	r0, #1
 800b65e:	d14a      	bne.n	800b6f6 <_printf_i+0x1f2>
 800b660:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b664:	b004      	add	sp, #16
 800b666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b66a:	6823      	ldr	r3, [r4, #0]
 800b66c:	f043 0320 	orr.w	r3, r3, #32
 800b670:	6023      	str	r3, [r4, #0]
 800b672:	4833      	ldr	r0, [pc, #204]	@ (800b740 <_printf_i+0x23c>)
 800b674:	2778      	movs	r7, #120	@ 0x78
 800b676:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b67a:	6823      	ldr	r3, [r4, #0]
 800b67c:	6831      	ldr	r1, [r6, #0]
 800b67e:	061f      	lsls	r7, r3, #24
 800b680:	f851 5b04 	ldr.w	r5, [r1], #4
 800b684:	d402      	bmi.n	800b68c <_printf_i+0x188>
 800b686:	065f      	lsls	r7, r3, #25
 800b688:	bf48      	it	mi
 800b68a:	b2ad      	uxthmi	r5, r5
 800b68c:	6031      	str	r1, [r6, #0]
 800b68e:	07d9      	lsls	r1, r3, #31
 800b690:	bf44      	itt	mi
 800b692:	f043 0320 	orrmi.w	r3, r3, #32
 800b696:	6023      	strmi	r3, [r4, #0]
 800b698:	b11d      	cbz	r5, 800b6a2 <_printf_i+0x19e>
 800b69a:	2310      	movs	r3, #16
 800b69c:	e7ac      	b.n	800b5f8 <_printf_i+0xf4>
 800b69e:	4827      	ldr	r0, [pc, #156]	@ (800b73c <_printf_i+0x238>)
 800b6a0:	e7e9      	b.n	800b676 <_printf_i+0x172>
 800b6a2:	6823      	ldr	r3, [r4, #0]
 800b6a4:	f023 0320 	bic.w	r3, r3, #32
 800b6a8:	6023      	str	r3, [r4, #0]
 800b6aa:	e7f6      	b.n	800b69a <_printf_i+0x196>
 800b6ac:	4616      	mov	r6, r2
 800b6ae:	e7bd      	b.n	800b62c <_printf_i+0x128>
 800b6b0:	6833      	ldr	r3, [r6, #0]
 800b6b2:	6825      	ldr	r5, [r4, #0]
 800b6b4:	6961      	ldr	r1, [r4, #20]
 800b6b6:	1d18      	adds	r0, r3, #4
 800b6b8:	6030      	str	r0, [r6, #0]
 800b6ba:	062e      	lsls	r6, r5, #24
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	d501      	bpl.n	800b6c4 <_printf_i+0x1c0>
 800b6c0:	6019      	str	r1, [r3, #0]
 800b6c2:	e002      	b.n	800b6ca <_printf_i+0x1c6>
 800b6c4:	0668      	lsls	r0, r5, #25
 800b6c6:	d5fb      	bpl.n	800b6c0 <_printf_i+0x1bc>
 800b6c8:	8019      	strh	r1, [r3, #0]
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	6123      	str	r3, [r4, #16]
 800b6ce:	4616      	mov	r6, r2
 800b6d0:	e7bc      	b.n	800b64c <_printf_i+0x148>
 800b6d2:	6833      	ldr	r3, [r6, #0]
 800b6d4:	1d1a      	adds	r2, r3, #4
 800b6d6:	6032      	str	r2, [r6, #0]
 800b6d8:	681e      	ldr	r6, [r3, #0]
 800b6da:	6862      	ldr	r2, [r4, #4]
 800b6dc:	2100      	movs	r1, #0
 800b6de:	4630      	mov	r0, r6
 800b6e0:	f7f4 fd76 	bl	80001d0 <memchr>
 800b6e4:	b108      	cbz	r0, 800b6ea <_printf_i+0x1e6>
 800b6e6:	1b80      	subs	r0, r0, r6
 800b6e8:	6060      	str	r0, [r4, #4]
 800b6ea:	6863      	ldr	r3, [r4, #4]
 800b6ec:	6123      	str	r3, [r4, #16]
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6f4:	e7aa      	b.n	800b64c <_printf_i+0x148>
 800b6f6:	6923      	ldr	r3, [r4, #16]
 800b6f8:	4632      	mov	r2, r6
 800b6fa:	4649      	mov	r1, r9
 800b6fc:	4640      	mov	r0, r8
 800b6fe:	47d0      	blx	sl
 800b700:	3001      	adds	r0, #1
 800b702:	d0ad      	beq.n	800b660 <_printf_i+0x15c>
 800b704:	6823      	ldr	r3, [r4, #0]
 800b706:	079b      	lsls	r3, r3, #30
 800b708:	d413      	bmi.n	800b732 <_printf_i+0x22e>
 800b70a:	68e0      	ldr	r0, [r4, #12]
 800b70c:	9b03      	ldr	r3, [sp, #12]
 800b70e:	4298      	cmp	r0, r3
 800b710:	bfb8      	it	lt
 800b712:	4618      	movlt	r0, r3
 800b714:	e7a6      	b.n	800b664 <_printf_i+0x160>
 800b716:	2301      	movs	r3, #1
 800b718:	4632      	mov	r2, r6
 800b71a:	4649      	mov	r1, r9
 800b71c:	4640      	mov	r0, r8
 800b71e:	47d0      	blx	sl
 800b720:	3001      	adds	r0, #1
 800b722:	d09d      	beq.n	800b660 <_printf_i+0x15c>
 800b724:	3501      	adds	r5, #1
 800b726:	68e3      	ldr	r3, [r4, #12]
 800b728:	9903      	ldr	r1, [sp, #12]
 800b72a:	1a5b      	subs	r3, r3, r1
 800b72c:	42ab      	cmp	r3, r5
 800b72e:	dcf2      	bgt.n	800b716 <_printf_i+0x212>
 800b730:	e7eb      	b.n	800b70a <_printf_i+0x206>
 800b732:	2500      	movs	r5, #0
 800b734:	f104 0619 	add.w	r6, r4, #25
 800b738:	e7f5      	b.n	800b726 <_printf_i+0x222>
 800b73a:	bf00      	nop
 800b73c:	0800cb50 	.word	0x0800cb50
 800b740:	0800cb61 	.word	0x0800cb61

0800b744 <__swbuf_r>:
 800b744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b746:	460e      	mov	r6, r1
 800b748:	4614      	mov	r4, r2
 800b74a:	4605      	mov	r5, r0
 800b74c:	b118      	cbz	r0, 800b756 <__swbuf_r+0x12>
 800b74e:	6a03      	ldr	r3, [r0, #32]
 800b750:	b90b      	cbnz	r3, 800b756 <__swbuf_r+0x12>
 800b752:	f7ff fae7 	bl	800ad24 <__sinit>
 800b756:	69a3      	ldr	r3, [r4, #24]
 800b758:	60a3      	str	r3, [r4, #8]
 800b75a:	89a3      	ldrh	r3, [r4, #12]
 800b75c:	071a      	lsls	r2, r3, #28
 800b75e:	d501      	bpl.n	800b764 <__swbuf_r+0x20>
 800b760:	6923      	ldr	r3, [r4, #16]
 800b762:	b943      	cbnz	r3, 800b776 <__swbuf_r+0x32>
 800b764:	4621      	mov	r1, r4
 800b766:	4628      	mov	r0, r5
 800b768:	f000 f82a 	bl	800b7c0 <__swsetup_r>
 800b76c:	b118      	cbz	r0, 800b776 <__swbuf_r+0x32>
 800b76e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800b772:	4638      	mov	r0, r7
 800b774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b776:	6823      	ldr	r3, [r4, #0]
 800b778:	6922      	ldr	r2, [r4, #16]
 800b77a:	1a98      	subs	r0, r3, r2
 800b77c:	6963      	ldr	r3, [r4, #20]
 800b77e:	b2f6      	uxtb	r6, r6
 800b780:	4283      	cmp	r3, r0
 800b782:	4637      	mov	r7, r6
 800b784:	dc05      	bgt.n	800b792 <__swbuf_r+0x4e>
 800b786:	4621      	mov	r1, r4
 800b788:	4628      	mov	r0, r5
 800b78a:	f7ff fccb 	bl	800b124 <_fflush_r>
 800b78e:	2800      	cmp	r0, #0
 800b790:	d1ed      	bne.n	800b76e <__swbuf_r+0x2a>
 800b792:	68a3      	ldr	r3, [r4, #8]
 800b794:	3b01      	subs	r3, #1
 800b796:	60a3      	str	r3, [r4, #8]
 800b798:	6823      	ldr	r3, [r4, #0]
 800b79a:	1c5a      	adds	r2, r3, #1
 800b79c:	6022      	str	r2, [r4, #0]
 800b79e:	701e      	strb	r6, [r3, #0]
 800b7a0:	6962      	ldr	r2, [r4, #20]
 800b7a2:	1c43      	adds	r3, r0, #1
 800b7a4:	429a      	cmp	r2, r3
 800b7a6:	d004      	beq.n	800b7b2 <__swbuf_r+0x6e>
 800b7a8:	89a3      	ldrh	r3, [r4, #12]
 800b7aa:	07db      	lsls	r3, r3, #31
 800b7ac:	d5e1      	bpl.n	800b772 <__swbuf_r+0x2e>
 800b7ae:	2e0a      	cmp	r6, #10
 800b7b0:	d1df      	bne.n	800b772 <__swbuf_r+0x2e>
 800b7b2:	4621      	mov	r1, r4
 800b7b4:	4628      	mov	r0, r5
 800b7b6:	f7ff fcb5 	bl	800b124 <_fflush_r>
 800b7ba:	2800      	cmp	r0, #0
 800b7bc:	d0d9      	beq.n	800b772 <__swbuf_r+0x2e>
 800b7be:	e7d6      	b.n	800b76e <__swbuf_r+0x2a>

0800b7c0 <__swsetup_r>:
 800b7c0:	b538      	push	{r3, r4, r5, lr}
 800b7c2:	4b29      	ldr	r3, [pc, #164]	@ (800b868 <__swsetup_r+0xa8>)
 800b7c4:	4605      	mov	r5, r0
 800b7c6:	6818      	ldr	r0, [r3, #0]
 800b7c8:	460c      	mov	r4, r1
 800b7ca:	b118      	cbz	r0, 800b7d4 <__swsetup_r+0x14>
 800b7cc:	6a03      	ldr	r3, [r0, #32]
 800b7ce:	b90b      	cbnz	r3, 800b7d4 <__swsetup_r+0x14>
 800b7d0:	f7ff faa8 	bl	800ad24 <__sinit>
 800b7d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7d8:	0719      	lsls	r1, r3, #28
 800b7da:	d422      	bmi.n	800b822 <__swsetup_r+0x62>
 800b7dc:	06da      	lsls	r2, r3, #27
 800b7de:	d407      	bmi.n	800b7f0 <__swsetup_r+0x30>
 800b7e0:	2209      	movs	r2, #9
 800b7e2:	602a      	str	r2, [r5, #0]
 800b7e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7e8:	81a3      	strh	r3, [r4, #12]
 800b7ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b7ee:	e033      	b.n	800b858 <__swsetup_r+0x98>
 800b7f0:	0758      	lsls	r0, r3, #29
 800b7f2:	d512      	bpl.n	800b81a <__swsetup_r+0x5a>
 800b7f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b7f6:	b141      	cbz	r1, 800b80a <__swsetup_r+0x4a>
 800b7f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b7fc:	4299      	cmp	r1, r3
 800b7fe:	d002      	beq.n	800b806 <__swsetup_r+0x46>
 800b800:	4628      	mov	r0, r5
 800b802:	f7ff fbc1 	bl	800af88 <_free_r>
 800b806:	2300      	movs	r3, #0
 800b808:	6363      	str	r3, [r4, #52]	@ 0x34
 800b80a:	89a3      	ldrh	r3, [r4, #12]
 800b80c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b810:	81a3      	strh	r3, [r4, #12]
 800b812:	2300      	movs	r3, #0
 800b814:	6063      	str	r3, [r4, #4]
 800b816:	6923      	ldr	r3, [r4, #16]
 800b818:	6023      	str	r3, [r4, #0]
 800b81a:	89a3      	ldrh	r3, [r4, #12]
 800b81c:	f043 0308 	orr.w	r3, r3, #8
 800b820:	81a3      	strh	r3, [r4, #12]
 800b822:	6923      	ldr	r3, [r4, #16]
 800b824:	b94b      	cbnz	r3, 800b83a <__swsetup_r+0x7a>
 800b826:	89a3      	ldrh	r3, [r4, #12]
 800b828:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b82c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b830:	d003      	beq.n	800b83a <__swsetup_r+0x7a>
 800b832:	4621      	mov	r1, r4
 800b834:	4628      	mov	r0, r5
 800b836:	f000 f883 	bl	800b940 <__smakebuf_r>
 800b83a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b83e:	f013 0201 	ands.w	r2, r3, #1
 800b842:	d00a      	beq.n	800b85a <__swsetup_r+0x9a>
 800b844:	2200      	movs	r2, #0
 800b846:	60a2      	str	r2, [r4, #8]
 800b848:	6962      	ldr	r2, [r4, #20]
 800b84a:	4252      	negs	r2, r2
 800b84c:	61a2      	str	r2, [r4, #24]
 800b84e:	6922      	ldr	r2, [r4, #16]
 800b850:	b942      	cbnz	r2, 800b864 <__swsetup_r+0xa4>
 800b852:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b856:	d1c5      	bne.n	800b7e4 <__swsetup_r+0x24>
 800b858:	bd38      	pop	{r3, r4, r5, pc}
 800b85a:	0799      	lsls	r1, r3, #30
 800b85c:	bf58      	it	pl
 800b85e:	6962      	ldrpl	r2, [r4, #20]
 800b860:	60a2      	str	r2, [r4, #8]
 800b862:	e7f4      	b.n	800b84e <__swsetup_r+0x8e>
 800b864:	2000      	movs	r0, #0
 800b866:	e7f7      	b.n	800b858 <__swsetup_r+0x98>
 800b868:	20000038 	.word	0x20000038

0800b86c <_raise_r>:
 800b86c:	291f      	cmp	r1, #31
 800b86e:	b538      	push	{r3, r4, r5, lr}
 800b870:	4605      	mov	r5, r0
 800b872:	460c      	mov	r4, r1
 800b874:	d904      	bls.n	800b880 <_raise_r+0x14>
 800b876:	2316      	movs	r3, #22
 800b878:	6003      	str	r3, [r0, #0]
 800b87a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b87e:	bd38      	pop	{r3, r4, r5, pc}
 800b880:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b882:	b112      	cbz	r2, 800b88a <_raise_r+0x1e>
 800b884:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b888:	b94b      	cbnz	r3, 800b89e <_raise_r+0x32>
 800b88a:	4628      	mov	r0, r5
 800b88c:	f000 f830 	bl	800b8f0 <_getpid_r>
 800b890:	4622      	mov	r2, r4
 800b892:	4601      	mov	r1, r0
 800b894:	4628      	mov	r0, r5
 800b896:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b89a:	f000 b817 	b.w	800b8cc <_kill_r>
 800b89e:	2b01      	cmp	r3, #1
 800b8a0:	d00a      	beq.n	800b8b8 <_raise_r+0x4c>
 800b8a2:	1c59      	adds	r1, r3, #1
 800b8a4:	d103      	bne.n	800b8ae <_raise_r+0x42>
 800b8a6:	2316      	movs	r3, #22
 800b8a8:	6003      	str	r3, [r0, #0]
 800b8aa:	2001      	movs	r0, #1
 800b8ac:	e7e7      	b.n	800b87e <_raise_r+0x12>
 800b8ae:	2100      	movs	r1, #0
 800b8b0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b8b4:	4620      	mov	r0, r4
 800b8b6:	4798      	blx	r3
 800b8b8:	2000      	movs	r0, #0
 800b8ba:	e7e0      	b.n	800b87e <_raise_r+0x12>

0800b8bc <raise>:
 800b8bc:	4b02      	ldr	r3, [pc, #8]	@ (800b8c8 <raise+0xc>)
 800b8be:	4601      	mov	r1, r0
 800b8c0:	6818      	ldr	r0, [r3, #0]
 800b8c2:	f7ff bfd3 	b.w	800b86c <_raise_r>
 800b8c6:	bf00      	nop
 800b8c8:	20000038 	.word	0x20000038

0800b8cc <_kill_r>:
 800b8cc:	b538      	push	{r3, r4, r5, lr}
 800b8ce:	4d07      	ldr	r5, [pc, #28]	@ (800b8ec <_kill_r+0x20>)
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	4604      	mov	r4, r0
 800b8d4:	4608      	mov	r0, r1
 800b8d6:	4611      	mov	r1, r2
 800b8d8:	602b      	str	r3, [r5, #0]
 800b8da:	f7f6 f91b 	bl	8001b14 <_kill>
 800b8de:	1c43      	adds	r3, r0, #1
 800b8e0:	d102      	bne.n	800b8e8 <_kill_r+0x1c>
 800b8e2:	682b      	ldr	r3, [r5, #0]
 800b8e4:	b103      	cbz	r3, 800b8e8 <_kill_r+0x1c>
 800b8e6:	6023      	str	r3, [r4, #0]
 800b8e8:	bd38      	pop	{r3, r4, r5, pc}
 800b8ea:	bf00      	nop
 800b8ec:	20000c50 	.word	0x20000c50

0800b8f0 <_getpid_r>:
 800b8f0:	f7f6 b908 	b.w	8001b04 <_getpid>

0800b8f4 <__swhatbuf_r>:
 800b8f4:	b570      	push	{r4, r5, r6, lr}
 800b8f6:	460c      	mov	r4, r1
 800b8f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8fc:	2900      	cmp	r1, #0
 800b8fe:	b096      	sub	sp, #88	@ 0x58
 800b900:	4615      	mov	r5, r2
 800b902:	461e      	mov	r6, r3
 800b904:	da0d      	bge.n	800b922 <__swhatbuf_r+0x2e>
 800b906:	89a3      	ldrh	r3, [r4, #12]
 800b908:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b90c:	f04f 0100 	mov.w	r1, #0
 800b910:	bf14      	ite	ne
 800b912:	2340      	movne	r3, #64	@ 0x40
 800b914:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b918:	2000      	movs	r0, #0
 800b91a:	6031      	str	r1, [r6, #0]
 800b91c:	602b      	str	r3, [r5, #0]
 800b91e:	b016      	add	sp, #88	@ 0x58
 800b920:	bd70      	pop	{r4, r5, r6, pc}
 800b922:	466a      	mov	r2, sp
 800b924:	f000 f848 	bl	800b9b8 <_fstat_r>
 800b928:	2800      	cmp	r0, #0
 800b92a:	dbec      	blt.n	800b906 <__swhatbuf_r+0x12>
 800b92c:	9901      	ldr	r1, [sp, #4]
 800b92e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b932:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b936:	4259      	negs	r1, r3
 800b938:	4159      	adcs	r1, r3
 800b93a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b93e:	e7eb      	b.n	800b918 <__swhatbuf_r+0x24>

0800b940 <__smakebuf_r>:
 800b940:	898b      	ldrh	r3, [r1, #12]
 800b942:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b944:	079d      	lsls	r5, r3, #30
 800b946:	4606      	mov	r6, r0
 800b948:	460c      	mov	r4, r1
 800b94a:	d507      	bpl.n	800b95c <__smakebuf_r+0x1c>
 800b94c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b950:	6023      	str	r3, [r4, #0]
 800b952:	6123      	str	r3, [r4, #16]
 800b954:	2301      	movs	r3, #1
 800b956:	6163      	str	r3, [r4, #20]
 800b958:	b003      	add	sp, #12
 800b95a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b95c:	ab01      	add	r3, sp, #4
 800b95e:	466a      	mov	r2, sp
 800b960:	f7ff ffc8 	bl	800b8f4 <__swhatbuf_r>
 800b964:	9f00      	ldr	r7, [sp, #0]
 800b966:	4605      	mov	r5, r0
 800b968:	4639      	mov	r1, r7
 800b96a:	4630      	mov	r0, r6
 800b96c:	f7ff f884 	bl	800aa78 <_malloc_r>
 800b970:	b948      	cbnz	r0, 800b986 <__smakebuf_r+0x46>
 800b972:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b976:	059a      	lsls	r2, r3, #22
 800b978:	d4ee      	bmi.n	800b958 <__smakebuf_r+0x18>
 800b97a:	f023 0303 	bic.w	r3, r3, #3
 800b97e:	f043 0302 	orr.w	r3, r3, #2
 800b982:	81a3      	strh	r3, [r4, #12]
 800b984:	e7e2      	b.n	800b94c <__smakebuf_r+0xc>
 800b986:	89a3      	ldrh	r3, [r4, #12]
 800b988:	6020      	str	r0, [r4, #0]
 800b98a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b98e:	81a3      	strh	r3, [r4, #12]
 800b990:	9b01      	ldr	r3, [sp, #4]
 800b992:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b996:	b15b      	cbz	r3, 800b9b0 <__smakebuf_r+0x70>
 800b998:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b99c:	4630      	mov	r0, r6
 800b99e:	f000 f81d 	bl	800b9dc <_isatty_r>
 800b9a2:	b128      	cbz	r0, 800b9b0 <__smakebuf_r+0x70>
 800b9a4:	89a3      	ldrh	r3, [r4, #12]
 800b9a6:	f023 0303 	bic.w	r3, r3, #3
 800b9aa:	f043 0301 	orr.w	r3, r3, #1
 800b9ae:	81a3      	strh	r3, [r4, #12]
 800b9b0:	89a3      	ldrh	r3, [r4, #12]
 800b9b2:	431d      	orrs	r5, r3
 800b9b4:	81a5      	strh	r5, [r4, #12]
 800b9b6:	e7cf      	b.n	800b958 <__smakebuf_r+0x18>

0800b9b8 <_fstat_r>:
 800b9b8:	b538      	push	{r3, r4, r5, lr}
 800b9ba:	4d07      	ldr	r5, [pc, #28]	@ (800b9d8 <_fstat_r+0x20>)
 800b9bc:	2300      	movs	r3, #0
 800b9be:	4604      	mov	r4, r0
 800b9c0:	4608      	mov	r0, r1
 800b9c2:	4611      	mov	r1, r2
 800b9c4:	602b      	str	r3, [r5, #0]
 800b9c6:	f7f6 f905 	bl	8001bd4 <_fstat>
 800b9ca:	1c43      	adds	r3, r0, #1
 800b9cc:	d102      	bne.n	800b9d4 <_fstat_r+0x1c>
 800b9ce:	682b      	ldr	r3, [r5, #0]
 800b9d0:	b103      	cbz	r3, 800b9d4 <_fstat_r+0x1c>
 800b9d2:	6023      	str	r3, [r4, #0]
 800b9d4:	bd38      	pop	{r3, r4, r5, pc}
 800b9d6:	bf00      	nop
 800b9d8:	20000c50 	.word	0x20000c50

0800b9dc <_isatty_r>:
 800b9dc:	b538      	push	{r3, r4, r5, lr}
 800b9de:	4d06      	ldr	r5, [pc, #24]	@ (800b9f8 <_isatty_r+0x1c>)
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	4604      	mov	r4, r0
 800b9e4:	4608      	mov	r0, r1
 800b9e6:	602b      	str	r3, [r5, #0]
 800b9e8:	f7f6 f904 	bl	8001bf4 <_isatty>
 800b9ec:	1c43      	adds	r3, r0, #1
 800b9ee:	d102      	bne.n	800b9f6 <_isatty_r+0x1a>
 800b9f0:	682b      	ldr	r3, [r5, #0]
 800b9f2:	b103      	cbz	r3, 800b9f6 <_isatty_r+0x1a>
 800b9f4:	6023      	str	r3, [r4, #0]
 800b9f6:	bd38      	pop	{r3, r4, r5, pc}
 800b9f8:	20000c50 	.word	0x20000c50
 800b9fc:	00000000 	.word	0x00000000

0800ba00 <sin>:
 800ba00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ba02:	ec53 2b10 	vmov	r2, r3, d0
 800ba06:	4826      	ldr	r0, [pc, #152]	@ (800baa0 <sin+0xa0>)
 800ba08:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ba0c:	4281      	cmp	r1, r0
 800ba0e:	d807      	bhi.n	800ba20 <sin+0x20>
 800ba10:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800ba98 <sin+0x98>
 800ba14:	2000      	movs	r0, #0
 800ba16:	b005      	add	sp, #20
 800ba18:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba1c:	f000 b90c 	b.w	800bc38 <__kernel_sin>
 800ba20:	4820      	ldr	r0, [pc, #128]	@ (800baa4 <sin+0xa4>)
 800ba22:	4281      	cmp	r1, r0
 800ba24:	d908      	bls.n	800ba38 <sin+0x38>
 800ba26:	4610      	mov	r0, r2
 800ba28:	4619      	mov	r1, r3
 800ba2a:	f7f4 fc25 	bl	8000278 <__aeabi_dsub>
 800ba2e:	ec41 0b10 	vmov	d0, r0, r1
 800ba32:	b005      	add	sp, #20
 800ba34:	f85d fb04 	ldr.w	pc, [sp], #4
 800ba38:	4668      	mov	r0, sp
 800ba3a:	f000 f9b9 	bl	800bdb0 <__ieee754_rem_pio2>
 800ba3e:	f000 0003 	and.w	r0, r0, #3
 800ba42:	2801      	cmp	r0, #1
 800ba44:	d00c      	beq.n	800ba60 <sin+0x60>
 800ba46:	2802      	cmp	r0, #2
 800ba48:	d011      	beq.n	800ba6e <sin+0x6e>
 800ba4a:	b9e8      	cbnz	r0, 800ba88 <sin+0x88>
 800ba4c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ba50:	ed9d 0b00 	vldr	d0, [sp]
 800ba54:	2001      	movs	r0, #1
 800ba56:	f000 f8ef 	bl	800bc38 <__kernel_sin>
 800ba5a:	ec51 0b10 	vmov	r0, r1, d0
 800ba5e:	e7e6      	b.n	800ba2e <sin+0x2e>
 800ba60:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ba64:	ed9d 0b00 	vldr	d0, [sp]
 800ba68:	f000 f81e 	bl	800baa8 <__kernel_cos>
 800ba6c:	e7f5      	b.n	800ba5a <sin+0x5a>
 800ba6e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ba72:	ed9d 0b00 	vldr	d0, [sp]
 800ba76:	2001      	movs	r0, #1
 800ba78:	f000 f8de 	bl	800bc38 <__kernel_sin>
 800ba7c:	ec53 2b10 	vmov	r2, r3, d0
 800ba80:	4610      	mov	r0, r2
 800ba82:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800ba86:	e7d2      	b.n	800ba2e <sin+0x2e>
 800ba88:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ba8c:	ed9d 0b00 	vldr	d0, [sp]
 800ba90:	f000 f80a 	bl	800baa8 <__kernel_cos>
 800ba94:	e7f2      	b.n	800ba7c <sin+0x7c>
 800ba96:	bf00      	nop
	...
 800baa0:	3fe921fb 	.word	0x3fe921fb
 800baa4:	7fefffff 	.word	0x7fefffff

0800baa8 <__kernel_cos>:
 800baa8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baac:	ec57 6b10 	vmov	r6, r7, d0
 800bab0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800bab4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800bab8:	ed8d 1b00 	vstr	d1, [sp]
 800babc:	d206      	bcs.n	800bacc <__kernel_cos+0x24>
 800babe:	4630      	mov	r0, r6
 800bac0:	4639      	mov	r1, r7
 800bac2:	f7f5 f82b 	bl	8000b1c <__aeabi_d2iz>
 800bac6:	2800      	cmp	r0, #0
 800bac8:	f000 8088 	beq.w	800bbdc <__kernel_cos+0x134>
 800bacc:	4632      	mov	r2, r6
 800bace:	463b      	mov	r3, r7
 800bad0:	4630      	mov	r0, r6
 800bad2:	4639      	mov	r1, r7
 800bad4:	f7f4 fd88 	bl	80005e8 <__aeabi_dmul>
 800bad8:	4b51      	ldr	r3, [pc, #324]	@ (800bc20 <__kernel_cos+0x178>)
 800bada:	2200      	movs	r2, #0
 800badc:	4604      	mov	r4, r0
 800bade:	460d      	mov	r5, r1
 800bae0:	f7f4 fd82 	bl	80005e8 <__aeabi_dmul>
 800bae4:	a340      	add	r3, pc, #256	@ (adr r3, 800bbe8 <__kernel_cos+0x140>)
 800bae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baea:	4682      	mov	sl, r0
 800baec:	468b      	mov	fp, r1
 800baee:	4620      	mov	r0, r4
 800baf0:	4629      	mov	r1, r5
 800baf2:	f7f4 fd79 	bl	80005e8 <__aeabi_dmul>
 800baf6:	a33e      	add	r3, pc, #248	@ (adr r3, 800bbf0 <__kernel_cos+0x148>)
 800baf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bafc:	f7f4 fbbe 	bl	800027c <__adddf3>
 800bb00:	4622      	mov	r2, r4
 800bb02:	462b      	mov	r3, r5
 800bb04:	f7f4 fd70 	bl	80005e8 <__aeabi_dmul>
 800bb08:	a33b      	add	r3, pc, #236	@ (adr r3, 800bbf8 <__kernel_cos+0x150>)
 800bb0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb0e:	f7f4 fbb3 	bl	8000278 <__aeabi_dsub>
 800bb12:	4622      	mov	r2, r4
 800bb14:	462b      	mov	r3, r5
 800bb16:	f7f4 fd67 	bl	80005e8 <__aeabi_dmul>
 800bb1a:	a339      	add	r3, pc, #228	@ (adr r3, 800bc00 <__kernel_cos+0x158>)
 800bb1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb20:	f7f4 fbac 	bl	800027c <__adddf3>
 800bb24:	4622      	mov	r2, r4
 800bb26:	462b      	mov	r3, r5
 800bb28:	f7f4 fd5e 	bl	80005e8 <__aeabi_dmul>
 800bb2c:	a336      	add	r3, pc, #216	@ (adr r3, 800bc08 <__kernel_cos+0x160>)
 800bb2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb32:	f7f4 fba1 	bl	8000278 <__aeabi_dsub>
 800bb36:	4622      	mov	r2, r4
 800bb38:	462b      	mov	r3, r5
 800bb3a:	f7f4 fd55 	bl	80005e8 <__aeabi_dmul>
 800bb3e:	a334      	add	r3, pc, #208	@ (adr r3, 800bc10 <__kernel_cos+0x168>)
 800bb40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb44:	f7f4 fb9a 	bl	800027c <__adddf3>
 800bb48:	4622      	mov	r2, r4
 800bb4a:	462b      	mov	r3, r5
 800bb4c:	f7f4 fd4c 	bl	80005e8 <__aeabi_dmul>
 800bb50:	4622      	mov	r2, r4
 800bb52:	462b      	mov	r3, r5
 800bb54:	f7f4 fd48 	bl	80005e8 <__aeabi_dmul>
 800bb58:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb5c:	4604      	mov	r4, r0
 800bb5e:	460d      	mov	r5, r1
 800bb60:	4630      	mov	r0, r6
 800bb62:	4639      	mov	r1, r7
 800bb64:	f7f4 fd40 	bl	80005e8 <__aeabi_dmul>
 800bb68:	460b      	mov	r3, r1
 800bb6a:	4602      	mov	r2, r0
 800bb6c:	4629      	mov	r1, r5
 800bb6e:	4620      	mov	r0, r4
 800bb70:	f7f4 fb82 	bl	8000278 <__aeabi_dsub>
 800bb74:	4b2b      	ldr	r3, [pc, #172]	@ (800bc24 <__kernel_cos+0x17c>)
 800bb76:	4598      	cmp	r8, r3
 800bb78:	4606      	mov	r6, r0
 800bb7a:	460f      	mov	r7, r1
 800bb7c:	d810      	bhi.n	800bba0 <__kernel_cos+0xf8>
 800bb7e:	4602      	mov	r2, r0
 800bb80:	460b      	mov	r3, r1
 800bb82:	4650      	mov	r0, sl
 800bb84:	4659      	mov	r1, fp
 800bb86:	f7f4 fb77 	bl	8000278 <__aeabi_dsub>
 800bb8a:	460b      	mov	r3, r1
 800bb8c:	4926      	ldr	r1, [pc, #152]	@ (800bc28 <__kernel_cos+0x180>)
 800bb8e:	4602      	mov	r2, r0
 800bb90:	2000      	movs	r0, #0
 800bb92:	f7f4 fb71 	bl	8000278 <__aeabi_dsub>
 800bb96:	ec41 0b10 	vmov	d0, r0, r1
 800bb9a:	b003      	add	sp, #12
 800bb9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bba0:	4b22      	ldr	r3, [pc, #136]	@ (800bc2c <__kernel_cos+0x184>)
 800bba2:	4921      	ldr	r1, [pc, #132]	@ (800bc28 <__kernel_cos+0x180>)
 800bba4:	4598      	cmp	r8, r3
 800bba6:	bf8c      	ite	hi
 800bba8:	4d21      	ldrhi	r5, [pc, #132]	@ (800bc30 <__kernel_cos+0x188>)
 800bbaa:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800bbae:	2400      	movs	r4, #0
 800bbb0:	4622      	mov	r2, r4
 800bbb2:	462b      	mov	r3, r5
 800bbb4:	2000      	movs	r0, #0
 800bbb6:	f7f4 fb5f 	bl	8000278 <__aeabi_dsub>
 800bbba:	4622      	mov	r2, r4
 800bbbc:	4680      	mov	r8, r0
 800bbbe:	4689      	mov	r9, r1
 800bbc0:	462b      	mov	r3, r5
 800bbc2:	4650      	mov	r0, sl
 800bbc4:	4659      	mov	r1, fp
 800bbc6:	f7f4 fb57 	bl	8000278 <__aeabi_dsub>
 800bbca:	4632      	mov	r2, r6
 800bbcc:	463b      	mov	r3, r7
 800bbce:	f7f4 fb53 	bl	8000278 <__aeabi_dsub>
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	460b      	mov	r3, r1
 800bbd6:	4640      	mov	r0, r8
 800bbd8:	4649      	mov	r1, r9
 800bbda:	e7da      	b.n	800bb92 <__kernel_cos+0xea>
 800bbdc:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800bc18 <__kernel_cos+0x170>
 800bbe0:	e7db      	b.n	800bb9a <__kernel_cos+0xf2>
 800bbe2:	bf00      	nop
 800bbe4:	f3af 8000 	nop.w
 800bbe8:	be8838d4 	.word	0xbe8838d4
 800bbec:	bda8fae9 	.word	0xbda8fae9
 800bbf0:	bdb4b1c4 	.word	0xbdb4b1c4
 800bbf4:	3e21ee9e 	.word	0x3e21ee9e
 800bbf8:	809c52ad 	.word	0x809c52ad
 800bbfc:	3e927e4f 	.word	0x3e927e4f
 800bc00:	19cb1590 	.word	0x19cb1590
 800bc04:	3efa01a0 	.word	0x3efa01a0
 800bc08:	16c15177 	.word	0x16c15177
 800bc0c:	3f56c16c 	.word	0x3f56c16c
 800bc10:	5555554c 	.word	0x5555554c
 800bc14:	3fa55555 	.word	0x3fa55555
 800bc18:	00000000 	.word	0x00000000
 800bc1c:	3ff00000 	.word	0x3ff00000
 800bc20:	3fe00000 	.word	0x3fe00000
 800bc24:	3fd33332 	.word	0x3fd33332
 800bc28:	3ff00000 	.word	0x3ff00000
 800bc2c:	3fe90000 	.word	0x3fe90000
 800bc30:	3fd20000 	.word	0x3fd20000
 800bc34:	00000000 	.word	0x00000000

0800bc38 <__kernel_sin>:
 800bc38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc3c:	ec55 4b10 	vmov	r4, r5, d0
 800bc40:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800bc44:	b085      	sub	sp, #20
 800bc46:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800bc4a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800bc4e:	4680      	mov	r8, r0
 800bc50:	d205      	bcs.n	800bc5e <__kernel_sin+0x26>
 800bc52:	4620      	mov	r0, r4
 800bc54:	4629      	mov	r1, r5
 800bc56:	f7f4 ff61 	bl	8000b1c <__aeabi_d2iz>
 800bc5a:	2800      	cmp	r0, #0
 800bc5c:	d052      	beq.n	800bd04 <__kernel_sin+0xcc>
 800bc5e:	4622      	mov	r2, r4
 800bc60:	462b      	mov	r3, r5
 800bc62:	4620      	mov	r0, r4
 800bc64:	4629      	mov	r1, r5
 800bc66:	f7f4 fcbf 	bl	80005e8 <__aeabi_dmul>
 800bc6a:	4682      	mov	sl, r0
 800bc6c:	468b      	mov	fp, r1
 800bc6e:	4602      	mov	r2, r0
 800bc70:	460b      	mov	r3, r1
 800bc72:	4620      	mov	r0, r4
 800bc74:	4629      	mov	r1, r5
 800bc76:	f7f4 fcb7 	bl	80005e8 <__aeabi_dmul>
 800bc7a:	a342      	add	r3, pc, #264	@ (adr r3, 800bd84 <__kernel_sin+0x14c>)
 800bc7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc80:	e9cd 0100 	strd	r0, r1, [sp]
 800bc84:	4650      	mov	r0, sl
 800bc86:	4659      	mov	r1, fp
 800bc88:	f7f4 fcae 	bl	80005e8 <__aeabi_dmul>
 800bc8c:	a33f      	add	r3, pc, #252	@ (adr r3, 800bd8c <__kernel_sin+0x154>)
 800bc8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc92:	f7f4 faf1 	bl	8000278 <__aeabi_dsub>
 800bc96:	4652      	mov	r2, sl
 800bc98:	465b      	mov	r3, fp
 800bc9a:	f7f4 fca5 	bl	80005e8 <__aeabi_dmul>
 800bc9e:	a33d      	add	r3, pc, #244	@ (adr r3, 800bd94 <__kernel_sin+0x15c>)
 800bca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bca4:	f7f4 faea 	bl	800027c <__adddf3>
 800bca8:	4652      	mov	r2, sl
 800bcaa:	465b      	mov	r3, fp
 800bcac:	f7f4 fc9c 	bl	80005e8 <__aeabi_dmul>
 800bcb0:	a33a      	add	r3, pc, #232	@ (adr r3, 800bd9c <__kernel_sin+0x164>)
 800bcb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb6:	f7f4 fadf 	bl	8000278 <__aeabi_dsub>
 800bcba:	4652      	mov	r2, sl
 800bcbc:	465b      	mov	r3, fp
 800bcbe:	f7f4 fc93 	bl	80005e8 <__aeabi_dmul>
 800bcc2:	a338      	add	r3, pc, #224	@ (adr r3, 800bda4 <__kernel_sin+0x16c>)
 800bcc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc8:	f7f4 fad8 	bl	800027c <__adddf3>
 800bccc:	4606      	mov	r6, r0
 800bcce:	460f      	mov	r7, r1
 800bcd0:	f1b8 0f00 	cmp.w	r8, #0
 800bcd4:	d11b      	bne.n	800bd0e <__kernel_sin+0xd6>
 800bcd6:	4602      	mov	r2, r0
 800bcd8:	460b      	mov	r3, r1
 800bcda:	4650      	mov	r0, sl
 800bcdc:	4659      	mov	r1, fp
 800bcde:	f7f4 fc83 	bl	80005e8 <__aeabi_dmul>
 800bce2:	a325      	add	r3, pc, #148	@ (adr r3, 800bd78 <__kernel_sin+0x140>)
 800bce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce8:	f7f4 fac6 	bl	8000278 <__aeabi_dsub>
 800bcec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bcf0:	f7f4 fc7a 	bl	80005e8 <__aeabi_dmul>
 800bcf4:	4602      	mov	r2, r0
 800bcf6:	460b      	mov	r3, r1
 800bcf8:	4620      	mov	r0, r4
 800bcfa:	4629      	mov	r1, r5
 800bcfc:	f7f4 fabe 	bl	800027c <__adddf3>
 800bd00:	4604      	mov	r4, r0
 800bd02:	460d      	mov	r5, r1
 800bd04:	ec45 4b10 	vmov	d0, r4, r5
 800bd08:	b005      	add	sp, #20
 800bd0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd12:	4b1b      	ldr	r3, [pc, #108]	@ (800bd80 <__kernel_sin+0x148>)
 800bd14:	2200      	movs	r2, #0
 800bd16:	f7f4 fc67 	bl	80005e8 <__aeabi_dmul>
 800bd1a:	4632      	mov	r2, r6
 800bd1c:	4680      	mov	r8, r0
 800bd1e:	4689      	mov	r9, r1
 800bd20:	463b      	mov	r3, r7
 800bd22:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd26:	f7f4 fc5f 	bl	80005e8 <__aeabi_dmul>
 800bd2a:	4602      	mov	r2, r0
 800bd2c:	460b      	mov	r3, r1
 800bd2e:	4640      	mov	r0, r8
 800bd30:	4649      	mov	r1, r9
 800bd32:	f7f4 faa1 	bl	8000278 <__aeabi_dsub>
 800bd36:	4652      	mov	r2, sl
 800bd38:	465b      	mov	r3, fp
 800bd3a:	f7f4 fc55 	bl	80005e8 <__aeabi_dmul>
 800bd3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd42:	f7f4 fa99 	bl	8000278 <__aeabi_dsub>
 800bd46:	a30c      	add	r3, pc, #48	@ (adr r3, 800bd78 <__kernel_sin+0x140>)
 800bd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd4c:	4606      	mov	r6, r0
 800bd4e:	460f      	mov	r7, r1
 800bd50:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd54:	f7f4 fc48 	bl	80005e8 <__aeabi_dmul>
 800bd58:	4602      	mov	r2, r0
 800bd5a:	460b      	mov	r3, r1
 800bd5c:	4630      	mov	r0, r6
 800bd5e:	4639      	mov	r1, r7
 800bd60:	f7f4 fa8c 	bl	800027c <__adddf3>
 800bd64:	4602      	mov	r2, r0
 800bd66:	460b      	mov	r3, r1
 800bd68:	4620      	mov	r0, r4
 800bd6a:	4629      	mov	r1, r5
 800bd6c:	f7f4 fa84 	bl	8000278 <__aeabi_dsub>
 800bd70:	e7c6      	b.n	800bd00 <__kernel_sin+0xc8>
 800bd72:	bf00      	nop
 800bd74:	f3af 8000 	nop.w
 800bd78:	55555549 	.word	0x55555549
 800bd7c:	3fc55555 	.word	0x3fc55555
 800bd80:	3fe00000 	.word	0x3fe00000
 800bd84:	5acfd57c 	.word	0x5acfd57c
 800bd88:	3de5d93a 	.word	0x3de5d93a
 800bd8c:	8a2b9ceb 	.word	0x8a2b9ceb
 800bd90:	3e5ae5e6 	.word	0x3e5ae5e6
 800bd94:	57b1fe7d 	.word	0x57b1fe7d
 800bd98:	3ec71de3 	.word	0x3ec71de3
 800bd9c:	19c161d5 	.word	0x19c161d5
 800bda0:	3f2a01a0 	.word	0x3f2a01a0
 800bda4:	1110f8a6 	.word	0x1110f8a6
 800bda8:	3f811111 	.word	0x3f811111
 800bdac:	00000000 	.word	0x00000000

0800bdb0 <__ieee754_rem_pio2>:
 800bdb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdb4:	ec57 6b10 	vmov	r6, r7, d0
 800bdb8:	4bc5      	ldr	r3, [pc, #788]	@ (800c0d0 <__ieee754_rem_pio2+0x320>)
 800bdba:	b08d      	sub	sp, #52	@ 0x34
 800bdbc:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800bdc0:	4598      	cmp	r8, r3
 800bdc2:	4604      	mov	r4, r0
 800bdc4:	9704      	str	r7, [sp, #16]
 800bdc6:	d807      	bhi.n	800bdd8 <__ieee754_rem_pio2+0x28>
 800bdc8:	2200      	movs	r2, #0
 800bdca:	2300      	movs	r3, #0
 800bdcc:	ed80 0b00 	vstr	d0, [r0]
 800bdd0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bdd4:	2500      	movs	r5, #0
 800bdd6:	e028      	b.n	800be2a <__ieee754_rem_pio2+0x7a>
 800bdd8:	4bbe      	ldr	r3, [pc, #760]	@ (800c0d4 <__ieee754_rem_pio2+0x324>)
 800bdda:	4598      	cmp	r8, r3
 800bddc:	d878      	bhi.n	800bed0 <__ieee754_rem_pio2+0x120>
 800bdde:	9b04      	ldr	r3, [sp, #16]
 800bde0:	4dbd      	ldr	r5, [pc, #756]	@ (800c0d8 <__ieee754_rem_pio2+0x328>)
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	4630      	mov	r0, r6
 800bde6:	a3ac      	add	r3, pc, #688	@ (adr r3, 800c098 <__ieee754_rem_pio2+0x2e8>)
 800bde8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdec:	4639      	mov	r1, r7
 800bdee:	dd38      	ble.n	800be62 <__ieee754_rem_pio2+0xb2>
 800bdf0:	f7f4 fa42 	bl	8000278 <__aeabi_dsub>
 800bdf4:	45a8      	cmp	r8, r5
 800bdf6:	4606      	mov	r6, r0
 800bdf8:	460f      	mov	r7, r1
 800bdfa:	d01a      	beq.n	800be32 <__ieee754_rem_pio2+0x82>
 800bdfc:	a3a8      	add	r3, pc, #672	@ (adr r3, 800c0a0 <__ieee754_rem_pio2+0x2f0>)
 800bdfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be02:	f7f4 fa39 	bl	8000278 <__aeabi_dsub>
 800be06:	4602      	mov	r2, r0
 800be08:	460b      	mov	r3, r1
 800be0a:	4680      	mov	r8, r0
 800be0c:	4689      	mov	r9, r1
 800be0e:	4630      	mov	r0, r6
 800be10:	4639      	mov	r1, r7
 800be12:	f7f4 fa31 	bl	8000278 <__aeabi_dsub>
 800be16:	a3a2      	add	r3, pc, #648	@ (adr r3, 800c0a0 <__ieee754_rem_pio2+0x2f0>)
 800be18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be1c:	f7f4 fa2c 	bl	8000278 <__aeabi_dsub>
 800be20:	e9c4 8900 	strd	r8, r9, [r4]
 800be24:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800be28:	2501      	movs	r5, #1
 800be2a:	4628      	mov	r0, r5
 800be2c:	b00d      	add	sp, #52	@ 0x34
 800be2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be32:	a39d      	add	r3, pc, #628	@ (adr r3, 800c0a8 <__ieee754_rem_pio2+0x2f8>)
 800be34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be38:	f7f4 fa1e 	bl	8000278 <__aeabi_dsub>
 800be3c:	a39c      	add	r3, pc, #624	@ (adr r3, 800c0b0 <__ieee754_rem_pio2+0x300>)
 800be3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be42:	4606      	mov	r6, r0
 800be44:	460f      	mov	r7, r1
 800be46:	f7f4 fa17 	bl	8000278 <__aeabi_dsub>
 800be4a:	4602      	mov	r2, r0
 800be4c:	460b      	mov	r3, r1
 800be4e:	4680      	mov	r8, r0
 800be50:	4689      	mov	r9, r1
 800be52:	4630      	mov	r0, r6
 800be54:	4639      	mov	r1, r7
 800be56:	f7f4 fa0f 	bl	8000278 <__aeabi_dsub>
 800be5a:	a395      	add	r3, pc, #596	@ (adr r3, 800c0b0 <__ieee754_rem_pio2+0x300>)
 800be5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be60:	e7dc      	b.n	800be1c <__ieee754_rem_pio2+0x6c>
 800be62:	f7f4 fa0b 	bl	800027c <__adddf3>
 800be66:	45a8      	cmp	r8, r5
 800be68:	4606      	mov	r6, r0
 800be6a:	460f      	mov	r7, r1
 800be6c:	d018      	beq.n	800bea0 <__ieee754_rem_pio2+0xf0>
 800be6e:	a38c      	add	r3, pc, #560	@ (adr r3, 800c0a0 <__ieee754_rem_pio2+0x2f0>)
 800be70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be74:	f7f4 fa02 	bl	800027c <__adddf3>
 800be78:	4602      	mov	r2, r0
 800be7a:	460b      	mov	r3, r1
 800be7c:	4680      	mov	r8, r0
 800be7e:	4689      	mov	r9, r1
 800be80:	4630      	mov	r0, r6
 800be82:	4639      	mov	r1, r7
 800be84:	f7f4 f9f8 	bl	8000278 <__aeabi_dsub>
 800be88:	a385      	add	r3, pc, #532	@ (adr r3, 800c0a0 <__ieee754_rem_pio2+0x2f0>)
 800be8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be8e:	f7f4 f9f5 	bl	800027c <__adddf3>
 800be92:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800be96:	e9c4 8900 	strd	r8, r9, [r4]
 800be9a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800be9e:	e7c4      	b.n	800be2a <__ieee754_rem_pio2+0x7a>
 800bea0:	a381      	add	r3, pc, #516	@ (adr r3, 800c0a8 <__ieee754_rem_pio2+0x2f8>)
 800bea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea6:	f7f4 f9e9 	bl	800027c <__adddf3>
 800beaa:	a381      	add	r3, pc, #516	@ (adr r3, 800c0b0 <__ieee754_rem_pio2+0x300>)
 800beac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb0:	4606      	mov	r6, r0
 800beb2:	460f      	mov	r7, r1
 800beb4:	f7f4 f9e2 	bl	800027c <__adddf3>
 800beb8:	4602      	mov	r2, r0
 800beba:	460b      	mov	r3, r1
 800bebc:	4680      	mov	r8, r0
 800bebe:	4689      	mov	r9, r1
 800bec0:	4630      	mov	r0, r6
 800bec2:	4639      	mov	r1, r7
 800bec4:	f7f4 f9d8 	bl	8000278 <__aeabi_dsub>
 800bec8:	a379      	add	r3, pc, #484	@ (adr r3, 800c0b0 <__ieee754_rem_pio2+0x300>)
 800beca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bece:	e7de      	b.n	800be8e <__ieee754_rem_pio2+0xde>
 800bed0:	4b82      	ldr	r3, [pc, #520]	@ (800c0dc <__ieee754_rem_pio2+0x32c>)
 800bed2:	4598      	cmp	r8, r3
 800bed4:	f200 80d1 	bhi.w	800c07a <__ieee754_rem_pio2+0x2ca>
 800bed8:	f000 f966 	bl	800c1a8 <fabs>
 800bedc:	ec57 6b10 	vmov	r6, r7, d0
 800bee0:	a375      	add	r3, pc, #468	@ (adr r3, 800c0b8 <__ieee754_rem_pio2+0x308>)
 800bee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee6:	4630      	mov	r0, r6
 800bee8:	4639      	mov	r1, r7
 800beea:	f7f4 fb7d 	bl	80005e8 <__aeabi_dmul>
 800beee:	4b7c      	ldr	r3, [pc, #496]	@ (800c0e0 <__ieee754_rem_pio2+0x330>)
 800bef0:	2200      	movs	r2, #0
 800bef2:	f7f4 f9c3 	bl	800027c <__adddf3>
 800bef6:	f7f4 fe11 	bl	8000b1c <__aeabi_d2iz>
 800befa:	4605      	mov	r5, r0
 800befc:	f7f4 fb0a 	bl	8000514 <__aeabi_i2d>
 800bf00:	4602      	mov	r2, r0
 800bf02:	460b      	mov	r3, r1
 800bf04:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bf08:	a363      	add	r3, pc, #396	@ (adr r3, 800c098 <__ieee754_rem_pio2+0x2e8>)
 800bf0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf0e:	f7f4 fb6b 	bl	80005e8 <__aeabi_dmul>
 800bf12:	4602      	mov	r2, r0
 800bf14:	460b      	mov	r3, r1
 800bf16:	4630      	mov	r0, r6
 800bf18:	4639      	mov	r1, r7
 800bf1a:	f7f4 f9ad 	bl	8000278 <__aeabi_dsub>
 800bf1e:	a360      	add	r3, pc, #384	@ (adr r3, 800c0a0 <__ieee754_rem_pio2+0x2f0>)
 800bf20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf24:	4682      	mov	sl, r0
 800bf26:	468b      	mov	fp, r1
 800bf28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf2c:	f7f4 fb5c 	bl	80005e8 <__aeabi_dmul>
 800bf30:	2d1f      	cmp	r5, #31
 800bf32:	4606      	mov	r6, r0
 800bf34:	460f      	mov	r7, r1
 800bf36:	dc0c      	bgt.n	800bf52 <__ieee754_rem_pio2+0x1a2>
 800bf38:	4b6a      	ldr	r3, [pc, #424]	@ (800c0e4 <__ieee754_rem_pio2+0x334>)
 800bf3a:	1e6a      	subs	r2, r5, #1
 800bf3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf40:	4543      	cmp	r3, r8
 800bf42:	d006      	beq.n	800bf52 <__ieee754_rem_pio2+0x1a2>
 800bf44:	4632      	mov	r2, r6
 800bf46:	463b      	mov	r3, r7
 800bf48:	4650      	mov	r0, sl
 800bf4a:	4659      	mov	r1, fp
 800bf4c:	f7f4 f994 	bl	8000278 <__aeabi_dsub>
 800bf50:	e00e      	b.n	800bf70 <__ieee754_rem_pio2+0x1c0>
 800bf52:	463b      	mov	r3, r7
 800bf54:	4632      	mov	r2, r6
 800bf56:	4650      	mov	r0, sl
 800bf58:	4659      	mov	r1, fp
 800bf5a:	f7f4 f98d 	bl	8000278 <__aeabi_dsub>
 800bf5e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bf62:	9305      	str	r3, [sp, #20]
 800bf64:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bf68:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800bf6c:	2b10      	cmp	r3, #16
 800bf6e:	dc02      	bgt.n	800bf76 <__ieee754_rem_pio2+0x1c6>
 800bf70:	e9c4 0100 	strd	r0, r1, [r4]
 800bf74:	e039      	b.n	800bfea <__ieee754_rem_pio2+0x23a>
 800bf76:	a34c      	add	r3, pc, #304	@ (adr r3, 800c0a8 <__ieee754_rem_pio2+0x2f8>)
 800bf78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf80:	f7f4 fb32 	bl	80005e8 <__aeabi_dmul>
 800bf84:	4606      	mov	r6, r0
 800bf86:	460f      	mov	r7, r1
 800bf88:	4602      	mov	r2, r0
 800bf8a:	460b      	mov	r3, r1
 800bf8c:	4650      	mov	r0, sl
 800bf8e:	4659      	mov	r1, fp
 800bf90:	f7f4 f972 	bl	8000278 <__aeabi_dsub>
 800bf94:	4602      	mov	r2, r0
 800bf96:	460b      	mov	r3, r1
 800bf98:	4680      	mov	r8, r0
 800bf9a:	4689      	mov	r9, r1
 800bf9c:	4650      	mov	r0, sl
 800bf9e:	4659      	mov	r1, fp
 800bfa0:	f7f4 f96a 	bl	8000278 <__aeabi_dsub>
 800bfa4:	4632      	mov	r2, r6
 800bfa6:	463b      	mov	r3, r7
 800bfa8:	f7f4 f966 	bl	8000278 <__aeabi_dsub>
 800bfac:	a340      	add	r3, pc, #256	@ (adr r3, 800c0b0 <__ieee754_rem_pio2+0x300>)
 800bfae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfb2:	4606      	mov	r6, r0
 800bfb4:	460f      	mov	r7, r1
 800bfb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfba:	f7f4 fb15 	bl	80005e8 <__aeabi_dmul>
 800bfbe:	4632      	mov	r2, r6
 800bfc0:	463b      	mov	r3, r7
 800bfc2:	f7f4 f959 	bl	8000278 <__aeabi_dsub>
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	460b      	mov	r3, r1
 800bfca:	4606      	mov	r6, r0
 800bfcc:	460f      	mov	r7, r1
 800bfce:	4640      	mov	r0, r8
 800bfd0:	4649      	mov	r1, r9
 800bfd2:	f7f4 f951 	bl	8000278 <__aeabi_dsub>
 800bfd6:	9a05      	ldr	r2, [sp, #20]
 800bfd8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bfdc:	1ad3      	subs	r3, r2, r3
 800bfde:	2b31      	cmp	r3, #49	@ 0x31
 800bfe0:	dc20      	bgt.n	800c024 <__ieee754_rem_pio2+0x274>
 800bfe2:	e9c4 0100 	strd	r0, r1, [r4]
 800bfe6:	46c2      	mov	sl, r8
 800bfe8:	46cb      	mov	fp, r9
 800bfea:	e9d4 8900 	ldrd	r8, r9, [r4]
 800bfee:	4650      	mov	r0, sl
 800bff0:	4642      	mov	r2, r8
 800bff2:	464b      	mov	r3, r9
 800bff4:	4659      	mov	r1, fp
 800bff6:	f7f4 f93f 	bl	8000278 <__aeabi_dsub>
 800bffa:	463b      	mov	r3, r7
 800bffc:	4632      	mov	r2, r6
 800bffe:	f7f4 f93b 	bl	8000278 <__aeabi_dsub>
 800c002:	9b04      	ldr	r3, [sp, #16]
 800c004:	2b00      	cmp	r3, #0
 800c006:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c00a:	f6bf af0e 	bge.w	800be2a <__ieee754_rem_pio2+0x7a>
 800c00e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800c012:	6063      	str	r3, [r4, #4]
 800c014:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c018:	f8c4 8000 	str.w	r8, [r4]
 800c01c:	60a0      	str	r0, [r4, #8]
 800c01e:	60e3      	str	r3, [r4, #12]
 800c020:	426d      	negs	r5, r5
 800c022:	e702      	b.n	800be2a <__ieee754_rem_pio2+0x7a>
 800c024:	a326      	add	r3, pc, #152	@ (adr r3, 800c0c0 <__ieee754_rem_pio2+0x310>)
 800c026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c02a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c02e:	f7f4 fadb 	bl	80005e8 <__aeabi_dmul>
 800c032:	4606      	mov	r6, r0
 800c034:	460f      	mov	r7, r1
 800c036:	4602      	mov	r2, r0
 800c038:	460b      	mov	r3, r1
 800c03a:	4640      	mov	r0, r8
 800c03c:	4649      	mov	r1, r9
 800c03e:	f7f4 f91b 	bl	8000278 <__aeabi_dsub>
 800c042:	4602      	mov	r2, r0
 800c044:	460b      	mov	r3, r1
 800c046:	4682      	mov	sl, r0
 800c048:	468b      	mov	fp, r1
 800c04a:	4640      	mov	r0, r8
 800c04c:	4649      	mov	r1, r9
 800c04e:	f7f4 f913 	bl	8000278 <__aeabi_dsub>
 800c052:	4632      	mov	r2, r6
 800c054:	463b      	mov	r3, r7
 800c056:	f7f4 f90f 	bl	8000278 <__aeabi_dsub>
 800c05a:	a31b      	add	r3, pc, #108	@ (adr r3, 800c0c8 <__ieee754_rem_pio2+0x318>)
 800c05c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c060:	4606      	mov	r6, r0
 800c062:	460f      	mov	r7, r1
 800c064:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c068:	f7f4 fabe 	bl	80005e8 <__aeabi_dmul>
 800c06c:	4632      	mov	r2, r6
 800c06e:	463b      	mov	r3, r7
 800c070:	f7f4 f902 	bl	8000278 <__aeabi_dsub>
 800c074:	4606      	mov	r6, r0
 800c076:	460f      	mov	r7, r1
 800c078:	e764      	b.n	800bf44 <__ieee754_rem_pio2+0x194>
 800c07a:	4b1b      	ldr	r3, [pc, #108]	@ (800c0e8 <__ieee754_rem_pio2+0x338>)
 800c07c:	4598      	cmp	r8, r3
 800c07e:	d935      	bls.n	800c0ec <__ieee754_rem_pio2+0x33c>
 800c080:	4632      	mov	r2, r6
 800c082:	463b      	mov	r3, r7
 800c084:	4630      	mov	r0, r6
 800c086:	4639      	mov	r1, r7
 800c088:	f7f4 f8f6 	bl	8000278 <__aeabi_dsub>
 800c08c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c090:	e9c4 0100 	strd	r0, r1, [r4]
 800c094:	e69e      	b.n	800bdd4 <__ieee754_rem_pio2+0x24>
 800c096:	bf00      	nop
 800c098:	54400000 	.word	0x54400000
 800c09c:	3ff921fb 	.word	0x3ff921fb
 800c0a0:	1a626331 	.word	0x1a626331
 800c0a4:	3dd0b461 	.word	0x3dd0b461
 800c0a8:	1a600000 	.word	0x1a600000
 800c0ac:	3dd0b461 	.word	0x3dd0b461
 800c0b0:	2e037073 	.word	0x2e037073
 800c0b4:	3ba3198a 	.word	0x3ba3198a
 800c0b8:	6dc9c883 	.word	0x6dc9c883
 800c0bc:	3fe45f30 	.word	0x3fe45f30
 800c0c0:	2e000000 	.word	0x2e000000
 800c0c4:	3ba3198a 	.word	0x3ba3198a
 800c0c8:	252049c1 	.word	0x252049c1
 800c0cc:	397b839a 	.word	0x397b839a
 800c0d0:	3fe921fb 	.word	0x3fe921fb
 800c0d4:	4002d97b 	.word	0x4002d97b
 800c0d8:	3ff921fb 	.word	0x3ff921fb
 800c0dc:	413921fb 	.word	0x413921fb
 800c0e0:	3fe00000 	.word	0x3fe00000
 800c0e4:	0800cb74 	.word	0x0800cb74
 800c0e8:	7fefffff 	.word	0x7fefffff
 800c0ec:	ea4f 5528 	mov.w	r5, r8, asr #20
 800c0f0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800c0f4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800c0f8:	4630      	mov	r0, r6
 800c0fa:	460f      	mov	r7, r1
 800c0fc:	f7f4 fd0e 	bl	8000b1c <__aeabi_d2iz>
 800c100:	f7f4 fa08 	bl	8000514 <__aeabi_i2d>
 800c104:	4602      	mov	r2, r0
 800c106:	460b      	mov	r3, r1
 800c108:	4630      	mov	r0, r6
 800c10a:	4639      	mov	r1, r7
 800c10c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c110:	f7f4 f8b2 	bl	8000278 <__aeabi_dsub>
 800c114:	4b22      	ldr	r3, [pc, #136]	@ (800c1a0 <__ieee754_rem_pio2+0x3f0>)
 800c116:	2200      	movs	r2, #0
 800c118:	f7f4 fa66 	bl	80005e8 <__aeabi_dmul>
 800c11c:	460f      	mov	r7, r1
 800c11e:	4606      	mov	r6, r0
 800c120:	f7f4 fcfc 	bl	8000b1c <__aeabi_d2iz>
 800c124:	f7f4 f9f6 	bl	8000514 <__aeabi_i2d>
 800c128:	4602      	mov	r2, r0
 800c12a:	460b      	mov	r3, r1
 800c12c:	4630      	mov	r0, r6
 800c12e:	4639      	mov	r1, r7
 800c130:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c134:	f7f4 f8a0 	bl	8000278 <__aeabi_dsub>
 800c138:	4b19      	ldr	r3, [pc, #100]	@ (800c1a0 <__ieee754_rem_pio2+0x3f0>)
 800c13a:	2200      	movs	r2, #0
 800c13c:	f7f4 fa54 	bl	80005e8 <__aeabi_dmul>
 800c140:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800c144:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800c148:	f04f 0803 	mov.w	r8, #3
 800c14c:	2600      	movs	r6, #0
 800c14e:	2700      	movs	r7, #0
 800c150:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800c154:	4632      	mov	r2, r6
 800c156:	463b      	mov	r3, r7
 800c158:	46c2      	mov	sl, r8
 800c15a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c15e:	f7f4 fcab 	bl	8000ab8 <__aeabi_dcmpeq>
 800c162:	2800      	cmp	r0, #0
 800c164:	d1f4      	bne.n	800c150 <__ieee754_rem_pio2+0x3a0>
 800c166:	4b0f      	ldr	r3, [pc, #60]	@ (800c1a4 <__ieee754_rem_pio2+0x3f4>)
 800c168:	9301      	str	r3, [sp, #4]
 800c16a:	2302      	movs	r3, #2
 800c16c:	9300      	str	r3, [sp, #0]
 800c16e:	462a      	mov	r2, r5
 800c170:	4653      	mov	r3, sl
 800c172:	4621      	mov	r1, r4
 800c174:	a806      	add	r0, sp, #24
 800c176:	f000 f81f 	bl	800c1b8 <__kernel_rem_pio2>
 800c17a:	9b04      	ldr	r3, [sp, #16]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	4605      	mov	r5, r0
 800c180:	f6bf ae53 	bge.w	800be2a <__ieee754_rem_pio2+0x7a>
 800c184:	e9d4 2100 	ldrd	r2, r1, [r4]
 800c188:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c18c:	e9c4 2300 	strd	r2, r3, [r4]
 800c190:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800c194:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c198:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c19c:	e740      	b.n	800c020 <__ieee754_rem_pio2+0x270>
 800c19e:	bf00      	nop
 800c1a0:	41700000 	.word	0x41700000
 800c1a4:	0800cbf4 	.word	0x0800cbf4

0800c1a8 <fabs>:
 800c1a8:	ec51 0b10 	vmov	r0, r1, d0
 800c1ac:	4602      	mov	r2, r0
 800c1ae:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c1b2:	ec43 2b10 	vmov	d0, r2, r3
 800c1b6:	4770      	bx	lr

0800c1b8 <__kernel_rem_pio2>:
 800c1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1bc:	ed2d 8b02 	vpush	{d8}
 800c1c0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800c1c4:	f112 0f14 	cmn.w	r2, #20
 800c1c8:	9306      	str	r3, [sp, #24]
 800c1ca:	9104      	str	r1, [sp, #16]
 800c1cc:	4bbe      	ldr	r3, [pc, #760]	@ (800c4c8 <__kernel_rem_pio2+0x310>)
 800c1ce:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800c1d0:	9008      	str	r0, [sp, #32]
 800c1d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c1d6:	9300      	str	r3, [sp, #0]
 800c1d8:	9b06      	ldr	r3, [sp, #24]
 800c1da:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800c1de:	bfa8      	it	ge
 800c1e0:	1ed4      	subge	r4, r2, #3
 800c1e2:	9305      	str	r3, [sp, #20]
 800c1e4:	bfb2      	itee	lt
 800c1e6:	2400      	movlt	r4, #0
 800c1e8:	2318      	movge	r3, #24
 800c1ea:	fb94 f4f3 	sdivge	r4, r4, r3
 800c1ee:	f06f 0317 	mvn.w	r3, #23
 800c1f2:	fb04 3303 	mla	r3, r4, r3, r3
 800c1f6:	eb03 0b02 	add.w	fp, r3, r2
 800c1fa:	9b00      	ldr	r3, [sp, #0]
 800c1fc:	9a05      	ldr	r2, [sp, #20]
 800c1fe:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800c4b8 <__kernel_rem_pio2+0x300>
 800c202:	eb03 0802 	add.w	r8, r3, r2
 800c206:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c208:	1aa7      	subs	r7, r4, r2
 800c20a:	ae20      	add	r6, sp, #128	@ 0x80
 800c20c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c210:	2500      	movs	r5, #0
 800c212:	4545      	cmp	r5, r8
 800c214:	dd13      	ble.n	800c23e <__kernel_rem_pio2+0x86>
 800c216:	9b06      	ldr	r3, [sp, #24]
 800c218:	aa20      	add	r2, sp, #128	@ 0x80
 800c21a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c21e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800c222:	f04f 0800 	mov.w	r8, #0
 800c226:	9b00      	ldr	r3, [sp, #0]
 800c228:	4598      	cmp	r8, r3
 800c22a:	dc31      	bgt.n	800c290 <__kernel_rem_pio2+0xd8>
 800c22c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800c4b8 <__kernel_rem_pio2+0x300>
 800c230:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c234:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c238:	462f      	mov	r7, r5
 800c23a:	2600      	movs	r6, #0
 800c23c:	e01b      	b.n	800c276 <__kernel_rem_pio2+0xbe>
 800c23e:	42ef      	cmn	r7, r5
 800c240:	d407      	bmi.n	800c252 <__kernel_rem_pio2+0x9a>
 800c242:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c246:	f7f4 f965 	bl	8000514 <__aeabi_i2d>
 800c24a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c24e:	3501      	adds	r5, #1
 800c250:	e7df      	b.n	800c212 <__kernel_rem_pio2+0x5a>
 800c252:	ec51 0b18 	vmov	r0, r1, d8
 800c256:	e7f8      	b.n	800c24a <__kernel_rem_pio2+0x92>
 800c258:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c25c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c260:	f7f4 f9c2 	bl	80005e8 <__aeabi_dmul>
 800c264:	4602      	mov	r2, r0
 800c266:	460b      	mov	r3, r1
 800c268:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c26c:	f7f4 f806 	bl	800027c <__adddf3>
 800c270:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c274:	3601      	adds	r6, #1
 800c276:	9b05      	ldr	r3, [sp, #20]
 800c278:	429e      	cmp	r6, r3
 800c27a:	f1a7 0708 	sub.w	r7, r7, #8
 800c27e:	ddeb      	ble.n	800c258 <__kernel_rem_pio2+0xa0>
 800c280:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c284:	f108 0801 	add.w	r8, r8, #1
 800c288:	ecaa 7b02 	vstmia	sl!, {d7}
 800c28c:	3508      	adds	r5, #8
 800c28e:	e7ca      	b.n	800c226 <__kernel_rem_pio2+0x6e>
 800c290:	9b00      	ldr	r3, [sp, #0]
 800c292:	f8dd 8000 	ldr.w	r8, [sp]
 800c296:	aa0c      	add	r2, sp, #48	@ 0x30
 800c298:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c29c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c29e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c2a0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c2a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2a6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800c2aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c2ac:	ab98      	add	r3, sp, #608	@ 0x260
 800c2ae:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c2b2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800c2b6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c2ba:	ac0c      	add	r4, sp, #48	@ 0x30
 800c2bc:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c2be:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800c2c2:	46a1      	mov	r9, r4
 800c2c4:	46c2      	mov	sl, r8
 800c2c6:	f1ba 0f00 	cmp.w	sl, #0
 800c2ca:	f1a5 0508 	sub.w	r5, r5, #8
 800c2ce:	dc77      	bgt.n	800c3c0 <__kernel_rem_pio2+0x208>
 800c2d0:	4658      	mov	r0, fp
 800c2d2:	ed9d 0b02 	vldr	d0, [sp, #8]
 800c2d6:	f000 fac7 	bl	800c868 <scalbn>
 800c2da:	ec57 6b10 	vmov	r6, r7, d0
 800c2de:	2200      	movs	r2, #0
 800c2e0:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800c2e4:	4630      	mov	r0, r6
 800c2e6:	4639      	mov	r1, r7
 800c2e8:	f7f4 f97e 	bl	80005e8 <__aeabi_dmul>
 800c2ec:	ec41 0b10 	vmov	d0, r0, r1
 800c2f0:	f000 fb3a 	bl	800c968 <floor>
 800c2f4:	4b75      	ldr	r3, [pc, #468]	@ (800c4cc <__kernel_rem_pio2+0x314>)
 800c2f6:	ec51 0b10 	vmov	r0, r1, d0
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	f7f4 f974 	bl	80005e8 <__aeabi_dmul>
 800c300:	4602      	mov	r2, r0
 800c302:	460b      	mov	r3, r1
 800c304:	4630      	mov	r0, r6
 800c306:	4639      	mov	r1, r7
 800c308:	f7f3 ffb6 	bl	8000278 <__aeabi_dsub>
 800c30c:	460f      	mov	r7, r1
 800c30e:	4606      	mov	r6, r0
 800c310:	f7f4 fc04 	bl	8000b1c <__aeabi_d2iz>
 800c314:	9002      	str	r0, [sp, #8]
 800c316:	f7f4 f8fd 	bl	8000514 <__aeabi_i2d>
 800c31a:	4602      	mov	r2, r0
 800c31c:	460b      	mov	r3, r1
 800c31e:	4630      	mov	r0, r6
 800c320:	4639      	mov	r1, r7
 800c322:	f7f3 ffa9 	bl	8000278 <__aeabi_dsub>
 800c326:	f1bb 0f00 	cmp.w	fp, #0
 800c32a:	4606      	mov	r6, r0
 800c32c:	460f      	mov	r7, r1
 800c32e:	dd6c      	ble.n	800c40a <__kernel_rem_pio2+0x252>
 800c330:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 800c334:	ab0c      	add	r3, sp, #48	@ 0x30
 800c336:	9d02      	ldr	r5, [sp, #8]
 800c338:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c33c:	f1cb 0018 	rsb	r0, fp, #24
 800c340:	fa43 f200 	asr.w	r2, r3, r0
 800c344:	4415      	add	r5, r2
 800c346:	4082      	lsls	r2, r0
 800c348:	1a9b      	subs	r3, r3, r2
 800c34a:	aa0c      	add	r2, sp, #48	@ 0x30
 800c34c:	9502      	str	r5, [sp, #8]
 800c34e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c352:	f1cb 0217 	rsb	r2, fp, #23
 800c356:	fa43 f902 	asr.w	r9, r3, r2
 800c35a:	f1b9 0f00 	cmp.w	r9, #0
 800c35e:	dd64      	ble.n	800c42a <__kernel_rem_pio2+0x272>
 800c360:	9b02      	ldr	r3, [sp, #8]
 800c362:	2200      	movs	r2, #0
 800c364:	3301      	adds	r3, #1
 800c366:	9302      	str	r3, [sp, #8]
 800c368:	4615      	mov	r5, r2
 800c36a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800c36e:	4590      	cmp	r8, r2
 800c370:	f300 80b8 	bgt.w	800c4e4 <__kernel_rem_pio2+0x32c>
 800c374:	f1bb 0f00 	cmp.w	fp, #0
 800c378:	dd07      	ble.n	800c38a <__kernel_rem_pio2+0x1d2>
 800c37a:	f1bb 0f01 	cmp.w	fp, #1
 800c37e:	f000 80bf 	beq.w	800c500 <__kernel_rem_pio2+0x348>
 800c382:	f1bb 0f02 	cmp.w	fp, #2
 800c386:	f000 80c6 	beq.w	800c516 <__kernel_rem_pio2+0x35e>
 800c38a:	f1b9 0f02 	cmp.w	r9, #2
 800c38e:	d14c      	bne.n	800c42a <__kernel_rem_pio2+0x272>
 800c390:	4632      	mov	r2, r6
 800c392:	463b      	mov	r3, r7
 800c394:	494e      	ldr	r1, [pc, #312]	@ (800c4d0 <__kernel_rem_pio2+0x318>)
 800c396:	2000      	movs	r0, #0
 800c398:	f7f3 ff6e 	bl	8000278 <__aeabi_dsub>
 800c39c:	4606      	mov	r6, r0
 800c39e:	460f      	mov	r7, r1
 800c3a0:	2d00      	cmp	r5, #0
 800c3a2:	d042      	beq.n	800c42a <__kernel_rem_pio2+0x272>
 800c3a4:	4658      	mov	r0, fp
 800c3a6:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800c4c0 <__kernel_rem_pio2+0x308>
 800c3aa:	f000 fa5d 	bl	800c868 <scalbn>
 800c3ae:	4630      	mov	r0, r6
 800c3b0:	4639      	mov	r1, r7
 800c3b2:	ec53 2b10 	vmov	r2, r3, d0
 800c3b6:	f7f3 ff5f 	bl	8000278 <__aeabi_dsub>
 800c3ba:	4606      	mov	r6, r0
 800c3bc:	460f      	mov	r7, r1
 800c3be:	e034      	b.n	800c42a <__kernel_rem_pio2+0x272>
 800c3c0:	4b44      	ldr	r3, [pc, #272]	@ (800c4d4 <__kernel_rem_pio2+0x31c>)
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3c8:	f7f4 f90e 	bl	80005e8 <__aeabi_dmul>
 800c3cc:	f7f4 fba6 	bl	8000b1c <__aeabi_d2iz>
 800c3d0:	f7f4 f8a0 	bl	8000514 <__aeabi_i2d>
 800c3d4:	4b40      	ldr	r3, [pc, #256]	@ (800c4d8 <__kernel_rem_pio2+0x320>)
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	4606      	mov	r6, r0
 800c3da:	460f      	mov	r7, r1
 800c3dc:	f7f4 f904 	bl	80005e8 <__aeabi_dmul>
 800c3e0:	4602      	mov	r2, r0
 800c3e2:	460b      	mov	r3, r1
 800c3e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3e8:	f7f3 ff46 	bl	8000278 <__aeabi_dsub>
 800c3ec:	f7f4 fb96 	bl	8000b1c <__aeabi_d2iz>
 800c3f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c3f4:	f849 0b04 	str.w	r0, [r9], #4
 800c3f8:	4639      	mov	r1, r7
 800c3fa:	4630      	mov	r0, r6
 800c3fc:	f7f3 ff3e 	bl	800027c <__adddf3>
 800c400:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c404:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c408:	e75d      	b.n	800c2c6 <__kernel_rem_pio2+0x10e>
 800c40a:	d107      	bne.n	800c41c <__kernel_rem_pio2+0x264>
 800c40c:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800c410:	aa0c      	add	r2, sp, #48	@ 0x30
 800c412:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c416:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800c41a:	e79e      	b.n	800c35a <__kernel_rem_pio2+0x1a2>
 800c41c:	4b2f      	ldr	r3, [pc, #188]	@ (800c4dc <__kernel_rem_pio2+0x324>)
 800c41e:	2200      	movs	r2, #0
 800c420:	f7f4 fb68 	bl	8000af4 <__aeabi_dcmpge>
 800c424:	2800      	cmp	r0, #0
 800c426:	d143      	bne.n	800c4b0 <__kernel_rem_pio2+0x2f8>
 800c428:	4681      	mov	r9, r0
 800c42a:	2200      	movs	r2, #0
 800c42c:	2300      	movs	r3, #0
 800c42e:	4630      	mov	r0, r6
 800c430:	4639      	mov	r1, r7
 800c432:	f7f4 fb41 	bl	8000ab8 <__aeabi_dcmpeq>
 800c436:	2800      	cmp	r0, #0
 800c438:	f000 80bf 	beq.w	800c5ba <__kernel_rem_pio2+0x402>
 800c43c:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800c440:	2200      	movs	r2, #0
 800c442:	9900      	ldr	r1, [sp, #0]
 800c444:	428b      	cmp	r3, r1
 800c446:	da6e      	bge.n	800c526 <__kernel_rem_pio2+0x36e>
 800c448:	2a00      	cmp	r2, #0
 800c44a:	f000 8089 	beq.w	800c560 <__kernel_rem_pio2+0x3a8>
 800c44e:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c452:	ab0c      	add	r3, sp, #48	@ 0x30
 800c454:	f1ab 0b18 	sub.w	fp, fp, #24
 800c458:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d0f6      	beq.n	800c44e <__kernel_rem_pio2+0x296>
 800c460:	4658      	mov	r0, fp
 800c462:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800c4c0 <__kernel_rem_pio2+0x308>
 800c466:	f000 f9ff 	bl	800c868 <scalbn>
 800c46a:	f108 0301 	add.w	r3, r8, #1
 800c46e:	00da      	lsls	r2, r3, #3
 800c470:	9205      	str	r2, [sp, #20]
 800c472:	ec55 4b10 	vmov	r4, r5, d0
 800c476:	aa70      	add	r2, sp, #448	@ 0x1c0
 800c478:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800c4d4 <__kernel_rem_pio2+0x31c>
 800c47c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800c480:	4646      	mov	r6, r8
 800c482:	f04f 0a00 	mov.w	sl, #0
 800c486:	2e00      	cmp	r6, #0
 800c488:	f280 80cf 	bge.w	800c62a <__kernel_rem_pio2+0x472>
 800c48c:	4644      	mov	r4, r8
 800c48e:	2c00      	cmp	r4, #0
 800c490:	f2c0 80fd 	blt.w	800c68e <__kernel_rem_pio2+0x4d6>
 800c494:	4b12      	ldr	r3, [pc, #72]	@ (800c4e0 <__kernel_rem_pio2+0x328>)
 800c496:	461f      	mov	r7, r3
 800c498:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c49a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c49e:	9306      	str	r3, [sp, #24]
 800c4a0:	f04f 0a00 	mov.w	sl, #0
 800c4a4:	f04f 0b00 	mov.w	fp, #0
 800c4a8:	2600      	movs	r6, #0
 800c4aa:	eba8 0504 	sub.w	r5, r8, r4
 800c4ae:	e0e2      	b.n	800c676 <__kernel_rem_pio2+0x4be>
 800c4b0:	f04f 0902 	mov.w	r9, #2
 800c4b4:	e754      	b.n	800c360 <__kernel_rem_pio2+0x1a8>
 800c4b6:	bf00      	nop
	...
 800c4c4:	3ff00000 	.word	0x3ff00000
 800c4c8:	0800cd40 	.word	0x0800cd40
 800c4cc:	40200000 	.word	0x40200000
 800c4d0:	3ff00000 	.word	0x3ff00000
 800c4d4:	3e700000 	.word	0x3e700000
 800c4d8:	41700000 	.word	0x41700000
 800c4dc:	3fe00000 	.word	0x3fe00000
 800c4e0:	0800cd00 	.word	0x0800cd00
 800c4e4:	f854 3b04 	ldr.w	r3, [r4], #4
 800c4e8:	b945      	cbnz	r5, 800c4fc <__kernel_rem_pio2+0x344>
 800c4ea:	b123      	cbz	r3, 800c4f6 <__kernel_rem_pio2+0x33e>
 800c4ec:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800c4f0:	f844 3c04 	str.w	r3, [r4, #-4]
 800c4f4:	2301      	movs	r3, #1
 800c4f6:	3201      	adds	r2, #1
 800c4f8:	461d      	mov	r5, r3
 800c4fa:	e738      	b.n	800c36e <__kernel_rem_pio2+0x1b6>
 800c4fc:	1acb      	subs	r3, r1, r3
 800c4fe:	e7f7      	b.n	800c4f0 <__kernel_rem_pio2+0x338>
 800c500:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800c504:	ab0c      	add	r3, sp, #48	@ 0x30
 800c506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c50a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c50e:	a90c      	add	r1, sp, #48	@ 0x30
 800c510:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c514:	e739      	b.n	800c38a <__kernel_rem_pio2+0x1d2>
 800c516:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800c51a:	ab0c      	add	r3, sp, #48	@ 0x30
 800c51c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c520:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c524:	e7f3      	b.n	800c50e <__kernel_rem_pio2+0x356>
 800c526:	a90c      	add	r1, sp, #48	@ 0x30
 800c528:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c52c:	3b01      	subs	r3, #1
 800c52e:	430a      	orrs	r2, r1
 800c530:	e787      	b.n	800c442 <__kernel_rem_pio2+0x28a>
 800c532:	3401      	adds	r4, #1
 800c534:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c538:	2a00      	cmp	r2, #0
 800c53a:	d0fa      	beq.n	800c532 <__kernel_rem_pio2+0x37a>
 800c53c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c53e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c542:	eb0d 0503 	add.w	r5, sp, r3
 800c546:	9b06      	ldr	r3, [sp, #24]
 800c548:	aa20      	add	r2, sp, #128	@ 0x80
 800c54a:	4443      	add	r3, r8
 800c54c:	f108 0701 	add.w	r7, r8, #1
 800c550:	3d98      	subs	r5, #152	@ 0x98
 800c552:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800c556:	4444      	add	r4, r8
 800c558:	42bc      	cmp	r4, r7
 800c55a:	da04      	bge.n	800c566 <__kernel_rem_pio2+0x3ae>
 800c55c:	46a0      	mov	r8, r4
 800c55e:	e6a2      	b.n	800c2a6 <__kernel_rem_pio2+0xee>
 800c560:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c562:	2401      	movs	r4, #1
 800c564:	e7e6      	b.n	800c534 <__kernel_rem_pio2+0x37c>
 800c566:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c568:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800c56c:	f7f3 ffd2 	bl	8000514 <__aeabi_i2d>
 800c570:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800c838 <__kernel_rem_pio2+0x680>
 800c574:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c578:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c57c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c580:	46b2      	mov	sl, r6
 800c582:	f04f 0800 	mov.w	r8, #0
 800c586:	9b05      	ldr	r3, [sp, #20]
 800c588:	4598      	cmp	r8, r3
 800c58a:	dd05      	ble.n	800c598 <__kernel_rem_pio2+0x3e0>
 800c58c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c590:	3701      	adds	r7, #1
 800c592:	eca5 7b02 	vstmia	r5!, {d7}
 800c596:	e7df      	b.n	800c558 <__kernel_rem_pio2+0x3a0>
 800c598:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800c59c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c5a0:	f7f4 f822 	bl	80005e8 <__aeabi_dmul>
 800c5a4:	4602      	mov	r2, r0
 800c5a6:	460b      	mov	r3, r1
 800c5a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c5ac:	f7f3 fe66 	bl	800027c <__adddf3>
 800c5b0:	f108 0801 	add.w	r8, r8, #1
 800c5b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c5b8:	e7e5      	b.n	800c586 <__kernel_rem_pio2+0x3ce>
 800c5ba:	f1cb 0000 	rsb	r0, fp, #0
 800c5be:	ec47 6b10 	vmov	d0, r6, r7
 800c5c2:	f000 f951 	bl	800c868 <scalbn>
 800c5c6:	ec55 4b10 	vmov	r4, r5, d0
 800c5ca:	4b9d      	ldr	r3, [pc, #628]	@ (800c840 <__kernel_rem_pio2+0x688>)
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	4620      	mov	r0, r4
 800c5d0:	4629      	mov	r1, r5
 800c5d2:	f7f4 fa8f 	bl	8000af4 <__aeabi_dcmpge>
 800c5d6:	b300      	cbz	r0, 800c61a <__kernel_rem_pio2+0x462>
 800c5d8:	4b9a      	ldr	r3, [pc, #616]	@ (800c844 <__kernel_rem_pio2+0x68c>)
 800c5da:	2200      	movs	r2, #0
 800c5dc:	4620      	mov	r0, r4
 800c5de:	4629      	mov	r1, r5
 800c5e0:	f7f4 f802 	bl	80005e8 <__aeabi_dmul>
 800c5e4:	f7f4 fa9a 	bl	8000b1c <__aeabi_d2iz>
 800c5e8:	4606      	mov	r6, r0
 800c5ea:	f7f3 ff93 	bl	8000514 <__aeabi_i2d>
 800c5ee:	4b94      	ldr	r3, [pc, #592]	@ (800c840 <__kernel_rem_pio2+0x688>)
 800c5f0:	2200      	movs	r2, #0
 800c5f2:	f7f3 fff9 	bl	80005e8 <__aeabi_dmul>
 800c5f6:	460b      	mov	r3, r1
 800c5f8:	4602      	mov	r2, r0
 800c5fa:	4629      	mov	r1, r5
 800c5fc:	4620      	mov	r0, r4
 800c5fe:	f7f3 fe3b 	bl	8000278 <__aeabi_dsub>
 800c602:	f7f4 fa8b 	bl	8000b1c <__aeabi_d2iz>
 800c606:	ab0c      	add	r3, sp, #48	@ 0x30
 800c608:	f10b 0b18 	add.w	fp, fp, #24
 800c60c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c610:	f108 0801 	add.w	r8, r8, #1
 800c614:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800c618:	e722      	b.n	800c460 <__kernel_rem_pio2+0x2a8>
 800c61a:	4620      	mov	r0, r4
 800c61c:	4629      	mov	r1, r5
 800c61e:	f7f4 fa7d 	bl	8000b1c <__aeabi_d2iz>
 800c622:	ab0c      	add	r3, sp, #48	@ 0x30
 800c624:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c628:	e71a      	b.n	800c460 <__kernel_rem_pio2+0x2a8>
 800c62a:	ab0c      	add	r3, sp, #48	@ 0x30
 800c62c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c630:	f7f3 ff70 	bl	8000514 <__aeabi_i2d>
 800c634:	4622      	mov	r2, r4
 800c636:	462b      	mov	r3, r5
 800c638:	f7f3 ffd6 	bl	80005e8 <__aeabi_dmul>
 800c63c:	4652      	mov	r2, sl
 800c63e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800c642:	465b      	mov	r3, fp
 800c644:	4620      	mov	r0, r4
 800c646:	4629      	mov	r1, r5
 800c648:	f7f3 ffce 	bl	80005e8 <__aeabi_dmul>
 800c64c:	3e01      	subs	r6, #1
 800c64e:	4604      	mov	r4, r0
 800c650:	460d      	mov	r5, r1
 800c652:	e718      	b.n	800c486 <__kernel_rem_pio2+0x2ce>
 800c654:	9906      	ldr	r1, [sp, #24]
 800c656:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800c65a:	9106      	str	r1, [sp, #24]
 800c65c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800c660:	f7f3 ffc2 	bl	80005e8 <__aeabi_dmul>
 800c664:	4602      	mov	r2, r0
 800c666:	460b      	mov	r3, r1
 800c668:	4650      	mov	r0, sl
 800c66a:	4659      	mov	r1, fp
 800c66c:	f7f3 fe06 	bl	800027c <__adddf3>
 800c670:	3601      	adds	r6, #1
 800c672:	4682      	mov	sl, r0
 800c674:	468b      	mov	fp, r1
 800c676:	9b00      	ldr	r3, [sp, #0]
 800c678:	429e      	cmp	r6, r3
 800c67a:	dc01      	bgt.n	800c680 <__kernel_rem_pio2+0x4c8>
 800c67c:	42b5      	cmp	r5, r6
 800c67e:	dae9      	bge.n	800c654 <__kernel_rem_pio2+0x49c>
 800c680:	ab48      	add	r3, sp, #288	@ 0x120
 800c682:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c686:	e9c5 ab00 	strd	sl, fp, [r5]
 800c68a:	3c01      	subs	r4, #1
 800c68c:	e6ff      	b.n	800c48e <__kernel_rem_pio2+0x2d6>
 800c68e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c690:	2b02      	cmp	r3, #2
 800c692:	dc0b      	bgt.n	800c6ac <__kernel_rem_pio2+0x4f4>
 800c694:	2b00      	cmp	r3, #0
 800c696:	dc39      	bgt.n	800c70c <__kernel_rem_pio2+0x554>
 800c698:	d05d      	beq.n	800c756 <__kernel_rem_pio2+0x59e>
 800c69a:	9b02      	ldr	r3, [sp, #8]
 800c69c:	f003 0007 	and.w	r0, r3, #7
 800c6a0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800c6a4:	ecbd 8b02 	vpop	{d8}
 800c6a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6ac:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c6ae:	2b03      	cmp	r3, #3
 800c6b0:	d1f3      	bne.n	800c69a <__kernel_rem_pio2+0x4e2>
 800c6b2:	9b05      	ldr	r3, [sp, #20]
 800c6b4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c6b8:	eb0d 0403 	add.w	r4, sp, r3
 800c6bc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800c6c0:	4625      	mov	r5, r4
 800c6c2:	46c2      	mov	sl, r8
 800c6c4:	f1ba 0f00 	cmp.w	sl, #0
 800c6c8:	f1a5 0508 	sub.w	r5, r5, #8
 800c6cc:	dc6b      	bgt.n	800c7a6 <__kernel_rem_pio2+0x5ee>
 800c6ce:	4645      	mov	r5, r8
 800c6d0:	2d01      	cmp	r5, #1
 800c6d2:	f1a4 0408 	sub.w	r4, r4, #8
 800c6d6:	f300 8087 	bgt.w	800c7e8 <__kernel_rem_pio2+0x630>
 800c6da:	9c05      	ldr	r4, [sp, #20]
 800c6dc:	ab48      	add	r3, sp, #288	@ 0x120
 800c6de:	441c      	add	r4, r3
 800c6e0:	2000      	movs	r0, #0
 800c6e2:	2100      	movs	r1, #0
 800c6e4:	f1b8 0f01 	cmp.w	r8, #1
 800c6e8:	f300 809c 	bgt.w	800c824 <__kernel_rem_pio2+0x66c>
 800c6ec:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800c6f0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800c6f4:	f1b9 0f00 	cmp.w	r9, #0
 800c6f8:	f040 80a6 	bne.w	800c848 <__kernel_rem_pio2+0x690>
 800c6fc:	9b04      	ldr	r3, [sp, #16]
 800c6fe:	e9c3 7800 	strd	r7, r8, [r3]
 800c702:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800c706:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c70a:	e7c6      	b.n	800c69a <__kernel_rem_pio2+0x4e2>
 800c70c:	9d05      	ldr	r5, [sp, #20]
 800c70e:	ab48      	add	r3, sp, #288	@ 0x120
 800c710:	441d      	add	r5, r3
 800c712:	4644      	mov	r4, r8
 800c714:	2000      	movs	r0, #0
 800c716:	2100      	movs	r1, #0
 800c718:	2c00      	cmp	r4, #0
 800c71a:	da35      	bge.n	800c788 <__kernel_rem_pio2+0x5d0>
 800c71c:	f1b9 0f00 	cmp.w	r9, #0
 800c720:	d038      	beq.n	800c794 <__kernel_rem_pio2+0x5dc>
 800c722:	4602      	mov	r2, r0
 800c724:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c728:	9c04      	ldr	r4, [sp, #16]
 800c72a:	e9c4 2300 	strd	r2, r3, [r4]
 800c72e:	4602      	mov	r2, r0
 800c730:	460b      	mov	r3, r1
 800c732:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800c736:	f7f3 fd9f 	bl	8000278 <__aeabi_dsub>
 800c73a:	ad4a      	add	r5, sp, #296	@ 0x128
 800c73c:	2401      	movs	r4, #1
 800c73e:	45a0      	cmp	r8, r4
 800c740:	da2b      	bge.n	800c79a <__kernel_rem_pio2+0x5e2>
 800c742:	f1b9 0f00 	cmp.w	r9, #0
 800c746:	d002      	beq.n	800c74e <__kernel_rem_pio2+0x596>
 800c748:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c74c:	4619      	mov	r1, r3
 800c74e:	9b04      	ldr	r3, [sp, #16]
 800c750:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c754:	e7a1      	b.n	800c69a <__kernel_rem_pio2+0x4e2>
 800c756:	9c05      	ldr	r4, [sp, #20]
 800c758:	ab48      	add	r3, sp, #288	@ 0x120
 800c75a:	441c      	add	r4, r3
 800c75c:	2000      	movs	r0, #0
 800c75e:	2100      	movs	r1, #0
 800c760:	f1b8 0f00 	cmp.w	r8, #0
 800c764:	da09      	bge.n	800c77a <__kernel_rem_pio2+0x5c2>
 800c766:	f1b9 0f00 	cmp.w	r9, #0
 800c76a:	d002      	beq.n	800c772 <__kernel_rem_pio2+0x5ba>
 800c76c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c770:	4619      	mov	r1, r3
 800c772:	9b04      	ldr	r3, [sp, #16]
 800c774:	e9c3 0100 	strd	r0, r1, [r3]
 800c778:	e78f      	b.n	800c69a <__kernel_rem_pio2+0x4e2>
 800c77a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c77e:	f7f3 fd7d 	bl	800027c <__adddf3>
 800c782:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c786:	e7eb      	b.n	800c760 <__kernel_rem_pio2+0x5a8>
 800c788:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c78c:	f7f3 fd76 	bl	800027c <__adddf3>
 800c790:	3c01      	subs	r4, #1
 800c792:	e7c1      	b.n	800c718 <__kernel_rem_pio2+0x560>
 800c794:	4602      	mov	r2, r0
 800c796:	460b      	mov	r3, r1
 800c798:	e7c6      	b.n	800c728 <__kernel_rem_pio2+0x570>
 800c79a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800c79e:	f7f3 fd6d 	bl	800027c <__adddf3>
 800c7a2:	3401      	adds	r4, #1
 800c7a4:	e7cb      	b.n	800c73e <__kernel_rem_pio2+0x586>
 800c7a6:	ed95 7b00 	vldr	d7, [r5]
 800c7aa:	ed8d 7b00 	vstr	d7, [sp]
 800c7ae:	ed95 7b02 	vldr	d7, [r5, #8]
 800c7b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c7b6:	ec53 2b17 	vmov	r2, r3, d7
 800c7ba:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c7be:	f7f3 fd5d 	bl	800027c <__adddf3>
 800c7c2:	4602      	mov	r2, r0
 800c7c4:	460b      	mov	r3, r1
 800c7c6:	4606      	mov	r6, r0
 800c7c8:	460f      	mov	r7, r1
 800c7ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c7ce:	f7f3 fd53 	bl	8000278 <__aeabi_dsub>
 800c7d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c7d6:	f7f3 fd51 	bl	800027c <__adddf3>
 800c7da:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c7de:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800c7e2:	e9c5 6700 	strd	r6, r7, [r5]
 800c7e6:	e76d      	b.n	800c6c4 <__kernel_rem_pio2+0x50c>
 800c7e8:	ed94 7b00 	vldr	d7, [r4]
 800c7ec:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800c7f0:	ec51 0b17 	vmov	r0, r1, d7
 800c7f4:	4652      	mov	r2, sl
 800c7f6:	465b      	mov	r3, fp
 800c7f8:	ed8d 7b00 	vstr	d7, [sp]
 800c7fc:	f7f3 fd3e 	bl	800027c <__adddf3>
 800c800:	4602      	mov	r2, r0
 800c802:	460b      	mov	r3, r1
 800c804:	4606      	mov	r6, r0
 800c806:	460f      	mov	r7, r1
 800c808:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c80c:	f7f3 fd34 	bl	8000278 <__aeabi_dsub>
 800c810:	4652      	mov	r2, sl
 800c812:	465b      	mov	r3, fp
 800c814:	f7f3 fd32 	bl	800027c <__adddf3>
 800c818:	3d01      	subs	r5, #1
 800c81a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c81e:	e9c4 6700 	strd	r6, r7, [r4]
 800c822:	e755      	b.n	800c6d0 <__kernel_rem_pio2+0x518>
 800c824:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c828:	f7f3 fd28 	bl	800027c <__adddf3>
 800c82c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c830:	e758      	b.n	800c6e4 <__kernel_rem_pio2+0x52c>
 800c832:	bf00      	nop
 800c834:	f3af 8000 	nop.w
	...
 800c840:	41700000 	.word	0x41700000
 800c844:	3e700000 	.word	0x3e700000
 800c848:	9b04      	ldr	r3, [sp, #16]
 800c84a:	9a04      	ldr	r2, [sp, #16]
 800c84c:	601f      	str	r7, [r3, #0]
 800c84e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800c852:	605c      	str	r4, [r3, #4]
 800c854:	609d      	str	r5, [r3, #8]
 800c856:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c85a:	60d3      	str	r3, [r2, #12]
 800c85c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c860:	6110      	str	r0, [r2, #16]
 800c862:	6153      	str	r3, [r2, #20]
 800c864:	e719      	b.n	800c69a <__kernel_rem_pio2+0x4e2>
 800c866:	bf00      	nop

0800c868 <scalbn>:
 800c868:	b570      	push	{r4, r5, r6, lr}
 800c86a:	ec55 4b10 	vmov	r4, r5, d0
 800c86e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c872:	4606      	mov	r6, r0
 800c874:	462b      	mov	r3, r5
 800c876:	b991      	cbnz	r1, 800c89e <scalbn+0x36>
 800c878:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c87c:	4323      	orrs	r3, r4
 800c87e:	d03d      	beq.n	800c8fc <scalbn+0x94>
 800c880:	4b35      	ldr	r3, [pc, #212]	@ (800c958 <scalbn+0xf0>)
 800c882:	4620      	mov	r0, r4
 800c884:	4629      	mov	r1, r5
 800c886:	2200      	movs	r2, #0
 800c888:	f7f3 feae 	bl	80005e8 <__aeabi_dmul>
 800c88c:	4b33      	ldr	r3, [pc, #204]	@ (800c95c <scalbn+0xf4>)
 800c88e:	429e      	cmp	r6, r3
 800c890:	4604      	mov	r4, r0
 800c892:	460d      	mov	r5, r1
 800c894:	da0f      	bge.n	800c8b6 <scalbn+0x4e>
 800c896:	a328      	add	r3, pc, #160	@ (adr r3, 800c938 <scalbn+0xd0>)
 800c898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c89c:	e01e      	b.n	800c8dc <scalbn+0x74>
 800c89e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c8a2:	4291      	cmp	r1, r2
 800c8a4:	d10b      	bne.n	800c8be <scalbn+0x56>
 800c8a6:	4622      	mov	r2, r4
 800c8a8:	4620      	mov	r0, r4
 800c8aa:	4629      	mov	r1, r5
 800c8ac:	f7f3 fce6 	bl	800027c <__adddf3>
 800c8b0:	4604      	mov	r4, r0
 800c8b2:	460d      	mov	r5, r1
 800c8b4:	e022      	b.n	800c8fc <scalbn+0x94>
 800c8b6:	460b      	mov	r3, r1
 800c8b8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c8bc:	3936      	subs	r1, #54	@ 0x36
 800c8be:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800c8c2:	4296      	cmp	r6, r2
 800c8c4:	dd0d      	ble.n	800c8e2 <scalbn+0x7a>
 800c8c6:	2d00      	cmp	r5, #0
 800c8c8:	a11d      	add	r1, pc, #116	@ (adr r1, 800c940 <scalbn+0xd8>)
 800c8ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8ce:	da02      	bge.n	800c8d6 <scalbn+0x6e>
 800c8d0:	a11d      	add	r1, pc, #116	@ (adr r1, 800c948 <scalbn+0xe0>)
 800c8d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8d6:	a31a      	add	r3, pc, #104	@ (adr r3, 800c940 <scalbn+0xd8>)
 800c8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8dc:	f7f3 fe84 	bl	80005e8 <__aeabi_dmul>
 800c8e0:	e7e6      	b.n	800c8b0 <scalbn+0x48>
 800c8e2:	1872      	adds	r2, r6, r1
 800c8e4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c8e8:	428a      	cmp	r2, r1
 800c8ea:	dcec      	bgt.n	800c8c6 <scalbn+0x5e>
 800c8ec:	2a00      	cmp	r2, #0
 800c8ee:	dd08      	ble.n	800c902 <scalbn+0x9a>
 800c8f0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c8f4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c8f8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c8fc:	ec45 4b10 	vmov	d0, r4, r5
 800c900:	bd70      	pop	{r4, r5, r6, pc}
 800c902:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c906:	da08      	bge.n	800c91a <scalbn+0xb2>
 800c908:	2d00      	cmp	r5, #0
 800c90a:	a10b      	add	r1, pc, #44	@ (adr r1, 800c938 <scalbn+0xd0>)
 800c90c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c910:	dac1      	bge.n	800c896 <scalbn+0x2e>
 800c912:	a10f      	add	r1, pc, #60	@ (adr r1, 800c950 <scalbn+0xe8>)
 800c914:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c918:	e7bd      	b.n	800c896 <scalbn+0x2e>
 800c91a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c91e:	3236      	adds	r2, #54	@ 0x36
 800c920:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c924:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c928:	4620      	mov	r0, r4
 800c92a:	4b0d      	ldr	r3, [pc, #52]	@ (800c960 <scalbn+0xf8>)
 800c92c:	4629      	mov	r1, r5
 800c92e:	2200      	movs	r2, #0
 800c930:	e7d4      	b.n	800c8dc <scalbn+0x74>
 800c932:	bf00      	nop
 800c934:	f3af 8000 	nop.w
 800c938:	c2f8f359 	.word	0xc2f8f359
 800c93c:	01a56e1f 	.word	0x01a56e1f
 800c940:	8800759c 	.word	0x8800759c
 800c944:	7e37e43c 	.word	0x7e37e43c
 800c948:	8800759c 	.word	0x8800759c
 800c94c:	fe37e43c 	.word	0xfe37e43c
 800c950:	c2f8f359 	.word	0xc2f8f359
 800c954:	81a56e1f 	.word	0x81a56e1f
 800c958:	43500000 	.word	0x43500000
 800c95c:	ffff3cb0 	.word	0xffff3cb0
 800c960:	3c900000 	.word	0x3c900000
 800c964:	00000000 	.word	0x00000000

0800c968 <floor>:
 800c968:	ec51 0b10 	vmov	r0, r1, d0
 800c96c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c974:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800c978:	2e13      	cmp	r6, #19
 800c97a:	460c      	mov	r4, r1
 800c97c:	4605      	mov	r5, r0
 800c97e:	4680      	mov	r8, r0
 800c980:	dc34      	bgt.n	800c9ec <floor+0x84>
 800c982:	2e00      	cmp	r6, #0
 800c984:	da17      	bge.n	800c9b6 <floor+0x4e>
 800c986:	a332      	add	r3, pc, #200	@ (adr r3, 800ca50 <floor+0xe8>)
 800c988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c98c:	f7f3 fc76 	bl	800027c <__adddf3>
 800c990:	2200      	movs	r2, #0
 800c992:	2300      	movs	r3, #0
 800c994:	f7f4 f8b8 	bl	8000b08 <__aeabi_dcmpgt>
 800c998:	b150      	cbz	r0, 800c9b0 <floor+0x48>
 800c99a:	2c00      	cmp	r4, #0
 800c99c:	da55      	bge.n	800ca4a <floor+0xe2>
 800c99e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800c9a2:	432c      	orrs	r4, r5
 800c9a4:	2500      	movs	r5, #0
 800c9a6:	42ac      	cmp	r4, r5
 800c9a8:	4c2b      	ldr	r4, [pc, #172]	@ (800ca58 <floor+0xf0>)
 800c9aa:	bf08      	it	eq
 800c9ac:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800c9b0:	4621      	mov	r1, r4
 800c9b2:	4628      	mov	r0, r5
 800c9b4:	e023      	b.n	800c9fe <floor+0x96>
 800c9b6:	4f29      	ldr	r7, [pc, #164]	@ (800ca5c <floor+0xf4>)
 800c9b8:	4137      	asrs	r7, r6
 800c9ba:	ea01 0307 	and.w	r3, r1, r7
 800c9be:	4303      	orrs	r3, r0
 800c9c0:	d01d      	beq.n	800c9fe <floor+0x96>
 800c9c2:	a323      	add	r3, pc, #140	@ (adr r3, 800ca50 <floor+0xe8>)
 800c9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c8:	f7f3 fc58 	bl	800027c <__adddf3>
 800c9cc:	2200      	movs	r2, #0
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	f7f4 f89a 	bl	8000b08 <__aeabi_dcmpgt>
 800c9d4:	2800      	cmp	r0, #0
 800c9d6:	d0eb      	beq.n	800c9b0 <floor+0x48>
 800c9d8:	2c00      	cmp	r4, #0
 800c9da:	bfbe      	ittt	lt
 800c9dc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800c9e0:	4133      	asrlt	r3, r6
 800c9e2:	18e4      	addlt	r4, r4, r3
 800c9e4:	ea24 0407 	bic.w	r4, r4, r7
 800c9e8:	2500      	movs	r5, #0
 800c9ea:	e7e1      	b.n	800c9b0 <floor+0x48>
 800c9ec:	2e33      	cmp	r6, #51	@ 0x33
 800c9ee:	dd0a      	ble.n	800ca06 <floor+0x9e>
 800c9f0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800c9f4:	d103      	bne.n	800c9fe <floor+0x96>
 800c9f6:	4602      	mov	r2, r0
 800c9f8:	460b      	mov	r3, r1
 800c9fa:	f7f3 fc3f 	bl	800027c <__adddf3>
 800c9fe:	ec41 0b10 	vmov	d0, r0, r1
 800ca02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca06:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800ca0a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800ca0e:	40df      	lsrs	r7, r3
 800ca10:	4207      	tst	r7, r0
 800ca12:	d0f4      	beq.n	800c9fe <floor+0x96>
 800ca14:	a30e      	add	r3, pc, #56	@ (adr r3, 800ca50 <floor+0xe8>)
 800ca16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca1a:	f7f3 fc2f 	bl	800027c <__adddf3>
 800ca1e:	2200      	movs	r2, #0
 800ca20:	2300      	movs	r3, #0
 800ca22:	f7f4 f871 	bl	8000b08 <__aeabi_dcmpgt>
 800ca26:	2800      	cmp	r0, #0
 800ca28:	d0c2      	beq.n	800c9b0 <floor+0x48>
 800ca2a:	2c00      	cmp	r4, #0
 800ca2c:	da0a      	bge.n	800ca44 <floor+0xdc>
 800ca2e:	2e14      	cmp	r6, #20
 800ca30:	d101      	bne.n	800ca36 <floor+0xce>
 800ca32:	3401      	adds	r4, #1
 800ca34:	e006      	b.n	800ca44 <floor+0xdc>
 800ca36:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800ca3a:	2301      	movs	r3, #1
 800ca3c:	40b3      	lsls	r3, r6
 800ca3e:	441d      	add	r5, r3
 800ca40:	4545      	cmp	r5, r8
 800ca42:	d3f6      	bcc.n	800ca32 <floor+0xca>
 800ca44:	ea25 0507 	bic.w	r5, r5, r7
 800ca48:	e7b2      	b.n	800c9b0 <floor+0x48>
 800ca4a:	2500      	movs	r5, #0
 800ca4c:	462c      	mov	r4, r5
 800ca4e:	e7af      	b.n	800c9b0 <floor+0x48>
 800ca50:	8800759c 	.word	0x8800759c
 800ca54:	7e37e43c 	.word	0x7e37e43c
 800ca58:	bff00000 	.word	0xbff00000
 800ca5c:	000fffff 	.word	0x000fffff

0800ca60 <_init>:
 800ca60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca62:	bf00      	nop
 800ca64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca66:	bc08      	pop	{r3}
 800ca68:	469e      	mov	lr, r3
 800ca6a:	4770      	bx	lr

0800ca6c <_fini>:
 800ca6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca6e:	bf00      	nop
 800ca70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca72:	bc08      	pop	{r3}
 800ca74:	469e      	mov	lr, r3
 800ca76:	4770      	bx	lr
