

================================================================
== Vitis HLS Report for 'kernel_gemm'
================================================================
* Date:           Thu Dec 12 21:25:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_gemm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  10634355|  10634355|  42.537 ms|  42.537 ms|  10634356|  10634356|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_gemm_Pipeline_L2_fu_283                 |kernel_gemm_Pipeline_L2                 |    11004|    11004|  44.016 us|  44.016 us|  11004|  11004|       no|
        |grp_kernel_gemm_Pipeline_L21_fu_294                |kernel_gemm_Pipeline_L21                |     3003|     3003|  12.012 us|  12.012 us|   3003|   3003|       no|
        |grp_kernel_gemm_Pipeline_L22_fu_317                |kernel_gemm_Pipeline_L22                |    13204|    13204|  52.816 us|  52.816 us|  13204|  13204|       no|
        |grp_kernel_gemm_Pipeline_merlinL2_fu_328           |kernel_gemm_Pipeline_merlinL2           |      227|      227|   0.908 us|   0.908 us|    227|    227|       no|
        |grp_kernel_gemm_Pipeline_merlinL1_merlinL0_fu_338  |kernel_gemm_Pipeline_merlinL1_merlinL0  |    52819|    52819|   0.211 ms|   0.211 ms|  52819|  52819|       no|
        |grp_kernel_gemm_Pipeline_L3_fu_369                 |kernel_gemm_Pipeline_L3                 |    11006|    11006|  44.024 us|  44.024 us|  11006|  11006|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +------------+----------+----------+----------+-----------+-----------+------+----------+
        |            |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+----------+----------+----------+-----------+-----------+------+----------+
        |- merlinL3  |  10610000|  10610000|     53050|          -|          -|   200|        no|
        +------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       76|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       90|    12|    16439|    11922|    0|
|Memory               |      188|     -|        0|        0|   16|
|Multiplexer          |        -|     -|        -|     2343|    -|
|Register             |        -|     -|      453|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      278|    12|    16892|    14341|   16|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       19|    ~0|        2|        3|    5|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        6|    ~0|       ~0|        1|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|   322|   552|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U87                  |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|   143|    78|    0|
    |grp_kernel_gemm_Pipeline_L2_fu_283                 |kernel_gemm_Pipeline_L2                 |        0|   1|  1154|   449|    0|
    |grp_kernel_gemm_Pipeline_L21_fu_294                |kernel_gemm_Pipeline_L21                |        0|   0|   605|   375|    0|
    |grp_kernel_gemm_Pipeline_L22_fu_317                |kernel_gemm_Pipeline_L22                |        0|   1|  1154|   449|    0|
    |grp_kernel_gemm_Pipeline_L3_fu_369                 |kernel_gemm_Pipeline_L3                 |        0|   1|   759|   831|    0|
    |grp_kernel_gemm_Pipeline_merlinL1_merlinL0_fu_338  |kernel_gemm_Pipeline_merlinL1_merlinL0  |        0|   6|  1276|   834|    0|
    |grp_kernel_gemm_Pipeline_merlinL2_fu_328           |kernel_gemm_Pipeline_merlinL2           |        0|   0|   463|   269|    0|
    |merlin_gmem_kernel_gemm_128_0_m_axi_U              |merlin_gmem_kernel_gemm_128_0_m_axi     |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_gemm_128_C_m_axi_U              |merlin_gmem_kernel_gemm_128_C_m_axi     |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_gemm_512_0_m_axi_U              |merlin_gmem_kernel_gemm_512_0_m_axi     |       30|   0|  3521|  2695|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |       90|  12| 16439| 11922|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory     |          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |A_5_0_buf_U     |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |A_5_0_buf_16_U  |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |A_5_0_buf_17_U  |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |A_5_0_buf_18_U  |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |A_5_0_buf_19_U  |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |A_5_0_buf_20_U  |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |A_5_0_buf_21_U  |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |A_5_0_buf_22_U  |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |A_5_0_buf_23_U  |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |A_5_0_buf_24_U  |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |A_5_0_buf_25_U  |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |A_5_0_buf_26_U  |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |A_5_0_buf_27_U  |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |A_5_0_buf_28_U  |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |A_5_0_buf_29_U  |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |A_5_0_buf_30_U  |A_5_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3000|   32|     1|        96000|
    |B_5_0_buf_U     |B_5_0_buf_RAM_AUTO_1R1W  |       26|  0|   0|    0|  13200|   32|     1|       422400|
    |B_5_0_buf_4_U   |B_5_0_buf_RAM_AUTO_1R1W  |       26|  0|   0|    0|  13200|   32|     1|       422400|
    |B_5_0_buf_5_U   |B_5_0_buf_RAM_AUTO_1R1W  |       26|  0|   0|    0|  13200|   32|     1|       422400|
    |B_5_0_buf_6_U   |B_5_0_buf_RAM_AUTO_1R1W  |       26|  0|   0|    0|  13200|   32|     1|       422400|
    |C_buf_U         |C_buf_RAM_AUTO_1R1W      |       21|  0|   0|    0|  11000|   32|     1|       352000|
    |C_buf_4_U       |C_buf_RAM_AUTO_1R1W      |       21|  0|   0|    0|  11000|   32|     1|       352000|
    |C_buf_5_U       |C_buf_RAM_AUTO_1R1W      |       21|  0|   0|    0|  11000|   32|     1|       352000|
    |C_buf_6_U       |C_buf_RAM_AUTO_1R1W      |       21|  0|   0|    0|  11000|   32|     1|       352000|
    +----------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total           |                         |      188|  0|   0|   16| 144800|  768|    24|      4633600|
    +----------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln85_1_fu_457_p2              |         +|   0|  0|  21|          14|           6|
    |add_ln85_fu_469_p2                |         +|   0|  0|  15|           8|           1|
    |empty_35_fu_495_p2                |         -|   0|  0|  19|          12|          12|
    |icmp_ln85_fu_463_p2               |      icmp|   0|  0|  15|           8|           7|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  76|          45|          29|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |A_5_0_buf_16_address0                   |   14|          3|   12|         36|
    |A_5_0_buf_16_ce0                        |   14|          3|    1|          3|
    |A_5_0_buf_16_we0                        |    9|          2|    1|          2|
    |A_5_0_buf_17_address0                   |   14|          3|   12|         36|
    |A_5_0_buf_17_ce0                        |   14|          3|    1|          3|
    |A_5_0_buf_17_we0                        |    9|          2|    1|          2|
    |A_5_0_buf_18_address0                   |   14|          3|   12|         36|
    |A_5_0_buf_18_ce0                        |   14|          3|    1|          3|
    |A_5_0_buf_18_we0                        |    9|          2|    1|          2|
    |A_5_0_buf_19_address0                   |   14|          3|   12|         36|
    |A_5_0_buf_19_ce0                        |   14|          3|    1|          3|
    |A_5_0_buf_19_we0                        |    9|          2|    1|          2|
    |A_5_0_buf_20_address0                   |   14|          3|   12|         36|
    |A_5_0_buf_20_ce0                        |   14|          3|    1|          3|
    |A_5_0_buf_20_we0                        |    9|          2|    1|          2|
    |A_5_0_buf_21_address0                   |   14|          3|   12|         36|
    |A_5_0_buf_21_ce0                        |   14|          3|    1|          3|
    |A_5_0_buf_21_we0                        |    9|          2|    1|          2|
    |A_5_0_buf_22_address0                   |   14|          3|   12|         36|
    |A_5_0_buf_22_ce0                        |   14|          3|    1|          3|
    |A_5_0_buf_22_we0                        |    9|          2|    1|          2|
    |A_5_0_buf_23_address0                   |   14|          3|   12|         36|
    |A_5_0_buf_23_ce0                        |   14|          3|    1|          3|
    |A_5_0_buf_23_we0                        |    9|          2|    1|          2|
    |A_5_0_buf_24_address0                   |   14|          3|   12|         36|
    |A_5_0_buf_24_ce0                        |   14|          3|    1|          3|
    |A_5_0_buf_24_we0                        |    9|          2|    1|          2|
    |A_5_0_buf_25_address0                   |   14|          3|   12|         36|
    |A_5_0_buf_25_ce0                        |   14|          3|    1|          3|
    |A_5_0_buf_25_we0                        |    9|          2|    1|          2|
    |A_5_0_buf_26_address0                   |   14|          3|   12|         36|
    |A_5_0_buf_26_ce0                        |   14|          3|    1|          3|
    |A_5_0_buf_26_we0                        |    9|          2|    1|          2|
    |A_5_0_buf_27_address0                   |   14|          3|   12|         36|
    |A_5_0_buf_27_ce0                        |   14|          3|    1|          3|
    |A_5_0_buf_27_we0                        |    9|          2|    1|          2|
    |A_5_0_buf_28_address0                   |   14|          3|   12|         36|
    |A_5_0_buf_28_ce0                        |   14|          3|    1|          3|
    |A_5_0_buf_28_we0                        |    9|          2|    1|          2|
    |A_5_0_buf_29_address0                   |   14|          3|   12|         36|
    |A_5_0_buf_29_ce0                        |   14|          3|    1|          3|
    |A_5_0_buf_29_we0                        |    9|          2|    1|          2|
    |A_5_0_buf_30_address0                   |   14|          3|   12|         36|
    |A_5_0_buf_30_ce0                        |   14|          3|    1|          3|
    |A_5_0_buf_30_we0                        |    9|          2|    1|          2|
    |A_5_0_buf_address0                      |   14|          3|   12|         36|
    |A_5_0_buf_ce0                           |   14|          3|    1|          3|
    |A_5_0_buf_we0                           |    9|          2|    1|          2|
    |B_5_0_buf_4_address0                    |   14|          3|   14|         42|
    |B_5_0_buf_4_ce0                         |   14|          3|    1|          3|
    |B_5_0_buf_4_we0                         |    9|          2|    1|          2|
    |B_5_0_buf_5_address0                    |   14|          3|   14|         42|
    |B_5_0_buf_5_ce0                         |   14|          3|    1|          3|
    |B_5_0_buf_5_we0                         |    9|          2|    1|          2|
    |B_5_0_buf_6_address0                    |   14|          3|   14|         42|
    |B_5_0_buf_6_ce0                         |   14|          3|    1|          3|
    |B_5_0_buf_6_we0                         |    9|          2|    1|          2|
    |B_5_0_buf_address0                      |   14|          3|   14|         42|
    |B_5_0_buf_ce0                           |   14|          3|    1|          3|
    |B_5_0_buf_we0                           |    9|          2|    1|          2|
    |C_buf_4_address0                        |   26|          5|   14|         70|
    |C_buf_4_address1                        |   14|          3|   14|         42|
    |C_buf_4_ce0                             |   26|          5|    1|          5|
    |C_buf_4_ce1                             |   14|          3|    1|          3|
    |C_buf_4_d0                              |   20|          4|   32|        128|
    |C_buf_4_we0                             |   20|          4|    1|          4|
    |C_buf_5_address0                        |   26|          5|   14|         70|
    |C_buf_5_address1                        |   14|          3|   14|         42|
    |C_buf_5_ce0                             |   26|          5|    1|          5|
    |C_buf_5_ce1                             |   14|          3|    1|          3|
    |C_buf_5_d0                              |   20|          4|   32|        128|
    |C_buf_5_we0                             |   20|          4|    1|          4|
    |C_buf_6_address0                        |   26|          5|   14|         70|
    |C_buf_6_address1                        |   14|          3|   14|         42|
    |C_buf_6_ce0                             |   26|          5|    1|          5|
    |C_buf_6_ce1                             |   14|          3|    1|          3|
    |C_buf_6_d0                              |   20|          4|   32|        128|
    |C_buf_6_we0                             |   20|          4|    1|          4|
    |C_buf_address0                          |   26|          5|   14|         70|
    |C_buf_address1                          |   14|          3|   14|         42|
    |C_buf_ce0                               |   26|          5|    1|          5|
    |C_buf_ce1                               |   14|          3|    1|          3|
    |C_buf_d0                                |   20|          4|   32|        128|
    |C_buf_we0                               |   20|          4|    1|          4|
    |ap_NS_fsm                               |  791|        150|    1|        150|
    |ap_done                                 |    9|          2|    1|          2|
    |grp_fu_580_ce                           |   14|          3|    1|          3|
    |grp_fu_580_p0                           |   14|          3|   32|         96|
    |grp_fu_580_p1                           |   14|          3|   32|         96|
    |i_6_fu_130                              |    9|          2|    8|         16|
    |merlin_gmem_kernel_gemm_128_0_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_128_0_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_128_0_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_128_0_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_128_0_blk_n_AR  |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_128_C_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_128_C_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_128_C_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_128_C_AWADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_128_C_AWLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_128_C_AWVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_128_C_BREADY    |   14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_128_C_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_128_C_WVALID    |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_128_C_blk_n_AR  |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_128_C_blk_n_AW  |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_128_C_blk_n_B   |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_0_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_512_0_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_512_0_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_512_0_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_0_blk_n_AR  |    9|          2|    1|          2|
    |phi_mul_fu_126                          |    9|          2|   14|         28|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   | 2343|        478| 1027|       3428|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                              |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                       |  149|   0|  149|          0|
    |ap_done_reg                                                     |    1|   0|    1|          0|
    |ap_rst_n_inv                                                    |    1|   0|    1|          0|
    |ap_rst_reg_1                                                    |    1|   0|    1|          0|
    |ap_rst_reg_2                                                    |    1|   0|    1|          0|
    |empty_35_reg_575                                                |   12|   0|   12|          0|
    |grp_kernel_gemm_Pipeline_L21_fu_294_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L22_fu_317_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L2_fu_283_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L3_fu_369_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_merlinL1_merlinL0_fu_338_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_merlinL2_fu_328_ap_start_reg           |    1|   0|    1|          0|
    |i_6_fu_130                                                      |    8|   0|    8|          0|
    |i_reg_566                                                       |    8|   0|    8|          0|
    |merlin_gmem_kernel_gemm_128_C_addr_reg_535                      |   64|   0|   64|          0|
    |phi_mul_fu_126                                                  |   14|   0|   14|          0|
    |phi_mul_load_reg_560                                            |   14|   0|   14|          0|
    |trunc_ln1376_1_reg_523                                          |   58|   0|   58|          0|
    |trunc_ln1376_2_reg_529                                          |   58|   0|   58|          0|
    |trunc_ln_reg_516                                                |   58|   0|   58|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                           |  453|   0|  453|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_C_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

