Source Block: hdl/library/axi_dmac/dest_axi_mm.v@146:156@HdlStmAssign
  .burst(m_axi_awburst),
  .prot(m_axi_awprot),
  .cache(m_axi_awcache)
);

assign m_axi_wvalid = fifo_valid;
assign fifo_ready = m_axi_wready;
assign m_axi_wlast = fifo_last;
assign m_axi_wdata = fifo_data;
assign m_axi_wstrb = fifo_strb;


Diff Content:
- 151 assign m_axi_wvalid = fifo_valid;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/dest_axi_mm.v@147:157
  .prot(m_axi_awprot),
  .cache(m_axi_awcache)
);

assign m_axi_wvalid = fifo_valid;
assign fifo_ready = m_axi_wready;
assign m_axi_wlast = fifo_last;
assign m_axi_wdata = fifo_data;
assign m_axi_wstrb = fifo_strb;

response_handler #(

Clone Blocks 2:
hdl/library/axi_dmac/dest_axi_mm.v@148:158
  .cache(m_axi_awcache)
);

assign m_axi_wvalid = fifo_valid;
assign fifo_ready = m_axi_wready;
assign m_axi_wlast = fifo_last;
assign m_axi_wdata = fifo_data;
assign m_axi_wstrb = fifo_strb;

response_handler #(
  .ID_WIDTH(ID_WIDTH)

