<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="pcie4_uscale_plus_0_synth_1" LaunchPart="xcvu9p-flgb2104-2-i" LaunchTime="1547693715">
  <File Type="VDS-TIMING-PB" Name="pcie4_uscale_plus_0_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="pcie4_uscale_plus_0_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="pcie4_uscale_plus_0.dcp"/>
  <File Type="PA-TCL" Name="pcie4_uscale_plus_0.tcl"/>
  <File Type="REPORTS-TCL" Name="pcie4_uscale_plus_0_reports.tcl"/>
  <File Type="RDS-RDS" Name="pcie4_uscale_plus_0.vds"/>
  <File Type="RDS-PROPCONSTRS" Name="pcie4_uscale_plus_0_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="pcie4_uscale_plus_0_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="pcie4_uscale_plus_0_utilization_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/pcie4_uscale_plus_0">
    <File Path="$PPRDIR/../../../../../../../riffa/riffa-master/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../../../riffa/riffa-master/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.srcs/sources_1/ip/pcie4_uscale_plus_0.xcix">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="pcie4_uscale_plus_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/pcie4_uscale_plus_0">
    <File Path="$PPRDIR/../../../../../../../riffa/riffa-master/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../../../riffa/riffa-master/fpga/xilinx/vc709/VC709_Gen3x4If128/prj/VC709_Gen3x4If128.srcs/sources_1/ip/pcie4_uscale_plus_0.xcix">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="pcie4_uscale_plus_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
