INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ronak/Final_Project/Final_Project.srcs/sources_1/new/Cntr_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cntr_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ronak/Final_Project/Final_Project.srcs/sources_1/new/Disp_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Disp_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ronak/Final_Project/Final_Project.srcs/sources_1/new/FSM_Vending_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Vending_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ronak/Final_Project/Final_Project.srcs/sources_1/new/Vending_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vending_Machine
INFO: [VRFC 10-2458] undeclared symbol ClockOut, assumed default net type wire [C:/Users/Ronak/Final_Project/Final_Project.srcs/sources_1/new/Vending_Machine.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ronak/Final_Project/Final_Project.srcs/sim_1/new/FSM_Vending_Unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Vending_Unit_tb
