
SAMD20STN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000379c  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000074  20000000  0000379c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001a0  20000074  00003810  00010074  2**2
                  ALLOC
  3 .stack        00002004  20000214  000039b0  00010074  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010074  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  0001009c  2**0
                  CONTENTS, READONLY
  6 .debug_info   000144da  00000000  00000000  000100f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000262f  00000000  00000000  000245d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00003fe4  00000000  00000000  00026c00  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000470  00000000  00000000  0002abe4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000498  00000000  00000000  0002b054  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00012128  00000000  00000000  0002b4ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00009b6b  00000000  00000000  0003d614  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005b2b0  00000000  00000000  0004717f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001500  00000000  00000000  000a2430  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002218 	.word	0x20002218
       4:	00001151 	.word	0x00001151
       8:	0000114d 	.word	0x0000114d
       c:	0000114d 	.word	0x0000114d
	...
      2c:	0000114d 	.word	0x0000114d
	...
      38:	0000114d 	.word	0x0000114d
      3c:	0000114d 	.word	0x0000114d
      40:	0000114d 	.word	0x0000114d
      44:	0000114d 	.word	0x0000114d
      48:	0000114d 	.word	0x0000114d
      4c:	0000114d 	.word	0x0000114d
      50:	0000114d 	.word	0x0000114d
      54:	0000114d 	.word	0x0000114d
      58:	0000114d 	.word	0x0000114d
      5c:	00000ae9 	.word	0x00000ae9
      60:	00000af9 	.word	0x00000af9
      64:	00000b09 	.word	0x00000b09
      68:	00000b19 	.word	0x00000b19
      6c:	00000b29 	.word	0x00000b29
      70:	00000b39 	.word	0x00000b39
      74:	0000114d 	.word	0x0000114d
      78:	0000114d 	.word	0x0000114d
      7c:	0000114d 	.word	0x0000114d
      80:	0000114d 	.word	0x0000114d
      84:	0000114d 	.word	0x0000114d
      88:	0000114d 	.word	0x0000114d
      8c:	0000114d 	.word	0x0000114d
      90:	0000114d 	.word	0x0000114d
      94:	0000114d 	.word	0x0000114d
      98:	0000114d 	.word	0x0000114d
      9c:	0000114d 	.word	0x0000114d
      a0:	0000114d 	.word	0x0000114d

000000a4 <__do_global_dtors_aux>:
      a4:	b510      	push	{r4, lr}
      a6:	4c06      	ldr	r4, [pc, #24]	; (c0 <__do_global_dtors_aux+0x1c>)
      a8:	7823      	ldrb	r3, [r4, #0]
      aa:	2b00      	cmp	r3, #0
      ac:	d107      	bne.n	be <__do_global_dtors_aux+0x1a>
      ae:	4b05      	ldr	r3, [pc, #20]	; (c4 <__do_global_dtors_aux+0x20>)
      b0:	2b00      	cmp	r3, #0
      b2:	d002      	beq.n	ba <__do_global_dtors_aux+0x16>
      b4:	4804      	ldr	r0, [pc, #16]	; (c8 <__do_global_dtors_aux+0x24>)
      b6:	e000      	b.n	ba <__do_global_dtors_aux+0x16>
      b8:	bf00      	nop
      ba:	2301      	movs	r3, #1
      bc:	7023      	strb	r3, [r4, #0]
      be:	bd10      	pop	{r4, pc}
      c0:	20000074 	.word	0x20000074
      c4:	00000000 	.word	0x00000000
      c8:	0000379c 	.word	0x0000379c

000000cc <frame_dummy>:
      cc:	b508      	push	{r3, lr}
      ce:	4b08      	ldr	r3, [pc, #32]	; (f0 <frame_dummy+0x24>)
      d0:	2b00      	cmp	r3, #0
      d2:	d003      	beq.n	dc <frame_dummy+0x10>
      d4:	4807      	ldr	r0, [pc, #28]	; (f4 <frame_dummy+0x28>)
      d6:	4908      	ldr	r1, [pc, #32]	; (f8 <frame_dummy+0x2c>)
      d8:	e000      	b.n	dc <frame_dummy+0x10>
      da:	bf00      	nop
      dc:	4807      	ldr	r0, [pc, #28]	; (fc <frame_dummy+0x30>)
      de:	6803      	ldr	r3, [r0, #0]
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x20>
      e4:	4b06      	ldr	r3, [pc, #24]	; (100 <frame_dummy+0x34>)
      e6:	2b00      	cmp	r3, #0
      e8:	d000      	beq.n	ec <frame_dummy+0x20>
      ea:	4798      	blx	r3
      ec:	bd08      	pop	{r3, pc}
      ee:	46c0      	nop			; (mov r8, r8)
      f0:	00000000 	.word	0x00000000
      f4:	0000379c 	.word	0x0000379c
      f8:	20000078 	.word	0x20000078
      fc:	0000379c 	.word	0x0000379c
     100:	00000000 	.word	0x00000000

00000104 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin.
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     104:	b500      	push	{lr}
     106:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     108:	ab01      	add	r3, sp, #4
     10a:	2280      	movs	r2, #128	; 0x80
     10c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     10e:	780a      	ldrb	r2, [r1, #0]
     110:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     112:	784a      	ldrb	r2, [r1, #1]
     114:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     116:	788a      	ldrb	r2, [r1, #2]
     118:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     11a:	1c19      	adds	r1, r3, #0
     11c:	4b01      	ldr	r3, [pc, #4]	; (124 <port_pin_set_config+0x20>)
     11e:	4798      	blx	r3
}
     120:	b003      	add	sp, #12
     122:	bd00      	pop	{pc}
     124:	000010f9 	.word	0x000010f9

00000128 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     128:	b510      	push	{r4, lr}
     12a:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     12c:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     12e:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     130:	4299      	cmp	r1, r3
     132:	d30c      	bcc.n	14e <_sercom_get_sync_baud_val+0x26>
     134:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     136:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
     138:	1c60      	adds	r0, r4, #1
     13a:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     13c:	428b      	cmp	r3, r1
     13e:	d801      	bhi.n	144 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
     140:	1c04      	adds	r4, r0, #0
     142:	e7f8      	b.n	136 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     144:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     146:	2cff      	cmp	r4, #255	; 0xff
     148:	d801      	bhi.n	14e <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     14a:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     14c:	2000      	movs	r0, #0
	}
}
     14e:	bd10      	pop	{r4, pc}

00000150 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     150:	b5f0      	push	{r4, r5, r6, r7, lr}
     152:	465f      	mov	r7, fp
     154:	4656      	mov	r6, sl
     156:	464d      	mov	r5, r9
     158:	4644      	mov	r4, r8
     15a:	b4f0      	push	{r4, r5, r6, r7}
     15c:	b087      	sub	sp, #28
     15e:	1c06      	adds	r6, r0, #0
     160:	1c0d      	adds	r5, r1, #0
     162:	9204      	str	r2, [sp, #16]
     164:	aa10      	add	r2, sp, #64	; 0x40
     166:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     168:	1c32      	adds	r2, r6, #0
     16a:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     16c:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     16e:	428a      	cmp	r2, r1
     170:	d900      	bls.n	174 <_sercom_get_async_baud_val+0x24>
     172:	e0b3      	b.n	2dc <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     174:	2b00      	cmp	r3, #0
     176:	d14b      	bne.n	210 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     178:	2100      	movs	r1, #0
     17a:	1c32      	adds	r2, r6, #0
     17c:	4c5e      	ldr	r4, [pc, #376]	; (2f8 <_sercom_get_async_baud_val+0x1a8>)
     17e:	47a0      	blx	r4
     180:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     182:	1c2e      	adds	r6, r5, #0
     184:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     186:	2000      	movs	r0, #0
     188:	2100      	movs	r1, #0
     18a:	2200      	movs	r2, #0
     18c:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     18e:	243f      	movs	r4, #63	; 0x3f
     190:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
     192:	2501      	movs	r5, #1
     194:	46a8      	mov	r8, r5
     196:	9002      	str	r0, [sp, #8]
     198:	9103      	str	r1, [sp, #12]
     19a:	4661      	mov	r1, ip
     19c:	3920      	subs	r1, #32
     19e:	d403      	bmi.n	1a8 <_sercom_get_async_baud_val+0x58>
     1a0:	4640      	mov	r0, r8
     1a2:	4088      	lsls	r0, r1
     1a4:	4681      	mov	r9, r0
     1a6:	e005      	b.n	1b4 <_sercom_get_async_baud_val+0x64>
     1a8:	2120      	movs	r1, #32
     1aa:	4665      	mov	r5, ip
     1ac:	1b4c      	subs	r4, r1, r5
     1ae:	4640      	mov	r0, r8
     1b0:	40e0      	lsrs	r0, r4
     1b2:	4681      	mov	r9, r0
     1b4:	4641      	mov	r1, r8
     1b6:	4664      	mov	r4, ip
     1b8:	40a1      	lsls	r1, r4
     1ba:	468a      	mov	sl, r1

		r = r << 1;
     1bc:	1c10      	adds	r0, r2, #0
     1be:	1c19      	adds	r1, r3, #0
     1c0:	1880      	adds	r0, r0, r2
     1c2:	4159      	adcs	r1, r3
     1c4:	1c02      	adds	r2, r0, #0
     1c6:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     1c8:	465d      	mov	r5, fp
     1ca:	464c      	mov	r4, r9
     1cc:	4225      	tst	r5, r4
     1ce:	d002      	beq.n	1d6 <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
     1d0:	4642      	mov	r2, r8
     1d2:	4302      	orrs	r2, r0
     1d4:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     1d6:	429f      	cmp	r7, r3
     1d8:	d80c      	bhi.n	1f4 <_sercom_get_async_baud_val+0xa4>
     1da:	d101      	bne.n	1e0 <_sercom_get_async_baud_val+0x90>
     1dc:	4296      	cmp	r6, r2
     1de:	d809      	bhi.n	1f4 <_sercom_get_async_baud_val+0xa4>
			r = r - d;
     1e0:	1b92      	subs	r2, r2, r6
     1e2:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     1e4:	4650      	mov	r0, sl
     1e6:	9d02      	ldr	r5, [sp, #8]
     1e8:	4328      	orrs	r0, r5
     1ea:	4649      	mov	r1, r9
     1ec:	9c03      	ldr	r4, [sp, #12]
     1ee:	4321      	orrs	r1, r4
     1f0:	9002      	str	r0, [sp, #8]
     1f2:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     1f4:	4665      	mov	r5, ip
     1f6:	3d01      	subs	r5, #1
     1f8:	46ac      	mov	ip, r5
     1fa:	d2ce      	bcs.n	19a <_sercom_get_async_baud_val+0x4a>
     1fc:	9802      	ldr	r0, [sp, #8]
     1fe:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
     200:	4b3c      	ldr	r3, [pc, #240]	; (2f4 <_sercom_get_async_baud_val+0x1a4>)
     202:	4a3b      	ldr	r2, [pc, #236]	; (2f0 <_sercom_get_async_baud_val+0x1a0>)
     204:	1a12      	subs	r2, r2, r0
     206:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     208:	0c12      	lsrs	r2, r2, #16
     20a:	041b      	lsls	r3, r3, #16
     20c:	431a      	orrs	r2, r3
     20e:	e062      	b.n	2d6 <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     210:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     212:	2b01      	cmp	r3, #1
     214:	d15f      	bne.n	2d6 <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     216:	0f4f      	lsrs	r7, r1, #29
     218:	46b9      	mov	r9, r7
     21a:	00cd      	lsls	r5, r1, #3
     21c:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
     21e:	2100      	movs	r1, #0
     220:	1c32      	adds	r2, r6, #0
     222:	2300      	movs	r3, #0
     224:	4c34      	ldr	r4, [pc, #208]	; (2f8 <_sercom_get_async_baud_val+0x1a8>)
     226:	47a0      	blx	r4
     228:	1c06      	adds	r6, r0, #0
     22a:	1c0f      	adds	r7, r1, #0
     22c:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     22e:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     230:	9602      	str	r6, [sp, #8]
     232:	9703      	str	r7, [sp, #12]
     234:	469a      	mov	sl, r3
     236:	4650      	mov	r0, sl
     238:	b2c0      	uxtb	r0, r0
     23a:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     23c:	2100      	movs	r1, #0
     23e:	4688      	mov	r8, r1
     240:	2200      	movs	r2, #0
     242:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     244:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     246:	1c27      	adds	r7, r4, #0
     248:	3f20      	subs	r7, #32
     24a:	d403      	bmi.n	254 <_sercom_get_async_baud_val+0x104>
     24c:	1c2e      	adds	r6, r5, #0
     24e:	40be      	lsls	r6, r7
     250:	9601      	str	r6, [sp, #4]
     252:	e004      	b.n	25e <_sercom_get_async_baud_val+0x10e>
     254:	2020      	movs	r0, #32
     256:	1b07      	subs	r7, r0, r4
     258:	1c29      	adds	r1, r5, #0
     25a:	40f9      	lsrs	r1, r7
     25c:	9101      	str	r1, [sp, #4]
     25e:	1c2e      	adds	r6, r5, #0
     260:	40a6      	lsls	r6, r4
     262:	9600      	str	r6, [sp, #0]

		r = r << 1;
     264:	1c10      	adds	r0, r2, #0
     266:	1c19      	adds	r1, r3, #0
     268:	1880      	adds	r0, r0, r2
     26a:	4159      	adcs	r1, r3
     26c:	1c02      	adds	r2, r0, #0
     26e:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     270:	465f      	mov	r7, fp
     272:	4037      	ands	r7, r6
     274:	46bc      	mov	ip, r7
     276:	9e01      	ldr	r6, [sp, #4]
     278:	464f      	mov	r7, r9
     27a:	403e      	ands	r6, r7
     27c:	4667      	mov	r7, ip
     27e:	433e      	orrs	r6, r7
     280:	d002      	beq.n	288 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
     282:	1c2a      	adds	r2, r5, #0
     284:	4302      	orrs	r2, r0
     286:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     288:	9803      	ldr	r0, [sp, #12]
     28a:	4298      	cmp	r0, r3
     28c:	d80b      	bhi.n	2a6 <_sercom_get_async_baud_val+0x156>
     28e:	d102      	bne.n	296 <_sercom_get_async_baud_val+0x146>
     290:	9902      	ldr	r1, [sp, #8]
     292:	4291      	cmp	r1, r2
     294:	d807      	bhi.n	2a6 <_sercom_get_async_baud_val+0x156>
			r = r - d;
     296:	9e02      	ldr	r6, [sp, #8]
     298:	9f03      	ldr	r7, [sp, #12]
     29a:	1b92      	subs	r2, r2, r6
     29c:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     29e:	4647      	mov	r7, r8
     2a0:	9800      	ldr	r0, [sp, #0]
     2a2:	4307      	orrs	r7, r0
     2a4:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     2a6:	3c01      	subs	r4, #1
     2a8:	d2cd      	bcs.n	246 <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     2aa:	4641      	mov	r1, r8
     2ac:	4652      	mov	r2, sl
     2ae:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     2b0:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     2b2:	4c12      	ldr	r4, [pc, #72]	; (2fc <_sercom_get_async_baud_val+0x1ac>)
     2b4:	42a3      	cmp	r3, r4
     2b6:	d908      	bls.n	2ca <_sercom_get_async_baud_val+0x17a>
     2b8:	9a05      	ldr	r2, [sp, #20]
     2ba:	3201      	adds	r2, #1
     2bc:	b2d2      	uxtb	r2, r2
     2be:	9205      	str	r2, [sp, #20]
     2c0:	2601      	movs	r6, #1
     2c2:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     2c4:	4657      	mov	r7, sl
     2c6:	2f08      	cmp	r7, #8
     2c8:	d1b5      	bne.n	236 <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     2ca:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     2cc:	9805      	ldr	r0, [sp, #20]
     2ce:	2808      	cmp	r0, #8
     2d0:	d004      	beq.n	2dc <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     2d2:	0342      	lsls	r2, r0, #13
     2d4:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
     2d6:	9c04      	ldr	r4, [sp, #16]
     2d8:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
     2da:	2400      	movs	r4, #0
}
     2dc:	1c20      	adds	r0, r4, #0
     2de:	b007      	add	sp, #28
     2e0:	bc3c      	pop	{r2, r3, r4, r5}
     2e2:	4690      	mov	r8, r2
     2e4:	4699      	mov	r9, r3
     2e6:	46a2      	mov	sl, r4
     2e8:	46ab      	mov	fp, r5
     2ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2ec:	46c0      	nop			; (mov r8, r8)
     2ee:	46c0      	nop			; (mov r8, r8)
     2f0:	00000000 	.word	0x00000000
     2f4:	00000001 	.word	0x00000001
     2f8:	000017a1 	.word	0x000017a1
     2fc:	00001fff 	.word	0x00001fff

00000300 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     300:	b510      	push	{r4, lr}
     302:	b082      	sub	sp, #8
     304:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
     306:	4b0f      	ldr	r3, [pc, #60]	; (344 <sercom_set_gclk_generator+0x44>)
     308:	781b      	ldrb	r3, [r3, #0]
     30a:	2b00      	cmp	r3, #0
     30c:	d001      	beq.n	312 <sercom_set_gclk_generator+0x12>
     30e:	2900      	cmp	r1, #0
     310:	d00d      	beq.n	32e <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     312:	a901      	add	r1, sp, #4
     314:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     316:	200c      	movs	r0, #12
     318:	4b0b      	ldr	r3, [pc, #44]	; (348 <sercom_set_gclk_generator+0x48>)
     31a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     31c:	200c      	movs	r0, #12
     31e:	4b0b      	ldr	r3, [pc, #44]	; (34c <sercom_set_gclk_generator+0x4c>)
     320:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
     322:	4b08      	ldr	r3, [pc, #32]	; (344 <sercom_set_gclk_generator+0x44>)
     324:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     326:	2201      	movs	r2, #1
     328:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     32a:	2000      	movs	r0, #0
     32c:	e007      	b.n	33e <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
     32e:	4b05      	ldr	r3, [pc, #20]	; (344 <sercom_set_gclk_generator+0x44>)
     330:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
     332:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
     334:	1b14      	subs	r4, r2, r4
     336:	1e62      	subs	r2, r4, #1
     338:	4194      	sbcs	r4, r2
     33a:	4264      	negs	r4, r4
     33c:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     33e:	b002      	add	sp, #8
     340:	bd10      	pop	{r4, pc}
     342:	46c0      	nop			; (mov r8, r8)
     344:	20000090 	.word	0x20000090
     348:	0000101d 	.word	0x0000101d
     34c:	00000f91 	.word	0x00000f91

00000350 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     350:	4b44      	ldr	r3, [pc, #272]	; (464 <_sercom_get_default_pad+0x114>)
     352:	4298      	cmp	r0, r3
     354:	d033      	beq.n	3be <_sercom_get_default_pad+0x6e>
     356:	d806      	bhi.n	366 <_sercom_get_default_pad+0x16>
     358:	4b43      	ldr	r3, [pc, #268]	; (468 <_sercom_get_default_pad+0x118>)
     35a:	4298      	cmp	r0, r3
     35c:	d00d      	beq.n	37a <_sercom_get_default_pad+0x2a>
     35e:	4b43      	ldr	r3, [pc, #268]	; (46c <_sercom_get_default_pad+0x11c>)
     360:	4298      	cmp	r0, r3
     362:	d01b      	beq.n	39c <_sercom_get_default_pad+0x4c>
     364:	e06f      	b.n	446 <_sercom_get_default_pad+0xf6>
     366:	4b42      	ldr	r3, [pc, #264]	; (470 <_sercom_get_default_pad+0x120>)
     368:	4298      	cmp	r0, r3
     36a:	d04a      	beq.n	402 <_sercom_get_default_pad+0xb2>
     36c:	4b41      	ldr	r3, [pc, #260]	; (474 <_sercom_get_default_pad+0x124>)
     36e:	4298      	cmp	r0, r3
     370:	d058      	beq.n	424 <_sercom_get_default_pad+0xd4>
     372:	4b41      	ldr	r3, [pc, #260]	; (478 <_sercom_get_default_pad+0x128>)
     374:	4298      	cmp	r0, r3
     376:	d166      	bne.n	446 <_sercom_get_default_pad+0xf6>
     378:	e032      	b.n	3e0 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     37a:	2901      	cmp	r1, #1
     37c:	d065      	beq.n	44a <_sercom_get_default_pad+0xfa>
     37e:	2900      	cmp	r1, #0
     380:	d004      	beq.n	38c <_sercom_get_default_pad+0x3c>
     382:	2902      	cmp	r1, #2
     384:	d006      	beq.n	394 <_sercom_get_default_pad+0x44>
     386:	2903      	cmp	r1, #3
     388:	d006      	beq.n	398 <_sercom_get_default_pad+0x48>
     38a:	e001      	b.n	390 <_sercom_get_default_pad+0x40>
     38c:	483b      	ldr	r0, [pc, #236]	; (47c <_sercom_get_default_pad+0x12c>)
     38e:	e067      	b.n	460 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     390:	2000      	movs	r0, #0
     392:	e065      	b.n	460 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     394:	483a      	ldr	r0, [pc, #232]	; (480 <_sercom_get_default_pad+0x130>)
     396:	e063      	b.n	460 <_sercom_get_default_pad+0x110>
     398:	483a      	ldr	r0, [pc, #232]	; (484 <_sercom_get_default_pad+0x134>)
     39a:	e061      	b.n	460 <_sercom_get_default_pad+0x110>
     39c:	2901      	cmp	r1, #1
     39e:	d056      	beq.n	44e <_sercom_get_default_pad+0xfe>
     3a0:	2900      	cmp	r1, #0
     3a2:	d004      	beq.n	3ae <_sercom_get_default_pad+0x5e>
     3a4:	2902      	cmp	r1, #2
     3a6:	d006      	beq.n	3b6 <_sercom_get_default_pad+0x66>
     3a8:	2903      	cmp	r1, #3
     3aa:	d006      	beq.n	3ba <_sercom_get_default_pad+0x6a>
     3ac:	e001      	b.n	3b2 <_sercom_get_default_pad+0x62>
     3ae:	2003      	movs	r0, #3
     3b0:	e056      	b.n	460 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     3b2:	2000      	movs	r0, #0
     3b4:	e054      	b.n	460 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     3b6:	4834      	ldr	r0, [pc, #208]	; (488 <_sercom_get_default_pad+0x138>)
     3b8:	e052      	b.n	460 <_sercom_get_default_pad+0x110>
     3ba:	4834      	ldr	r0, [pc, #208]	; (48c <_sercom_get_default_pad+0x13c>)
     3bc:	e050      	b.n	460 <_sercom_get_default_pad+0x110>
     3be:	2901      	cmp	r1, #1
     3c0:	d047      	beq.n	452 <_sercom_get_default_pad+0x102>
     3c2:	2900      	cmp	r1, #0
     3c4:	d004      	beq.n	3d0 <_sercom_get_default_pad+0x80>
     3c6:	2902      	cmp	r1, #2
     3c8:	d006      	beq.n	3d8 <_sercom_get_default_pad+0x88>
     3ca:	2903      	cmp	r1, #3
     3cc:	d006      	beq.n	3dc <_sercom_get_default_pad+0x8c>
     3ce:	e001      	b.n	3d4 <_sercom_get_default_pad+0x84>
     3d0:	482f      	ldr	r0, [pc, #188]	; (490 <_sercom_get_default_pad+0x140>)
     3d2:	e045      	b.n	460 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     3d4:	2000      	movs	r0, #0
     3d6:	e043      	b.n	460 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     3d8:	482e      	ldr	r0, [pc, #184]	; (494 <_sercom_get_default_pad+0x144>)
     3da:	e041      	b.n	460 <_sercom_get_default_pad+0x110>
     3dc:	482e      	ldr	r0, [pc, #184]	; (498 <_sercom_get_default_pad+0x148>)
     3de:	e03f      	b.n	460 <_sercom_get_default_pad+0x110>
     3e0:	2901      	cmp	r1, #1
     3e2:	d038      	beq.n	456 <_sercom_get_default_pad+0x106>
     3e4:	2900      	cmp	r1, #0
     3e6:	d004      	beq.n	3f2 <_sercom_get_default_pad+0xa2>
     3e8:	2902      	cmp	r1, #2
     3ea:	d006      	beq.n	3fa <_sercom_get_default_pad+0xaa>
     3ec:	2903      	cmp	r1, #3
     3ee:	d006      	beq.n	3fe <_sercom_get_default_pad+0xae>
     3f0:	e001      	b.n	3f6 <_sercom_get_default_pad+0xa6>
     3f2:	482a      	ldr	r0, [pc, #168]	; (49c <_sercom_get_default_pad+0x14c>)
     3f4:	e034      	b.n	460 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     3f6:	2000      	movs	r0, #0
     3f8:	e032      	b.n	460 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     3fa:	4829      	ldr	r0, [pc, #164]	; (4a0 <_sercom_get_default_pad+0x150>)
     3fc:	e030      	b.n	460 <_sercom_get_default_pad+0x110>
     3fe:	4829      	ldr	r0, [pc, #164]	; (4a4 <_sercom_get_default_pad+0x154>)
     400:	e02e      	b.n	460 <_sercom_get_default_pad+0x110>
     402:	2901      	cmp	r1, #1
     404:	d029      	beq.n	45a <_sercom_get_default_pad+0x10a>
     406:	2900      	cmp	r1, #0
     408:	d004      	beq.n	414 <_sercom_get_default_pad+0xc4>
     40a:	2902      	cmp	r1, #2
     40c:	d006      	beq.n	41c <_sercom_get_default_pad+0xcc>
     40e:	2903      	cmp	r1, #3
     410:	d006      	beq.n	420 <_sercom_get_default_pad+0xd0>
     412:	e001      	b.n	418 <_sercom_get_default_pad+0xc8>
     414:	4824      	ldr	r0, [pc, #144]	; (4a8 <_sercom_get_default_pad+0x158>)
     416:	e023      	b.n	460 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     418:	2000      	movs	r0, #0
     41a:	e021      	b.n	460 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     41c:	4823      	ldr	r0, [pc, #140]	; (4ac <_sercom_get_default_pad+0x15c>)
     41e:	e01f      	b.n	460 <_sercom_get_default_pad+0x110>
     420:	4823      	ldr	r0, [pc, #140]	; (4b0 <_sercom_get_default_pad+0x160>)
     422:	e01d      	b.n	460 <_sercom_get_default_pad+0x110>
     424:	2901      	cmp	r1, #1
     426:	d01a      	beq.n	45e <_sercom_get_default_pad+0x10e>
     428:	2900      	cmp	r1, #0
     42a:	d004      	beq.n	436 <_sercom_get_default_pad+0xe6>
     42c:	2902      	cmp	r1, #2
     42e:	d006      	beq.n	43e <_sercom_get_default_pad+0xee>
     430:	2903      	cmp	r1, #3
     432:	d006      	beq.n	442 <_sercom_get_default_pad+0xf2>
     434:	e001      	b.n	43a <_sercom_get_default_pad+0xea>
     436:	481f      	ldr	r0, [pc, #124]	; (4b4 <_sercom_get_default_pad+0x164>)
     438:	e012      	b.n	460 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     43a:	2000      	movs	r0, #0
     43c:	e010      	b.n	460 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     43e:	481e      	ldr	r0, [pc, #120]	; (4b8 <_sercom_get_default_pad+0x168>)
     440:	e00e      	b.n	460 <_sercom_get_default_pad+0x110>
     442:	481e      	ldr	r0, [pc, #120]	; (4bc <_sercom_get_default_pad+0x16c>)
     444:	e00c      	b.n	460 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     446:	2000      	movs	r0, #0
     448:	e00a      	b.n	460 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     44a:	481d      	ldr	r0, [pc, #116]	; (4c0 <_sercom_get_default_pad+0x170>)
     44c:	e008      	b.n	460 <_sercom_get_default_pad+0x110>
     44e:	481d      	ldr	r0, [pc, #116]	; (4c4 <_sercom_get_default_pad+0x174>)
     450:	e006      	b.n	460 <_sercom_get_default_pad+0x110>
     452:	481d      	ldr	r0, [pc, #116]	; (4c8 <_sercom_get_default_pad+0x178>)
     454:	e004      	b.n	460 <_sercom_get_default_pad+0x110>
     456:	481d      	ldr	r0, [pc, #116]	; (4cc <_sercom_get_default_pad+0x17c>)
     458:	e002      	b.n	460 <_sercom_get_default_pad+0x110>
     45a:	481d      	ldr	r0, [pc, #116]	; (4d0 <_sercom_get_default_pad+0x180>)
     45c:	e000      	b.n	460 <_sercom_get_default_pad+0x110>
     45e:	481d      	ldr	r0, [pc, #116]	; (4d4 <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
     460:	4770      	bx	lr
     462:	46c0      	nop			; (mov r8, r8)
     464:	42001000 	.word	0x42001000
     468:	42000800 	.word	0x42000800
     46c:	42000c00 	.word	0x42000c00
     470:	42001800 	.word	0x42001800
     474:	42001c00 	.word	0x42001c00
     478:	42001400 	.word	0x42001400
     47c:	00040003 	.word	0x00040003
     480:	00060003 	.word	0x00060003
     484:	00070003 	.word	0x00070003
     488:	001e0003 	.word	0x001e0003
     48c:	001f0003 	.word	0x001f0003
     490:	00080003 	.word	0x00080003
     494:	000a0003 	.word	0x000a0003
     498:	000b0003 	.word	0x000b0003
     49c:	00100003 	.word	0x00100003
     4a0:	00120003 	.word	0x00120003
     4a4:	00130003 	.word	0x00130003
     4a8:	000c0003 	.word	0x000c0003
     4ac:	000e0003 	.word	0x000e0003
     4b0:	000f0003 	.word	0x000f0003
     4b4:	00160003 	.word	0x00160003
     4b8:	00180003 	.word	0x00180003
     4bc:	00190003 	.word	0x00190003
     4c0:	00050003 	.word	0x00050003
     4c4:	00010003 	.word	0x00010003
     4c8:	00090003 	.word	0x00090003
     4cc:	00110003 	.word	0x00110003
     4d0:	000d0003 	.word	0x000d0003
     4d4:	00170003 	.word	0x00170003

000004d8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     4d8:	b570      	push	{r4, r5, r6, lr}
     4da:	b086      	sub	sp, #24
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     4dc:	4a0c      	ldr	r2, [pc, #48]	; (510 <_sercom_get_sercom_inst_index+0x38>)
     4de:	466b      	mov	r3, sp
     4e0:	ca70      	ldmia	r2!, {r4, r5, r6}
     4e2:	c370      	stmia	r3!, {r4, r5, r6}
     4e4:	ca32      	ldmia	r2!, {r1, r4, r5}
     4e6:	c332      	stmia	r3!, {r1, r4, r5}

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     4e8:	9e00      	ldr	r6, [sp, #0]
     4ea:	4286      	cmp	r6, r0
     4ec:	d006      	beq.n	4fc <_sercom_get_sercom_inst_index+0x24>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     4ee:	2301      	movs	r3, #1
     4f0:	009a      	lsls	r2, r3, #2
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     4f2:	4669      	mov	r1, sp
     4f4:	5852      	ldr	r2, [r2, r1]
     4f6:	4282      	cmp	r2, r0
     4f8:	d103      	bne.n	502 <_sercom_get_sercom_inst_index+0x2a>
     4fa:	e000      	b.n	4fe <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     4fc:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     4fe:	b2d8      	uxtb	r0, r3
     500:	e003      	b.n	50a <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     502:	3301      	adds	r3, #1
     504:	2b06      	cmp	r3, #6
     506:	d1f3      	bne.n	4f0 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     508:	2000      	movs	r0, #0
}
     50a:	b006      	add	sp, #24
     50c:	bd70      	pop	{r4, r5, r6, pc}
     50e:	46c0      	nop			; (mov r8, r8)
     510:	00003424 	.word	0x00003424

00000514 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     514:	b5f0      	push	{r4, r5, r6, r7, lr}
     516:	4647      	mov	r7, r8
     518:	b480      	push	{r7}
     51a:	1c0c      	adds	r4, r1, #0
     51c:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     51e:	2800      	cmp	r0, #0
     520:	d10c      	bne.n	53c <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
     522:	2a00      	cmp	r2, #0
     524:	dd0d      	ble.n	542 <_read+0x2e>
     526:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     528:	4e09      	ldr	r6, [pc, #36]	; (550 <_read+0x3c>)
     52a:	4d0a      	ldr	r5, [pc, #40]	; (554 <_read+0x40>)
     52c:	6830      	ldr	r0, [r6, #0]
     52e:	1c21      	adds	r1, r4, #0
     530:	682b      	ldr	r3, [r5, #0]
     532:	4798      	blx	r3
		ptr++;
     534:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     536:	42bc      	cmp	r4, r7
     538:	d1f8      	bne.n	52c <_read+0x18>
     53a:	e004      	b.n	546 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     53c:	2001      	movs	r0, #1
     53e:	4240      	negs	r0, r0
     540:	e002      	b.n	548 <_read+0x34>
	}

	for (; len > 0; --len) {
     542:	2000      	movs	r0, #0
     544:	e000      	b.n	548 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     546:	4640      	mov	r0, r8
	}
	return nChars;
}
     548:	bc04      	pop	{r2}
     54a:	4690      	mov	r8, r2
     54c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     54e:	46c0      	nop			; (mov r8, r8)
     550:	200001ac 	.word	0x200001ac
     554:	200001a4 	.word	0x200001a4

00000558 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     558:	b5f0      	push	{r4, r5, r6, r7, lr}
     55a:	4647      	mov	r7, r8
     55c:	b480      	push	{r7}
     55e:	1c0e      	adds	r6, r1, #0
     560:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     562:	3801      	subs	r0, #1
     564:	2802      	cmp	r0, #2
     566:	d810      	bhi.n	58a <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
     568:	2a00      	cmp	r2, #0
     56a:	d011      	beq.n	590 <_write+0x38>
     56c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     56e:	4b0d      	ldr	r3, [pc, #52]	; (5a4 <_write+0x4c>)
     570:	4698      	mov	r8, r3
     572:	4f0d      	ldr	r7, [pc, #52]	; (5a8 <_write+0x50>)
     574:	4643      	mov	r3, r8
     576:	6818      	ldr	r0, [r3, #0]
     578:	5d31      	ldrb	r1, [r6, r4]
     57a:	683b      	ldr	r3, [r7, #0]
     57c:	4798      	blx	r3
     57e:	2800      	cmp	r0, #0
     580:	db08      	blt.n	594 <_write+0x3c>
			return -1;
		}
		++nChars;
     582:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     584:	42a5      	cmp	r5, r4
     586:	d1f5      	bne.n	574 <_write+0x1c>
     588:	e007      	b.n	59a <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     58a:	2001      	movs	r0, #1
     58c:	4240      	negs	r0, r0
     58e:	e005      	b.n	59c <_write+0x44>
	}

	for (; len != 0; --len) {
     590:	2000      	movs	r0, #0
     592:	e003      	b.n	59c <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     594:	2001      	movs	r0, #1
     596:	4240      	negs	r0, r0
     598:	e000      	b.n	59c <_write+0x44>
		}
		++nChars;
     59a:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
     59c:	bc04      	pop	{r2}
     59e:	4690      	mov	r8, r2
     5a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5a2:	46c0      	nop			; (mov r8, r8)
     5a4:	200001ac 	.word	0x200001ac
     5a8:	200001a8 	.word	0x200001a8

000005ac <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     5ac:	b5f0      	push	{r4, r5, r6, r7, lr}
     5ae:	465f      	mov	r7, fp
     5b0:	4656      	mov	r6, sl
     5b2:	464d      	mov	r5, r9
     5b4:	4644      	mov	r4, r8
     5b6:	b4f0      	push	{r4, r5, r6, r7}
     5b8:	b08d      	sub	sp, #52	; 0x34
     5ba:	1c05      	adds	r5, r0, #0
     5bc:	1c0c      	adds	r4, r1, #0
     5be:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     5c0:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     5c2:	1c08      	adds	r0, r1, #0
     5c4:	4b7d      	ldr	r3, [pc, #500]	; (7bc <usart_init+0x210>)
     5c6:	4798      	blx	r3
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     5c8:	6821      	ldr	r1, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     5ca:	2305      	movs	r3, #5

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     5cc:	07ca      	lsls	r2, r1, #31
     5ce:	d500      	bpl.n	5d2 <usart_init+0x26>
     5d0:	e0ec      	b.n	7ac <usart_init+0x200>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     5d2:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     5d4:	231c      	movs	r3, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     5d6:	0797      	lsls	r7, r2, #30
     5d8:	d500      	bpl.n	5dc <usart_init+0x30>
     5da:	e0e7      	b.n	7ac <usart_init+0x200>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     5dc:	4b78      	ldr	r3, [pc, #480]	; (7c0 <usart_init+0x214>)
     5de:	6a19      	ldr	r1, [r3, #32]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     5e0:	1c82      	adds	r2, r0, #2
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
	}

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     5e2:	2701      	movs	r7, #1
     5e4:	4097      	lsls	r7, r2
     5e6:	1c3a      	adds	r2, r7, #0
     5e8:	430a      	orrs	r2, r1
     5ea:	621a      	str	r2, [r3, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     5ec:	a90b      	add	r1, sp, #44	; 0x2c
     5ee:	7f73      	ldrb	r3, [r6, #29]
     5f0:	700b      	strb	r3, [r1, #0]
	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     5f2:	300d      	adds	r0, #13

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     5f4:	b2c7      	uxtb	r7, r0
     5f6:	1c38      	adds	r0, r7, #0
     5f8:	4b72      	ldr	r3, [pc, #456]	; (7c4 <usart_init+0x218>)
     5fa:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     5fc:	1c38      	adds	r0, r7, #0
     5fe:	4b72      	ldr	r3, [pc, #456]	; (7c8 <usart_init+0x21c>)
     600:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     602:	7f70      	ldrb	r0, [r6, #29]
     604:	2100      	movs	r1, #0
     606:	4b71      	ldr	r3, [pc, #452]	; (7cc <usart_init+0x220>)
     608:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     60a:	7af3      	ldrb	r3, [r6, #11]
     60c:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     60e:	7d33      	ldrb	r3, [r6, #20]
     610:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     612:	7d73      	ldrb	r3, [r6, #21]
     614:	71eb      	strb	r3, [r5, #7]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     616:	682f      	ldr	r7, [r5, #0]
     618:	9703      	str	r7, [sp, #12]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     61a:	1c38      	adds	r0, r7, #0
     61c:	4b67      	ldr	r3, [pc, #412]	; (7bc <usart_init+0x210>)
     61e:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     620:	300d      	adds	r0, #13

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;
     622:	2200      	movs	r2, #0
     624:	466b      	mov	r3, sp
     626:	82da      	strh	r2, [r3, #22]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     628:	6831      	ldr	r1, [r6, #0]
     62a:	4689      	mov	r9, r1
		(uint32_t)config->mux_setting |
     62c:	68f2      	ldr	r2, [r6, #12]
     62e:	4692      	mov	sl, r2
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     630:	7db3      	ldrb	r3, [r6, #22]
     632:	4698      	mov	r8, r3

	enum status_code status_code = STATUS_OK;

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
     634:	6873      	ldr	r3, [r6, #4]
     636:	2b00      	cmp	r3, #0
     638:	d013      	beq.n	662 <usart_init+0xb6>
     63a:	2280      	movs	r2, #128	; 0x80
     63c:	0552      	lsls	r2, r2, #21
     63e:	4293      	cmp	r3, r2
     640:	d12b      	bne.n	69a <usart_init+0xee>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     642:	7df3      	ldrb	r3, [r6, #23]
     644:	2b00      	cmp	r3, #0
     646:	d001      	beq.n	64c <usart_init+0xa0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     648:	682a      	ldr	r2, [r5, #0]
     64a:	e02b      	b.n	6a4 <usart_init+0xf8>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     64c:	6937      	ldr	r7, [r6, #16]
     64e:	b2c0      	uxtb	r0, r0
     650:	4b5f      	ldr	r3, [pc, #380]	; (7d0 <usart_init+0x224>)
     652:	4798      	blx	r3
     654:	1c01      	adds	r1, r0, #0
     656:	1c38      	adds	r0, r7, #0
     658:	466a      	mov	r2, sp
     65a:	3216      	adds	r2, #22
     65c:	4b5d      	ldr	r3, [pc, #372]	; (7d4 <usart_init+0x228>)
     65e:	4798      	blx	r3
     660:	e01c      	b.n	69c <usart_init+0xf0>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     662:	7df3      	ldrb	r3, [r6, #23]
     664:	2b00      	cmp	r3, #0
     666:	d009      	beq.n	67c <usart_init+0xd0>
				status_code =
     668:	2310      	movs	r3, #16
     66a:	9300      	str	r3, [sp, #0]
     66c:	6930      	ldr	r0, [r6, #16]
     66e:	69b1      	ldr	r1, [r6, #24]
     670:	466a      	mov	r2, sp
     672:	3216      	adds	r2, #22
     674:	2300      	movs	r3, #0
     676:	4f58      	ldr	r7, [pc, #352]	; (7d8 <usart_init+0x22c>)
     678:	47b8      	blx	r7
     67a:	e00f      	b.n	69c <usart_init+0xf0>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     67c:	6931      	ldr	r1, [r6, #16]
     67e:	468b      	mov	fp, r1
     680:	b2c0      	uxtb	r0, r0
     682:	4b53      	ldr	r3, [pc, #332]	; (7d0 <usart_init+0x224>)
     684:	4798      	blx	r3
     686:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     688:	2310      	movs	r3, #16
     68a:	9300      	str	r3, [sp, #0]
     68c:	4658      	mov	r0, fp
     68e:	466a      	mov	r2, sp
     690:	3216      	adds	r2, #22
     692:	2300      	movs	r3, #0
     694:	4f50      	ldr	r7, [pc, #320]	; (7d8 <usart_init+0x22c>)
     696:	47b8      	blx	r7
     698:	e000      	b.n	69c <usart_init+0xf0>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     69a:	2000      	movs	r0, #0
     69c:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     69e:	d000      	beq.n	6a2 <usart_init+0xf6>
     6a0:	e084      	b.n	7ac <usart_init+0x200>
     6a2:	e7d1      	b.n	648 <usart_init+0x9c>

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     6a4:	8a13      	ldrh	r3, [r2, #16]
     6a6:	0bdb      	lsrs	r3, r3, #15
     6a8:	03db      	lsls	r3, r3, #15
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     6aa:	b29b      	uxth	r3, r3
     6ac:	2b00      	cmp	r3, #0
     6ae:	d1f9      	bne.n	6a4 <usart_init+0xf8>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     6b0:	466b      	mov	r3, sp
     6b2:	3316      	adds	r3, #22
     6b4:	881b      	ldrh	r3, [r3, #0]
     6b6:	9f03      	ldr	r7, [sp, #12]
     6b8:	817b      	strh	r3, [r7, #10]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     6ba:	4652      	mov	r2, sl
     6bc:	4649      	mov	r1, r9
     6be:	430a      	orrs	r2, r1
     6c0:	6873      	ldr	r3, [r6, #4]
     6c2:	431a      	orrs	r2, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     6c4:	4647      	mov	r7, r8
     6c6:	077b      	lsls	r3, r7, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= config->transfer_mode;
     6c8:	431a      	orrs	r2, r3

	if (config->use_external_clock == false) {
     6ca:	7df3      	ldrb	r3, [r6, #23]
     6cc:	2b00      	cmp	r3, #0
     6ce:	d101      	bne.n	6d4 <usart_init+0x128>
		ctrla |= SERCOM_USART_CTRLA_MODE_USART_INT_CLK;
     6d0:	2304      	movs	r3, #4
     6d2:	431a      	orrs	r2, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     6d4:	7d30      	ldrb	r0, [r6, #20]
     6d6:	0440      	lsls	r0, r0, #17
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     6d8:	7d73      	ldrb	r3, [r6, #21]
     6da:	041b      	lsls	r3, r3, #16
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE_USART_EXT_CLK;
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     6dc:	4318      	orrs	r0, r3
     6de:	7af1      	ldrb	r1, [r6, #11]
     6e0:	7ab3      	ldrb	r3, [r6, #10]
     6e2:	430b      	orrs	r3, r1
     6e4:	4318      	orrs	r0, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     6e6:	8933      	ldrh	r3, [r6, #8]
     6e8:	2bff      	cmp	r3, #255	; 0xff
     6ea:	d003      	beq.n	6f4 <usart_init+0x148>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x5);
		} else {
			ctrla |= SERCOM_USART_CTRLA_FORM(1);
		}
#else
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     6ec:	2180      	movs	r1, #128	; 0x80
     6ee:	0449      	lsls	r1, r1, #17
     6f0:	430a      	orrs	r2, r1
#endif
		ctrlb |= config->parity;
     6f2:	4318      	orrs	r0, r3
		ctrla |= SERCOM_USART_CTRLA_FORM(0);
#endif
	}

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     6f4:	7f33      	ldrb	r3, [r6, #28]
     6f6:	2b00      	cmp	r3, #0
     6f8:	d103      	bne.n	702 <usart_init+0x156>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     6fa:	4b38      	ldr	r3, [pc, #224]	; (7dc <usart_init+0x230>)
     6fc:	789b      	ldrb	r3, [r3, #2]
     6fe:	0799      	lsls	r1, r3, #30
     700:	d501      	bpl.n	706 <usart_init+0x15a>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     702:	2380      	movs	r3, #128	; 0x80
     704:	431a      	orrs	r2, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     706:	6829      	ldr	r1, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     708:	8a0b      	ldrh	r3, [r1, #16]
     70a:	0bdb      	lsrs	r3, r3, #15
     70c:	03db      	lsls	r3, r3, #15
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     70e:	b29b      	uxth	r3, r3
     710:	2b00      	cmp	r3, #0
     712:	d1f9      	bne.n	708 <usart_init+0x15c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     714:	9f03      	ldr	r7, [sp, #12]
     716:	6078      	str	r0, [r7, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     718:	6829      	ldr	r1, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     71a:	8a0b      	ldrh	r3, [r1, #16]
     71c:	0bdb      	lsrs	r3, r3, #15
     71e:	03db      	lsls	r3, r3, #15
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     720:	b29b      	uxth	r3, r3
     722:	2b00      	cmp	r3, #0
     724:	d1f9      	bne.n	71a <usart_init+0x16e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     726:	9f03      	ldr	r7, [sp, #12]
     728:	603a      	str	r2, [r7, #0]
     72a:	ab0a      	add	r3, sp, #40	; 0x28
     72c:	2280      	movs	r2, #128	; 0x80
     72e:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     730:	2200      	movs	r2, #0
     732:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     734:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     736:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     738:	6a31      	ldr	r1, [r6, #32]
     73a:	9106      	str	r1, [sp, #24]
     73c:	6a72      	ldr	r2, [r6, #36]	; 0x24
     73e:	9207      	str	r2, [sp, #28]
     740:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     742:	9308      	str	r3, [sp, #32]
     744:	6af6      	ldr	r6, [r6, #44]	; 0x2c
     746:	9609      	str	r6, [sp, #36]	; 0x24
     748:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     74a:	ae0a      	add	r6, sp, #40	; 0x28
     74c:	b2f9      	uxtb	r1, r7
     74e:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     750:	aa06      	add	r2, sp, #24
     752:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     754:	2800      	cmp	r0, #0
     756:	d102      	bne.n	75e <usart_init+0x1b2>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     758:	1c20      	adds	r0, r4, #0
     75a:	4a21      	ldr	r2, [pc, #132]	; (7e0 <usart_init+0x234>)
     75c:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     75e:	1c43      	adds	r3, r0, #1
     760:	d005      	beq.n	76e <usart_init+0x1c2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     762:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     764:	0c00      	lsrs	r0, r0, #16
     766:	b2c0      	uxtb	r0, r0
     768:	1c31      	adds	r1, r6, #0
     76a:	4a1e      	ldr	r2, [pc, #120]	; (7e4 <usart_init+0x238>)
     76c:	4790      	blx	r2
     76e:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     770:	2f04      	cmp	r7, #4
     772:	d1eb      	bne.n	74c <usart_init+0x1a0>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     774:	2300      	movs	r3, #0
     776:	60ab      	str	r3, [r5, #8]
     778:	60eb      	str	r3, [r5, #12]
     77a:	612b      	str	r3, [r5, #16]
	}

	module->tx_buffer_ptr              = NULL;
     77c:	61ab      	str	r3, [r5, #24]
	module->rx_buffer_ptr              = NULL;
     77e:	616b      	str	r3, [r5, #20]
	module->remaining_tx_buffer_length = 0x0000;
     780:	2200      	movs	r2, #0
     782:	83eb      	strh	r3, [r5, #30]
	module->remaining_rx_buffer_length = 0x0000;
     784:	83ab      	strh	r3, [r5, #28]
	module->callback_reg_mask          = 0x00;
     786:	2320      	movs	r3, #32
     788:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     78a:	2321      	movs	r3, #33	; 0x21
     78c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     78e:	2322      	movs	r3, #34	; 0x22
     790:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     792:	2323      	movs	r3, #35	; 0x23
     794:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     796:	6828      	ldr	r0, [r5, #0]
     798:	4b08      	ldr	r3, [pc, #32]	; (7bc <usart_init+0x210>)
     79a:	4798      	blx	r3
     79c:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     79e:	4912      	ldr	r1, [pc, #72]	; (7e8 <usart_init+0x23c>)
     7a0:	4b12      	ldr	r3, [pc, #72]	; (7ec <usart_init+0x240>)
     7a2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     7a4:	00a4      	lsls	r4, r4, #2
     7a6:	4b12      	ldr	r3, [pc, #72]	; (7f0 <usart_init+0x244>)
     7a8:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
     7aa:	2300      	movs	r3, #0
}
     7ac:	1c18      	adds	r0, r3, #0
     7ae:	b00d      	add	sp, #52	; 0x34
     7b0:	bc3c      	pop	{r2, r3, r4, r5}
     7b2:	4690      	mov	r8, r2
     7b4:	4699      	mov	r9, r3
     7b6:	46a2      	mov	sl, r4
     7b8:	46ab      	mov	fp, r5
     7ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
     7bc:	000004d9 	.word	0x000004d9
     7c0:	40000400 	.word	0x40000400
     7c4:	0000101d 	.word	0x0000101d
     7c8:	00000f91 	.word	0x00000f91
     7cc:	00000301 	.word	0x00000301
     7d0:	00001039 	.word	0x00001039
     7d4:	00000129 	.word	0x00000129
     7d8:	00000151 	.word	0x00000151
     7dc:	41002000 	.word	0x41002000
     7e0:	00000351 	.word	0x00000351
     7e4:	000010f9 	.word	0x000010f9
     7e8:	0000094d 	.word	0x0000094d
     7ec:	00000a81 	.word	0x00000a81
     7f0:	200001b0 	.word	0x200001b0

000007f4 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
     7f4:	b510      	push	{r4, lr}
     7f6:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     7f8:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     7fa:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
     7fc:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     7fe:	2c00      	cmp	r4, #0
     800:	d010      	beq.n	824 <usart_write_wait+0x30>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     802:	8bd2      	ldrh	r2, [r2, #30]
     804:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     806:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     808:	2a00      	cmp	r2, #0
     80a:	d10b      	bne.n	824 <usart_write_wait+0x30>
	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     80c:	8a1a      	ldrh	r2, [r3, #16]
     80e:	0bd2      	lsrs	r2, r2, #15
     810:	03d2      	lsls	r2, r2, #15
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     812:	b292      	uxth	r2, r2
     814:	2a00      	cmp	r2, #0
     816:	d1f9      	bne.n	80c <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
     818:	8319      	strh	r1, [r3, #24]

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     81a:	2102      	movs	r1, #2
     81c:	7b9a      	ldrb	r2, [r3, #14]
     81e:	420a      	tst	r2, r1
     820:	d0fc      	beq.n	81c <usart_write_wait+0x28>
		/* Wait until data is sent */
	}

	return STATUS_OK;
     822:	2000      	movs	r0, #0
}
     824:	bd10      	pop	{r4, pc}
     826:	46c0      	nop			; (mov r8, r8)

00000828 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
     828:	b510      	push	{r4, lr}
     82a:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     82c:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     82e:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
     830:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     832:	2a00      	cmp	r2, #0
     834:	d026      	beq.n	884 <usart_read_wait+0x5c>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     836:	8b9b      	ldrh	r3, [r3, #28]
     838:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     83a:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     83c:	2b00      	cmp	r3, #0
     83e:	d121      	bne.n	884 <usart_read_wait+0x5c>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
     840:	7ba3      	ldrb	r3, [r4, #14]
     842:	075a      	lsls	r2, r3, #29
     844:	d51e      	bpl.n	884 <usart_read_wait+0x5c>
	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     846:	8a23      	ldrh	r3, [r4, #16]
     848:	0bdb      	lsrs	r3, r3, #15
     84a:	03db      	lsls	r3, r3, #15
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     84c:	b29b      	uxth	r3, r3
     84e:	2b00      	cmp	r3, #0
     850:	d1f9      	bne.n	846 <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     852:	8a23      	ldrh	r3, [r4, #16]
     854:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
     856:	075a      	lsls	r2, r3, #29
     858:	d011      	beq.n	87e <usart_read_wait+0x56>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
     85a:	079a      	lsls	r2, r3, #30
     85c:	d503      	bpl.n	866 <usart_read_wait+0x3e>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     85e:	2302      	movs	r3, #2
     860:	8223      	strh	r3, [r4, #16]

			return STATUS_ERR_BAD_FORMAT;
     862:	201a      	movs	r0, #26
     864:	e00e      	b.n	884 <usart_read_wait+0x5c>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     866:	075a      	lsls	r2, r3, #29
     868:	d503      	bpl.n	872 <usart_read_wait+0x4a>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     86a:	2304      	movs	r3, #4
     86c:	8223      	strh	r3, [r4, #16]

			return STATUS_ERR_OVERFLOW;
     86e:	201e      	movs	r0, #30
     870:	e008      	b.n	884 <usart_read_wait+0x5c>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
     872:	07da      	lsls	r2, r3, #31
     874:	d503      	bpl.n	87e <usart_read_wait+0x56>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     876:	2301      	movs	r3, #1
     878:	8223      	strh	r3, [r4, #16]

			return STATUS_ERR_BAD_DATA;
     87a:	2013      	movs	r0, #19
     87c:	e002      	b.n	884 <usart_read_wait+0x5c>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
     87e:	8b23      	ldrh	r3, [r4, #24]
     880:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
     882:	2000      	movs	r0, #0
}
     884:	bd10      	pop	{r4, pc}
     886:	46c0      	nop			; (mov r8, r8)

00000888 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
     888:	b5f0      	push	{r4, r5, r6, r7, lr}
     88a:	4657      	mov	r7, sl
     88c:	464e      	mov	r6, r9
     88e:	4645      	mov	r5, r8
     890:	b4e0      	push	{r5, r6, r7}
     892:	1c06      	adds	r6, r0, #0
     894:	4688      	mov	r8, r1
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     896:	2017      	movs	r0, #23
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
     898:	2a00      	cmp	r2, #0
     89a:	d04d      	beq.n	938 <usart_write_buffer_wait+0xb0>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     89c:	79f3      	ldrb	r3, [r6, #7]
		return STATUS_ERR_DENIED;
     89e:	201c      	movs	r0, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     8a0:	2b00      	cmp	r3, #0
     8a2:	d049      	beq.n	938 <usart_write_buffer_wait+0xb0>
		return STATUS_ERR_DENIED;
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     8a4:	6834      	ldr	r4, [r6, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     8a6:	8a23      	ldrh	r3, [r4, #16]
     8a8:	0bdb      	lsrs	r3, r3, #15
     8aa:	03db      	lsls	r3, r3, #15
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     8ac:	b29b      	uxth	r3, r3
     8ae:	2b00      	cmp	r3, #0
     8b0:	d1f9      	bne.n	8a6 <usart_write_buffer_wait+0x1e>
     8b2:	4692      	mov	sl, r2
     8b4:	2700      	movs	r7, #0
	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
     8b6:	2501      	movs	r5, #1
     8b8:	4a22      	ldr	r2, [pc, #136]	; (944 <usart_write_buffer_wait+0xbc>)
     8ba:	4691      	mov	r9, r2
     8bc:	e01f      	b.n	8fe <usart_write_buffer_wait+0x76>
     8be:	7ba2      	ldrb	r2, [r4, #14]
     8c0:	422a      	tst	r2, r5
     8c2:	d104      	bne.n	8ce <usart_write_buffer_wait+0x46>
				break;
			} else if (i == USART_TIMEOUT) {
     8c4:	2b01      	cmp	r3, #1
     8c6:	d029      	beq.n	91c <usart_write_buffer_wait+0x94>
     8c8:	3b01      	subs	r3, #1

	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
     8ca:	2b00      	cmp	r3, #0
     8cc:	d1f7      	bne.n	8be <usart_write_buffer_wait+0x36>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
     8ce:	1c7b      	adds	r3, r7, #1
     8d0:	b29b      	uxth	r3, r3
     8d2:	4642      	mov	r2, r8
     8d4:	5dd1      	ldrb	r1, [r2, r7]

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     8d6:	7972      	ldrb	r2, [r6, #5]
     8d8:	2a01      	cmp	r2, #1
     8da:	d001      	beq.n	8e0 <usart_write_buffer_wait+0x58>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
     8dc:	1c1f      	adds	r7, r3, #0
     8de:	e005      	b.n	8ec <usart_write_buffer_wait+0x64>

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
     8e0:	1cba      	adds	r2, r7, #2
     8e2:	b297      	uxth	r7, r2
     8e4:	4642      	mov	r2, r8
     8e6:	5cd3      	ldrb	r3, [r2, r3]
     8e8:	021b      	lsls	r3, r3, #8
     8ea:	4319      	orrs	r1, r3
		}

		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
     8ec:	1c30      	adds	r0, r6, #0
     8ee:	4b16      	ldr	r3, [pc, #88]	; (948 <usart_write_buffer_wait+0xc0>)
     8f0:	4798      	blx	r3
     8f2:	4653      	mov	r3, sl
     8f4:	3b01      	subs	r3, #1
     8f6:	b29b      	uxth	r3, r3
     8f8:	469a      	mov	sl, r3
	_usart_wait_for_sync(module);

	uint16_t tx_pos = 0;

	/* Blocks while buffer is being transferred */
	while (length--) {
     8fa:	2b00      	cmp	r3, #0
     8fc:	d016      	beq.n	92c <usart_write_buffer_wait+0xa4>
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
     8fe:	7ba3      	ldrb	r3, [r4, #14]
     900:	422b      	tst	r3, r5
     902:	d1e4      	bne.n	8ce <usart_write_buffer_wait+0x46>
     904:	464b      	mov	r3, r9
     906:	e7da      	b.n	8be <usart_write_buffer_wait+0x36>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
     908:	7ba2      	ldrb	r2, [r4, #14]
     90a:	420a      	tst	r2, r1
     90c:	d108      	bne.n	920 <usart_write_buffer_wait+0x98>
			break;
		} else if (i == USART_TIMEOUT) {
     90e:	2b01      	cmp	r3, #1
     910:	d008      	beq.n	924 <usart_write_buffer_wait+0x9c>
     912:	3b01      	subs	r3, #1
		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
     914:	2b00      	cmp	r3, #0
     916:	d1f7      	bne.n	908 <usart_write_buffer_wait+0x80>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
     918:	2000      	movs	r0, #0
     91a:	e00d      	b.n	938 <usart_write_buffer_wait+0xb0>
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
				break;
			} else if (i == USART_TIMEOUT) {
				return STATUS_ERR_TIMEOUT;
     91c:	2012      	movs	r0, #18
     91e:	e00b      	b.n	938 <usart_write_buffer_wait+0xb0>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
     920:	2000      	movs	r0, #0
     922:	e009      	b.n	938 <usart_write_buffer_wait+0xb0>
	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
			break;
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
     924:	2012      	movs	r0, #18
     926:	e007      	b.n	938 <usart_write_buffer_wait+0xb0>
		}
	}

	return STATUS_OK;
     928:	2000      	movs	r0, #0
     92a:	e005      	b.n	938 <usart_write_buffer_wait+0xb0>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
     92c:	7ba3      	ldrb	r3, [r4, #14]
     92e:	079a      	lsls	r2, r3, #30
     930:	d4fa      	bmi.n	928 <usart_write_buffer_wait+0xa0>
     932:	4b04      	ldr	r3, [pc, #16]	; (944 <usart_write_buffer_wait+0xbc>)
     934:	2102      	movs	r1, #2
     936:	e7e7      	b.n	908 <usart_write_buffer_wait+0x80>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
     938:	bc1c      	pop	{r2, r3, r4}
     93a:	4690      	mov	r8, r2
     93c:	4699      	mov	r9, r3
     93e:	46a2      	mov	sl, r4
     940:	bdf0      	pop	{r4, r5, r6, r7, pc}
     942:	46c0      	nop			; (mov r8, r8)
     944:	0000ffff 	.word	0x0000ffff
     948:	000007f5 	.word	0x000007f5

0000094c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     94c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     94e:	0080      	lsls	r0, r0, #2
     950:	4b49      	ldr	r3, [pc, #292]	; (a78 <_usart_interrupt_handler+0x12c>)
     952:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     954:	682c      	ldr	r4, [r5, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
     956:	8a23      	ldrh	r3, [r4, #16]
     958:	0bdb      	lsrs	r3, r3, #15
     95a:	03db      	lsls	r3, r3, #15
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     95c:	b29b      	uxth	r3, r3
     95e:	2b00      	cmp	r3, #0
     960:	d1f9      	bne.n	956 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     962:	7ba3      	ldrb	r3, [r4, #14]
	interrupt_status &= usart_hw->INTENSET.reg;
     964:	7b66      	ldrb	r6, [r4, #13]
     966:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
     968:	2321      	movs	r3, #33	; 0x21
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
     96a:	5ceb      	ldrb	r3, [r5, r3]
     96c:	2220      	movs	r2, #32
     96e:	5caa      	ldrb	r2, [r5, r2]
     970:	1c17      	adds	r7, r2, #0
     972:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     974:	07f1      	lsls	r1, r6, #31
     976:	d520      	bpl.n	9ba <_usart_interrupt_handler+0x6e>
		if (module->remaining_tx_buffer_length) {
     978:	8beb      	ldrh	r3, [r5, #30]
     97a:	b29b      	uxth	r3, r3
     97c:	2b00      	cmp	r3, #0
     97e:	d01a      	beq.n	9b6 <_usart_interrupt_handler+0x6a>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     980:	69ab      	ldr	r3, [r5, #24]
     982:	781a      	ldrb	r2, [r3, #0]
     984:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     986:	1c59      	adds	r1, r3, #1
     988:	61a9      	str	r1, [r5, #24]

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     98a:	7969      	ldrb	r1, [r5, #5]
     98c:	2901      	cmp	r1, #1
     98e:	d104      	bne.n	99a <_usart_interrupt_handler+0x4e>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     990:	7859      	ldrb	r1, [r3, #1]
     992:	0209      	lsls	r1, r1, #8
     994:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
     996:	3302      	adds	r3, #2
     998:	61ab      	str	r3, [r5, #24]
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     99a:	05d3      	lsls	r3, r2, #23
     99c:	0ddb      	lsrs	r3, r3, #23
     99e:	8323      	strh	r3, [r4, #24]

			if (--(module->remaining_tx_buffer_length) == 0) {
     9a0:	8beb      	ldrh	r3, [r5, #30]
     9a2:	3b01      	subs	r3, #1
     9a4:	b29b      	uxth	r3, r3
     9a6:	83eb      	strh	r3, [r5, #30]
     9a8:	2b00      	cmp	r3, #0
     9aa:	d106      	bne.n	9ba <_usart_interrupt_handler+0x6e>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     9ac:	2301      	movs	r3, #1
     9ae:	7323      	strb	r3, [r4, #12]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     9b0:	2302      	movs	r3, #2
     9b2:	7363      	strb	r3, [r4, #13]
     9b4:	e001      	b.n	9ba <_usart_interrupt_handler+0x6e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     9b6:	2301      	movs	r3, #1
     9b8:	7323      	strb	r3, [r4, #12]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     9ba:	07b2      	lsls	r2, r6, #30
     9bc:	d509      	bpl.n	9d2 <_usart_interrupt_handler+0x86>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     9be:	2302      	movs	r3, #2
     9c0:	7323      	strb	r3, [r4, #12]
		module->tx_status = STATUS_OK;
     9c2:	2200      	movs	r2, #0
     9c4:	2323      	movs	r3, #35	; 0x23
     9c6:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     9c8:	07fb      	lsls	r3, r7, #31
     9ca:	d502      	bpl.n	9d2 <_usart_interrupt_handler+0x86>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     9cc:	1c28      	adds	r0, r5, #0
     9ce:	68a9      	ldr	r1, [r5, #8]
     9d0:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     9d2:	0772      	lsls	r2, r6, #29
     9d4:	d54e      	bpl.n	a74 <_usart_interrupt_handler+0x128>

		if (module->remaining_rx_buffer_length) {
     9d6:	8bab      	ldrh	r3, [r5, #28]
     9d8:	b29b      	uxth	r3, r3
     9da:	2b00      	cmp	r3, #0
     9dc:	d048      	beq.n	a70 <_usart_interrupt_handler+0x124>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     9de:	8a23      	ldrh	r3, [r4, #16]
     9e0:	b2db      	uxtb	r3, r3
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     9e2:	0759      	lsls	r1, r3, #29
     9e4:	d022      	beq.n	a2c <_usart_interrupt_handler+0xe0>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     9e6:	079a      	lsls	r2, r3, #30
     9e8:	d507      	bpl.n	9fa <_usart_interrupt_handler+0xae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     9ea:	221a      	movs	r2, #26
     9ec:	2322      	movs	r3, #34	; 0x22
     9ee:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
     9f0:	8a22      	ldrh	r2, [r4, #16]
     9f2:	2302      	movs	r3, #2
     9f4:	4313      	orrs	r3, r2
     9f6:	8223      	strh	r3, [r4, #16]
     9f8:	e012      	b.n	a20 <_usart_interrupt_handler+0xd4>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     9fa:	0759      	lsls	r1, r3, #29
     9fc:	d507      	bpl.n	a0e <_usart_interrupt_handler+0xc2>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
     9fe:	221e      	movs	r2, #30
     a00:	2322      	movs	r3, #34	; 0x22
     a02:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
     a04:	8a22      	ldrh	r2, [r4, #16]
     a06:	2304      	movs	r3, #4
     a08:	4313      	orrs	r3, r2
     a0a:	8223      	strh	r3, [r4, #16]
     a0c:	e008      	b.n	a20 <_usart_interrupt_handler+0xd4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     a0e:	07da      	lsls	r2, r3, #31
     a10:	d506      	bpl.n	a20 <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
     a12:	2213      	movs	r2, #19
     a14:	2322      	movs	r3, #34	; 0x22
     a16:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
     a18:	8a22      	ldrh	r2, [r4, #16]
     a1a:	2301      	movs	r3, #1
     a1c:	4313      	orrs	r3, r2
     a1e:	8223      	strh	r3, [r4, #16]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     a20:	077b      	lsls	r3, r7, #29
     a22:	d527      	bpl.n	a74 <_usart_interrupt_handler+0x128>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     a24:	692b      	ldr	r3, [r5, #16]
     a26:	1c28      	adds	r0, r5, #0
     a28:	4798      	blx	r3
     a2a:	e023      	b.n	a74 <_usart_interrupt_handler+0x128>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     a2c:	8b22      	ldrh	r2, [r4, #24]
     a2e:	05d2      	lsls	r2, r2, #23
     a30:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     a32:	b2d3      	uxtb	r3, r2
     a34:	6969      	ldr	r1, [r5, #20]
     a36:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     a38:	696b      	ldr	r3, [r5, #20]
     a3a:	1c59      	adds	r1, r3, #1
     a3c:	6169      	str	r1, [r5, #20]

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     a3e:	7969      	ldrb	r1, [r5, #5]
     a40:	2901      	cmp	r1, #1
     a42:	d104      	bne.n	a4e <_usart_interrupt_handler+0x102>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
     a44:	0a12      	lsrs	r2, r2, #8
     a46:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
     a48:	696b      	ldr	r3, [r5, #20]
     a4a:	3301      	adds	r3, #1
     a4c:	616b      	str	r3, [r5, #20]
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     a4e:	8bab      	ldrh	r3, [r5, #28]
     a50:	3b01      	subs	r3, #1
     a52:	b29b      	uxth	r3, r3
     a54:	83ab      	strh	r3, [r5, #28]
     a56:	2b00      	cmp	r3, #0
     a58:	d10c      	bne.n	a74 <_usart_interrupt_handler+0x128>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     a5a:	2304      	movs	r3, #4
     a5c:	7323      	strb	r3, [r4, #12]
					module->rx_status = STATUS_OK;
     a5e:	2200      	movs	r2, #0
     a60:	2322      	movs	r3, #34	; 0x22
     a62:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     a64:	07ba      	lsls	r2, r7, #30
     a66:	d505      	bpl.n	a74 <_usart_interrupt_handler+0x128>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     a68:	68eb      	ldr	r3, [r5, #12]
     a6a:	1c28      	adds	r0, r5, #0
     a6c:	4798      	blx	r3
     a6e:	e001      	b.n	a74 <_usart_interrupt_handler+0x128>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     a70:	2304      	movs	r3, #4
     a72:	7323      	strb	r3, [r4, #12]
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
     a74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     a76:	46c0      	nop			; (mov r8, r8)
     a78:	200001b0 	.word	0x200001b0

00000a7c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     a7c:	4770      	bx	lr
     a7e:	46c0      	nop			; (mov r8, r8)

00000a80 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     a80:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
     a82:	4b0a      	ldr	r3, [pc, #40]	; (aac <_sercom_set_handler+0x2c>)
     a84:	781b      	ldrb	r3, [r3, #0]
     a86:	2b00      	cmp	r3, #0
     a88:	d10c      	bne.n	aa4 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     a8a:	4f09      	ldr	r7, [pc, #36]	; (ab0 <_sercom_set_handler+0x30>)
     a8c:	4e09      	ldr	r6, [pc, #36]	; (ab4 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     a8e:	4d0a      	ldr	r5, [pc, #40]	; (ab8 <_sercom_set_handler+0x38>)
     a90:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     a92:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     a94:	195a      	adds	r2, r3, r5
     a96:	6014      	str	r4, [r2, #0]
     a98:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     a9a:	2b18      	cmp	r3, #24
     a9c:	d1f9      	bne.n	a92 <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
     a9e:	2201      	movs	r2, #1
     aa0:	4b02      	ldr	r3, [pc, #8]	; (aac <_sercom_set_handler+0x2c>)
     aa2:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     aa4:	0080      	lsls	r0, r0, #2
     aa6:	4b02      	ldr	r3, [pc, #8]	; (ab0 <_sercom_set_handler+0x30>)
     aa8:	50c1      	str	r1, [r0, r3]
}
     aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     aac:	20000094 	.word	0x20000094
     ab0:	20000098 	.word	0x20000098
     ab4:	00000a7d 	.word	0x00000a7d
     ab8:	200001b0 	.word	0x200001b0

00000abc <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     abc:	b510      	push	{r4, lr}
     abe:	b082      	sub	sp, #8
     ac0:	1c04      	adds	r4, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     ac2:	4668      	mov	r0, sp
     ac4:	4905      	ldr	r1, [pc, #20]	; (adc <_sercom_get_interrupt_vector+0x20>)
     ac6:	2206      	movs	r2, #6
     ac8:	4b05      	ldr	r3, [pc, #20]	; (ae0 <_sercom_get_interrupt_vector+0x24>)
     aca:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     acc:	1c20      	adds	r0, r4, #0
     ace:	4b05      	ldr	r3, [pc, #20]	; (ae4 <_sercom_get_interrupt_vector+0x28>)
     ad0:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     ad2:	466b      	mov	r3, sp
     ad4:	5618      	ldrsb	r0, [r3, r0]
}
     ad6:	b002      	add	sp, #8
     ad8:	bd10      	pop	{r4, pc}
     ada:	46c0      	nop			; (mov r8, r8)
     adc:	0000343c 	.word	0x0000343c
     ae0:	00001831 	.word	0x00001831
     ae4:	000004d9 	.word	0x000004d9

00000ae8 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     ae8:	b508      	push	{r3, lr}
     aea:	4b02      	ldr	r3, [pc, #8]	; (af4 <SERCOM0_Handler+0xc>)
     aec:	681b      	ldr	r3, [r3, #0]
     aee:	2000      	movs	r0, #0
     af0:	4798      	blx	r3
     af2:	bd08      	pop	{r3, pc}
     af4:	20000098 	.word	0x20000098

00000af8 <SERCOM1_Handler>:
     af8:	b508      	push	{r3, lr}
     afa:	4b02      	ldr	r3, [pc, #8]	; (b04 <SERCOM1_Handler+0xc>)
     afc:	685b      	ldr	r3, [r3, #4]
     afe:	2001      	movs	r0, #1
     b00:	4798      	blx	r3
     b02:	bd08      	pop	{r3, pc}
     b04:	20000098 	.word	0x20000098

00000b08 <SERCOM2_Handler>:
     b08:	b508      	push	{r3, lr}
     b0a:	4b02      	ldr	r3, [pc, #8]	; (b14 <SERCOM2_Handler+0xc>)
     b0c:	689b      	ldr	r3, [r3, #8]
     b0e:	2002      	movs	r0, #2
     b10:	4798      	blx	r3
     b12:	bd08      	pop	{r3, pc}
     b14:	20000098 	.word	0x20000098

00000b18 <SERCOM3_Handler>:
     b18:	b508      	push	{r3, lr}
     b1a:	4b02      	ldr	r3, [pc, #8]	; (b24 <SERCOM3_Handler+0xc>)
     b1c:	68db      	ldr	r3, [r3, #12]
     b1e:	2003      	movs	r0, #3
     b20:	4798      	blx	r3
     b22:	bd08      	pop	{r3, pc}
     b24:	20000098 	.word	0x20000098

00000b28 <SERCOM4_Handler>:
     b28:	b508      	push	{r3, lr}
     b2a:	4b02      	ldr	r3, [pc, #8]	; (b34 <SERCOM4_Handler+0xc>)
     b2c:	691b      	ldr	r3, [r3, #16]
     b2e:	2004      	movs	r0, #4
     b30:	4798      	blx	r3
     b32:	bd08      	pop	{r3, pc}
     b34:	20000098 	.word	0x20000098

00000b38 <SERCOM5_Handler>:
     b38:	b508      	push	{r3, lr}
     b3a:	4b02      	ldr	r3, [pc, #8]	; (b44 <SERCOM5_Handler+0xc>)
     b3c:	695b      	ldr	r3, [r3, #20]
     b3e:	2005      	movs	r0, #5
     b40:	4798      	blx	r3
     b42:	bd08      	pop	{r3, pc}
     b44:	20000098 	.word	0x20000098

00000b48 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     b48:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     b4a:	2000      	movs	r0, #0
     b4c:	4b08      	ldr	r3, [pc, #32]	; (b70 <delay_init+0x28>)
     b4e:	4798      	blx	r3
	cycles_per_ms /= 1000;
     b50:	4c08      	ldr	r4, [pc, #32]	; (b74 <delay_init+0x2c>)
     b52:	21fa      	movs	r1, #250	; 0xfa
     b54:	0089      	lsls	r1, r1, #2
     b56:	47a0      	blx	r4
     b58:	4b07      	ldr	r3, [pc, #28]	; (b78 <delay_init+0x30>)
     b5a:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     b5c:	21fa      	movs	r1, #250	; 0xfa
     b5e:	0089      	lsls	r1, r1, #2
     b60:	47a0      	blx	r4
     b62:	4b06      	ldr	r3, [pc, #24]	; (b7c <delay_init+0x34>)
     b64:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     b66:	2205      	movs	r2, #5
     b68:	4b05      	ldr	r3, [pc, #20]	; (b80 <delay_init+0x38>)
     b6a:	601a      	str	r2, [r3, #0]
}
     b6c:	bd10      	pop	{r4, pc}
     b6e:	46c0      	nop			; (mov r8, r8)
     b70:	00000f05 	.word	0x00000f05
     b74:	00001701 	.word	0x00001701
     b78:	20000004 	.word	0x20000004
     b7c:	20000000 	.word	0x20000000
     b80:	e000e010 	.word	0xe000e010

00000b84 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     b84:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     b86:	4b08      	ldr	r3, [pc, #32]	; (ba8 <delay_cycles_ms+0x24>)
     b88:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     b8a:	4a08      	ldr	r2, [pc, #32]	; (bac <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     b8c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     b8e:	2180      	movs	r1, #128	; 0x80
     b90:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
     b92:	e006      	b.n	ba2 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     b94:	2c00      	cmp	r4, #0
     b96:	d004      	beq.n	ba2 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
     b98:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     b9a:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     b9c:	6813      	ldr	r3, [r2, #0]
     b9e:	420b      	tst	r3, r1
     ba0:	d0fc      	beq.n	b9c <delay_cycles_ms+0x18>
     ba2:	3801      	subs	r0, #1
     ba4:	d2f6      	bcs.n	b94 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
     ba6:	bd30      	pop	{r4, r5, pc}
     ba8:	20000004 	.word	0x20000004
     bac:	e000e010 	.word	0xe000e010

00000bb0 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
     bb0:	4770      	bx	lr
     bb2:	46c0      	nop			; (mov r8, r8)

00000bb4 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     bb4:	4b0c      	ldr	r3, [pc, #48]	; (be8 <cpu_irq_enter_critical+0x34>)
     bb6:	681b      	ldr	r3, [r3, #0]
     bb8:	2b00      	cmp	r3, #0
     bba:	d110      	bne.n	bde <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     bbc:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     bc0:	2b00      	cmp	r3, #0
     bc2:	d109      	bne.n	bd8 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     bc4:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     bc6:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     bca:	2200      	movs	r2, #0
     bcc:	4b07      	ldr	r3, [pc, #28]	; (bec <cpu_irq_enter_critical+0x38>)
     bce:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     bd0:	2201      	movs	r2, #1
     bd2:	4b07      	ldr	r3, [pc, #28]	; (bf0 <cpu_irq_enter_critical+0x3c>)
     bd4:	701a      	strb	r2, [r3, #0]
     bd6:	e002      	b.n	bde <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     bd8:	2200      	movs	r2, #0
     bda:	4b05      	ldr	r3, [pc, #20]	; (bf0 <cpu_irq_enter_critical+0x3c>)
     bdc:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     bde:	4b02      	ldr	r3, [pc, #8]	; (be8 <cpu_irq_enter_critical+0x34>)
     be0:	681a      	ldr	r2, [r3, #0]
     be2:	3201      	adds	r2, #1
     be4:	601a      	str	r2, [r3, #0]
}
     be6:	4770      	bx	lr
     be8:	200000b0 	.word	0x200000b0
     bec:	20000008 	.word	0x20000008
     bf0:	200000b4 	.word	0x200000b4

00000bf4 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     bf4:	4b08      	ldr	r3, [pc, #32]	; (c18 <cpu_irq_leave_critical+0x24>)
     bf6:	681a      	ldr	r2, [r3, #0]
     bf8:	3a01      	subs	r2, #1
     bfa:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     bfc:	681b      	ldr	r3, [r3, #0]
     bfe:	2b00      	cmp	r3, #0
     c00:	d109      	bne.n	c16 <cpu_irq_leave_critical+0x22>
     c02:	4b06      	ldr	r3, [pc, #24]	; (c1c <cpu_irq_leave_critical+0x28>)
     c04:	781b      	ldrb	r3, [r3, #0]
     c06:	2b00      	cmp	r3, #0
     c08:	d005      	beq.n	c16 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     c0a:	2201      	movs	r2, #1
     c0c:	4b04      	ldr	r3, [pc, #16]	; (c20 <cpu_irq_leave_critical+0x2c>)
     c0e:	701a      	strb	r2, [r3, #0]
     c10:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     c14:	b662      	cpsie	i
	}
}
     c16:	4770      	bx	lr
     c18:	200000b0 	.word	0x200000b0
     c1c:	200000b4 	.word	0x200000b4
     c20:	20000008 	.word	0x20000008

00000c24 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     c24:	b508      	push	{r3, lr}
	switch (clock_source) {
     c26:	2807      	cmp	r0, #7
     c28:	d82b      	bhi.n	c82 <system_clock_source_get_hz+0x5e>
     c2a:	0080      	lsls	r0, r0, #2
     c2c:	4b17      	ldr	r3, [pc, #92]	; (c8c <system_clock_source_get_hz+0x68>)
     c2e:	581b      	ldr	r3, [r3, r0]
     c30:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
     c32:	2080      	movs	r0, #128	; 0x80
     c34:	0200      	lsls	r0, r0, #8
     c36:	e027      	b.n	c88 <system_clock_source_get_hz+0x64>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
     c38:	4b15      	ldr	r3, [pc, #84]	; (c90 <system_clock_source_get_hz+0x6c>)
     c3a:	68d8      	ldr	r0, [r3, #12]
     c3c:	e024      	b.n	c88 <system_clock_source_get_hz+0x64>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     c3e:	4b15      	ldr	r3, [pc, #84]	; (c94 <system_clock_source_get_hz+0x70>)
     c40:	6a18      	ldr	r0, [r3, #32]
     c42:	0580      	lsls	r0, r0, #22
     c44:	0f80      	lsrs	r0, r0, #30
     c46:	4b14      	ldr	r3, [pc, #80]	; (c98 <system_clock_source_get_hz+0x74>)
     c48:	40c3      	lsrs	r3, r0
     c4a:	1c18      	adds	r0, r3, #0
     c4c:	e01c      	b.n	c88 <system_clock_source_get_hz+0x64>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
     c4e:	4b10      	ldr	r3, [pc, #64]	; (c90 <system_clock_source_get_hz+0x6c>)
     c50:	6918      	ldr	r0, [r3, #16]
     c52:	e019      	b.n	c88 <system_clock_source_get_hz+0x64>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     c54:	4b0e      	ldr	r3, [pc, #56]	; (c90 <system_clock_source_get_hz+0x6c>)
     c56:	681b      	ldr	r3, [r3, #0]
     c58:	2002      	movs	r0, #2
     c5a:	4018      	ands	r0, r3
     c5c:	d014      	beq.n	c88 <system_clock_source_get_hz+0x64>
 * \internal
 * \brief Wait for sync to the DFLL control registers
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     c5e:	490d      	ldr	r1, [pc, #52]	; (c94 <system_clock_source_get_hz+0x70>)
     c60:	2210      	movs	r2, #16
     c62:	68cb      	ldr	r3, [r1, #12]
     c64:	421a      	tst	r2, r3
     c66:	d0fc      	beq.n	c62 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
     c68:	4b09      	ldr	r3, [pc, #36]	; (c90 <system_clock_source_get_hz+0x6c>)
     c6a:	681b      	ldr	r3, [r3, #0]
     c6c:	075a      	lsls	r2, r3, #29
     c6e:	d50a      	bpl.n	c86 <system_clock_source_get_hz+0x62>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     c70:	2000      	movs	r0, #0
     c72:	4b0a      	ldr	r3, [pc, #40]	; (c9c <system_clock_source_get_hz+0x78>)
     c74:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     c76:	4b06      	ldr	r3, [pc, #24]	; (c90 <system_clock_source_get_hz+0x6c>)
     c78:	689b      	ldr	r3, [r3, #8]
     c7a:	041b      	lsls	r3, r3, #16
     c7c:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     c7e:	4358      	muls	r0, r3
     c80:	e002      	b.n	c88 <system_clock_source_get_hz+0x64>
		}

		return 48000000UL;

	default:
		return 0;
     c82:	2000      	movs	r0, #0
     c84:	e000      	b.n	c88 <system_clock_source_get_hz+0x64>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
     c86:	4806      	ldr	r0, [pc, #24]	; (ca0 <system_clock_source_get_hz+0x7c>)

	default:
		return 0;
	}
}
     c88:	bd08      	pop	{r3, pc}
     c8a:	46c0      	nop			; (mov r8, r8)
     c8c:	00003444 	.word	0x00003444
     c90:	200000b8 	.word	0x200000b8
     c94:	40000800 	.word	0x40000800
     c98:	007a1200 	.word	0x007a1200
     c9c:	00001039 	.word	0x00001039
     ca0:	02dc6c00 	.word	0x02dc6c00

00000ca4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     ca4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     ca6:	4b0c      	ldr	r3, [pc, #48]	; (cd8 <system_clock_source_osc8m_set_config+0x34>)
     ca8:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     caa:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     cac:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     cae:	7840      	ldrb	r0, [r0, #1]
     cb0:	2201      	movs	r2, #1
     cb2:	4010      	ands	r0, r2
     cb4:	0180      	lsls	r0, r0, #6
     cb6:	2640      	movs	r6, #64	; 0x40
     cb8:	43b4      	bics	r4, r6
     cba:	4304      	orrs	r4, r0
     cbc:	402a      	ands	r2, r5
     cbe:	01d0      	lsls	r0, r2, #7
     cc0:	2280      	movs	r2, #128	; 0x80
     cc2:	4394      	bics	r4, r2
     cc4:	1c22      	adds	r2, r4, #0
     cc6:	4302      	orrs	r2, r0
     cc8:	2003      	movs	r0, #3
     cca:	4001      	ands	r1, r0
     ccc:	0209      	lsls	r1, r1, #8
     cce:	4803      	ldr	r0, [pc, #12]	; (cdc <system_clock_source_osc8m_set_config+0x38>)
     cd0:	4002      	ands	r2, r0
     cd2:	430a      	orrs	r2, r1
     cd4:	621a      	str	r2, [r3, #32]
}
     cd6:	bd70      	pop	{r4, r5, r6, pc}
     cd8:	40000800 	.word	0x40000800
     cdc:	fffffcff 	.word	0xfffffcff

00000ce0 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     ce0:	2807      	cmp	r0, #7
     ce2:	d83b      	bhi.n	d5c <system_clock_source_enable+0x7c>
     ce4:	0080      	lsls	r0, r0, #2
     ce6:	4b1e      	ldr	r3, [pc, #120]	; (d60 <system_clock_source_enable+0x80>)
     ce8:	581b      	ldr	r3, [r3, r0]
     cea:	469f      	mov	pc, r3
		_system_clock_source_dfll_set_config_errata_9905();
		break;

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
     cec:	2000      	movs	r0, #0
     cee:	e036      	b.n	d5e <system_clock_source_enable+0x7e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     cf0:	4b1c      	ldr	r3, [pc, #112]	; (d64 <system_clock_source_enable+0x84>)
     cf2:	6a19      	ldr	r1, [r3, #32]
     cf4:	2202      	movs	r2, #2
     cf6:	430a      	orrs	r2, r1
     cf8:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
     cfa:	2000      	movs	r0, #0
     cfc:	e02f      	b.n	d5e <system_clock_source_enable+0x7e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     cfe:	4b19      	ldr	r3, [pc, #100]	; (d64 <system_clock_source_enable+0x84>)
     d00:	6999      	ldr	r1, [r3, #24]
     d02:	2202      	movs	r2, #2
     d04:	430a      	orrs	r2, r1
     d06:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     d08:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
     d0a:	e028      	b.n	d5e <system_clock_source_enable+0x7e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     d0c:	4b15      	ldr	r3, [pc, #84]	; (d64 <system_clock_source_enable+0x84>)
     d0e:	8a19      	ldrh	r1, [r3, #16]
     d10:	2202      	movs	r2, #2
     d12:	430a      	orrs	r2, r1
     d14:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     d16:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
     d18:	e021      	b.n	d5e <system_clock_source_enable+0x7e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     d1a:	4b12      	ldr	r3, [pc, #72]	; (d64 <system_clock_source_enable+0x84>)
     d1c:	8a99      	ldrh	r1, [r3, #20]
     d1e:	2202      	movs	r2, #2
     d20:	430a      	orrs	r2, r1
     d22:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     d24:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
     d26:	e01a      	b.n	d5e <system_clock_source_enable+0x7e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     d28:	4b0f      	ldr	r3, [pc, #60]	; (d68 <system_clock_source_enable+0x88>)
     d2a:	6819      	ldr	r1, [r3, #0]
     d2c:	2202      	movs	r2, #2
     d2e:	430a      	orrs	r2, r1
     d30:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
     d32:	681a      	ldr	r2, [r3, #0]
     d34:	4b0d      	ldr	r3, [pc, #52]	; (d6c <system_clock_source_enable+0x8c>)
     d36:	401a      	ands	r2, r3
     d38:	4b0a      	ldr	r3, [pc, #40]	; (d64 <system_clock_source_enable+0x84>)
     d3a:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     d3c:	1c19      	adds	r1, r3, #0
     d3e:	2210      	movs	r2, #16
     d40:	68cb      	ldr	r3, [r1, #12]
     d42:	421a      	tst	r2, r3
     d44:	d0fc      	beq.n	d40 <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     d46:	4a08      	ldr	r2, [pc, #32]	; (d68 <system_clock_source_enable+0x88>)
     d48:	6891      	ldr	r1, [r2, #8]
     d4a:	4b06      	ldr	r3, [pc, #24]	; (d64 <system_clock_source_enable+0x84>)
     d4c:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     d4e:	6851      	ldr	r1, [r2, #4]
     d50:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     d52:	6812      	ldr	r2, [r2, #0]
     d54:	b292      	uxth	r2, r2
     d56:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     d58:	2000      	movs	r0, #0
     d5a:	e000      	b.n	d5e <system_clock_source_enable+0x7e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     d5c:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
     d5e:	4770      	bx	lr
     d60:	00003464 	.word	0x00003464
     d64:	40000800 	.word	0x40000800
     d68:	200000b8 	.word	0x200000b8
     d6c:	0000ff7f 	.word	0x0000ff7f

00000d70 <system_clock_init>:
 * This function will apply the settings in conf_clocks.h when run from the user
 * application. All clock sources and GCLK generators are running when this function
 * returns.
 */
void system_clock_init(void)
{
     d70:	b530      	push	{r4, r5, lr}
     d72:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     d74:	22c2      	movs	r2, #194	; 0xc2
     d76:	00d2      	lsls	r2, r2, #3
     d78:	4b13      	ldr	r3, [pc, #76]	; (dc8 <system_clock_init+0x58>)
     d7a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     d7c:	4b13      	ldr	r3, [pc, #76]	; (dcc <system_clock_init+0x5c>)
     d7e:	685a      	ldr	r2, [r3, #4]
     d80:	211e      	movs	r1, #30
     d82:	438a      	bics	r2, r1
     d84:	605a      	str	r2, [r3, #4]
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
     d86:	a803      	add	r0, sp, #12
     d88:	2400      	movs	r4, #0
     d8a:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
     d8c:	2501      	movs	r5, #1
     d8e:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     d90:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     d92:	4b0f      	ldr	r3, [pc, #60]	; (dd0 <system_clock_init+0x60>)
     d94:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     d96:	2006      	movs	r0, #6
     d98:	4b0e      	ldr	r3, [pc, #56]	; (dd4 <system_clock_init+0x64>)
     d9a:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     d9c:	4b0e      	ldr	r3, [pc, #56]	; (dd8 <system_clock_init+0x68>)
     d9e:	4798      	blx	r3
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
     da0:	4b0e      	ldr	r3, [pc, #56]	; (ddc <system_clock_init+0x6c>)
     da2:	721c      	strb	r4, [r3, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
     da4:	725c      	strb	r4, [r3, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
     da6:	729c      	strb	r4, [r3, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     da8:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
     daa:	466a      	mov	r2, sp
     dac:	7054      	strb	r4, [r2, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
     dae:	2306      	movs	r3, #6
     db0:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
     db2:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
     db4:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     db6:	2000      	movs	r0, #0
     db8:	4669      	mov	r1, sp
     dba:	4b09      	ldr	r3, [pc, #36]	; (de0 <system_clock_init+0x70>)
     dbc:	4798      	blx	r3
     dbe:	2000      	movs	r0, #0
     dc0:	4b08      	ldr	r3, [pc, #32]	; (de4 <system_clock_init+0x74>)
     dc2:	4798      	blx	r3
#endif
}
     dc4:	b005      	add	sp, #20
     dc6:	bd30      	pop	{r4, r5, pc}
     dc8:	40000800 	.word	0x40000800
     dcc:	41004000 	.word	0x41004000
     dd0:	00000ca5 	.word	0x00000ca5
     dd4:	00000ce1 	.word	0x00000ce1
     dd8:	00000de9 	.word	0x00000de9
     ddc:	40000400 	.word	0x40000400
     de0:	00000e0d 	.word	0x00000e0d
     de4:	00000ec1 	.word	0x00000ec1

00000de8 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     de8:	4b06      	ldr	r3, [pc, #24]	; (e04 <system_gclk_init+0x1c>)
     dea:	6999      	ldr	r1, [r3, #24]
     dec:	2208      	movs	r2, #8
     dee:	430a      	orrs	r2, r1
     df0:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
     df2:	2201      	movs	r2, #1
     df4:	4b04      	ldr	r3, [pc, #16]	; (e08 <system_gclk_init+0x20>)
     df6:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
     df8:	1c19      	adds	r1, r3, #0
     dfa:	780b      	ldrb	r3, [r1, #0]
     dfc:	4213      	tst	r3, r2
     dfe:	d1fc      	bne.n	dfa <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
     e00:	4770      	bx	lr
     e02:	46c0      	nop			; (mov r8, r8)
     e04:	40000400 	.word	0x40000400
     e08:	40000c00 	.word	0x40000c00

00000e0c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
     e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     e0e:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
     e10:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
     e12:	780d      	ldrb	r5, [r1, #0]
     e14:	022d      	lsls	r5, r5, #8
     e16:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
     e18:	784b      	ldrb	r3, [r1, #1]
     e1a:	2b00      	cmp	r3, #0
     e1c:	d002      	beq.n	e24 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
     e1e:	2380      	movs	r3, #128	; 0x80
     e20:	02db      	lsls	r3, r3, #11
     e22:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
     e24:	7a4b      	ldrb	r3, [r1, #9]
     e26:	2b00      	cmp	r3, #0
     e28:	d002      	beq.n	e30 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
     e2a:	2380      	movs	r3, #128	; 0x80
     e2c:	031b      	lsls	r3, r3, #12
     e2e:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
     e30:	684c      	ldr	r4, [r1, #4]
     e32:	2c01      	cmp	r4, #1
     e34:	d917      	bls.n	e66 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
     e36:	1e63      	subs	r3, r4, #1
     e38:	421c      	tst	r4, r3
     e3a:	d10f      	bne.n	e5c <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
     e3c:	2c02      	cmp	r4, #2
     e3e:	d906      	bls.n	e4e <system_gclk_gen_set_config+0x42>
     e40:	2302      	movs	r3, #2
     e42:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
     e44:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
     e46:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
     e48:	429c      	cmp	r4, r3
     e4a:	d8fb      	bhi.n	e44 <system_gclk_gen_set_config+0x38>
     e4c:	e000      	b.n	e50 <system_gclk_gen_set_config+0x44>
     e4e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
     e50:	0217      	lsls	r7, r2, #8
     e52:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
     e54:	2380      	movs	r3, #128	; 0x80
     e56:	035b      	lsls	r3, r3, #13
     e58:	431d      	orrs	r5, r3
     e5a:	e004      	b.n	e66 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
     e5c:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
     e5e:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
     e60:	2380      	movs	r3, #128	; 0x80
     e62:	029b      	lsls	r3, r3, #10
     e64:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
     e66:	7a0b      	ldrb	r3, [r1, #8]
     e68:	2b00      	cmp	r3, #0
     e6a:	d002      	beq.n	e72 <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
     e6c:	2380      	movs	r3, #128	; 0x80
     e6e:	039b      	lsls	r3, r3, #14
     e70:	431d      	orrs	r5, r3
 * \retval true if the module has completed synchronization
 * \retval false if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY) {
     e72:	4a0f      	ldr	r2, [pc, #60]	; (eb0 <system_gclk_gen_set_config+0xa4>)
     e74:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
     e76:	b25b      	sxtb	r3, r3
     e78:	2b00      	cmp	r3, #0
     e7a:	dbfb      	blt.n	e74 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     e7c:	4b0d      	ldr	r3, [pc, #52]	; (eb4 <system_gclk_gen_set_config+0xa8>)
     e7e:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     e80:	4b0d      	ldr	r3, [pc, #52]	; (eb8 <system_gclk_gen_set_config+0xac>)
     e82:	701e      	strb	r6, [r3, #0]
     e84:	4a0a      	ldr	r2, [pc, #40]	; (eb0 <system_gclk_gen_set_config+0xa4>)
     e86:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
     e88:	b25b      	sxtb	r3, r3
     e8a:	2b00      	cmp	r3, #0
     e8c:	dbfb      	blt.n	e86 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
     e8e:	4b08      	ldr	r3, [pc, #32]	; (eb0 <system_gclk_gen_set_config+0xa4>)
     e90:	609f      	str	r7, [r3, #8]
     e92:	1c1a      	adds	r2, r3, #0
     e94:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
     e96:	b25b      	sxtb	r3, r3
     e98:	2b00      	cmp	r3, #0
     e9a:	dbfb      	blt.n	e94 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
     e9c:	4b04      	ldr	r3, [pc, #16]	; (eb0 <system_gclk_gen_set_config+0xa4>)
     e9e:	6859      	ldr	r1, [r3, #4]
     ea0:	2280      	movs	r2, #128	; 0x80
     ea2:	0252      	lsls	r2, r2, #9
     ea4:	400a      	ands	r2, r1
     ea6:	4315      	orrs	r5, r2
     ea8:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     eaa:	4b04      	ldr	r3, [pc, #16]	; (ebc <system_gclk_gen_set_config+0xb0>)
     eac:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     eb0:	40000c00 	.word	0x40000c00
     eb4:	00000bb5 	.word	0x00000bb5
     eb8:	40000c08 	.word	0x40000c08
     ebc:	00000bf5 	.word	0x00000bf5

00000ec0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
     ec0:	b510      	push	{r4, lr}
     ec2:	1c04      	adds	r4, r0, #0
     ec4:	4a0b      	ldr	r2, [pc, #44]	; (ef4 <system_gclk_gen_enable+0x34>)
     ec6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     ec8:	b25b      	sxtb	r3, r3
     eca:	2b00      	cmp	r3, #0
     ecc:	dbfb      	blt.n	ec6 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     ece:	4b0a      	ldr	r3, [pc, #40]	; (ef8 <system_gclk_gen_enable+0x38>)
     ed0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     ed2:	4b0a      	ldr	r3, [pc, #40]	; (efc <system_gclk_gen_enable+0x3c>)
     ed4:	701c      	strb	r4, [r3, #0]
     ed6:	4a07      	ldr	r2, [pc, #28]	; (ef4 <system_gclk_gen_enable+0x34>)
     ed8:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     eda:	b25b      	sxtb	r3, r3
     edc:	2b00      	cmp	r3, #0
     ede:	dbfb      	blt.n	ed8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
     ee0:	4b04      	ldr	r3, [pc, #16]	; (ef4 <system_gclk_gen_enable+0x34>)
     ee2:	6859      	ldr	r1, [r3, #4]
     ee4:	2280      	movs	r2, #128	; 0x80
     ee6:	0252      	lsls	r2, r2, #9
     ee8:	430a      	orrs	r2, r1
     eea:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     eec:	4b04      	ldr	r3, [pc, #16]	; (f00 <system_gclk_gen_enable+0x40>)
     eee:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     ef0:	bd10      	pop	{r4, pc}
     ef2:	46c0      	nop			; (mov r8, r8)
     ef4:	40000c00 	.word	0x40000c00
     ef8:	00000bb5 	.word	0x00000bb5
     efc:	40000c04 	.word	0x40000c04
     f00:	00000bf5 	.word	0x00000bf5

00000f04 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
     f04:	b570      	push	{r4, r5, r6, lr}
     f06:	1c04      	adds	r4, r0, #0
     f08:	4a1a      	ldr	r2, [pc, #104]	; (f74 <system_gclk_gen_get_hz+0x70>)
     f0a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     f0c:	b25b      	sxtb	r3, r3
     f0e:	2b00      	cmp	r3, #0
     f10:	dbfb      	blt.n	f0a <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     f12:	4b19      	ldr	r3, [pc, #100]	; (f78 <system_gclk_gen_get_hz+0x74>)
     f14:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     f16:	4b19      	ldr	r3, [pc, #100]	; (f7c <system_gclk_gen_get_hz+0x78>)
     f18:	701c      	strb	r4, [r3, #0]
     f1a:	4a16      	ldr	r2, [pc, #88]	; (f74 <system_gclk_gen_get_hz+0x70>)
     f1c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     f1e:	b25b      	sxtb	r3, r3
     f20:	2b00      	cmp	r3, #0
     f22:	dbfb      	blt.n	f1c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
     f24:	4e13      	ldr	r6, [pc, #76]	; (f74 <system_gclk_gen_get_hz+0x70>)
     f26:	6870      	ldr	r0, [r6, #4]
     f28:	04c0      	lsls	r0, r0, #19
     f2a:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
     f2c:	4b14      	ldr	r3, [pc, #80]	; (f80 <system_gclk_gen_get_hz+0x7c>)
     f2e:	4798      	blx	r3
     f30:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     f32:	4b12      	ldr	r3, [pc, #72]	; (f7c <system_gclk_gen_get_hz+0x78>)
     f34:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
     f36:	6876      	ldr	r6, [r6, #4]
     f38:	02f6      	lsls	r6, r6, #11
     f3a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     f3c:	4b11      	ldr	r3, [pc, #68]	; (f84 <system_gclk_gen_get_hz+0x80>)
     f3e:	701c      	strb	r4, [r3, #0]
     f40:	4a0c      	ldr	r2, [pc, #48]	; (f74 <system_gclk_gen_get_hz+0x70>)
     f42:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     f44:	b25b      	sxtb	r3, r3
     f46:	2b00      	cmp	r3, #0
     f48:	dbfb      	blt.n	f42 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
     f4a:	4b0a      	ldr	r3, [pc, #40]	; (f74 <system_gclk_gen_get_hz+0x70>)
     f4c:	689c      	ldr	r4, [r3, #8]
     f4e:	0a24      	lsrs	r4, r4, #8
     f50:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     f52:	4b0d      	ldr	r3, [pc, #52]	; (f88 <system_gclk_gen_get_hz+0x84>)
     f54:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
     f56:	2e00      	cmp	r6, #0
     f58:	d107      	bne.n	f6a <system_gclk_gen_get_hz+0x66>
     f5a:	2c01      	cmp	r4, #1
     f5c:	d907      	bls.n	f6e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
     f5e:	1c28      	adds	r0, r5, #0
     f60:	1c21      	adds	r1, r4, #0
     f62:	4b0a      	ldr	r3, [pc, #40]	; (f8c <system_gclk_gen_get_hz+0x88>)
     f64:	4798      	blx	r3
     f66:	1c05      	adds	r5, r0, #0
     f68:	e001      	b.n	f6e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
     f6a:	3401      	adds	r4, #1
     f6c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
     f6e:	1c28      	adds	r0, r5, #0
     f70:	bd70      	pop	{r4, r5, r6, pc}
     f72:	46c0      	nop			; (mov r8, r8)
     f74:	40000c00 	.word	0x40000c00
     f78:	00000bb5 	.word	0x00000bb5
     f7c:	40000c04 	.word	0x40000c04
     f80:	00000c25 	.word	0x00000c25
     f84:	40000c08 	.word	0x40000c08
     f88:	00000bf5 	.word	0x00000bf5
     f8c:	00001701 	.word	0x00001701

00000f90 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
     f90:	b510      	push	{r4, lr}
     f92:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     f94:	4b06      	ldr	r3, [pc, #24]	; (fb0 <system_gclk_chan_enable+0x20>)
     f96:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     f98:	4b06      	ldr	r3, [pc, #24]	; (fb4 <system_gclk_chan_enable+0x24>)
     f9a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
     f9c:	4b06      	ldr	r3, [pc, #24]	; (fb8 <system_gclk_chan_enable+0x28>)
     f9e:	8859      	ldrh	r1, [r3, #2]
     fa0:	2280      	movs	r2, #128	; 0x80
     fa2:	01d2      	lsls	r2, r2, #7
     fa4:	430a      	orrs	r2, r1
     fa6:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     fa8:	4b04      	ldr	r3, [pc, #16]	; (fbc <system_gclk_chan_enable+0x2c>)
     faa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     fac:	bd10      	pop	{r4, pc}
     fae:	46c0      	nop			; (mov r8, r8)
     fb0:	00000bb5 	.word	0x00000bb5
     fb4:	40000c02 	.word	0x40000c02
     fb8:	40000c00 	.word	0x40000c00
     fbc:	00000bf5 	.word	0x00000bf5

00000fc0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
     fc0:	b510      	push	{r4, lr}
     fc2:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     fc4:	4b0f      	ldr	r3, [pc, #60]	; (1004 <system_gclk_chan_disable+0x44>)
     fc6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     fc8:	4b0f      	ldr	r3, [pc, #60]	; (1008 <system_gclk_chan_disable+0x48>)
     fca:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
     fcc:	4b0f      	ldr	r3, [pc, #60]	; (100c <system_gclk_chan_disable+0x4c>)
     fce:	8858      	ldrh	r0, [r3, #2]
     fd0:	0500      	lsls	r0, r0, #20
     fd2:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
     fd4:	8859      	ldrh	r1, [r3, #2]
     fd6:	4a0e      	ldr	r2, [pc, #56]	; (1010 <system_gclk_chan_disable+0x50>)
     fd8:	400a      	ands	r2, r1
     fda:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
     fdc:	8859      	ldrh	r1, [r3, #2]
     fde:	4a0d      	ldr	r2, [pc, #52]	; (1014 <system_gclk_chan_disable+0x54>)
     fe0:	400a      	ands	r2, r1
     fe2:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
     fe4:	1c19      	adds	r1, r3, #0
     fe6:	2280      	movs	r2, #128	; 0x80
     fe8:	01d2      	lsls	r2, r2, #7
     fea:	884b      	ldrh	r3, [r1, #2]
     fec:	4213      	tst	r3, r2
     fee:	d1fc      	bne.n	fea <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
     ff0:	4b06      	ldr	r3, [pc, #24]	; (100c <system_gclk_chan_disable+0x4c>)
     ff2:	0201      	lsls	r1, r0, #8
     ff4:	8858      	ldrh	r0, [r3, #2]
     ff6:	4a06      	ldr	r2, [pc, #24]	; (1010 <system_gclk_chan_disable+0x50>)
     ff8:	4002      	ands	r2, r0
     ffa:	430a      	orrs	r2, r1
     ffc:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     ffe:	4b06      	ldr	r3, [pc, #24]	; (1018 <system_gclk_chan_disable+0x58>)
    1000:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1002:	bd10      	pop	{r4, pc}
    1004:	00000bb5 	.word	0x00000bb5
    1008:	40000c02 	.word	0x40000c02
    100c:	40000c00 	.word	0x40000c00
    1010:	fffff0ff 	.word	0xfffff0ff
    1014:	ffffbfff 	.word	0xffffbfff
    1018:	00000bf5 	.word	0x00000bf5

0000101c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    101c:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    101e:	780c      	ldrb	r4, [r1, #0]
    1020:	0224      	lsls	r4, r4, #8
    1022:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1024:	4b02      	ldr	r3, [pc, #8]	; (1030 <system_gclk_chan_set_config+0x14>)
    1026:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1028:	b2a4      	uxth	r4, r4
    102a:	4b02      	ldr	r3, [pc, #8]	; (1034 <system_gclk_chan_set_config+0x18>)
    102c:	805c      	strh	r4, [r3, #2]
}
    102e:	bd10      	pop	{r4, pc}
    1030:	00000fc1 	.word	0x00000fc1
    1034:	40000c00 	.word	0x40000c00

00001038 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1038:	b510      	push	{r4, lr}
    103a:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    103c:	4b06      	ldr	r3, [pc, #24]	; (1058 <system_gclk_chan_get_hz+0x20>)
    103e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1040:	4b06      	ldr	r3, [pc, #24]	; (105c <system_gclk_chan_get_hz+0x24>)
    1042:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1044:	4b06      	ldr	r3, [pc, #24]	; (1060 <system_gclk_chan_get_hz+0x28>)
    1046:	885c      	ldrh	r4, [r3, #2]
    1048:	0524      	lsls	r4, r4, #20
    104a:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    104c:	4b05      	ldr	r3, [pc, #20]	; (1064 <system_gclk_chan_get_hz+0x2c>)
    104e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1050:	1c20      	adds	r0, r4, #0
    1052:	4b05      	ldr	r3, [pc, #20]	; (1068 <system_gclk_chan_get_hz+0x30>)
    1054:	4798      	blx	r3
}
    1056:	bd10      	pop	{r4, pc}
    1058:	00000bb5 	.word	0x00000bb5
    105c:	40000c02 	.word	0x40000c02
    1060:	40000c00 	.word	0x40000c00
    1064:	00000bf5 	.word	0x00000bf5
    1068:	00000f05 	.word	0x00000f05

0000106c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    106c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    106e:	78d3      	ldrb	r3, [r2, #3]
    1070:	2b00      	cmp	r3, #0
    1072:	d11e      	bne.n	10b2 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1074:	7813      	ldrb	r3, [r2, #0]
    1076:	2b80      	cmp	r3, #128	; 0x80
    1078:	d004      	beq.n	1084 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    107a:	061b      	lsls	r3, r3, #24
    107c:	2480      	movs	r4, #128	; 0x80
    107e:	0264      	lsls	r4, r4, #9
    1080:	4323      	orrs	r3, r4
    1082:	e000      	b.n	1086 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1084:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1086:	7854      	ldrb	r4, [r2, #1]
    1088:	2502      	movs	r5, #2
    108a:	43ac      	bics	r4, r5
    108c:	d10a      	bne.n	10a4 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    108e:	7894      	ldrb	r4, [r2, #2]
    1090:	2c00      	cmp	r4, #0
    1092:	d103      	bne.n	109c <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1094:	2480      	movs	r4, #128	; 0x80
    1096:	02a4      	lsls	r4, r4, #10
    1098:	4323      	orrs	r3, r4
    109a:	e002      	b.n	10a2 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    109c:	24c0      	movs	r4, #192	; 0xc0
    109e:	02e4      	lsls	r4, r4, #11
    10a0:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    10a2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    10a4:	7854      	ldrb	r4, [r2, #1]
    10a6:	3c01      	subs	r4, #1
    10a8:	2c01      	cmp	r4, #1
    10aa:	d804      	bhi.n	10b6 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    10ac:	4c11      	ldr	r4, [pc, #68]	; (10f4 <_system_pinmux_config+0x88>)
    10ae:	4023      	ands	r3, r4
    10b0:	e001      	b.n	10b6 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    10b2:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    10b4:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    10b6:	040d      	lsls	r5, r1, #16
    10b8:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    10ba:	24a0      	movs	r4, #160	; 0xa0
    10bc:	05e4      	lsls	r4, r4, #23
    10be:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    10c0:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    10c2:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    10c4:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    10c6:	24d0      	movs	r4, #208	; 0xd0
    10c8:	0624      	lsls	r4, r4, #24
    10ca:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    10cc:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    10ce:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    10d0:	78d4      	ldrb	r4, [r2, #3]
    10d2:	2c00      	cmp	r4, #0
    10d4:	d10c      	bne.n	10f0 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    10d6:	035c      	lsls	r4, r3, #13
    10d8:	d505      	bpl.n	10e6 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    10da:	7893      	ldrb	r3, [r2, #2]
    10dc:	2b01      	cmp	r3, #1
    10de:	d101      	bne.n	10e4 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    10e0:	6181      	str	r1, [r0, #24]
    10e2:	e000      	b.n	10e6 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    10e4:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    10e6:	7853      	ldrb	r3, [r2, #1]
    10e8:	3b01      	subs	r3, #1
    10ea:	2b01      	cmp	r3, #1
    10ec:	d800      	bhi.n	10f0 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    10ee:	6081      	str	r1, [r0, #8]
		}
	}
}
    10f0:	bd30      	pop	{r4, r5, pc}
    10f2:	46c0      	nop			; (mov r8, r8)
    10f4:	fffbffff 	.word	0xfffbffff

000010f8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin.
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    10f8:	b508      	push	{r3, lr}
    10fa:	1c03      	adds	r3, r0, #0
    10fc:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    10fe:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1100:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1102:	2900      	cmp	r1, #0
    1104:	d103      	bne.n	110e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1106:	0958      	lsrs	r0, r3, #5
    1108:	01c0      	lsls	r0, r0, #7
    110a:	4904      	ldr	r1, [pc, #16]	; (111c <system_pinmux_pin_set_config+0x24>)
    110c:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    110e:	211f      	movs	r1, #31
    1110:	400b      	ands	r3, r1
    1112:	2101      	movs	r1, #1
    1114:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    1116:	4b02      	ldr	r3, [pc, #8]	; (1120 <system_pinmux_pin_set_config+0x28>)
    1118:	4798      	blx	r3
}
    111a:	bd08      	pop	{r3, pc}
    111c:	41004400 	.word	0x41004400
    1120:	0000106d 	.word	0x0000106d

00001124 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1124:	4770      	bx	lr
    1126:	46c0      	nop			; (mov r8, r8)

00001128 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1128:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    112a:	4b04      	ldr	r3, [pc, #16]	; (113c <system_init+0x14>)
    112c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    112e:	4b04      	ldr	r3, [pc, #16]	; (1140 <system_init+0x18>)
    1130:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1132:	4b04      	ldr	r3, [pc, #16]	; (1144 <system_init+0x1c>)
    1134:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1136:	4b04      	ldr	r3, [pc, #16]	; (1148 <system_init+0x20>)
    1138:	4798      	blx	r3
}
    113a:	bd08      	pop	{r3, pc}
    113c:	00000d71 	.word	0x00000d71
    1140:	00000bb1 	.word	0x00000bb1
    1144:	00001125 	.word	0x00001125
    1148:	00001125 	.word	0x00001125

0000114c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    114c:	e7fe      	b.n	114c <Dummy_Handler>
    114e:	46c0      	nop			; (mov r8, r8)

00001150 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1150:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    1152:	4b19      	ldr	r3, [pc, #100]	; (11b8 <Reset_Handler+0x68>)
    1154:	4a19      	ldr	r2, [pc, #100]	; (11bc <Reset_Handler+0x6c>)
    1156:	429a      	cmp	r2, r3
    1158:	d003      	beq.n	1162 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    115a:	4b19      	ldr	r3, [pc, #100]	; (11c0 <Reset_Handler+0x70>)
    115c:	4a16      	ldr	r2, [pc, #88]	; (11b8 <Reset_Handler+0x68>)
    115e:	429a      	cmp	r2, r3
    1160:	d304      	bcc.n	116c <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1162:	4b18      	ldr	r3, [pc, #96]	; (11c4 <Reset_Handler+0x74>)
    1164:	4a18      	ldr	r2, [pc, #96]	; (11c8 <Reset_Handler+0x78>)
    1166:	429a      	cmp	r2, r3
    1168:	d310      	bcc.n	118c <Reset_Handler+0x3c>
    116a:	e01b      	b.n	11a4 <Reset_Handler+0x54>
    116c:	4b17      	ldr	r3, [pc, #92]	; (11cc <Reset_Handler+0x7c>)
    116e:	4814      	ldr	r0, [pc, #80]	; (11c0 <Reset_Handler+0x70>)
    1170:	3003      	adds	r0, #3
    1172:	1ac0      	subs	r0, r0, r3
    1174:	0880      	lsrs	r0, r0, #2
    1176:	3001      	adds	r0, #1
    1178:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    117a:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    117c:	490e      	ldr	r1, [pc, #56]	; (11b8 <Reset_Handler+0x68>)
    117e:	4a0f      	ldr	r2, [pc, #60]	; (11bc <Reset_Handler+0x6c>)
    1180:	58d4      	ldr	r4, [r2, r3]
    1182:	50cc      	str	r4, [r1, r3]
    1184:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1186:	4283      	cmp	r3, r0
    1188:	d1fa      	bne.n	1180 <Reset_Handler+0x30>
    118a:	e7ea      	b.n	1162 <Reset_Handler+0x12>
    118c:	4b0e      	ldr	r3, [pc, #56]	; (11c8 <Reset_Handler+0x78>)
    118e:	1d1a      	adds	r2, r3, #4
    1190:	490c      	ldr	r1, [pc, #48]	; (11c4 <Reset_Handler+0x74>)
    1192:	3103      	adds	r1, #3
    1194:	1a89      	subs	r1, r1, r2
    1196:	0889      	lsrs	r1, r1, #2
    1198:	0089      	lsls	r1, r1, #2
    119a:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    119c:	2100      	movs	r1, #0
    119e:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    11a0:	4293      	cmp	r3, r2
    11a2:	d1fc      	bne.n	119e <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    11a4:	4b0a      	ldr	r3, [pc, #40]	; (11d0 <Reset_Handler+0x80>)
    11a6:	217f      	movs	r1, #127	; 0x7f
    11a8:	4a0a      	ldr	r2, [pc, #40]	; (11d4 <Reset_Handler+0x84>)
    11aa:	438a      	bics	r2, r1
    11ac:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    11ae:	4b0a      	ldr	r3, [pc, #40]	; (11d8 <Reset_Handler+0x88>)
    11b0:	4798      	blx	r3

        /* Branch to main function */
        main();
    11b2:	4b0a      	ldr	r3, [pc, #40]	; (11dc <Reset_Handler+0x8c>)
    11b4:	4798      	blx	r3
    11b6:	e7fe      	b.n	11b6 <Reset_Handler+0x66>
    11b8:	20000000 	.word	0x20000000
    11bc:	0000379c 	.word	0x0000379c
    11c0:	20000074 	.word	0x20000074
    11c4:	20000214 	.word	0x20000214
    11c8:	20000074 	.word	0x20000074
    11cc:	20000004 	.word	0x20000004
    11d0:	e000ed00 	.word	0xe000ed00
    11d4:	00000000 	.word	0x00000000
    11d8:	000017e5 	.word	0x000017e5
    11dc:	000015c5 	.word	0x000015c5

000011e0 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    11e0:	4b06      	ldr	r3, [pc, #24]	; (11fc <_sbrk+0x1c>)
    11e2:	681b      	ldr	r3, [r3, #0]
    11e4:	2b00      	cmp	r3, #0
    11e6:	d102      	bne.n	11ee <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    11e8:	4a05      	ldr	r2, [pc, #20]	; (1200 <_sbrk+0x20>)
    11ea:	4b04      	ldr	r3, [pc, #16]	; (11fc <_sbrk+0x1c>)
    11ec:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    11ee:	4a03      	ldr	r2, [pc, #12]	; (11fc <_sbrk+0x1c>)
    11f0:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    11f2:	1818      	adds	r0, r3, r0
    11f4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    11f6:	1c18      	adds	r0, r3, #0
    11f8:	4770      	bx	lr
    11fa:	46c0      	nop			; (mov r8, r8)
    11fc:	200000cc 	.word	0x200000cc
    1200:	20002218 	.word	0x20002218

00001204 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    1204:	2001      	movs	r0, #1
}
    1206:	4240      	negs	r0, r0
    1208:	4770      	bx	lr
    120a:	46c0      	nop			; (mov r8, r8)

0000120c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    120c:	2380      	movs	r3, #128	; 0x80
    120e:	019b      	lsls	r3, r3, #6
    1210:	604b      	str	r3, [r1, #4]

	return 0;
}
    1212:	2000      	movs	r0, #0
    1214:	4770      	bx	lr
    1216:	46c0      	nop			; (mov r8, r8)

00001218 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    1218:	2001      	movs	r0, #1
    121a:	4770      	bx	lr

0000121c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    121c:	2000      	movs	r0, #0
    121e:	4770      	bx	lr

00001220 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    1220:	b570      	push	{r4, r5, r6, lr}
    1222:	b082      	sub	sp, #8
    1224:	1c05      	adds	r5, r0, #0
    1226:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    1228:	2200      	movs	r2, #0
    122a:	466b      	mov	r3, sp
    122c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    122e:	4c06      	ldr	r4, [pc, #24]	; (1248 <usart_serial_getchar+0x28>)
    1230:	1c28      	adds	r0, r5, #0
    1232:	4669      	mov	r1, sp
    1234:	3106      	adds	r1, #6
    1236:	47a0      	blx	r4
    1238:	2800      	cmp	r0, #0
    123a:	d1f9      	bne.n	1230 <usart_serial_getchar+0x10>

	*c = temp;
    123c:	466b      	mov	r3, sp
    123e:	3306      	adds	r3, #6
    1240:	881b      	ldrh	r3, [r3, #0]
    1242:	7033      	strb	r3, [r6, #0]
}
    1244:	b002      	add	sp, #8
    1246:	bd70      	pop	{r4, r5, r6, pc}
    1248:	00000829 	.word	0x00000829

0000124c <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    124c:	b570      	push	{r4, r5, r6, lr}
    124e:	1c06      	adds	r6, r0, #0
    1250:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    1252:	4c03      	ldr	r4, [pc, #12]	; (1260 <usart_serial_putchar+0x14>)
    1254:	1c30      	adds	r0, r6, #0
    1256:	1c29      	adds	r1, r5, #0
    1258:	47a0      	blx	r4
    125a:	2800      	cmp	r0, #0
    125c:	d1fa      	bne.n	1254 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    125e:	bd70      	pop	{r4, r5, r6, pc}
    1260:	000007f5 	.word	0x000007f5

00001264 <configure_usart_CONSOLE>:
#define  PID_LENGTH 5
#define HEADER_LENGTH 8

//--------------------------------------configure console------------------------------------------------------------------------------
void configure_usart_CONSOLE(void)
{
    1264:	b570      	push	{r4, r5, r6, lr}
    1266:	b08c      	sub	sp, #48	; 0x30
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1268:	2380      	movs	r3, #128	; 0x80
    126a:	05db      	lsls	r3, r3, #23
    126c:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    126e:	2300      	movs	r3, #0
    1270:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1272:	22ff      	movs	r2, #255	; 0xff
    1274:	4669      	mov	r1, sp
    1276:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    1278:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    127a:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    127c:	2201      	movs	r2, #1
    127e:	750a      	strb	r2, [r1, #20]
	config->transmitter_enable = true;
    1280:	754a      	strb	r2, [r1, #21]
	config->clock_polarity_inverted = false;
    1282:	758b      	strb	r3, [r1, #22]
	config->use_external_clock = false;
    1284:	75cb      	strb	r3, [r1, #23]
	config->ext_clock_freq   = 0;
    1286:	9306      	str	r3, [sp, #24]
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1288:	770b      	strb	r3, [r1, #28]
	config->generator_source = GCLK_GENERATOR_0;
    128a:	774b      	strb	r3, [r1, #29]
	
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);

	config_usart.baudrate    = 115200;
    128c:	23e1      	movs	r3, #225	; 0xe1
    128e:	025b      	lsls	r3, r3, #9
    1290:	9304      	str	r3, [sp, #16]

	/* Settings For New SAM Board. */
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;//
    1292:	23c4      	movs	r3, #196	; 0xc4
    1294:	039b      	lsls	r3, r3, #14
    1296:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = PINMUX_UNUSED;
    1298:	2301      	movs	r3, #1
    129a:	425b      	negs	r3, r3
    129c:	9308      	str	r3, [sp, #32]
	config_usart.pinmux_pad1 = PINMUX_UNUSED;
    129e:	9309      	str	r3, [sp, #36]	; 0x24
	config_usart.pinmux_pad2 = PINMUX_PA30D_SERCOM1_PAD2;
    12a0:	4b2d      	ldr	r3, [pc, #180]	; (1358 <configure_usart_CONSOLE+0xf4>)
    12a2:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.pinmux_pad3 = PINMUX_PA31D_SERCOM1_PAD3;
    12a4:	4b2d      	ldr	r3, [pc, #180]	; (135c <configure_usart_CONSOLE+0xf8>)
    12a6:	930b      	str	r3, [sp, #44]	; 0x2c
	
	while (usart_init(&usart_instance_CONSOLE, SERCOM1, &config_usart) != STATUS_OK) {	}
    12a8:	4e2d      	ldr	r6, [pc, #180]	; (1360 <configure_usart_CONSOLE+0xfc>)
    12aa:	4d2e      	ldr	r5, [pc, #184]	; (1364 <configure_usart_CONSOLE+0x100>)
    12ac:	4c2e      	ldr	r4, [pc, #184]	; (1368 <configure_usart_CONSOLE+0x104>)
    12ae:	1c30      	adds	r0, r6, #0
    12b0:	1c29      	adds	r1, r5, #0
    12b2:	466a      	mov	r2, sp
    12b4:	47a0      	blx	r4
    12b6:	2800      	cmp	r0, #0
    12b8:	d1f9      	bne.n	12ae <configure_usart_CONSOLE+0x4a>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    12ba:	4c29      	ldr	r4, [pc, #164]	; (1360 <configure_usart_CONSOLE+0xfc>)
    12bc:	4b2b      	ldr	r3, [pc, #172]	; (136c <configure_usart_CONSOLE+0x108>)
    12be:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    12c0:	4a2b      	ldr	r2, [pc, #172]	; (1370 <configure_usart_CONSOLE+0x10c>)
    12c2:	4b2c      	ldr	r3, [pc, #176]	; (1374 <configure_usart_CONSOLE+0x110>)
    12c4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    12c6:	4a2c      	ldr	r2, [pc, #176]	; (1378 <configure_usart_CONSOLE+0x114>)
    12c8:	4b2c      	ldr	r3, [pc, #176]	; (137c <configure_usart_CONSOLE+0x118>)
    12ca:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    12cc:	1c20      	adds	r0, r4, #0
    12ce:	4925      	ldr	r1, [pc, #148]	; (1364 <configure_usart_CONSOLE+0x100>)
    12d0:	466a      	mov	r2, sp
    12d2:	4b25      	ldr	r3, [pc, #148]	; (1368 <configure_usart_CONSOLE+0x104>)
    12d4:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    12d6:	4e2a      	ldr	r6, [pc, #168]	; (1380 <configure_usart_CONSOLE+0x11c>)
    12d8:	6833      	ldr	r3, [r6, #0]
    12da:	6898      	ldr	r0, [r3, #8]
    12dc:	2100      	movs	r1, #0
    12de:	4d29      	ldr	r5, [pc, #164]	; (1384 <configure_usart_CONSOLE+0x120>)
    12e0:	47a8      	blx	r5
	setbuf(stdin, NULL);
    12e2:	6833      	ldr	r3, [r6, #0]
    12e4:	6858      	ldr	r0, [r3, #4]
    12e6:	2100      	movs	r1, #0
    12e8:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    12ea:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    12ec:	1c28      	adds	r0, r5, #0
    12ee:	4b26      	ldr	r3, [pc, #152]	; (1388 <configure_usart_CONSOLE+0x124>)
    12f0:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    12f2:	231f      	movs	r3, #31
    12f4:	4018      	ands	r0, r3
    12f6:	2301      	movs	r3, #1
    12f8:	4083      	lsls	r3, r0
    12fa:	1c18      	adds	r0, r3, #0
    12fc:	4b23      	ldr	r3, [pc, #140]	; (138c <configure_usart_CONSOLE+0x128>)
    12fe:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1300:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1302:	8a13      	ldrh	r3, [r2, #16]
    1304:	0bdb      	lsrs	r3, r3, #15
    1306:	03db      	lsls	r3, r3, #15
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1308:	b29b      	uxth	r3, r3
    130a:	2b00      	cmp	r3, #0
    130c:	d1f9      	bne.n	1302 <configure_usart_CONSOLE+0x9e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    130e:	682a      	ldr	r2, [r5, #0]
    1310:	2302      	movs	r3, #2
    1312:	4313      	orrs	r3, r2
    1314:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1316:	4b12      	ldr	r3, [pc, #72]	; (1360 <configure_usart_CONSOLE+0xfc>)
    1318:	681b      	ldr	r3, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    131a:	8a1a      	ldrh	r2, [r3, #16]
    131c:	0bd2      	lsrs	r2, r2, #15
    131e:	03d2      	lsls	r2, r2, #15
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1320:	b292      	uxth	r2, r2
    1322:	2a00      	cmp	r2, #0
    1324:	d1f9      	bne.n	131a <configure_usart_CONSOLE+0xb6>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    1326:	6859      	ldr	r1, [r3, #4]
    1328:	2280      	movs	r2, #128	; 0x80
    132a:	0252      	lsls	r2, r2, #9
    132c:	430a      	orrs	r2, r1
    132e:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    1330:	2101      	movs	r1, #1
    1332:	4a0b      	ldr	r2, [pc, #44]	; (1360 <configure_usart_CONSOLE+0xfc>)
    1334:	71d1      	strb	r1, [r2, #7]
	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1336:	8a1a      	ldrh	r2, [r3, #16]
    1338:	0bd2      	lsrs	r2, r2, #15
    133a:	03d2      	lsls	r2, r2, #15
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    133c:	b292      	uxth	r2, r2
    133e:	2a00      	cmp	r2, #0
    1340:	d1f9      	bne.n	1336 <configure_usart_CONSOLE+0xd2>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Enable RX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    1342:	6859      	ldr	r1, [r3, #4]
    1344:	2280      	movs	r2, #128	; 0x80
    1346:	0292      	lsls	r2, r2, #10
    1348:	430a      	orrs	r2, r1
    134a:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    134c:	2201      	movs	r2, #1
    134e:	4b04      	ldr	r3, [pc, #16]	; (1360 <configure_usart_CONSOLE+0xfc>)
    1350:	719a      	strb	r2, [r3, #6]
	
	usart_enable(&usart_instance_CONSOLE);
	usart_enable_transceiver(&usart_instance_CONSOLE, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&usart_instance_CONSOLE, USART_TRANSCEIVER_RX);
	
	}
    1352:	b00c      	add	sp, #48	; 0x30
    1354:	bd70      	pop	{r4, r5, r6, pc}
    1356:	46c0      	nop			; (mov r8, r8)
    1358:	001e0003 	.word	0x001e0003
    135c:	001f0003 	.word	0x001f0003
    1360:	200001ec 	.word	0x200001ec
    1364:	42000c00 	.word	0x42000c00
    1368:	000005ad 	.word	0x000005ad
    136c:	200001ac 	.word	0x200001ac
    1370:	0000124d 	.word	0x0000124d
    1374:	200001a8 	.word	0x200001a8
    1378:	00001221 	.word	0x00001221
    137c:	200001a4 	.word	0x200001a4
    1380:	2000006c 	.word	0x2000006c
    1384:	00001995 	.word	0x00001995
    1388:	00000abd 	.word	0x00000abd
    138c:	e000e100 	.word	0xe000e100

00001390 <write_DEBUG>:

//-------------------------------------------------------------------------------------------------------------------------------------
void write_DEBUG(const char *tx_data)
{
    1390:	b510      	push	{r4, lr}
    1392:	1c04      	adds	r4, r0, #0
	usart_write_buffer_wait(&usart_instance_CONSOLE, (uint8_t *)tx_data, strlen(tx_data));
    1394:	4b03      	ldr	r3, [pc, #12]	; (13a4 <write_DEBUG+0x14>)
    1396:	4798      	blx	r3
    1398:	b282      	uxth	r2, r0
    139a:	4803      	ldr	r0, [pc, #12]	; (13a8 <write_DEBUG+0x18>)
    139c:	1c21      	adds	r1, r4, #0
    139e:	4b03      	ldr	r3, [pc, #12]	; (13ac <write_DEBUG+0x1c>)
    13a0:	4798      	blx	r3
}
    13a2:	bd10      	pop	{r4, pc}
    13a4:	00001ab5 	.word	0x00001ab5
    13a8:	200001ec 	.word	0x200001ec
    13ac:	00000889 	.word	0x00000889

000013b0 <configure_usart_STN>:
//-----------------------------------------------------------------------------------------------------------------------------------

//-----------------------------------------CONFIGURE STN------------------------------------------------------------------------------
int configure_usart_STN(void)
{
    13b0:	b570      	push	{r4, r5, r6, lr}
    13b2:	b08c      	sub	sp, #48	; 0x30
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    13b4:	2380      	movs	r3, #128	; 0x80
    13b6:	05db      	lsls	r3, r3, #23
    13b8:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    13ba:	2300      	movs	r3, #0
    13bc:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    13be:	22ff      	movs	r2, #255	; 0xff
    13c0:	4669      	mov	r1, sp
    13c2:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    13c4:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    13c6:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    13c8:	2296      	movs	r2, #150	; 0x96
    13ca:	0192      	lsls	r2, r2, #6
    13cc:	9204      	str	r2, [sp, #16]
	config->receiver_enable  = true;
    13ce:	2201      	movs	r2, #1
    13d0:	750a      	strb	r2, [r1, #20]
	config->transmitter_enable = true;
    13d2:	754a      	strb	r2, [r1, #21]
	config->clock_polarity_inverted = false;
    13d4:	758b      	strb	r3, [r1, #22]
	config->use_external_clock = false;
    13d6:	75cb      	strb	r3, [r1, #23]
	config->ext_clock_freq   = 0;
    13d8:	9306      	str	r3, [sp, #24]
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    13da:	770b      	strb	r3, [r1, #28]
	config->generator_source = GCLK_GENERATOR_0;
    13dc:	774b      	strb	r3, [r1, #29]
	usart_get_config_defaults(&config_usart);

	config_usart.baudrate    = 9600;

	/* Settings For New SAM Board. */
	config_usart.mux_setting = USART_RX_1_TX_0_XCK_1;
    13de:	2380      	movs	r3, #128	; 0x80
    13e0:	035b      	lsls	r3, r3, #13
    13e2:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = PINMUX_PB08D_SERCOM4_PAD0;
    13e4:	4b28      	ldr	r3, [pc, #160]	; (1488 <configure_usart_STN+0xd8>)
    13e6:	9308      	str	r3, [sp, #32]
	config_usart.pinmux_pad1 = PINMUX_PB09D_SERCOM4_PAD1;
    13e8:	4b28      	ldr	r3, [pc, #160]	; (148c <configure_usart_STN+0xdc>)
    13ea:	9309      	str	r3, [sp, #36]	; 0x24
	config_usart.pinmux_pad2 = PINMUX_UNUSED;
    13ec:	2301      	movs	r3, #1
    13ee:	425b      	negs	r3, r3
    13f0:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.pinmux_pad3 = PINMUX_UNUSED;
    13f2:	930b      	str	r3, [sp, #44]	; 0x2c

	while (usart_init(&usart_instance_STN,SERCOM4, &config_usart) != STATUS_OK) {
    13f4:	4e26      	ldr	r6, [pc, #152]	; (1490 <configure_usart_STN+0xe0>)
    13f6:	4d27      	ldr	r5, [pc, #156]	; (1494 <configure_usart_STN+0xe4>)
    13f8:	4c27      	ldr	r4, [pc, #156]	; (1498 <configure_usart_STN+0xe8>)
    13fa:	1c30      	adds	r0, r6, #0
    13fc:	1c29      	adds	r1, r5, #0
    13fe:	466a      	mov	r2, sp
    1400:	47a0      	blx	r4
    1402:	2800      	cmp	r0, #0
    1404:	d1f9      	bne.n	13fa <configure_usart_STN+0x4a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1406:	4d22      	ldr	r5, [pc, #136]	; (1490 <configure_usart_STN+0xe0>)
    1408:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    140a:	1c20      	adds	r0, r4, #0
    140c:	4b23      	ldr	r3, [pc, #140]	; (149c <configure_usart_STN+0xec>)
    140e:	4798      	blx	r3
    1410:	231f      	movs	r3, #31
    1412:	4018      	ands	r0, r3
    1414:	2301      	movs	r3, #1
    1416:	4083      	lsls	r3, r0
    1418:	1c18      	adds	r0, r3, #0
    141a:	4b21      	ldr	r3, [pc, #132]	; (14a0 <configure_usart_STN+0xf0>)
    141c:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    141e:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1420:	8a13      	ldrh	r3, [r2, #16]
    1422:	0bdb      	lsrs	r3, r3, #15
    1424:	03db      	lsls	r3, r3, #15
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1426:	b29b      	uxth	r3, r3
    1428:	2b00      	cmp	r3, #0
    142a:	d1f9      	bne.n	1420 <configure_usart_STN+0x70>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    142c:	6822      	ldr	r2, [r4, #0]
    142e:	2302      	movs	r3, #2
    1430:	4313      	orrs	r3, r2
    1432:	6023      	str	r3, [r4, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1434:	4b16      	ldr	r3, [pc, #88]	; (1490 <configure_usart_STN+0xe0>)
    1436:	681b      	ldr	r3, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1438:	8a1a      	ldrh	r2, [r3, #16]
    143a:	0bd2      	lsrs	r2, r2, #15
    143c:	03d2      	lsls	r2, r2, #15
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    143e:	b292      	uxth	r2, r2
    1440:	2a00      	cmp	r2, #0
    1442:	d1f9      	bne.n	1438 <configure_usart_STN+0x88>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    1444:	6859      	ldr	r1, [r3, #4]
    1446:	2280      	movs	r2, #128	; 0x80
    1448:	0252      	lsls	r2, r2, #9
    144a:	430a      	orrs	r2, r1
    144c:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    144e:	2101      	movs	r1, #1
    1450:	4a0f      	ldr	r2, [pc, #60]	; (1490 <configure_usart_STN+0xe0>)
    1452:	71d1      	strb	r1, [r2, #7]
	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1454:	8a1a      	ldrh	r2, [r3, #16]
    1456:	0bd2      	lsrs	r2, r2, #15
    1458:	03d2      	lsls	r2, r2, #15
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    145a:	b292      	uxth	r2, r2
    145c:	2a00      	cmp	r2, #0
    145e:	d1f9      	bne.n	1454 <configure_usart_STN+0xa4>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Enable RX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    1460:	6859      	ldr	r1, [r3, #4]
    1462:	2280      	movs	r2, #128	; 0x80
    1464:	0292      	lsls	r2, r2, #10
    1466:	430a      	orrs	r2, r1
    1468:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    146a:	2201      	movs	r2, #1
    146c:	4b08      	ldr	r3, [pc, #32]	; (1490 <configure_usart_STN+0xe0>)
    146e:	719a      	strb	r2, [r3, #6]

	usart_enable(&usart_instance_STN);
	usart_enable_transceiver(&usart_instance_STN, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&usart_instance_STN, USART_TRANSCEIVER_RX);
	
	_sercom_set_handler(_sercom_get_sercom_inst_index(SERCOM4),	stn_rx_handler);
    1470:	4c08      	ldr	r4, [pc, #32]	; (1494 <configure_usart_STN+0xe4>)
    1472:	1c20      	adds	r0, r4, #0
    1474:	4b0b      	ldr	r3, [pc, #44]	; (14a4 <configure_usart_STN+0xf4>)
    1476:	4798      	blx	r3
    1478:	490b      	ldr	r1, [pc, #44]	; (14a8 <configure_usart_STN+0xf8>)
    147a:	4b0c      	ldr	r3, [pc, #48]	; (14ac <configure_usart_STN+0xfc>)
    147c:	4798      	blx	r3
	SERCOM4->USART.INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    147e:	2304      	movs	r3, #4
    1480:	7363      	strb	r3, [r4, #13]
	
	retVal = 1;
	
	return retVal;
}
    1482:	2001      	movs	r0, #1
    1484:	b00c      	add	sp, #48	; 0x30
    1486:	bd70      	pop	{r4, r5, r6, pc}
    1488:	00280003 	.word	0x00280003
    148c:	00290003 	.word	0x00290003
    1490:	200001c8 	.word	0x200001c8
    1494:	42001800 	.word	0x42001800
    1498:	000005ad 	.word	0x000005ad
    149c:	00000abd 	.word	0x00000abd
    14a0:	e000e100 	.word	0xe000e100
    14a4:	000004d9 	.word	0x000004d9
    14a8:	000014e1 	.word	0x000014e1
    14ac:	00000a81 	.word	0x00000a81

000014b0 <RcvResponseFromSTN>:
}

//-------------------------------------------RECEIVE RESPONSE FROM STN--------------------------------------------------------------------
void RcvResponseFromSTN(uint8_t RcvedData)
{
	switch(RcvedData)
    14b0:	2820      	cmp	r0, #32
    14b2:	d00e      	beq.n	14d2 <RcvResponseFromSTN+0x22>
    14b4:	283e      	cmp	r0, #62	; 0x3e
    14b6:	d002      	beq.n	14be <RcvResponseFromSTN+0xe>
    14b8:	280d      	cmp	r0, #13
    14ba:	d104      	bne.n	14c6 <RcvResponseFromSTN+0x16>
    14bc:	e009      	b.n	14d2 <RcvResponseFromSTN+0x22>
		case 0x0D:/* 0x0D */
		break;
		
		case '>':/* '>' */
		//write_DEBUG(STNResBuff,RcvCount);
			STNRcvCompleteFlag = true;
    14be:	2201      	movs	r2, #1
    14c0:	4b04      	ldr	r3, [pc, #16]	; (14d4 <RcvResponseFromSTN+0x24>)
    14c2:	701a      	strb	r2, [r3, #0]
		break;
    14c4:	e005      	b.n	14d2 <RcvResponseFromSTN+0x22>

		case ' ':/* ' ' */
		break;

		default:
			STNResBuff[RcvCount++] = RcvedData;
    14c6:	4a04      	ldr	r2, [pc, #16]	; (14d8 <RcvResponseFromSTN+0x28>)
    14c8:	7813      	ldrb	r3, [r2, #0]
    14ca:	1c59      	adds	r1, r3, #1
    14cc:	7011      	strb	r1, [r2, #0]
    14ce:	4a03      	ldr	r2, [pc, #12]	; (14dc <RcvResponseFromSTN+0x2c>)
    14d0:	54d0      	strb	r0, [r2, r3]
		break;
	}
}
    14d2:	4770      	bx	lr
    14d4:	20000199 	.word	0x20000199
    14d8:	20000198 	.word	0x20000198
    14dc:	200000d0 	.word	0x200000d0

000014e0 <stn_rx_handler>:
}

//---------------------------------------------------STN INTERRUPT VECTOR-------------------------------------------------------------

void stn_rx_handler(uint8_t instance)
{
    14e0:	b508      	push	{r3, lr}
	SercomUsart *const usart_hw = &SERCOM4->USART;
	UNUSED(instance);

	//write_DEBUG("\r\nHere 1", strlen("\n\rHere 1"));
    // printf("into the interrupt");
	if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)
    14e2:	4b09      	ldr	r3, [pc, #36]	; (1508 <stn_rx_handler+0x28>)
    14e4:	7b9b      	ldrb	r3, [r3, #14]
    14e6:	075a      	lsls	r2, r3, #29
    14e8:	d50c      	bpl.n	1504 <stn_rx_handler+0x24>
	{
		/* Check if a data reception error occurred */
		uint8_t rx_error = usart_hw->STATUS.reg & (SERCOM_USART_STATUS_FERR | SERCOM_USART_STATUS_BUFOVF);
    14ea:	4b07      	ldr	r3, [pc, #28]	; (1508 <stn_rx_handler+0x28>)
    14ec:	8a1a      	ldrh	r2, [r3, #16]
    14ee:	2306      	movs	r3, #6
    14f0:	4013      	ands	r3, r2

		/* If error occurred clear the error flags, otherwise queue new data */
		if (rx_error)
    14f2:	d002      	beq.n	14fa <stn_rx_handler+0x1a>
		usart_hw->STATUS.reg = rx_error;
    14f4:	4a04      	ldr	r2, [pc, #16]	; (1508 <stn_rx_handler+0x28>)
    14f6:	8213      	strh	r3, [r2, #16]
    14f8:	e004      	b.n	1504 <stn_rx_handler+0x24>
		else
		{
			uint8_t data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    14fa:	4b03      	ldr	r3, [pc, #12]	; (1508 <stn_rx_handler+0x28>)
    14fc:	8b18      	ldrh	r0, [r3, #24]
			RcvResponseFromSTN(data);
    14fe:	b2c0      	uxtb	r0, r0
    1500:	4b02      	ldr	r3, [pc, #8]	; (150c <stn_rx_handler+0x2c>)
    1502:	4798      	blx	r3
			//write_DEBUG(&data);
			//printf(&data);
		}
	}
}
    1504:	bd08      	pop	{r3, pc}
    1506:	46c0      	nop			; (mov r8, r8)
    1508:	42001800 	.word	0x42001800
    150c:	000014b1 	.word	0x000014b1

00001510 <sendPID>:
}

//---------------------------------------------SEND PID-------------------------------------------------------------------------

void sendPID(const char *cmd)
{
    1510:	b570      	push	{r4, r5, r6, lr}
    1512:	1c05      	adds	r5, r0, #0
	/*  Clear STNResString */
	memset(STNResBuff,'\0',strlen((char *)STNResBuff));
    1514:	4e12      	ldr	r6, [pc, #72]	; (1560 <sendPID+0x50>)
    1516:	1c30      	adds	r0, r6, #0
    1518:	4c12      	ldr	r4, [pc, #72]	; (1564 <sendPID+0x54>)
    151a:	47a0      	blx	r4
    151c:	1c02      	adds	r2, r0, #0
    151e:	1c30      	adds	r0, r6, #0
    1520:	2100      	movs	r1, #0
    1522:	4b11      	ldr	r3, [pc, #68]	; (1568 <sendPID+0x58>)
    1524:	4798      	blx	r3
	RcvCount = 0;
    1526:	2200      	movs	r2, #0
    1528:	4b10      	ldr	r3, [pc, #64]	; (156c <sendPID+0x5c>)
    152a:	701a      	strb	r2, [r3, #0]
	
	usart_write_buffer_wait(&usart_instance_STN, (uint8_t *)cmd, strlen(cmd));
    152c:	1c28      	adds	r0, r5, #0
    152e:	47a0      	blx	r4
    1530:	4c0f      	ldr	r4, [pc, #60]	; (1570 <sendPID+0x60>)
    1532:	b282      	uxth	r2, r0
    1534:	1c20      	adds	r0, r4, #0
    1536:	1c29      	adds	r1, r5, #0
    1538:	4b0e      	ldr	r3, [pc, #56]	; (1574 <sendPID+0x64>)
    153a:	4798      	blx	r3
	usart_write_wait(&usart_instance_STN, '\r');
    153c:	1c20      	adds	r0, r4, #0
    153e:	210d      	movs	r1, #13
    1540:	4d0d      	ldr	r5, [pc, #52]	; (1578 <sendPID+0x68>)
    1542:	47a8      	blx	r5
	usart_write_wait(&usart_instance_STN, '\n');
    1544:	1c20      	adds	r0, r4, #0
    1546:	210a      	movs	r1, #10
    1548:	47a8      	blx	r5
	
	delay_ms(50) ; // This delay is playing role in improving throughput with STN communication
    154a:	2032      	movs	r0, #50	; 0x32
    154c:	4b0b      	ldr	r3, [pc, #44]	; (157c <sendPID+0x6c>)
    154e:	4798      	blx	r3
	
	while( STNRcvCompleteFlag != true );
    1550:	4a0b      	ldr	r2, [pc, #44]	; (1580 <sendPID+0x70>)
    1552:	7813      	ldrb	r3, [r2, #0]
    1554:	2b00      	cmp	r3, #0
    1556:	d0fc      	beq.n	1552 <sendPID+0x42>
	STNRcvCompleteFlag = false;
    1558:	2200      	movs	r2, #0
    155a:	4b09      	ldr	r3, [pc, #36]	; (1580 <sendPID+0x70>)
    155c:	701a      	strb	r2, [r3, #0]
}
    155e:	bd70      	pop	{r4, r5, r6, pc}
    1560:	200000d0 	.word	0x200000d0
    1564:	00001ab5 	.word	0x00001ab5
    1568:	00001843 	.word	0x00001843
    156c:	20000198 	.word	0x20000198
    1570:	200001c8 	.word	0x200001c8
    1574:	00000889 	.word	0x00000889
    1578:	000007f5 	.word	0x000007f5
    157c:	00000b85 	.word	0x00000b85
    1580:	20000199 	.word	0x20000199

00001584 <LedInit>:

//-------------------------------------------------------LED ININT--------------------------------------------------------------------------

void LedInit(void)
{
    1584:	b530      	push	{r4, r5, lr}
    1586:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1588:	ac01      	add	r4, sp, #4
    158a:	2301      	movs	r3, #1
    158c:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    158e:	2200      	movs	r2, #0
    1590:	70a2      	strb	r2, [r4, #2]
	struct port_config ConfigPinLed;
	
	port_get_config_defaults(&ConfigPinLed);
	ConfigPinLed.direction = PORT_PIN_DIR_OUTPUT;
    1592:	7023      	strb	r3, [r4, #0]
	ConfigPinLed.input_pull = PORT_PIN_PULL_UP;
	
	port_pin_set_config(PIN_PB01, &ConfigPinLed);
    1594:	2021      	movs	r0, #33	; 0x21
    1596:	1c21      	adds	r1, r4, #0
    1598:	4d08      	ldr	r5, [pc, #32]	; (15bc <LedInit+0x38>)
    159a:	47a8      	blx	r5
	port_pin_set_config(PIN_PB02, &ConfigPinLed);
    159c:	2022      	movs	r0, #34	; 0x22
    159e:	1c21      	adds	r1, r4, #0
    15a0:	47a8      	blx	r5
	port_pin_set_config(PIN_PB03, &ConfigPinLed);
    15a2:	2023      	movs	r0, #35	; 0x23
    15a4:	1c21      	adds	r1, r4, #0
    15a6:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    15a8:	4b05      	ldr	r3, [pc, #20]	; (15c0 <LedInit+0x3c>)
    15aa:	2202      	movs	r2, #2
    15ac:	615a      	str	r2, [r3, #20]
    15ae:	2204      	movs	r2, #4
    15b0:	615a      	str	r2, [r3, #20]
    15b2:	2208      	movs	r2, #8
    15b4:	615a      	str	r2, [r3, #20]
	
	port_pin_set_output_level(PIN_PB01, 0);
	port_pin_set_output_level(PIN_PB02, 0);
	port_pin_set_output_level(PIN_PB03, 0);
}
    15b6:	b003      	add	sp, #12
    15b8:	bd30      	pop	{r4, r5, pc}
    15ba:	46c0      	nop			; (mov r8, r8)
    15bc:	00000105 	.word	0x00000105
    15c0:	41004480 	.word	0x41004480

000015c4 <main>:

//---------------------------------------------------MAIN--------------------------------------------------------------------------
int main (void)
{
    15c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    15c6:	464f      	mov	r7, r9
    15c8:	4646      	mov	r6, r8
    15ca:	b4c0      	push	{r6, r7}
    15cc:	b083      	sub	sp, #12
	char  received_data;
	system_init();
    15ce:	4b32      	ldr	r3, [pc, #200]	; (1698 <main+0xd4>)
    15d0:	4798      	blx	r3
	delay_init();
    15d2:	4b32      	ldr	r3, [pc, #200]	; (169c <main+0xd8>)
    15d4:	4798      	blx	r3
	configure_usart_CONSOLE();
    15d6:	4b32      	ldr	r3, [pc, #200]	; (16a0 <main+0xdc>)
    15d8:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    15da:	2201      	movs	r2, #1
    15dc:	4b31      	ldr	r3, [pc, #196]	; (16a4 <main+0xe0>)
    15de:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    15e0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    15e4:	b662      	cpsie	i
	system_interrupt_enable_global();
	configure_usart_STN();
    15e6:	4b30      	ldr	r3, [pc, #192]	; (16a8 <main+0xe4>)
    15e8:	4798      	blx	r3
	LedInit();
    15ea:	4b30      	ldr	r3, [pc, #192]	; (16ac <main+0xe8>)
    15ec:	4798      	blx	r3
	int i;
	const char temp;
	printf("\r\n welcome to CARIQ!!!!!!!!!!!!!\r\n");
    15ee:	4830      	ldr	r0, [pc, #192]	; (16b0 <main+0xec>)
    15f0:	4b30      	ldr	r3, [pc, #192]	; (16b4 <main+0xf0>)
    15f2:	4798      	blx	r3
	printf("\n done with all initializations!!! \n ");
    15f4:	4830      	ldr	r0, [pc, #192]	; (16b8 <main+0xf4>)
    15f6:	4b31      	ldr	r3, [pc, #196]	; (16bc <main+0xf8>)
    15f8:	4798      	blx	r3
    15fa:	2404      	movs	r4, #4
    15fc:	4f30      	ldr	r7, [pc, #192]	; (16c0 <main+0xfc>)
    15fe:	2308      	movs	r3, #8
    1600:	4698      	mov	r8, r3
    1602:	4699      	mov	r9, r3
    1604:	464b      	mov	r3, r9
    1606:	617b      	str	r3, [r7, #20]
		
	
	for(i=0;i<4;i++)
		{
			port_pin_set_output_level(PIN_PB03,0);
			delay_ms(1000);
    1608:	26fa      	movs	r6, #250	; 0xfa
    160a:	00b6      	lsls	r6, r6, #2
    160c:	1c30      	adds	r0, r6, #0
    160e:	4d2d      	ldr	r5, [pc, #180]	; (16c4 <main+0x100>)
    1610:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1612:	4643      	mov	r3, r8
    1614:	61bb      	str	r3, [r7, #24]
			port_pin_set_output_level(PIN_PB03,1);
			delay_ms(1000);
    1616:	1c30      	adds	r0, r6, #0
    1618:	47a8      	blx	r5
    161a:	3c01      	subs	r4, #1
			"ATSH7E7",
			
		};
		
	
	for(i=0;i<4;i++)
    161c:	2c00      	cmp	r4, #0
    161e:	d1f1      	bne.n	1604 <main+0x40>
			delay_ms(1000);
			port_pin_set_output_level(PIN_PB03,1);
			delay_ms(1000);
		}
	
printf("\n press any key for basic STN Testing \n \r");
    1620:	4829      	ldr	r0, [pc, #164]	; (16c8 <main+0x104>)
    1622:	4d26      	ldr	r5, [pc, #152]	; (16bc <main+0xf8>)
    1624:	47a8      	blx	r5
scanf("%d",&temp);
    1626:	4829      	ldr	r0, [pc, #164]	; (16cc <main+0x108>)
    1628:	4669      	mov	r1, sp
    162a:	3106      	adds	r1, #6
    162c:	4b28      	ldr	r3, [pc, #160]	; (16d0 <main+0x10c>)
    162e:	4699      	mov	r9, r3
    1630:	4798      	blx	r3

printf("sending PID ATZ:\t");
    1632:	4828      	ldr	r0, [pc, #160]	; (16d4 <main+0x110>)
    1634:	47a8      	blx	r5
sendPID("ATZ");
    1636:	4b28      	ldr	r3, [pc, #160]	; (16d8 <main+0x114>)
    1638:	4698      	mov	r8, r3
    163a:	1c18      	adds	r0, r3, #0
    163c:	4f27      	ldr	r7, [pc, #156]	; (16dc <main+0x118>)
    163e:	47b8      	blx	r7
write_DEBUG(&STNResBuff);
    1640:	4e27      	ldr	r6, [pc, #156]	; (16e0 <main+0x11c>)
    1642:	1c30      	adds	r0, r6, #0
    1644:	4c27      	ldr	r4, [pc, #156]	; (16e4 <main+0x120>)
    1646:	47a0      	blx	r4

printf("sending PID ATRV:\t");
    1648:	4827      	ldr	r0, [pc, #156]	; (16e8 <main+0x124>)
    164a:	47a8      	blx	r5
sendPID("ATZ");
    164c:	4640      	mov	r0, r8
    164e:	47b8      	blx	r7
write_DEBUG(&STNResBuff);
    1650:	1c30      	adds	r0, r6, #0
    1652:	47a0      	blx	r4

printf("sending PID 010C:\t");
    1654:	4825      	ldr	r0, [pc, #148]	; (16ec <main+0x128>)
    1656:	47a8      	blx	r5
sendPID("ATZ");
    1658:	4640      	mov	r0, r8
    165a:	47b8      	blx	r7
write_DEBUG(&STNResBuff);
    165c:	1c30      	adds	r0, r6, #0
    165e:	47a0      	blx	r4

printf("sending PID ATDP:\t");
    1660:	4823      	ldr	r0, [pc, #140]	; (16f0 <main+0x12c>)
    1662:	47a8      	blx	r5
sendPID("ATZ");
    1664:	4640      	mov	r0, r8
    1666:	47b8      	blx	r7
write_DEBUG(&STNResBuff);
    1668:	1c30      	adds	r0, r6, #0
    166a:	47a0      	blx	r4

printf("\n done with basic STN testing!!! press y to proceed!!!!\n \r");
    166c:	4821      	ldr	r0, [pc, #132]	; (16f4 <main+0x130>)
    166e:	47a8      	blx	r5
scanf("%c",&temp);
    1670:	4821      	ldr	r0, [pc, #132]	; (16f8 <main+0x134>)
    1672:	4669      	mov	r1, sp
    1674:	3106      	adds	r1, #6
    1676:	47c8      	blx	r9

		//write_DEBUG("sendig this cmd: 010C");
		//sendPID("010C");
		
		//printf("\r\nRecieved from STN: %s\r\n", STNResBuff);
	    write_DEBUG("testing read  enter any character");
    1678:	4820      	ldr	r0, [pc, #128]	; (16fc <main+0x138>)
    167a:	47a0      	blx	r4
		
		write_DEBUG(&received_data);
    167c:	4668      	mov	r0, sp
    167e:	3007      	adds	r0, #7
    1680:	47a0      	blx	r4
		
		delay_ms(2000); 
    1682:	20fa      	movs	r0, #250	; 0xfa
    1684:	00c0      	lsls	r0, r0, #3
    1686:	4b0f      	ldr	r3, [pc, #60]	; (16c4 <main+0x100>)
    1688:	4798      	blx	r3
	
    	
}
    168a:	2000      	movs	r0, #0
    168c:	b003      	add	sp, #12
    168e:	bc0c      	pop	{r2, r3}
    1690:	4690      	mov	r8, r2
    1692:	4699      	mov	r9, r3
    1694:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1696:	46c0      	nop			; (mov r8, r8)
    1698:	00001129 	.word	0x00001129
    169c:	00000b49 	.word	0x00000b49
    16a0:	00001265 	.word	0x00001265
    16a4:	20000008 	.word	0x20000008
    16a8:	000013b1 	.word	0x000013b1
    16ac:	00001585 	.word	0x00001585
    16b0:	00003484 	.word	0x00003484
    16b4:	0000194d 	.word	0x0000194d
    16b8:	000034a8 	.word	0x000034a8
    16bc:	00001855 	.word	0x00001855
    16c0:	41004480 	.word	0x41004480
    16c4:	00000b85 	.word	0x00000b85
    16c8:	000034d0 	.word	0x000034d0
    16cc:	000034fc 	.word	0x000034fc
    16d0:	00001961 	.word	0x00001961
    16d4:	00003500 	.word	0x00003500
    16d8:	00003514 	.word	0x00003514
    16dc:	00001511 	.word	0x00001511
    16e0:	200000d0 	.word	0x200000d0
    16e4:	00001391 	.word	0x00001391
    16e8:	00003518 	.word	0x00003518
    16ec:	0000352c 	.word	0x0000352c
    16f0:	00003540 	.word	0x00003540
    16f4:	00003554 	.word	0x00003554
    16f8:	00003590 	.word	0x00003590
    16fc:	00003594 	.word	0x00003594

00001700 <__aeabi_uidiv>:
    1700:	2900      	cmp	r1, #0
    1702:	d034      	beq.n	176e <.udivsi3_skip_div0_test+0x6a>

00001704 <.udivsi3_skip_div0_test>:
    1704:	2301      	movs	r3, #1
    1706:	2200      	movs	r2, #0
    1708:	b410      	push	{r4}
    170a:	4288      	cmp	r0, r1
    170c:	d32c      	bcc.n	1768 <.udivsi3_skip_div0_test+0x64>
    170e:	2401      	movs	r4, #1
    1710:	0724      	lsls	r4, r4, #28
    1712:	42a1      	cmp	r1, r4
    1714:	d204      	bcs.n	1720 <.udivsi3_skip_div0_test+0x1c>
    1716:	4281      	cmp	r1, r0
    1718:	d202      	bcs.n	1720 <.udivsi3_skip_div0_test+0x1c>
    171a:	0109      	lsls	r1, r1, #4
    171c:	011b      	lsls	r3, r3, #4
    171e:	e7f8      	b.n	1712 <.udivsi3_skip_div0_test+0xe>
    1720:	00e4      	lsls	r4, r4, #3
    1722:	42a1      	cmp	r1, r4
    1724:	d204      	bcs.n	1730 <.udivsi3_skip_div0_test+0x2c>
    1726:	4281      	cmp	r1, r0
    1728:	d202      	bcs.n	1730 <.udivsi3_skip_div0_test+0x2c>
    172a:	0049      	lsls	r1, r1, #1
    172c:	005b      	lsls	r3, r3, #1
    172e:	e7f8      	b.n	1722 <.udivsi3_skip_div0_test+0x1e>
    1730:	4288      	cmp	r0, r1
    1732:	d301      	bcc.n	1738 <.udivsi3_skip_div0_test+0x34>
    1734:	1a40      	subs	r0, r0, r1
    1736:	431a      	orrs	r2, r3
    1738:	084c      	lsrs	r4, r1, #1
    173a:	42a0      	cmp	r0, r4
    173c:	d302      	bcc.n	1744 <.udivsi3_skip_div0_test+0x40>
    173e:	1b00      	subs	r0, r0, r4
    1740:	085c      	lsrs	r4, r3, #1
    1742:	4322      	orrs	r2, r4
    1744:	088c      	lsrs	r4, r1, #2
    1746:	42a0      	cmp	r0, r4
    1748:	d302      	bcc.n	1750 <.udivsi3_skip_div0_test+0x4c>
    174a:	1b00      	subs	r0, r0, r4
    174c:	089c      	lsrs	r4, r3, #2
    174e:	4322      	orrs	r2, r4
    1750:	08cc      	lsrs	r4, r1, #3
    1752:	42a0      	cmp	r0, r4
    1754:	d302      	bcc.n	175c <.udivsi3_skip_div0_test+0x58>
    1756:	1b00      	subs	r0, r0, r4
    1758:	08dc      	lsrs	r4, r3, #3
    175a:	4322      	orrs	r2, r4
    175c:	2800      	cmp	r0, #0
    175e:	d003      	beq.n	1768 <.udivsi3_skip_div0_test+0x64>
    1760:	091b      	lsrs	r3, r3, #4
    1762:	d001      	beq.n	1768 <.udivsi3_skip_div0_test+0x64>
    1764:	0909      	lsrs	r1, r1, #4
    1766:	e7e3      	b.n	1730 <.udivsi3_skip_div0_test+0x2c>
    1768:	1c10      	adds	r0, r2, #0
    176a:	bc10      	pop	{r4}
    176c:	4770      	bx	lr
    176e:	2800      	cmp	r0, #0
    1770:	d001      	beq.n	1776 <.udivsi3_skip_div0_test+0x72>
    1772:	2000      	movs	r0, #0
    1774:	43c0      	mvns	r0, r0
    1776:	b407      	push	{r0, r1, r2}
    1778:	4802      	ldr	r0, [pc, #8]	; (1784 <.udivsi3_skip_div0_test+0x80>)
    177a:	a102      	add	r1, pc, #8	; (adr r1, 1784 <.udivsi3_skip_div0_test+0x80>)
    177c:	1840      	adds	r0, r0, r1
    177e:	9002      	str	r0, [sp, #8]
    1780:	bd03      	pop	{r0, r1, pc}
    1782:	46c0      	nop			; (mov r8, r8)
    1784:	00000019 	.word	0x00000019

00001788 <__aeabi_uidivmod>:
    1788:	2900      	cmp	r1, #0
    178a:	d0f0      	beq.n	176e <.udivsi3_skip_div0_test+0x6a>
    178c:	b503      	push	{r0, r1, lr}
    178e:	f7ff ffb9 	bl	1704 <.udivsi3_skip_div0_test>
    1792:	bc0e      	pop	{r1, r2, r3}
    1794:	4342      	muls	r2, r0
    1796:	1a89      	subs	r1, r1, r2
    1798:	4718      	bx	r3
    179a:	46c0      	nop			; (mov r8, r8)

0000179c <__aeabi_idiv0>:
    179c:	4770      	bx	lr
    179e:	46c0      	nop			; (mov r8, r8)

000017a0 <__aeabi_lmul>:
    17a0:	469c      	mov	ip, r3
    17a2:	0403      	lsls	r3, r0, #16
    17a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    17a6:	0c1b      	lsrs	r3, r3, #16
    17a8:	0417      	lsls	r7, r2, #16
    17aa:	0c3f      	lsrs	r7, r7, #16
    17ac:	0c15      	lsrs	r5, r2, #16
    17ae:	1c1e      	adds	r6, r3, #0
    17b0:	1c04      	adds	r4, r0, #0
    17b2:	0c00      	lsrs	r0, r0, #16
    17b4:	437e      	muls	r6, r7
    17b6:	436b      	muls	r3, r5
    17b8:	4347      	muls	r7, r0
    17ba:	4345      	muls	r5, r0
    17bc:	18fb      	adds	r3, r7, r3
    17be:	0c30      	lsrs	r0, r6, #16
    17c0:	1818      	adds	r0, r3, r0
    17c2:	4287      	cmp	r7, r0
    17c4:	d902      	bls.n	17cc <__aeabi_lmul+0x2c>
    17c6:	2380      	movs	r3, #128	; 0x80
    17c8:	025b      	lsls	r3, r3, #9
    17ca:	18ed      	adds	r5, r5, r3
    17cc:	0c03      	lsrs	r3, r0, #16
    17ce:	18ed      	adds	r5, r5, r3
    17d0:	4663      	mov	r3, ip
    17d2:	435c      	muls	r4, r3
    17d4:	434a      	muls	r2, r1
    17d6:	0436      	lsls	r6, r6, #16
    17d8:	0c36      	lsrs	r6, r6, #16
    17da:	18a1      	adds	r1, r4, r2
    17dc:	0400      	lsls	r0, r0, #16
    17de:	1980      	adds	r0, r0, r6
    17e0:	1949      	adds	r1, r1, r5
    17e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

000017e4 <__libc_init_array>:
    17e4:	b570      	push	{r4, r5, r6, lr}
    17e6:	4b0e      	ldr	r3, [pc, #56]	; (1820 <__libc_init_array+0x3c>)
    17e8:	4d0e      	ldr	r5, [pc, #56]	; (1824 <__libc_init_array+0x40>)
    17ea:	2400      	movs	r4, #0
    17ec:	1aed      	subs	r5, r5, r3
    17ee:	10ad      	asrs	r5, r5, #2
    17f0:	1c1e      	adds	r6, r3, #0
    17f2:	42ac      	cmp	r4, r5
    17f4:	d004      	beq.n	1800 <__libc_init_array+0x1c>
    17f6:	00a3      	lsls	r3, r4, #2
    17f8:	58f3      	ldr	r3, [r6, r3]
    17fa:	4798      	blx	r3
    17fc:	3401      	adds	r4, #1
    17fe:	e7f8      	b.n	17f2 <__libc_init_array+0xe>
    1800:	f001 ffbc 	bl	377c <_init>
    1804:	4b08      	ldr	r3, [pc, #32]	; (1828 <__libc_init_array+0x44>)
    1806:	4d09      	ldr	r5, [pc, #36]	; (182c <__libc_init_array+0x48>)
    1808:	2400      	movs	r4, #0
    180a:	1aed      	subs	r5, r5, r3
    180c:	10ad      	asrs	r5, r5, #2
    180e:	1c1e      	adds	r6, r3, #0
    1810:	42ac      	cmp	r4, r5
    1812:	d004      	beq.n	181e <__libc_init_array+0x3a>
    1814:	00a3      	lsls	r3, r4, #2
    1816:	58f3      	ldr	r3, [r6, r3]
    1818:	4798      	blx	r3
    181a:	3401      	adds	r4, #1
    181c:	e7f8      	b.n	1810 <__libc_init_array+0x2c>
    181e:	bd70      	pop	{r4, r5, r6, pc}
    1820:	00003788 	.word	0x00003788
    1824:	00003788 	.word	0x00003788
    1828:	00003788 	.word	0x00003788
    182c:	0000378c 	.word	0x0000378c

00001830 <memcpy>:
    1830:	b510      	push	{r4, lr}
    1832:	2300      	movs	r3, #0
    1834:	4293      	cmp	r3, r2
    1836:	d003      	beq.n	1840 <memcpy+0x10>
    1838:	5ccc      	ldrb	r4, [r1, r3]
    183a:	54c4      	strb	r4, [r0, r3]
    183c:	3301      	adds	r3, #1
    183e:	e7f9      	b.n	1834 <memcpy+0x4>
    1840:	bd10      	pop	{r4, pc}

00001842 <memset>:
    1842:	1c03      	adds	r3, r0, #0
    1844:	1882      	adds	r2, r0, r2
    1846:	4293      	cmp	r3, r2
    1848:	d002      	beq.n	1850 <memset+0xe>
    184a:	7019      	strb	r1, [r3, #0]
    184c:	3301      	adds	r3, #1
    184e:	e7fa      	b.n	1846 <memset+0x4>
    1850:	4770      	bx	lr
	...

00001854 <iprintf>:
    1854:	b40f      	push	{r0, r1, r2, r3}
    1856:	4b0b      	ldr	r3, [pc, #44]	; (1884 <iprintf+0x30>)
    1858:	b513      	push	{r0, r1, r4, lr}
    185a:	681c      	ldr	r4, [r3, #0]
    185c:	2c00      	cmp	r4, #0
    185e:	d005      	beq.n	186c <iprintf+0x18>
    1860:	69a3      	ldr	r3, [r4, #24]
    1862:	2b00      	cmp	r3, #0
    1864:	d102      	bne.n	186c <iprintf+0x18>
    1866:	1c20      	adds	r0, r4, #0
    1868:	f001 f8ae 	bl	29c8 <__sinit>
    186c:	ab05      	add	r3, sp, #20
    186e:	68a1      	ldr	r1, [r4, #8]
    1870:	1c20      	adds	r0, r4, #0
    1872:	9a04      	ldr	r2, [sp, #16]
    1874:	9301      	str	r3, [sp, #4]
    1876:	f000 f94b 	bl	1b10 <_vfiprintf_r>
    187a:	bc16      	pop	{r1, r2, r4}
    187c:	bc08      	pop	{r3}
    187e:	b004      	add	sp, #16
    1880:	4718      	bx	r3
    1882:	46c0      	nop			; (mov r8, r8)
    1884:	2000006c 	.word	0x2000006c

00001888 <_puts_r>:
    1888:	b570      	push	{r4, r5, r6, lr}
    188a:	1c05      	adds	r5, r0, #0
    188c:	1c0e      	adds	r6, r1, #0
    188e:	2800      	cmp	r0, #0
    1890:	d004      	beq.n	189c <_puts_r+0x14>
    1892:	6982      	ldr	r2, [r0, #24]
    1894:	2a00      	cmp	r2, #0
    1896:	d101      	bne.n	189c <_puts_r+0x14>
    1898:	f001 f896 	bl	29c8 <__sinit>
    189c:	68ac      	ldr	r4, [r5, #8]
    189e:	89a3      	ldrh	r3, [r4, #12]
    18a0:	071a      	lsls	r2, r3, #28
    18a2:	d502      	bpl.n	18aa <_puts_r+0x22>
    18a4:	6923      	ldr	r3, [r4, #16]
    18a6:	2b00      	cmp	r3, #0
    18a8:	d119      	bne.n	18de <_puts_r+0x56>
    18aa:	1c28      	adds	r0, r5, #0
    18ac:	1c21      	adds	r1, r4, #0
    18ae:	f000 fefb 	bl	26a8 <__swsetup_r>
    18b2:	2800      	cmp	r0, #0
    18b4:	d013      	beq.n	18de <_puts_r+0x56>
    18b6:	2001      	movs	r0, #1
    18b8:	4240      	negs	r0, r0
    18ba:	e045      	b.n	1948 <_puts_r+0xc0>
    18bc:	7831      	ldrb	r1, [r6, #0]
    18be:	2b00      	cmp	r3, #0
    18c0:	da1b      	bge.n	18fa <_puts_r+0x72>
    18c2:	69a2      	ldr	r2, [r4, #24]
    18c4:	4293      	cmp	r3, r2
    18c6:	da11      	bge.n	18ec <_puts_r+0x64>
    18c8:	1c28      	adds	r0, r5, #0
    18ca:	1c22      	adds	r2, r4, #0
    18cc:	f000 fe94 	bl	25f8 <__swbuf_r>
    18d0:	3001      	adds	r0, #1
    18d2:	4243      	negs	r3, r0
    18d4:	4158      	adcs	r0, r3
    18d6:	b2c0      	uxtb	r0, r0
    18d8:	2800      	cmp	r0, #0
    18da:	d1ec      	bne.n	18b6 <_puts_r+0x2e>
    18dc:	3601      	adds	r6, #1
    18de:	68a3      	ldr	r3, [r4, #8]
    18e0:	7832      	ldrb	r2, [r6, #0]
    18e2:	3b01      	subs	r3, #1
    18e4:	60a3      	str	r3, [r4, #8]
    18e6:	2a00      	cmp	r2, #0
    18e8:	d1e8      	bne.n	18bc <_puts_r+0x34>
    18ea:	e00c      	b.n	1906 <_puts_r+0x7e>
    18ec:	6823      	ldr	r3, [r4, #0]
    18ee:	7019      	strb	r1, [r3, #0]
    18f0:	6823      	ldr	r3, [r4, #0]
    18f2:	7819      	ldrb	r1, [r3, #0]
    18f4:	290a      	cmp	r1, #10
    18f6:	d103      	bne.n	1900 <_puts_r+0x78>
    18f8:	e7e6      	b.n	18c8 <_puts_r+0x40>
    18fa:	6822      	ldr	r2, [r4, #0]
    18fc:	7011      	strb	r1, [r2, #0]
    18fe:	6823      	ldr	r3, [r4, #0]
    1900:	3301      	adds	r3, #1
    1902:	6023      	str	r3, [r4, #0]
    1904:	e7ea      	b.n	18dc <_puts_r+0x54>
    1906:	2b00      	cmp	r3, #0
    1908:	da17      	bge.n	193a <_puts_r+0xb2>
    190a:	69a2      	ldr	r2, [r4, #24]
    190c:	4293      	cmp	r3, r2
    190e:	db08      	blt.n	1922 <_puts_r+0x9a>
    1910:	6822      	ldr	r2, [r4, #0]
    1912:	230a      	movs	r3, #10
    1914:	7013      	strb	r3, [r2, #0]
    1916:	6823      	ldr	r3, [r4, #0]
    1918:	7819      	ldrb	r1, [r3, #0]
    191a:	290a      	cmp	r1, #10
    191c:	d111      	bne.n	1942 <_puts_r+0xba>
    191e:	1c28      	adds	r0, r5, #0
    1920:	e001      	b.n	1926 <_puts_r+0x9e>
    1922:	1c28      	adds	r0, r5, #0
    1924:	210a      	movs	r1, #10
    1926:	1c22      	adds	r2, r4, #0
    1928:	f000 fe66 	bl	25f8 <__swbuf_r>
    192c:	3001      	adds	r0, #1
    192e:	4243      	negs	r3, r0
    1930:	4158      	adcs	r0, r3
    1932:	b2c0      	uxtb	r0, r0
    1934:	2800      	cmp	r0, #0
    1936:	d006      	beq.n	1946 <_puts_r+0xbe>
    1938:	e7bd      	b.n	18b6 <_puts_r+0x2e>
    193a:	6822      	ldr	r2, [r4, #0]
    193c:	230a      	movs	r3, #10
    193e:	7013      	strb	r3, [r2, #0]
    1940:	6823      	ldr	r3, [r4, #0]
    1942:	3301      	adds	r3, #1
    1944:	6023      	str	r3, [r4, #0]
    1946:	200a      	movs	r0, #10
    1948:	bd70      	pop	{r4, r5, r6, pc}
	...

0000194c <puts>:
    194c:	b508      	push	{r3, lr}
    194e:	4b03      	ldr	r3, [pc, #12]	; (195c <puts+0x10>)
    1950:	1c01      	adds	r1, r0, #0
    1952:	6818      	ldr	r0, [r3, #0]
    1954:	f7ff ff98 	bl	1888 <_puts_r>
    1958:	bd08      	pop	{r3, pc}
    195a:	46c0      	nop			; (mov r8, r8)
    195c:	2000006c 	.word	0x2000006c

00001960 <iscanf>:
    1960:	b40f      	push	{r0, r1, r2, r3}
    1962:	4b0b      	ldr	r3, [pc, #44]	; (1990 <iscanf+0x30>)
    1964:	b513      	push	{r0, r1, r4, lr}
    1966:	681c      	ldr	r4, [r3, #0]
    1968:	2c00      	cmp	r4, #0
    196a:	d005      	beq.n	1978 <iscanf+0x18>
    196c:	69a3      	ldr	r3, [r4, #24]
    196e:	2b00      	cmp	r3, #0
    1970:	d102      	bne.n	1978 <iscanf+0x18>
    1972:	1c20      	adds	r0, r4, #0
    1974:	f001 f828 	bl	29c8 <__sinit>
    1978:	ab05      	add	r3, sp, #20
    197a:	6861      	ldr	r1, [r4, #4]
    197c:	1c20      	adds	r0, r4, #0
    197e:	9a04      	ldr	r2, [sp, #16]
    1980:	9301      	str	r3, [sp, #4]
    1982:	f000 fcaf 	bl	22e4 <_vfiscanf_r>
    1986:	bc16      	pop	{r1, r2, r4}
    1988:	bc08      	pop	{r3}
    198a:	b004      	add	sp, #16
    198c:	4718      	bx	r3
    198e:	46c0      	nop			; (mov r8, r8)
    1990:	2000006c 	.word	0x2000006c

00001994 <setbuf>:
    1994:	b508      	push	{r3, lr}
    1996:	424a      	negs	r2, r1
    1998:	414a      	adcs	r2, r1
    199a:	2380      	movs	r3, #128	; 0x80
    199c:	0052      	lsls	r2, r2, #1
    199e:	00db      	lsls	r3, r3, #3
    19a0:	f000 f802 	bl	19a8 <setvbuf>
    19a4:	bd08      	pop	{r3, pc}
	...

000019a8 <setvbuf>:
    19a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    19aa:	1c1e      	adds	r6, r3, #0
    19ac:	4b3c      	ldr	r3, [pc, #240]	; (1aa0 <setvbuf+0xf8>)
    19ae:	1c04      	adds	r4, r0, #0
    19b0:	681d      	ldr	r5, [r3, #0]
    19b2:	1c0f      	adds	r7, r1, #0
    19b4:	9201      	str	r2, [sp, #4]
    19b6:	2d00      	cmp	r5, #0
    19b8:	d005      	beq.n	19c6 <setvbuf+0x1e>
    19ba:	69aa      	ldr	r2, [r5, #24]
    19bc:	2a00      	cmp	r2, #0
    19be:	d102      	bne.n	19c6 <setvbuf+0x1e>
    19c0:	1c28      	adds	r0, r5, #0
    19c2:	f001 f801 	bl	29c8 <__sinit>
    19c6:	4b37      	ldr	r3, [pc, #220]	; (1aa4 <setvbuf+0xfc>)
    19c8:	429c      	cmp	r4, r3
    19ca:	d101      	bne.n	19d0 <setvbuf+0x28>
    19cc:	686c      	ldr	r4, [r5, #4]
    19ce:	e008      	b.n	19e2 <setvbuf+0x3a>
    19d0:	4b35      	ldr	r3, [pc, #212]	; (1aa8 <setvbuf+0x100>)
    19d2:	429c      	cmp	r4, r3
    19d4:	d101      	bne.n	19da <setvbuf+0x32>
    19d6:	68ac      	ldr	r4, [r5, #8]
    19d8:	e003      	b.n	19e2 <setvbuf+0x3a>
    19da:	4b34      	ldr	r3, [pc, #208]	; (1aac <setvbuf+0x104>)
    19dc:	429c      	cmp	r4, r3
    19de:	d100      	bne.n	19e2 <setvbuf+0x3a>
    19e0:	68ec      	ldr	r4, [r5, #12]
    19e2:	9b01      	ldr	r3, [sp, #4]
    19e4:	2b02      	cmp	r3, #2
    19e6:	d857      	bhi.n	1a98 <setvbuf+0xf0>
    19e8:	2e00      	cmp	r6, #0
    19ea:	db55      	blt.n	1a98 <setvbuf+0xf0>
    19ec:	1c28      	adds	r0, r5, #0
    19ee:	1c21      	adds	r1, r4, #0
    19f0:	f000 ff56 	bl	28a0 <_fflush_r>
    19f4:	2300      	movs	r3, #0
    19f6:	6063      	str	r3, [r4, #4]
    19f8:	61a3      	str	r3, [r4, #24]
    19fa:	89a3      	ldrh	r3, [r4, #12]
    19fc:	061a      	lsls	r2, r3, #24
    19fe:	d503      	bpl.n	1a08 <setvbuf+0x60>
    1a00:	1c28      	adds	r0, r5, #0
    1a02:	6921      	ldr	r1, [r4, #16]
    1a04:	f001 f8f4 	bl	2bf0 <_free_r>
    1a08:	89a3      	ldrh	r3, [r4, #12]
    1a0a:	2283      	movs	r2, #131	; 0x83
    1a0c:	4393      	bics	r3, r2
    1a0e:	81a3      	strh	r3, [r4, #12]
    1a10:	9b01      	ldr	r3, [sp, #4]
    1a12:	2b02      	cmp	r3, #2
    1a14:	d013      	beq.n	1a3e <setvbuf+0x96>
    1a16:	2f00      	cmp	r7, #0
    1a18:	d125      	bne.n	1a66 <setvbuf+0xbe>
    1a1a:	2e00      	cmp	r6, #0
    1a1c:	d101      	bne.n	1a22 <setvbuf+0x7a>
    1a1e:	2680      	movs	r6, #128	; 0x80
    1a20:	00f6      	lsls	r6, r6, #3
    1a22:	1c30      	adds	r0, r6, #0
    1a24:	f001 f8ce 	bl	2bc4 <malloc>
    1a28:	1e07      	subs	r7, r0, #0
    1a2a:	d118      	bne.n	1a5e <setvbuf+0xb6>
    1a2c:	2080      	movs	r0, #128	; 0x80
    1a2e:	00c0      	lsls	r0, r0, #3
    1a30:	f001 f8c8 	bl	2bc4 <malloc>
    1a34:	1e07      	subs	r7, r0, #0
    1a36:	d110      	bne.n	1a5a <setvbuf+0xb2>
    1a38:	2001      	movs	r0, #1
    1a3a:	4240      	negs	r0, r0
    1a3c:	e000      	b.n	1a40 <setvbuf+0x98>
    1a3e:	2000      	movs	r0, #0
    1a40:	89a3      	ldrh	r3, [r4, #12]
    1a42:	2202      	movs	r2, #2
    1a44:	4313      	orrs	r3, r2
    1a46:	81a3      	strh	r3, [r4, #12]
    1a48:	2300      	movs	r3, #0
    1a4a:	60a3      	str	r3, [r4, #8]
    1a4c:	1c23      	adds	r3, r4, #0
    1a4e:	3347      	adds	r3, #71	; 0x47
    1a50:	6023      	str	r3, [r4, #0]
    1a52:	6123      	str	r3, [r4, #16]
    1a54:	2301      	movs	r3, #1
    1a56:	6163      	str	r3, [r4, #20]
    1a58:	e020      	b.n	1a9c <setvbuf+0xf4>
    1a5a:	2680      	movs	r6, #128	; 0x80
    1a5c:	00f6      	lsls	r6, r6, #3
    1a5e:	89a3      	ldrh	r3, [r4, #12]
    1a60:	2280      	movs	r2, #128	; 0x80
    1a62:	4313      	orrs	r3, r2
    1a64:	81a3      	strh	r3, [r4, #12]
    1a66:	9a01      	ldr	r2, [sp, #4]
    1a68:	2a01      	cmp	r2, #1
    1a6a:	d104      	bne.n	1a76 <setvbuf+0xce>
    1a6c:	89a3      	ldrh	r3, [r4, #12]
    1a6e:	4313      	orrs	r3, r2
    1a70:	81a3      	strh	r3, [r4, #12]
    1a72:	4273      	negs	r3, r6
    1a74:	61a3      	str	r3, [r4, #24]
    1a76:	4b0e      	ldr	r3, [pc, #56]	; (1ab0 <setvbuf+0x108>)
    1a78:	2000      	movs	r0, #0
    1a7a:	62ab      	str	r3, [r5, #40]	; 0x28
    1a7c:	89a3      	ldrh	r3, [r4, #12]
    1a7e:	6027      	str	r7, [r4, #0]
    1a80:	6127      	str	r7, [r4, #16]
    1a82:	6166      	str	r6, [r4, #20]
    1a84:	071a      	lsls	r2, r3, #28
    1a86:	d509      	bpl.n	1a9c <setvbuf+0xf4>
    1a88:	2203      	movs	r2, #3
    1a8a:	4013      	ands	r3, r2
    1a8c:	425a      	negs	r2, r3
    1a8e:	4153      	adcs	r3, r2
    1a90:	425b      	negs	r3, r3
    1a92:	401e      	ands	r6, r3
    1a94:	60a6      	str	r6, [r4, #8]
    1a96:	e001      	b.n	1a9c <setvbuf+0xf4>
    1a98:	2001      	movs	r0, #1
    1a9a:	4240      	negs	r0, r0
    1a9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    1a9e:	46c0      	nop			; (mov r8, r8)
    1aa0:	2000006c 	.word	0x2000006c
    1aa4:	0000371c 	.word	0x0000371c
    1aa8:	0000373c 	.word	0x0000373c
    1aac:	0000375c 	.word	0x0000375c
    1ab0:	00002921 	.word	0x00002921

00001ab4 <strlen>:
    1ab4:	2300      	movs	r3, #0
    1ab6:	5cc2      	ldrb	r2, [r0, r3]
    1ab8:	3301      	adds	r3, #1
    1aba:	2a00      	cmp	r2, #0
    1abc:	d1fb      	bne.n	1ab6 <strlen+0x2>
    1abe:	1e58      	subs	r0, r3, #1
    1ac0:	4770      	bx	lr

00001ac2 <__sfputc_r>:
    1ac2:	6893      	ldr	r3, [r2, #8]
    1ac4:	b510      	push	{r4, lr}
    1ac6:	3b01      	subs	r3, #1
    1ac8:	6093      	str	r3, [r2, #8]
    1aca:	2b00      	cmp	r3, #0
    1acc:	da05      	bge.n	1ada <__sfputc_r+0x18>
    1ace:	6994      	ldr	r4, [r2, #24]
    1ad0:	42a3      	cmp	r3, r4
    1ad2:	db08      	blt.n	1ae6 <__sfputc_r+0x24>
    1ad4:	b2cb      	uxtb	r3, r1
    1ad6:	2b0a      	cmp	r3, #10
    1ad8:	d005      	beq.n	1ae6 <__sfputc_r+0x24>
    1ada:	6813      	ldr	r3, [r2, #0]
    1adc:	1c58      	adds	r0, r3, #1
    1ade:	6010      	str	r0, [r2, #0]
    1ae0:	7019      	strb	r1, [r3, #0]
    1ae2:	b2c8      	uxtb	r0, r1
    1ae4:	e001      	b.n	1aea <__sfputc_r+0x28>
    1ae6:	f000 fd87 	bl	25f8 <__swbuf_r>
    1aea:	bd10      	pop	{r4, pc}

00001aec <__sfputs_r>:
    1aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1aee:	1c06      	adds	r6, r0, #0
    1af0:	1c0f      	adds	r7, r1, #0
    1af2:	1c14      	adds	r4, r2, #0
    1af4:	18d5      	adds	r5, r2, r3
    1af6:	42ac      	cmp	r4, r5
    1af8:	d008      	beq.n	1b0c <__sfputs_r+0x20>
    1afa:	7821      	ldrb	r1, [r4, #0]
    1afc:	1c30      	adds	r0, r6, #0
    1afe:	1c3a      	adds	r2, r7, #0
    1b00:	f7ff ffdf 	bl	1ac2 <__sfputc_r>
    1b04:	3401      	adds	r4, #1
    1b06:	1c43      	adds	r3, r0, #1
    1b08:	d1f5      	bne.n	1af6 <__sfputs_r+0xa>
    1b0a:	e000      	b.n	1b0e <__sfputs_r+0x22>
    1b0c:	2000      	movs	r0, #0
    1b0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00001b10 <_vfiprintf_r>:
    1b10:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b12:	b09f      	sub	sp, #124	; 0x7c
    1b14:	1c06      	adds	r6, r0, #0
    1b16:	1c0f      	adds	r7, r1, #0
    1b18:	9203      	str	r2, [sp, #12]
    1b1a:	9305      	str	r3, [sp, #20]
    1b1c:	2800      	cmp	r0, #0
    1b1e:	d004      	beq.n	1b2a <_vfiprintf_r+0x1a>
    1b20:	6981      	ldr	r1, [r0, #24]
    1b22:	2900      	cmp	r1, #0
    1b24:	d101      	bne.n	1b2a <_vfiprintf_r+0x1a>
    1b26:	f000 ff4f 	bl	29c8 <__sinit>
    1b2a:	4b75      	ldr	r3, [pc, #468]	; (1d00 <_vfiprintf_r+0x1f0>)
    1b2c:	429f      	cmp	r7, r3
    1b2e:	d101      	bne.n	1b34 <_vfiprintf_r+0x24>
    1b30:	6877      	ldr	r7, [r6, #4]
    1b32:	e008      	b.n	1b46 <_vfiprintf_r+0x36>
    1b34:	4b73      	ldr	r3, [pc, #460]	; (1d04 <_vfiprintf_r+0x1f4>)
    1b36:	429f      	cmp	r7, r3
    1b38:	d101      	bne.n	1b3e <_vfiprintf_r+0x2e>
    1b3a:	68b7      	ldr	r7, [r6, #8]
    1b3c:	e003      	b.n	1b46 <_vfiprintf_r+0x36>
    1b3e:	4b72      	ldr	r3, [pc, #456]	; (1d08 <_vfiprintf_r+0x1f8>)
    1b40:	429f      	cmp	r7, r3
    1b42:	d100      	bne.n	1b46 <_vfiprintf_r+0x36>
    1b44:	68f7      	ldr	r7, [r6, #12]
    1b46:	89bb      	ldrh	r3, [r7, #12]
    1b48:	071a      	lsls	r2, r3, #28
    1b4a:	d50a      	bpl.n	1b62 <_vfiprintf_r+0x52>
    1b4c:	693b      	ldr	r3, [r7, #16]
    1b4e:	2b00      	cmp	r3, #0
    1b50:	d007      	beq.n	1b62 <_vfiprintf_r+0x52>
    1b52:	ad06      	add	r5, sp, #24
    1b54:	2300      	movs	r3, #0
    1b56:	616b      	str	r3, [r5, #20]
    1b58:	2320      	movs	r3, #32
    1b5a:	766b      	strb	r3, [r5, #25]
    1b5c:	2330      	movs	r3, #48	; 0x30
    1b5e:	76ab      	strb	r3, [r5, #26]
    1b60:	e03b      	b.n	1bda <_vfiprintf_r+0xca>
    1b62:	1c30      	adds	r0, r6, #0
    1b64:	1c39      	adds	r1, r7, #0
    1b66:	f000 fd9f 	bl	26a8 <__swsetup_r>
    1b6a:	2800      	cmp	r0, #0
    1b6c:	d0f1      	beq.n	1b52 <_vfiprintf_r+0x42>
    1b6e:	2001      	movs	r0, #1
    1b70:	4240      	negs	r0, r0
    1b72:	e0c2      	b.n	1cfa <_vfiprintf_r+0x1ea>
    1b74:	9a05      	ldr	r2, [sp, #20]
    1b76:	1d11      	adds	r1, r2, #4
    1b78:	6812      	ldr	r2, [r2, #0]
    1b7a:	9105      	str	r1, [sp, #20]
    1b7c:	2a00      	cmp	r2, #0
    1b7e:	db76      	blt.n	1c6e <_vfiprintf_r+0x15e>
    1b80:	9209      	str	r2, [sp, #36]	; 0x24
    1b82:	3401      	adds	r4, #1
    1b84:	7823      	ldrb	r3, [r4, #0]
    1b86:	2b2e      	cmp	r3, #46	; 0x2e
    1b88:	d100      	bne.n	1b8c <_vfiprintf_r+0x7c>
    1b8a:	e081      	b.n	1c90 <_vfiprintf_r+0x180>
    1b8c:	7821      	ldrb	r1, [r4, #0]
    1b8e:	485f      	ldr	r0, [pc, #380]	; (1d0c <_vfiprintf_r+0x1fc>)
    1b90:	2203      	movs	r2, #3
    1b92:	f001 f821 	bl	2bd8 <memchr>
    1b96:	2800      	cmp	r0, #0
    1b98:	d007      	beq.n	1baa <_vfiprintf_r+0x9a>
    1b9a:	495c      	ldr	r1, [pc, #368]	; (1d0c <_vfiprintf_r+0x1fc>)
    1b9c:	682a      	ldr	r2, [r5, #0]
    1b9e:	1a43      	subs	r3, r0, r1
    1ba0:	2040      	movs	r0, #64	; 0x40
    1ba2:	4098      	lsls	r0, r3
    1ba4:	4310      	orrs	r0, r2
    1ba6:	6028      	str	r0, [r5, #0]
    1ba8:	3401      	adds	r4, #1
    1baa:	7821      	ldrb	r1, [r4, #0]
    1bac:	1c63      	adds	r3, r4, #1
    1bae:	4858      	ldr	r0, [pc, #352]	; (1d10 <_vfiprintf_r+0x200>)
    1bb0:	2206      	movs	r2, #6
    1bb2:	9303      	str	r3, [sp, #12]
    1bb4:	7629      	strb	r1, [r5, #24]
    1bb6:	f001 f80f 	bl	2bd8 <memchr>
    1bba:	2800      	cmp	r0, #0
    1bbc:	d100      	bne.n	1bc0 <_vfiprintf_r+0xb0>
    1bbe:	e08a      	b.n	1cd6 <_vfiprintf_r+0x1c6>
    1bc0:	4b54      	ldr	r3, [pc, #336]	; (1d14 <_vfiprintf_r+0x204>)
    1bc2:	2b00      	cmp	r3, #0
    1bc4:	d17e      	bne.n	1cc4 <_vfiprintf_r+0x1b4>
    1bc6:	9b05      	ldr	r3, [sp, #20]
    1bc8:	2207      	movs	r2, #7
    1bca:	3307      	adds	r3, #7
    1bcc:	4393      	bics	r3, r2
    1bce:	3308      	adds	r3, #8
    1bd0:	9305      	str	r3, [sp, #20]
    1bd2:	696a      	ldr	r2, [r5, #20]
    1bd4:	9904      	ldr	r1, [sp, #16]
    1bd6:	1853      	adds	r3, r2, r1
    1bd8:	616b      	str	r3, [r5, #20]
    1bda:	9c03      	ldr	r4, [sp, #12]
    1bdc:	7823      	ldrb	r3, [r4, #0]
    1bde:	2b00      	cmp	r3, #0
    1be0:	d104      	bne.n	1bec <_vfiprintf_r+0xdc>
    1be2:	9903      	ldr	r1, [sp, #12]
    1be4:	1a61      	subs	r1, r4, r1
    1be6:	9102      	str	r1, [sp, #8]
    1be8:	d010      	beq.n	1c0c <_vfiprintf_r+0xfc>
    1bea:	e003      	b.n	1bf4 <_vfiprintf_r+0xe4>
    1bec:	2b25      	cmp	r3, #37	; 0x25
    1bee:	d0f8      	beq.n	1be2 <_vfiprintf_r+0xd2>
    1bf0:	3401      	adds	r4, #1
    1bf2:	e7f3      	b.n	1bdc <_vfiprintf_r+0xcc>
    1bf4:	1c30      	adds	r0, r6, #0
    1bf6:	1c39      	adds	r1, r7, #0
    1bf8:	9a03      	ldr	r2, [sp, #12]
    1bfa:	9b02      	ldr	r3, [sp, #8]
    1bfc:	f7ff ff76 	bl	1aec <__sfputs_r>
    1c00:	3001      	adds	r0, #1
    1c02:	d075      	beq.n	1cf0 <_vfiprintf_r+0x1e0>
    1c04:	696a      	ldr	r2, [r5, #20]
    1c06:	9902      	ldr	r1, [sp, #8]
    1c08:	1853      	adds	r3, r2, r1
    1c0a:	616b      	str	r3, [r5, #20]
    1c0c:	7823      	ldrb	r3, [r4, #0]
    1c0e:	2b00      	cmp	r3, #0
    1c10:	d06e      	beq.n	1cf0 <_vfiprintf_r+0x1e0>
    1c12:	2201      	movs	r2, #1
    1c14:	4252      	negs	r2, r2
    1c16:	606a      	str	r2, [r5, #4]
    1c18:	466a      	mov	r2, sp
    1c1a:	2300      	movs	r3, #0
    1c1c:	325b      	adds	r2, #91	; 0x5b
    1c1e:	3401      	adds	r4, #1
    1c20:	602b      	str	r3, [r5, #0]
    1c22:	60eb      	str	r3, [r5, #12]
    1c24:	60ab      	str	r3, [r5, #8]
    1c26:	7013      	strb	r3, [r2, #0]
    1c28:	65ab      	str	r3, [r5, #88]	; 0x58
    1c2a:	7821      	ldrb	r1, [r4, #0]
    1c2c:	483a      	ldr	r0, [pc, #232]	; (1d18 <_vfiprintf_r+0x208>)
    1c2e:	2205      	movs	r2, #5
    1c30:	f000 ffd2 	bl	2bd8 <memchr>
    1c34:	2800      	cmp	r0, #0
    1c36:	d008      	beq.n	1c4a <_vfiprintf_r+0x13a>
    1c38:	4a37      	ldr	r2, [pc, #220]	; (1d18 <_vfiprintf_r+0x208>)
    1c3a:	3401      	adds	r4, #1
    1c3c:	1a83      	subs	r3, r0, r2
    1c3e:	2001      	movs	r0, #1
    1c40:	4098      	lsls	r0, r3
    1c42:	682b      	ldr	r3, [r5, #0]
    1c44:	4318      	orrs	r0, r3
    1c46:	6028      	str	r0, [r5, #0]
    1c48:	e7ef      	b.n	1c2a <_vfiprintf_r+0x11a>
    1c4a:	682b      	ldr	r3, [r5, #0]
    1c4c:	06d9      	lsls	r1, r3, #27
    1c4e:	d503      	bpl.n	1c58 <_vfiprintf_r+0x148>
    1c50:	466a      	mov	r2, sp
    1c52:	2120      	movs	r1, #32
    1c54:	325b      	adds	r2, #91	; 0x5b
    1c56:	7011      	strb	r1, [r2, #0]
    1c58:	071a      	lsls	r2, r3, #28
    1c5a:	d503      	bpl.n	1c64 <_vfiprintf_r+0x154>
    1c5c:	466a      	mov	r2, sp
    1c5e:	212b      	movs	r1, #43	; 0x2b
    1c60:	325b      	adds	r2, #91	; 0x5b
    1c62:	7011      	strb	r1, [r2, #0]
    1c64:	7822      	ldrb	r2, [r4, #0]
    1c66:	2a2a      	cmp	r2, #42	; 0x2a
    1c68:	d084      	beq.n	1b74 <_vfiprintf_r+0x64>
    1c6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1c6c:	e005      	b.n	1c7a <_vfiprintf_r+0x16a>
    1c6e:	4252      	negs	r2, r2
    1c70:	60ea      	str	r2, [r5, #12]
    1c72:	2202      	movs	r2, #2
    1c74:	4313      	orrs	r3, r2
    1c76:	602b      	str	r3, [r5, #0]
    1c78:	e783      	b.n	1b82 <_vfiprintf_r+0x72>
    1c7a:	7822      	ldrb	r2, [r4, #0]
    1c7c:	3a30      	subs	r2, #48	; 0x30
    1c7e:	2a09      	cmp	r2, #9
    1c80:	d804      	bhi.n	1c8c <_vfiprintf_r+0x17c>
    1c82:	210a      	movs	r1, #10
    1c84:	434b      	muls	r3, r1
    1c86:	3401      	adds	r4, #1
    1c88:	189b      	adds	r3, r3, r2
    1c8a:	e7f6      	b.n	1c7a <_vfiprintf_r+0x16a>
    1c8c:	9309      	str	r3, [sp, #36]	; 0x24
    1c8e:	e779      	b.n	1b84 <_vfiprintf_r+0x74>
    1c90:	7863      	ldrb	r3, [r4, #1]
    1c92:	2b2a      	cmp	r3, #42	; 0x2a
    1c94:	d109      	bne.n	1caa <_vfiprintf_r+0x19a>
    1c96:	9b05      	ldr	r3, [sp, #20]
    1c98:	3402      	adds	r4, #2
    1c9a:	1d1a      	adds	r2, r3, #4
    1c9c:	681b      	ldr	r3, [r3, #0]
    1c9e:	9205      	str	r2, [sp, #20]
    1ca0:	2b00      	cmp	r3, #0
    1ca2:	da0d      	bge.n	1cc0 <_vfiprintf_r+0x1b0>
    1ca4:	2301      	movs	r3, #1
    1ca6:	425b      	negs	r3, r3
    1ca8:	e00a      	b.n	1cc0 <_vfiprintf_r+0x1b0>
    1caa:	3401      	adds	r4, #1
    1cac:	2300      	movs	r3, #0
    1cae:	7822      	ldrb	r2, [r4, #0]
    1cb0:	3a30      	subs	r2, #48	; 0x30
    1cb2:	2a09      	cmp	r2, #9
    1cb4:	d804      	bhi.n	1cc0 <_vfiprintf_r+0x1b0>
    1cb6:	210a      	movs	r1, #10
    1cb8:	434b      	muls	r3, r1
    1cba:	3401      	adds	r4, #1
    1cbc:	189b      	adds	r3, r3, r2
    1cbe:	e7f6      	b.n	1cae <_vfiprintf_r+0x19e>
    1cc0:	9307      	str	r3, [sp, #28]
    1cc2:	e763      	b.n	1b8c <_vfiprintf_r+0x7c>
    1cc4:	ab05      	add	r3, sp, #20
    1cc6:	9300      	str	r3, [sp, #0]
    1cc8:	1c30      	adds	r0, r6, #0
    1cca:	1c29      	adds	r1, r5, #0
    1ccc:	1c3a      	adds	r2, r7, #0
    1cce:	4b13      	ldr	r3, [pc, #76]	; (1d1c <_vfiprintf_r+0x20c>)
    1cd0:	e000      	b.n	1cd4 <_vfiprintf_r+0x1c4>
    1cd2:	bf00      	nop
    1cd4:	e007      	b.n	1ce6 <_vfiprintf_r+0x1d6>
    1cd6:	ab05      	add	r3, sp, #20
    1cd8:	9300      	str	r3, [sp, #0]
    1cda:	1c30      	adds	r0, r6, #0
    1cdc:	1c29      	adds	r1, r5, #0
    1cde:	1c3a      	adds	r2, r7, #0
    1ce0:	4b0e      	ldr	r3, [pc, #56]	; (1d1c <_vfiprintf_r+0x20c>)
    1ce2:	f000 f891 	bl	1e08 <_printf_i>
    1ce6:	9004      	str	r0, [sp, #16]
    1ce8:	9904      	ldr	r1, [sp, #16]
    1cea:	3101      	adds	r1, #1
    1cec:	d000      	beq.n	1cf0 <_vfiprintf_r+0x1e0>
    1cee:	e770      	b.n	1bd2 <_vfiprintf_r+0xc2>
    1cf0:	89bb      	ldrh	r3, [r7, #12]
    1cf2:	065a      	lsls	r2, r3, #25
    1cf4:	d500      	bpl.n	1cf8 <_vfiprintf_r+0x1e8>
    1cf6:	e73a      	b.n	1b6e <_vfiprintf_r+0x5e>
    1cf8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    1cfa:	b01f      	add	sp, #124	; 0x7c
    1cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1cfe:	46c0      	nop			; (mov r8, r8)
    1d00:	0000371c 	.word	0x0000371c
    1d04:	0000373c 	.word	0x0000373c
    1d08:	0000375c 	.word	0x0000375c
    1d0c:	000035c6 	.word	0x000035c6
    1d10:	000035ca 	.word	0x000035ca
    1d14:	00000000 	.word	0x00000000
    1d18:	000035c0 	.word	0x000035c0
    1d1c:	00001aed 	.word	0x00001aed

00001d20 <_printf_common>:
    1d20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1d22:	1c15      	adds	r5, r2, #0
    1d24:	9301      	str	r3, [sp, #4]
    1d26:	690a      	ldr	r2, [r1, #16]
    1d28:	688b      	ldr	r3, [r1, #8]
    1d2a:	1c06      	adds	r6, r0, #0
    1d2c:	1c0c      	adds	r4, r1, #0
    1d2e:	4293      	cmp	r3, r2
    1d30:	da00      	bge.n	1d34 <_printf_common+0x14>
    1d32:	1c13      	adds	r3, r2, #0
    1d34:	1c22      	adds	r2, r4, #0
    1d36:	602b      	str	r3, [r5, #0]
    1d38:	3243      	adds	r2, #67	; 0x43
    1d3a:	7812      	ldrb	r2, [r2, #0]
    1d3c:	2a00      	cmp	r2, #0
    1d3e:	d001      	beq.n	1d44 <_printf_common+0x24>
    1d40:	3301      	adds	r3, #1
    1d42:	602b      	str	r3, [r5, #0]
    1d44:	6820      	ldr	r0, [r4, #0]
    1d46:	0680      	lsls	r0, r0, #26
    1d48:	d502      	bpl.n	1d50 <_printf_common+0x30>
    1d4a:	682b      	ldr	r3, [r5, #0]
    1d4c:	3302      	adds	r3, #2
    1d4e:	602b      	str	r3, [r5, #0]
    1d50:	6821      	ldr	r1, [r4, #0]
    1d52:	2706      	movs	r7, #6
    1d54:	400f      	ands	r7, r1
    1d56:	d01f      	beq.n	1d98 <_printf_common+0x78>
    1d58:	1c23      	adds	r3, r4, #0
    1d5a:	3343      	adds	r3, #67	; 0x43
    1d5c:	781b      	ldrb	r3, [r3, #0]
    1d5e:	1e5a      	subs	r2, r3, #1
    1d60:	4193      	sbcs	r3, r2
    1d62:	6822      	ldr	r2, [r4, #0]
    1d64:	0692      	lsls	r2, r2, #26
    1d66:	d51f      	bpl.n	1da8 <_printf_common+0x88>
    1d68:	18e1      	adds	r1, r4, r3
    1d6a:	3140      	adds	r1, #64	; 0x40
    1d6c:	2030      	movs	r0, #48	; 0x30
    1d6e:	70c8      	strb	r0, [r1, #3]
    1d70:	1c21      	adds	r1, r4, #0
    1d72:	1c5a      	adds	r2, r3, #1
    1d74:	3145      	adds	r1, #69	; 0x45
    1d76:	7809      	ldrb	r1, [r1, #0]
    1d78:	18a2      	adds	r2, r4, r2
    1d7a:	3240      	adds	r2, #64	; 0x40
    1d7c:	3302      	adds	r3, #2
    1d7e:	70d1      	strb	r1, [r2, #3]
    1d80:	e012      	b.n	1da8 <_printf_common+0x88>
    1d82:	1c22      	adds	r2, r4, #0
    1d84:	1c30      	adds	r0, r6, #0
    1d86:	9901      	ldr	r1, [sp, #4]
    1d88:	3219      	adds	r2, #25
    1d8a:	2301      	movs	r3, #1
    1d8c:	9f08      	ldr	r7, [sp, #32]
    1d8e:	47b8      	blx	r7
    1d90:	3001      	adds	r0, #1
    1d92:	d011      	beq.n	1db8 <_printf_common+0x98>
    1d94:	9f00      	ldr	r7, [sp, #0]
    1d96:	3701      	adds	r7, #1
    1d98:	9700      	str	r7, [sp, #0]
    1d9a:	68e0      	ldr	r0, [r4, #12]
    1d9c:	6829      	ldr	r1, [r5, #0]
    1d9e:	9f00      	ldr	r7, [sp, #0]
    1da0:	1a43      	subs	r3, r0, r1
    1da2:	429f      	cmp	r7, r3
    1da4:	dbed      	blt.n	1d82 <_printf_common+0x62>
    1da6:	e7d7      	b.n	1d58 <_printf_common+0x38>
    1da8:	1c22      	adds	r2, r4, #0
    1daa:	1c30      	adds	r0, r6, #0
    1dac:	9901      	ldr	r1, [sp, #4]
    1dae:	3243      	adds	r2, #67	; 0x43
    1db0:	9f08      	ldr	r7, [sp, #32]
    1db2:	47b8      	blx	r7
    1db4:	3001      	adds	r0, #1
    1db6:	d102      	bne.n	1dbe <_printf_common+0x9e>
    1db8:	2001      	movs	r0, #1
    1dba:	4240      	negs	r0, r0
    1dbc:	e023      	b.n	1e06 <_printf_common+0xe6>
    1dbe:	6820      	ldr	r0, [r4, #0]
    1dc0:	2106      	movs	r1, #6
    1dc2:	682b      	ldr	r3, [r5, #0]
    1dc4:	68e2      	ldr	r2, [r4, #12]
    1dc6:	4001      	ands	r1, r0
    1dc8:	2500      	movs	r5, #0
    1dca:	2904      	cmp	r1, #4
    1dcc:	d103      	bne.n	1dd6 <_printf_common+0xb6>
    1dce:	1ad5      	subs	r5, r2, r3
    1dd0:	43eb      	mvns	r3, r5
    1dd2:	17db      	asrs	r3, r3, #31
    1dd4:	401d      	ands	r5, r3
    1dd6:	68a2      	ldr	r2, [r4, #8]
    1dd8:	6923      	ldr	r3, [r4, #16]
    1dda:	429a      	cmp	r2, r3
    1ddc:	dd01      	ble.n	1de2 <_printf_common+0xc2>
    1dde:	1ad3      	subs	r3, r2, r3
    1de0:	18ed      	adds	r5, r5, r3
    1de2:	2700      	movs	r7, #0
    1de4:	9700      	str	r7, [sp, #0]
    1de6:	9f00      	ldr	r7, [sp, #0]
    1de8:	42af      	cmp	r7, r5
    1dea:	da0b      	bge.n	1e04 <_printf_common+0xe4>
    1dec:	1c22      	adds	r2, r4, #0
    1dee:	1c30      	adds	r0, r6, #0
    1df0:	9901      	ldr	r1, [sp, #4]
    1df2:	321a      	adds	r2, #26
    1df4:	2301      	movs	r3, #1
    1df6:	9f08      	ldr	r7, [sp, #32]
    1df8:	47b8      	blx	r7
    1dfa:	3001      	adds	r0, #1
    1dfc:	d0dc      	beq.n	1db8 <_printf_common+0x98>
    1dfe:	9f00      	ldr	r7, [sp, #0]
    1e00:	3701      	adds	r7, #1
    1e02:	e7ef      	b.n	1de4 <_printf_common+0xc4>
    1e04:	2000      	movs	r0, #0
    1e06:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00001e08 <_printf_i>:
    1e08:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e0a:	1c0d      	adds	r5, r1, #0
    1e0c:	b08b      	sub	sp, #44	; 0x2c
    1e0e:	3543      	adds	r5, #67	; 0x43
    1e10:	9206      	str	r2, [sp, #24]
    1e12:	9005      	str	r0, [sp, #20]
    1e14:	9307      	str	r3, [sp, #28]
    1e16:	9504      	str	r5, [sp, #16]
    1e18:	7e0b      	ldrb	r3, [r1, #24]
    1e1a:	1c0c      	adds	r4, r1, #0
    1e1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    1e1e:	2b6e      	cmp	r3, #110	; 0x6e
    1e20:	d100      	bne.n	1e24 <_printf_i+0x1c>
    1e22:	e0a7      	b.n	1f74 <_printf_i+0x16c>
    1e24:	d811      	bhi.n	1e4a <_printf_i+0x42>
    1e26:	2b63      	cmp	r3, #99	; 0x63
    1e28:	d022      	beq.n	1e70 <_printf_i+0x68>
    1e2a:	d809      	bhi.n	1e40 <_printf_i+0x38>
    1e2c:	2b00      	cmp	r3, #0
    1e2e:	d100      	bne.n	1e32 <_printf_i+0x2a>
    1e30:	e0b0      	b.n	1f94 <_printf_i+0x18c>
    1e32:	2b58      	cmp	r3, #88	; 0x58
    1e34:	d000      	beq.n	1e38 <_printf_i+0x30>
    1e36:	e0c0      	b.n	1fba <_printf_i+0x1b2>
    1e38:	3145      	adds	r1, #69	; 0x45
    1e3a:	700b      	strb	r3, [r1, #0]
    1e3c:	4d7b      	ldr	r5, [pc, #492]	; (202c <STACK_SIZE+0x2c>)
    1e3e:	e04e      	b.n	1ede <_printf_i+0xd6>
    1e40:	2b64      	cmp	r3, #100	; 0x64
    1e42:	d01c      	beq.n	1e7e <_printf_i+0x76>
    1e44:	2b69      	cmp	r3, #105	; 0x69
    1e46:	d01a      	beq.n	1e7e <_printf_i+0x76>
    1e48:	e0b7      	b.n	1fba <_printf_i+0x1b2>
    1e4a:	2b73      	cmp	r3, #115	; 0x73
    1e4c:	d100      	bne.n	1e50 <_printf_i+0x48>
    1e4e:	e0a5      	b.n	1f9c <_printf_i+0x194>
    1e50:	d809      	bhi.n	1e66 <_printf_i+0x5e>
    1e52:	2b6f      	cmp	r3, #111	; 0x6f
    1e54:	d029      	beq.n	1eaa <_printf_i+0xa2>
    1e56:	2b70      	cmp	r3, #112	; 0x70
    1e58:	d000      	beq.n	1e5c <_printf_i+0x54>
    1e5a:	e0ae      	b.n	1fba <_printf_i+0x1b2>
    1e5c:	680e      	ldr	r6, [r1, #0]
    1e5e:	2320      	movs	r3, #32
    1e60:	4333      	orrs	r3, r6
    1e62:	600b      	str	r3, [r1, #0]
    1e64:	e036      	b.n	1ed4 <_printf_i+0xcc>
    1e66:	2b75      	cmp	r3, #117	; 0x75
    1e68:	d01f      	beq.n	1eaa <_printf_i+0xa2>
    1e6a:	2b78      	cmp	r3, #120	; 0x78
    1e6c:	d032      	beq.n	1ed4 <_printf_i+0xcc>
    1e6e:	e0a4      	b.n	1fba <_printf_i+0x1b2>
    1e70:	6813      	ldr	r3, [r2, #0]
    1e72:	1c0d      	adds	r5, r1, #0
    1e74:	1d19      	adds	r1, r3, #4
    1e76:	3542      	adds	r5, #66	; 0x42
    1e78:	6011      	str	r1, [r2, #0]
    1e7a:	681b      	ldr	r3, [r3, #0]
    1e7c:	e09f      	b.n	1fbe <_printf_i+0x1b6>
    1e7e:	6821      	ldr	r1, [r4, #0]
    1e80:	6813      	ldr	r3, [r2, #0]
    1e82:	060e      	lsls	r6, r1, #24
    1e84:	d503      	bpl.n	1e8e <_printf_i+0x86>
    1e86:	1d19      	adds	r1, r3, #4
    1e88:	6011      	str	r1, [r2, #0]
    1e8a:	681e      	ldr	r6, [r3, #0]
    1e8c:	e005      	b.n	1e9a <_printf_i+0x92>
    1e8e:	0648      	lsls	r0, r1, #25
    1e90:	d5f9      	bpl.n	1e86 <_printf_i+0x7e>
    1e92:	1d19      	adds	r1, r3, #4
    1e94:	6011      	str	r1, [r2, #0]
    1e96:	2100      	movs	r1, #0
    1e98:	5e5e      	ldrsh	r6, [r3, r1]
    1e9a:	4b64      	ldr	r3, [pc, #400]	; (202c <STACK_SIZE+0x2c>)
    1e9c:	2e00      	cmp	r6, #0
    1e9e:	da3b      	bge.n	1f18 <_printf_i+0x110>
    1ea0:	9d04      	ldr	r5, [sp, #16]
    1ea2:	222d      	movs	r2, #45	; 0x2d
    1ea4:	4276      	negs	r6, r6
    1ea6:	702a      	strb	r2, [r5, #0]
    1ea8:	e036      	b.n	1f18 <_printf_i+0x110>
    1eaa:	6821      	ldr	r1, [r4, #0]
    1eac:	6813      	ldr	r3, [r2, #0]
    1eae:	060e      	lsls	r6, r1, #24
    1eb0:	d503      	bpl.n	1eba <_printf_i+0xb2>
    1eb2:	1d19      	adds	r1, r3, #4
    1eb4:	6011      	str	r1, [r2, #0]
    1eb6:	681e      	ldr	r6, [r3, #0]
    1eb8:	e004      	b.n	1ec4 <_printf_i+0xbc>
    1eba:	0648      	lsls	r0, r1, #25
    1ebc:	d5f9      	bpl.n	1eb2 <_printf_i+0xaa>
    1ebe:	1d19      	adds	r1, r3, #4
    1ec0:	881e      	ldrh	r6, [r3, #0]
    1ec2:	6011      	str	r1, [r2, #0]
    1ec4:	4b59      	ldr	r3, [pc, #356]	; (202c <STACK_SIZE+0x2c>)
    1ec6:	7e22      	ldrb	r2, [r4, #24]
    1ec8:	9303      	str	r3, [sp, #12]
    1eca:	2708      	movs	r7, #8
    1ecc:	2a6f      	cmp	r2, #111	; 0x6f
    1ece:	d01e      	beq.n	1f0e <_printf_i+0x106>
    1ed0:	270a      	movs	r7, #10
    1ed2:	e01c      	b.n	1f0e <_printf_i+0x106>
    1ed4:	1c23      	adds	r3, r4, #0
    1ed6:	2178      	movs	r1, #120	; 0x78
    1ed8:	3345      	adds	r3, #69	; 0x45
    1eda:	4d55      	ldr	r5, [pc, #340]	; (2030 <STACK_SIZE+0x30>)
    1edc:	7019      	strb	r1, [r3, #0]
    1ede:	6811      	ldr	r1, [r2, #0]
    1ee0:	6823      	ldr	r3, [r4, #0]
    1ee2:	1d08      	adds	r0, r1, #4
    1ee4:	9503      	str	r5, [sp, #12]
    1ee6:	6010      	str	r0, [r2, #0]
    1ee8:	061e      	lsls	r6, r3, #24
    1eea:	d501      	bpl.n	1ef0 <_printf_i+0xe8>
    1eec:	680e      	ldr	r6, [r1, #0]
    1eee:	e002      	b.n	1ef6 <_printf_i+0xee>
    1ef0:	0658      	lsls	r0, r3, #25
    1ef2:	d5fb      	bpl.n	1eec <_printf_i+0xe4>
    1ef4:	880e      	ldrh	r6, [r1, #0]
    1ef6:	07d9      	lsls	r1, r3, #31
    1ef8:	d502      	bpl.n	1f00 <_printf_i+0xf8>
    1efa:	2220      	movs	r2, #32
    1efc:	4313      	orrs	r3, r2
    1efe:	6023      	str	r3, [r4, #0]
    1f00:	2710      	movs	r7, #16
    1f02:	2e00      	cmp	r6, #0
    1f04:	d103      	bne.n	1f0e <_printf_i+0x106>
    1f06:	6822      	ldr	r2, [r4, #0]
    1f08:	2320      	movs	r3, #32
    1f0a:	439a      	bics	r2, r3
    1f0c:	6022      	str	r2, [r4, #0]
    1f0e:	1c23      	adds	r3, r4, #0
    1f10:	2200      	movs	r2, #0
    1f12:	3343      	adds	r3, #67	; 0x43
    1f14:	701a      	strb	r2, [r3, #0]
    1f16:	e001      	b.n	1f1c <_printf_i+0x114>
    1f18:	9303      	str	r3, [sp, #12]
    1f1a:	270a      	movs	r7, #10
    1f1c:	6863      	ldr	r3, [r4, #4]
    1f1e:	60a3      	str	r3, [r4, #8]
    1f20:	2b00      	cmp	r3, #0
    1f22:	db03      	blt.n	1f2c <_printf_i+0x124>
    1f24:	6825      	ldr	r5, [r4, #0]
    1f26:	2204      	movs	r2, #4
    1f28:	4395      	bics	r5, r2
    1f2a:	6025      	str	r5, [r4, #0]
    1f2c:	2e00      	cmp	r6, #0
    1f2e:	d102      	bne.n	1f36 <_printf_i+0x12e>
    1f30:	9d04      	ldr	r5, [sp, #16]
    1f32:	2b00      	cmp	r3, #0
    1f34:	d00e      	beq.n	1f54 <_printf_i+0x14c>
    1f36:	9d04      	ldr	r5, [sp, #16]
    1f38:	1c30      	adds	r0, r6, #0
    1f3a:	1c39      	adds	r1, r7, #0
    1f3c:	f7ff fc24 	bl	1788 <__aeabi_uidivmod>
    1f40:	9803      	ldr	r0, [sp, #12]
    1f42:	3d01      	subs	r5, #1
    1f44:	5c43      	ldrb	r3, [r0, r1]
    1f46:	1c30      	adds	r0, r6, #0
    1f48:	702b      	strb	r3, [r5, #0]
    1f4a:	1c39      	adds	r1, r7, #0
    1f4c:	f7ff fbd8 	bl	1700 <__aeabi_uidiv>
    1f50:	1e06      	subs	r6, r0, #0
    1f52:	d1f1      	bne.n	1f38 <_printf_i+0x130>
    1f54:	2f08      	cmp	r7, #8
    1f56:	d109      	bne.n	1f6c <_printf_i+0x164>
    1f58:	6821      	ldr	r1, [r4, #0]
    1f5a:	07c9      	lsls	r1, r1, #31
    1f5c:	d506      	bpl.n	1f6c <_printf_i+0x164>
    1f5e:	6862      	ldr	r2, [r4, #4]
    1f60:	6923      	ldr	r3, [r4, #16]
    1f62:	429a      	cmp	r2, r3
    1f64:	dc02      	bgt.n	1f6c <_printf_i+0x164>
    1f66:	3d01      	subs	r5, #1
    1f68:	2330      	movs	r3, #48	; 0x30
    1f6a:	702b      	strb	r3, [r5, #0]
    1f6c:	9e04      	ldr	r6, [sp, #16]
    1f6e:	1b73      	subs	r3, r6, r5
    1f70:	6123      	str	r3, [r4, #16]
    1f72:	e02a      	b.n	1fca <_printf_i+0x1c2>
    1f74:	6808      	ldr	r0, [r1, #0]
    1f76:	6813      	ldr	r3, [r2, #0]
    1f78:	6949      	ldr	r1, [r1, #20]
    1f7a:	0605      	lsls	r5, r0, #24
    1f7c:	d504      	bpl.n	1f88 <_printf_i+0x180>
    1f7e:	1d18      	adds	r0, r3, #4
    1f80:	6010      	str	r0, [r2, #0]
    1f82:	681b      	ldr	r3, [r3, #0]
    1f84:	6019      	str	r1, [r3, #0]
    1f86:	e005      	b.n	1f94 <_printf_i+0x18c>
    1f88:	0646      	lsls	r6, r0, #25
    1f8a:	d5f8      	bpl.n	1f7e <_printf_i+0x176>
    1f8c:	1d18      	adds	r0, r3, #4
    1f8e:	6010      	str	r0, [r2, #0]
    1f90:	681b      	ldr	r3, [r3, #0]
    1f92:	8019      	strh	r1, [r3, #0]
    1f94:	2300      	movs	r3, #0
    1f96:	6123      	str	r3, [r4, #16]
    1f98:	9d04      	ldr	r5, [sp, #16]
    1f9a:	e016      	b.n	1fca <_printf_i+0x1c2>
    1f9c:	6813      	ldr	r3, [r2, #0]
    1f9e:	1d19      	adds	r1, r3, #4
    1fa0:	6011      	str	r1, [r2, #0]
    1fa2:	681d      	ldr	r5, [r3, #0]
    1fa4:	1c28      	adds	r0, r5, #0
    1fa6:	f7ff fd85 	bl	1ab4 <strlen>
    1faa:	6863      	ldr	r3, [r4, #4]
    1fac:	6120      	str	r0, [r4, #16]
    1fae:	4298      	cmp	r0, r3
    1fb0:	d900      	bls.n	1fb4 <_printf_i+0x1ac>
    1fb2:	6123      	str	r3, [r4, #16]
    1fb4:	6920      	ldr	r0, [r4, #16]
    1fb6:	6060      	str	r0, [r4, #4]
    1fb8:	e004      	b.n	1fc4 <_printf_i+0x1bc>
    1fba:	1c25      	adds	r5, r4, #0
    1fbc:	3542      	adds	r5, #66	; 0x42
    1fbe:	702b      	strb	r3, [r5, #0]
    1fc0:	2301      	movs	r3, #1
    1fc2:	6123      	str	r3, [r4, #16]
    1fc4:	9e04      	ldr	r6, [sp, #16]
    1fc6:	2300      	movs	r3, #0
    1fc8:	7033      	strb	r3, [r6, #0]
    1fca:	9e07      	ldr	r6, [sp, #28]
    1fcc:	9805      	ldr	r0, [sp, #20]
    1fce:	9600      	str	r6, [sp, #0]
    1fd0:	1c21      	adds	r1, r4, #0
    1fd2:	aa09      	add	r2, sp, #36	; 0x24
    1fd4:	9b06      	ldr	r3, [sp, #24]
    1fd6:	f7ff fea3 	bl	1d20 <_printf_common>
    1fda:	3001      	adds	r0, #1
    1fdc:	d102      	bne.n	1fe4 <_printf_i+0x1dc>
    1fde:	2001      	movs	r0, #1
    1fe0:	4240      	negs	r0, r0
    1fe2:	e021      	b.n	2028 <STACK_SIZE+0x28>
    1fe4:	1c2a      	adds	r2, r5, #0
    1fe6:	9805      	ldr	r0, [sp, #20]
    1fe8:	9906      	ldr	r1, [sp, #24]
    1fea:	6923      	ldr	r3, [r4, #16]
    1fec:	9d07      	ldr	r5, [sp, #28]
    1fee:	47a8      	blx	r5
    1ff0:	3001      	adds	r0, #1
    1ff2:	d0f4      	beq.n	1fde <_printf_i+0x1d6>
    1ff4:	6826      	ldr	r6, [r4, #0]
    1ff6:	07b6      	lsls	r6, r6, #30
    1ff8:	d405      	bmi.n	2006 <STACK_SIZE+0x6>
    1ffa:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1ffc:	68e0      	ldr	r0, [r4, #12]
    1ffe:	4298      	cmp	r0, r3
    2000:	da12      	bge.n	2028 <STACK_SIZE+0x28>
    2002:	1c18      	adds	r0, r3, #0
    2004:	e010      	b.n	2028 <STACK_SIZE+0x28>
    2006:	2500      	movs	r5, #0
    2008:	68e0      	ldr	r0, [r4, #12]
    200a:	9909      	ldr	r1, [sp, #36]	; 0x24
    200c:	1a43      	subs	r3, r0, r1
    200e:	429d      	cmp	r5, r3
    2010:	daf3      	bge.n	1ffa <_printf_i+0x1f2>
    2012:	1c22      	adds	r2, r4, #0
    2014:	9805      	ldr	r0, [sp, #20]
    2016:	9906      	ldr	r1, [sp, #24]
    2018:	3219      	adds	r2, #25
    201a:	2301      	movs	r3, #1
    201c:	9e07      	ldr	r6, [sp, #28]
    201e:	47b0      	blx	r6
    2020:	3001      	adds	r0, #1
    2022:	d0dc      	beq.n	1fde <_printf_i+0x1d6>
    2024:	3501      	adds	r5, #1
    2026:	e7ef      	b.n	2008 <STACK_SIZE+0x8>
    2028:	b00b      	add	sp, #44	; 0x2c
    202a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    202c:	000035d1 	.word	0x000035d1
    2030:	000035e2 	.word	0x000035e2

00002034 <__svfiscanf_r>:
    2034:	b5f0      	push	{r4, r5, r6, r7, lr}
    2036:	4ca5      	ldr	r4, [pc, #660]	; (22cc <__svfiscanf_r+0x298>)
    2038:	1c07      	adds	r7, r0, #0
    203a:	44a5      	add	sp, r4
    203c:	9301      	str	r3, [sp, #4]
    203e:	2300      	movs	r3, #0
    2040:	9200      	str	r2, [sp, #0]
    2042:	9346      	str	r3, [sp, #280]	; 0x118
    2044:	4aa2      	ldr	r2, [pc, #648]	; (22d0 <__svfiscanf_r+0x29c>)
    2046:	9347      	str	r3, [sp, #284]	; 0x11c
    2048:	23be      	movs	r3, #190	; 0xbe
    204a:	005b      	lsls	r3, r3, #1
    204c:	1c0c      	adds	r4, r1, #0
    204e:	a943      	add	r1, sp, #268	; 0x10c
    2050:	50ca      	str	r2, [r1, r3]
    2052:	4aa0      	ldr	r2, [pc, #640]	; (22d4 <__svfiscanf_r+0x2a0>)
    2054:	23c0      	movs	r3, #192	; 0xc0
    2056:	a803      	add	r0, sp, #12
    2058:	005b      	lsls	r3, r3, #1
    205a:	9048      	str	r0, [sp, #288]	; 0x120
    205c:	50ca      	str	r2, [r1, r3]
    205e:	9a00      	ldr	r2, [sp, #0]
    2060:	7815      	ldrb	r5, [r2, #0]
    2062:	2d00      	cmp	r5, #0
    2064:	d100      	bne.n	2068 <__svfiscanf_r+0x34>
    2066:	e128      	b.n	22ba <__svfiscanf_r+0x286>
    2068:	4e9b      	ldr	r6, [pc, #620]	; (22d8 <__svfiscanf_r+0x2a4>)
    206a:	6830      	ldr	r0, [r6, #0]
    206c:	1943      	adds	r3, r0, r5
    206e:	785a      	ldrb	r2, [r3, #1]
    2070:	2308      	movs	r3, #8
    2072:	4013      	ands	r3, r2
    2074:	d01f      	beq.n	20b6 <__svfiscanf_r+0x82>
    2076:	6861      	ldr	r1, [r4, #4]
    2078:	2900      	cmp	r1, #0
    207a:	dd0f      	ble.n	209c <__svfiscanf_r+0x68>
    207c:	6823      	ldr	r3, [r4, #0]
    207e:	6830      	ldr	r0, [r6, #0]
    2080:	781a      	ldrb	r2, [r3, #0]
    2082:	1882      	adds	r2, r0, r2
    2084:	7852      	ldrb	r2, [r2, #1]
    2086:	0711      	lsls	r1, r2, #28
    2088:	d511      	bpl.n	20ae <__svfiscanf_r+0x7a>
    208a:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    208c:	3301      	adds	r3, #1
    208e:	3201      	adds	r2, #1
    2090:	9247      	str	r2, [sp, #284]	; 0x11c
    2092:	6862      	ldr	r2, [r4, #4]
    2094:	6023      	str	r3, [r4, #0]
    2096:	3a01      	subs	r2, #1
    2098:	6062      	str	r2, [r4, #4]
    209a:	e7ec      	b.n	2076 <__svfiscanf_r+0x42>
    209c:	23c0      	movs	r3, #192	; 0xc0
    209e:	005b      	lsls	r3, r3, #1
    20a0:	aa43      	add	r2, sp, #268	; 0x10c
    20a2:	58d3      	ldr	r3, [r2, r3]
    20a4:	1c38      	adds	r0, r7, #0
    20a6:	1c21      	adds	r1, r4, #0
    20a8:	4798      	blx	r3
    20aa:	2800      	cmp	r0, #0
    20ac:	d0e6      	beq.n	207c <__svfiscanf_r+0x48>
    20ae:	9e00      	ldr	r6, [sp, #0]
    20b0:	3601      	adds	r6, #1
    20b2:	9600      	str	r6, [sp, #0]
    20b4:	e7d3      	b.n	205e <__svfiscanf_r+0x2a>
    20b6:	9e00      	ldr	r6, [sp, #0]
    20b8:	3601      	adds	r6, #1
    20ba:	2d25      	cmp	r5, #37	; 0x25
    20bc:	d14c      	bne.n	2158 <__svfiscanf_r+0x124>
    20be:	9800      	ldr	r0, [sp, #0]
    20c0:	9345      	str	r3, [sp, #276]	; 0x114
    20c2:	9343      	str	r3, [sp, #268]	; 0x10c
    20c4:	7843      	ldrb	r3, [r0, #1]
    20c6:	2b2a      	cmp	r3, #42	; 0x2a
    20c8:	d103      	bne.n	20d2 <__svfiscanf_r+0x9e>
    20ca:	2310      	movs	r3, #16
    20cc:	1c06      	adds	r6, r0, #0
    20ce:	9343      	str	r3, [sp, #268]	; 0x10c
    20d0:	3602      	adds	r6, #2
    20d2:	1c35      	adds	r5, r6, #0
    20d4:	7829      	ldrb	r1, [r5, #0]
    20d6:	1c0b      	adds	r3, r1, #0
    20d8:	3b30      	subs	r3, #48	; 0x30
    20da:	2b09      	cmp	r3, #9
    20dc:	d807      	bhi.n	20ee <__svfiscanf_r+0xba>
    20de:	9a45      	ldr	r2, [sp, #276]	; 0x114
    20e0:	230a      	movs	r3, #10
    20e2:	4353      	muls	r3, r2
    20e4:	3b30      	subs	r3, #48	; 0x30
    20e6:	1859      	adds	r1, r3, r1
    20e8:	9145      	str	r1, [sp, #276]	; 0x114
    20ea:	3501      	adds	r5, #1
    20ec:	e7f2      	b.n	20d4 <__svfiscanf_r+0xa0>
    20ee:	4e7b      	ldr	r6, [pc, #492]	; (22dc <__svfiscanf_r+0x2a8>)
    20f0:	2203      	movs	r2, #3
    20f2:	1c30      	adds	r0, r6, #0
    20f4:	f000 fd70 	bl	2bd8 <memchr>
    20f8:	2800      	cmp	r0, #0
    20fa:	d006      	beq.n	210a <__svfiscanf_r+0xd6>
    20fc:	1b86      	subs	r6, r0, r6
    20fe:	9b43      	ldr	r3, [sp, #268]	; 0x10c
    2100:	2001      	movs	r0, #1
    2102:	40b0      	lsls	r0, r6
    2104:	4318      	orrs	r0, r3
    2106:	9043      	str	r0, [sp, #268]	; 0x10c
    2108:	3501      	adds	r5, #1
    210a:	1c6e      	adds	r6, r5, #1
    210c:	782d      	ldrb	r5, [r5, #0]
    210e:	2d67      	cmp	r5, #103	; 0x67
    2110:	d80f      	bhi.n	2132 <__svfiscanf_r+0xfe>
    2112:	2d65      	cmp	r5, #101	; 0x65
    2114:	d277      	bcs.n	2206 <__svfiscanf_r+0x1d2>
    2116:	2d5b      	cmp	r5, #91	; 0x5b
    2118:	d051      	beq.n	21be <__svfiscanf_r+0x18a>
    211a:	d805      	bhi.n	2128 <__svfiscanf_r+0xf4>
    211c:	2d00      	cmp	r5, #0
    211e:	d100      	bne.n	2122 <__svfiscanf_r+0xee>
    2120:	e0cd      	b.n	22be <__svfiscanf_r+0x28a>
    2122:	2d25      	cmp	r5, #37	; 0x25
    2124:	d018      	beq.n	2158 <__svfiscanf_r+0x124>
    2126:	e070      	b.n	220a <__svfiscanf_r+0x1d6>
    2128:	2d63      	cmp	r5, #99	; 0x63
    212a:	d054      	beq.n	21d6 <__svfiscanf_r+0x1a2>
    212c:	2d64      	cmp	r5, #100	; 0x64
    212e:	d03d      	beq.n	21ac <__svfiscanf_r+0x178>
    2130:	e06b      	b.n	220a <__svfiscanf_r+0x1d6>
    2132:	2d70      	cmp	r5, #112	; 0x70
    2134:	d02f      	beq.n	2196 <__svfiscanf_r+0x162>
    2136:	d807      	bhi.n	2148 <__svfiscanf_r+0x114>
    2138:	2d6e      	cmp	r5, #110	; 0x6e
    213a:	d052      	beq.n	21e2 <__svfiscanf_r+0x1ae>
    213c:	d838      	bhi.n	21b0 <__svfiscanf_r+0x17c>
    213e:	2d69      	cmp	r5, #105	; 0x69
    2140:	d163      	bne.n	220a <__svfiscanf_r+0x1d6>
    2142:	2300      	movs	r3, #0
    2144:	9344      	str	r3, [sp, #272]	; 0x110
    2146:	e038      	b.n	21ba <__svfiscanf_r+0x186>
    2148:	2d75      	cmp	r5, #117	; 0x75
    214a:	d02f      	beq.n	21ac <__svfiscanf_r+0x178>
    214c:	2d78      	cmp	r5, #120	; 0x78
    214e:	d026      	beq.n	219e <__svfiscanf_r+0x16a>
    2150:	2d73      	cmp	r5, #115	; 0x73
    2152:	d15a      	bne.n	220a <__svfiscanf_r+0x1d6>
    2154:	2302      	movs	r3, #2
    2156:	e03c      	b.n	21d2 <__svfiscanf_r+0x19e>
    2158:	6860      	ldr	r0, [r4, #4]
    215a:	2800      	cmp	r0, #0
    215c:	dd0d      	ble.n	217a <__svfiscanf_r+0x146>
    215e:	6823      	ldr	r3, [r4, #0]
    2160:	781a      	ldrb	r2, [r3, #0]
    2162:	42aa      	cmp	r2, r5
    2164:	d000      	beq.n	2168 <__svfiscanf_r+0x134>
    2166:	e0a8      	b.n	22ba <__svfiscanf_r+0x286>
    2168:	3301      	adds	r3, #1
    216a:	6862      	ldr	r2, [r4, #4]
    216c:	6023      	str	r3, [r4, #0]
    216e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
    2170:	3a01      	subs	r2, #1
    2172:	3301      	adds	r3, #1
    2174:	6062      	str	r2, [r4, #4]
    2176:	9347      	str	r3, [sp, #284]	; 0x11c
    2178:	e79b      	b.n	20b2 <__svfiscanf_r+0x7e>
    217a:	23c0      	movs	r3, #192	; 0xc0
    217c:	a943      	add	r1, sp, #268	; 0x10c
    217e:	005b      	lsls	r3, r3, #1
    2180:	58cb      	ldr	r3, [r1, r3]
    2182:	1c38      	adds	r0, r7, #0
    2184:	1c21      	adds	r1, r4, #0
    2186:	4798      	blx	r3
    2188:	2800      	cmp	r0, #0
    218a:	d0e8      	beq.n	215e <__svfiscanf_r+0x12a>
    218c:	9846      	ldr	r0, [sp, #280]	; 0x118
    218e:	2800      	cmp	r0, #0
    2190:	d000      	beq.n	2194 <__svfiscanf_r+0x160>
    2192:	e08e      	b.n	22b2 <__svfiscanf_r+0x27e>
    2194:	e093      	b.n	22be <__svfiscanf_r+0x28a>
    2196:	9a43      	ldr	r2, [sp, #268]	; 0x10c
    2198:	2320      	movs	r3, #32
    219a:	4313      	orrs	r3, r2
    219c:	9343      	str	r3, [sp, #268]	; 0x10c
    219e:	9843      	ldr	r0, [sp, #268]	; 0x10c
    21a0:	2380      	movs	r3, #128	; 0x80
    21a2:	009b      	lsls	r3, r3, #2
    21a4:	4303      	orrs	r3, r0
    21a6:	9343      	str	r3, [sp, #268]	; 0x10c
    21a8:	2310      	movs	r3, #16
    21aa:	e002      	b.n	21b2 <__svfiscanf_r+0x17e>
    21ac:	230a      	movs	r3, #10
    21ae:	e000      	b.n	21b2 <__svfiscanf_r+0x17e>
    21b0:	2308      	movs	r3, #8
    21b2:	9344      	str	r3, [sp, #272]	; 0x110
    21b4:	2304      	movs	r3, #4
    21b6:	2d6e      	cmp	r5, #110	; 0x6e
    21b8:	dc0b      	bgt.n	21d2 <__svfiscanf_r+0x19e>
    21ba:	2303      	movs	r3, #3
    21bc:	e009      	b.n	21d2 <__svfiscanf_r+0x19e>
    21be:	1c31      	adds	r1, r6, #0
    21c0:	a803      	add	r0, sp, #12
    21c2:	f000 fe7d 	bl	2ec0 <__sccl>
    21c6:	9943      	ldr	r1, [sp, #268]	; 0x10c
    21c8:	2340      	movs	r3, #64	; 0x40
    21ca:	430b      	orrs	r3, r1
    21cc:	9343      	str	r3, [sp, #268]	; 0x10c
    21ce:	1c06      	adds	r6, r0, #0
    21d0:	2301      	movs	r3, #1
    21d2:	9349      	str	r3, [sp, #292]	; 0x124
    21d4:	e01d      	b.n	2212 <__svfiscanf_r+0x1de>
    21d6:	9a43      	ldr	r2, [sp, #268]	; 0x10c
    21d8:	2340      	movs	r3, #64	; 0x40
    21da:	4313      	orrs	r3, r2
    21dc:	9343      	str	r3, [sp, #268]	; 0x10c
    21de:	2300      	movs	r3, #0
    21e0:	e7f7      	b.n	21d2 <__svfiscanf_r+0x19e>
    21e2:	9943      	ldr	r1, [sp, #268]	; 0x10c
    21e4:	06cb      	lsls	r3, r1, #27
    21e6:	d500      	bpl.n	21ea <__svfiscanf_r+0x1b6>
    21e8:	e763      	b.n	20b2 <__svfiscanf_r+0x7e>
    21ea:	9b01      	ldr	r3, [sp, #4]
    21ec:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    21ee:	07c8      	lsls	r0, r1, #31
    21f0:	d504      	bpl.n	21fc <__svfiscanf_r+0x1c8>
    21f2:	1d19      	adds	r1, r3, #4
    21f4:	9101      	str	r1, [sp, #4]
    21f6:	681b      	ldr	r3, [r3, #0]
    21f8:	801a      	strh	r2, [r3, #0]
    21fa:	e75a      	b.n	20b2 <__svfiscanf_r+0x7e>
    21fc:	1d19      	adds	r1, r3, #4
    21fe:	9101      	str	r1, [sp, #4]
    2200:	681b      	ldr	r3, [r3, #0]
    2202:	601a      	str	r2, [r3, #0]
    2204:	e755      	b.n	20b2 <__svfiscanf_r+0x7e>
    2206:	2305      	movs	r3, #5
    2208:	e7e3      	b.n	21d2 <__svfiscanf_r+0x19e>
    220a:	2303      	movs	r3, #3
    220c:	9349      	str	r3, [sp, #292]	; 0x124
    220e:	230a      	movs	r3, #10
    2210:	9344      	str	r3, [sp, #272]	; 0x110
    2212:	6861      	ldr	r1, [r4, #4]
    2214:	2900      	cmp	r1, #0
    2216:	dd03      	ble.n	2220 <__svfiscanf_r+0x1ec>
    2218:	9a43      	ldr	r2, [sp, #268]	; 0x10c
    221a:	0652      	lsls	r2, r2, #25
    221c:	d514      	bpl.n	2248 <__svfiscanf_r+0x214>
    221e:	e01b      	b.n	2258 <__svfiscanf_r+0x224>
    2220:	23c0      	movs	r3, #192	; 0xc0
    2222:	a843      	add	r0, sp, #268	; 0x10c
    2224:	005b      	lsls	r3, r3, #1
    2226:	58c3      	ldr	r3, [r0, r3]
    2228:	1c21      	adds	r1, r4, #0
    222a:	1c38      	adds	r0, r7, #0
    222c:	4798      	blx	r3
    222e:	2800      	cmp	r0, #0
    2230:	d0f2      	beq.n	2218 <__svfiscanf_r+0x1e4>
    2232:	e7ab      	b.n	218c <__svfiscanf_r+0x158>
    2234:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    2236:	3201      	adds	r2, #1
    2238:	9247      	str	r2, [sp, #284]	; 0x11c
    223a:	6862      	ldr	r2, [r4, #4]
    223c:	3a01      	subs	r2, #1
    223e:	6062      	str	r2, [r4, #4]
    2240:	2a00      	cmp	r2, #0
    2242:	dd13      	ble.n	226c <__svfiscanf_r+0x238>
    2244:	3301      	adds	r3, #1
    2246:	6023      	str	r3, [r4, #0]
    2248:	6823      	ldr	r3, [r4, #0]
    224a:	4923      	ldr	r1, [pc, #140]	; (22d8 <__svfiscanf_r+0x2a4>)
    224c:	781a      	ldrb	r2, [r3, #0]
    224e:	6809      	ldr	r1, [r1, #0]
    2250:	188a      	adds	r2, r1, r2
    2252:	7852      	ldrb	r2, [r2, #1]
    2254:	0710      	lsls	r0, r2, #28
    2256:	d4ed      	bmi.n	2234 <__svfiscanf_r+0x200>
    2258:	9b49      	ldr	r3, [sp, #292]	; 0x124
    225a:	2b02      	cmp	r3, #2
    225c:	dc10      	bgt.n	2280 <__svfiscanf_r+0x24c>
    225e:	1c38      	adds	r0, r7, #0
    2260:	a943      	add	r1, sp, #268	; 0x10c
    2262:	1c22      	adds	r2, r4, #0
    2264:	ab01      	add	r3, sp, #4
    2266:	f000 f865 	bl	2334 <_scanf_chars>
    226a:	e01c      	b.n	22a6 <__svfiscanf_r+0x272>
    226c:	23c0      	movs	r3, #192	; 0xc0
    226e:	a943      	add	r1, sp, #268	; 0x10c
    2270:	005b      	lsls	r3, r3, #1
    2272:	58cb      	ldr	r3, [r1, r3]
    2274:	1c38      	adds	r0, r7, #0
    2276:	1c21      	adds	r1, r4, #0
    2278:	4798      	blx	r3
    227a:	2800      	cmp	r0, #0
    227c:	d0e4      	beq.n	2248 <__svfiscanf_r+0x214>
    227e:	e785      	b.n	218c <__svfiscanf_r+0x158>
    2280:	2b04      	cmp	r3, #4
    2282:	dc06      	bgt.n	2292 <__svfiscanf_r+0x25e>
    2284:	1c38      	adds	r0, r7, #0
    2286:	a943      	add	r1, sp, #268	; 0x10c
    2288:	1c22      	adds	r2, r4, #0
    228a:	ab01      	add	r3, sp, #4
    228c:	f000 f8b6 	bl	23fc <_scanf_i>
    2290:	e009      	b.n	22a6 <__svfiscanf_r+0x272>
    2292:	4b13      	ldr	r3, [pc, #76]	; (22e0 <__svfiscanf_r+0x2ac>)
    2294:	2b00      	cmp	r3, #0
    2296:	d100      	bne.n	229a <__svfiscanf_r+0x266>
    2298:	e70b      	b.n	20b2 <__svfiscanf_r+0x7e>
    229a:	1c38      	adds	r0, r7, #0
    229c:	a943      	add	r1, sp, #268	; 0x10c
    229e:	1c22      	adds	r2, r4, #0
    22a0:	ab01      	add	r3, sp, #4
    22a2:	e000      	b.n	22a6 <__svfiscanf_r+0x272>
    22a4:	bf00      	nop
    22a6:	2801      	cmp	r0, #1
    22a8:	d007      	beq.n	22ba <__svfiscanf_r+0x286>
    22aa:	2802      	cmp	r0, #2
    22ac:	d000      	beq.n	22b0 <__svfiscanf_r+0x27c>
    22ae:	e700      	b.n	20b2 <__svfiscanf_r+0x7e>
    22b0:	e76c      	b.n	218c <__svfiscanf_r+0x158>
    22b2:	89a3      	ldrh	r3, [r4, #12]
    22b4:	0659      	lsls	r1, r3, #25
    22b6:	d504      	bpl.n	22c2 <__svfiscanf_r+0x28e>
    22b8:	e001      	b.n	22be <__svfiscanf_r+0x28a>
    22ba:	9846      	ldr	r0, [sp, #280]	; 0x118
    22bc:	e001      	b.n	22c2 <__svfiscanf_r+0x28e>
    22be:	2001      	movs	r0, #1
    22c0:	4240      	negs	r0, r0
    22c2:	23a5      	movs	r3, #165	; 0xa5
    22c4:	009b      	lsls	r3, r3, #2
    22c6:	449d      	add	sp, r3
    22c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    22ca:	46c0      	nop			; (mov r8, r8)
    22cc:	fffffd6c 	.word	0xfffffd6c
    22d0:	00003249 	.word	0x00003249
    22d4:	00002d8d 	.word	0x00002d8d
    22d8:	20000070 	.word	0x20000070
    22dc:	000035c6 	.word	0x000035c6
    22e0:	00000000 	.word	0x00000000

000022e4 <_vfiscanf_r>:
    22e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    22e6:	1c05      	adds	r5, r0, #0
    22e8:	1c0c      	adds	r4, r1, #0
    22ea:	1c17      	adds	r7, r2, #0
    22ec:	1c1e      	adds	r6, r3, #0
    22ee:	2800      	cmp	r0, #0
    22f0:	d004      	beq.n	22fc <_vfiscanf_r+0x18>
    22f2:	6983      	ldr	r3, [r0, #24]
    22f4:	2b00      	cmp	r3, #0
    22f6:	d101      	bne.n	22fc <_vfiscanf_r+0x18>
    22f8:	f000 fb66 	bl	29c8 <__sinit>
    22fc:	4b0a      	ldr	r3, [pc, #40]	; (2328 <_vfiscanf_r+0x44>)
    22fe:	429c      	cmp	r4, r3
    2300:	d101      	bne.n	2306 <_vfiscanf_r+0x22>
    2302:	686c      	ldr	r4, [r5, #4]
    2304:	e008      	b.n	2318 <_vfiscanf_r+0x34>
    2306:	4b09      	ldr	r3, [pc, #36]	; (232c <_vfiscanf_r+0x48>)
    2308:	429c      	cmp	r4, r3
    230a:	d101      	bne.n	2310 <_vfiscanf_r+0x2c>
    230c:	68ac      	ldr	r4, [r5, #8]
    230e:	e003      	b.n	2318 <_vfiscanf_r+0x34>
    2310:	4b07      	ldr	r3, [pc, #28]	; (2330 <_vfiscanf_r+0x4c>)
    2312:	429c      	cmp	r4, r3
    2314:	d100      	bne.n	2318 <_vfiscanf_r+0x34>
    2316:	68ec      	ldr	r4, [r5, #12]
    2318:	1c28      	adds	r0, r5, #0
    231a:	1c3a      	adds	r2, r7, #0
    231c:	1c33      	adds	r3, r6, #0
    231e:	1c21      	adds	r1, r4, #0
    2320:	f7ff fe88 	bl	2034 <__svfiscanf_r>
    2324:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2326:	46c0      	nop			; (mov r8, r8)
    2328:	0000371c 	.word	0x0000371c
    232c:	0000373c 	.word	0x0000373c
    2330:	0000375c 	.word	0x0000375c

00002334 <_scanf_chars>:
    2334:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2336:	1c15      	adds	r5, r2, #0
    2338:	688a      	ldr	r2, [r1, #8]
    233a:	9001      	str	r0, [sp, #4]
    233c:	1c0c      	adds	r4, r1, #0
    233e:	2a00      	cmp	r2, #0
    2340:	d106      	bne.n	2350 <_scanf_chars+0x1c>
    2342:	698a      	ldr	r2, [r1, #24]
    2344:	1e51      	subs	r1, r2, #1
    2346:	418a      	sbcs	r2, r1
    2348:	4252      	negs	r2, r2
    234a:	2101      	movs	r1, #1
    234c:	430a      	orrs	r2, r1
    234e:	60a2      	str	r2, [r4, #8]
    2350:	6822      	ldr	r2, [r4, #0]
    2352:	06d2      	lsls	r2, r2, #27
    2354:	d403      	bmi.n	235e <_scanf_chars+0x2a>
    2356:	681a      	ldr	r2, [r3, #0]
    2358:	1d11      	adds	r1, r2, #4
    235a:	6019      	str	r1, [r3, #0]
    235c:	6817      	ldr	r7, [r2, #0]
    235e:	2600      	movs	r6, #0
    2360:	69a0      	ldr	r0, [r4, #24]
    2362:	2800      	cmp	r0, #0
    2364:	d11d      	bne.n	23a2 <_scanf_chars+0x6e>
    2366:	6823      	ldr	r3, [r4, #0]
    2368:	3601      	adds	r6, #1
    236a:	06db      	lsls	r3, r3, #27
    236c:	d403      	bmi.n	2376 <_scanf_chars+0x42>
    236e:	682a      	ldr	r2, [r5, #0]
    2370:	7813      	ldrb	r3, [r2, #0]
    2372:	703b      	strb	r3, [r7, #0]
    2374:	3701      	adds	r7, #1
    2376:	682a      	ldr	r2, [r5, #0]
    2378:	686b      	ldr	r3, [r5, #4]
    237a:	3201      	adds	r2, #1
    237c:	602a      	str	r2, [r5, #0]
    237e:	68a2      	ldr	r2, [r4, #8]
    2380:	3b01      	subs	r3, #1
    2382:	3a01      	subs	r2, #1
    2384:	606b      	str	r3, [r5, #4]
    2386:	60a2      	str	r2, [r4, #8]
    2388:	2a00      	cmp	r2, #0
    238a:	d025      	beq.n	23d8 <_scanf_chars+0xa4>
    238c:	2b00      	cmp	r3, #0
    238e:	dce7      	bgt.n	2360 <_scanf_chars+0x2c>
    2390:	23c0      	movs	r3, #192	; 0xc0
    2392:	005b      	lsls	r3, r3, #1
    2394:	58e3      	ldr	r3, [r4, r3]
    2396:	9801      	ldr	r0, [sp, #4]
    2398:	1c29      	adds	r1, r5, #0
    239a:	4798      	blx	r3
    239c:	2800      	cmp	r0, #0
    239e:	d0df      	beq.n	2360 <_scanf_chars+0x2c>
    23a0:	e01a      	b.n	23d8 <_scanf_chars+0xa4>
    23a2:	2801      	cmp	r0, #1
    23a4:	d108      	bne.n	23b8 <_scanf_chars+0x84>
    23a6:	682a      	ldr	r2, [r5, #0]
    23a8:	7813      	ldrb	r3, [r2, #0]
    23aa:	6962      	ldr	r2, [r4, #20]
    23ac:	5cd3      	ldrb	r3, [r2, r3]
    23ae:	2b00      	cmp	r3, #0
    23b0:	d1d9      	bne.n	2366 <_scanf_chars+0x32>
    23b2:	2e00      	cmp	r6, #0
    23b4:	d01f      	beq.n	23f6 <_scanf_chars+0xc2>
    23b6:	e00f      	b.n	23d8 <_scanf_chars+0xa4>
    23b8:	2802      	cmp	r0, #2
    23ba:	d002      	beq.n	23c2 <_scanf_chars+0x8e>
    23bc:	2e00      	cmp	r6, #0
    23be:	d009      	beq.n	23d4 <_scanf_chars+0xa0>
    23c0:	e00a      	b.n	23d8 <_scanf_chars+0xa4>
    23c2:	682a      	ldr	r2, [r5, #0]
    23c4:	7813      	ldrb	r3, [r2, #0]
    23c6:	4a0c      	ldr	r2, [pc, #48]	; (23f8 <_scanf_chars+0xc4>)
    23c8:	6812      	ldr	r2, [r2, #0]
    23ca:	18d3      	adds	r3, r2, r3
    23cc:	785b      	ldrb	r3, [r3, #1]
    23ce:	071a      	lsls	r2, r3, #28
    23d0:	d5c9      	bpl.n	2366 <_scanf_chars+0x32>
    23d2:	e7f3      	b.n	23bc <_scanf_chars+0x88>
    23d4:	2801      	cmp	r0, #1
    23d6:	d00e      	beq.n	23f6 <_scanf_chars+0xc2>
    23d8:	6822      	ldr	r2, [r4, #0]
    23da:	2310      	movs	r3, #16
    23dc:	4013      	ands	r3, r2
    23de:	d106      	bne.n	23ee <_scanf_chars+0xba>
    23e0:	68e2      	ldr	r2, [r4, #12]
    23e2:	3201      	adds	r2, #1
    23e4:	60e2      	str	r2, [r4, #12]
    23e6:	69a2      	ldr	r2, [r4, #24]
    23e8:	2a00      	cmp	r2, #0
    23ea:	d000      	beq.n	23ee <_scanf_chars+0xba>
    23ec:	703b      	strb	r3, [r7, #0]
    23ee:	6923      	ldr	r3, [r4, #16]
    23f0:	2000      	movs	r0, #0
    23f2:	199e      	adds	r6, r3, r6
    23f4:	6126      	str	r6, [r4, #16]
    23f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    23f8:	20000070 	.word	0x20000070

000023fc <_scanf_i>:
    23fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    23fe:	1c15      	adds	r5, r2, #0
    2400:	b08b      	sub	sp, #44	; 0x2c
    2402:	4a77      	ldr	r2, [pc, #476]	; (25e0 <_scanf_i+0x1e4>)
    2404:	9004      	str	r0, [sp, #16]
    2406:	9302      	str	r3, [sp, #8]
    2408:	ab07      	add	r3, sp, #28
    240a:	cac1      	ldmia	r2!, {r0, r6, r7}
    240c:	c3c1      	stmia	r3!, {r0, r6, r7}
    240e:	6988      	ldr	r0, [r1, #24]
    2410:	1c0c      	adds	r4, r1, #0
    2412:	2803      	cmp	r0, #3
    2414:	d102      	bne.n	241c <_scanf_i+0x20>
    2416:	4e73      	ldr	r6, [pc, #460]	; (25e4 <_scanf_i+0x1e8>)
    2418:	9605      	str	r6, [sp, #20]
    241a:	e001      	b.n	2420 <_scanf_i+0x24>
    241c:	4f72      	ldr	r7, [pc, #456]	; (25e8 <_scanf_i+0x1ec>)
    241e:	9705      	str	r7, [sp, #20]
    2420:	68a3      	ldr	r3, [r4, #8]
    2422:	2600      	movs	r6, #0
    2424:	22ae      	movs	r2, #174	; 0xae
    2426:	1e59      	subs	r1, r3, #1
    2428:	9603      	str	r6, [sp, #12]
    242a:	0052      	lsls	r2, r2, #1
    242c:	4291      	cmp	r1, r2
    242e:	d905      	bls.n	243c <_scanf_i+0x40>
    2430:	3b5e      	subs	r3, #94	; 0x5e
    2432:	3bff      	subs	r3, #255	; 0xff
    2434:	9303      	str	r3, [sp, #12]
    2436:	235e      	movs	r3, #94	; 0x5e
    2438:	33ff      	adds	r3, #255	; 0xff
    243a:	60a3      	str	r3, [r4, #8]
    243c:	6820      	ldr	r0, [r4, #0]
    243e:	23d0      	movs	r3, #208	; 0xd0
    2440:	1c27      	adds	r7, r4, #0
    2442:	011b      	lsls	r3, r3, #4
    2444:	371c      	adds	r7, #28
    2446:	4303      	orrs	r3, r0
    2448:	9701      	str	r7, [sp, #4]
    244a:	9700      	str	r7, [sp, #0]
    244c:	6023      	str	r3, [r4, #0]
    244e:	2700      	movs	r7, #0
    2450:	aa07      	add	r2, sp, #28
    2452:	00bb      	lsls	r3, r7, #2
    2454:	5898      	ldr	r0, [r3, r2]
    2456:	682a      	ldr	r2, [r5, #0]
    2458:	7811      	ldrb	r1, [r2, #0]
    245a:	2202      	movs	r2, #2
    245c:	f000 fbbc 	bl	2bd8 <memchr>
    2460:	2800      	cmp	r0, #0
    2462:	d03a      	beq.n	24da <_scanf_i+0xde>
    2464:	2f01      	cmp	r7, #1
    2466:	d10d      	bne.n	2484 <_scanf_i+0x88>
    2468:	6863      	ldr	r3, [r4, #4]
    246a:	2b00      	cmp	r3, #0
    246c:	d106      	bne.n	247c <_scanf_i+0x80>
    246e:	2308      	movs	r3, #8
    2470:	6826      	ldr	r6, [r4, #0]
    2472:	6063      	str	r3, [r4, #4]
    2474:	2380      	movs	r3, #128	; 0x80
    2476:	009b      	lsls	r3, r3, #2
    2478:	4333      	orrs	r3, r6
    247a:	6023      	str	r3, [r4, #0]
    247c:	4b5b      	ldr	r3, [pc, #364]	; (25ec <_scanf_i+0x1f0>)
    247e:	6820      	ldr	r0, [r4, #0]
    2480:	4003      	ands	r3, r0
    2482:	e00e      	b.n	24a2 <_scanf_i+0xa6>
    2484:	2f02      	cmp	r7, #2
    2486:	d10d      	bne.n	24a4 <_scanf_i+0xa8>
    2488:	6823      	ldr	r3, [r4, #0]
    248a:	21c0      	movs	r1, #192	; 0xc0
    248c:	00c9      	lsls	r1, r1, #3
    248e:	2280      	movs	r2, #128	; 0x80
    2490:	4019      	ands	r1, r3
    2492:	0092      	lsls	r2, r2, #2
    2494:	4291      	cmp	r1, r2
    2496:	d123      	bne.n	24e0 <_scanf_i+0xe4>
    2498:	2210      	movs	r2, #16
    249a:	6062      	str	r2, [r4, #4]
    249c:	2280      	movs	r2, #128	; 0x80
    249e:	0052      	lsls	r2, r2, #1
    24a0:	4313      	orrs	r3, r2
    24a2:	6023      	str	r3, [r4, #0]
    24a4:	68a3      	ldr	r3, [r4, #8]
    24a6:	1e5a      	subs	r2, r3, #1
    24a8:	60a2      	str	r2, [r4, #8]
    24aa:	2b00      	cmp	r3, #0
    24ac:	d015      	beq.n	24da <_scanf_i+0xde>
    24ae:	682b      	ldr	r3, [r5, #0]
    24b0:	9900      	ldr	r1, [sp, #0]
    24b2:	1c5a      	adds	r2, r3, #1
    24b4:	602a      	str	r2, [r5, #0]
    24b6:	781b      	ldrb	r3, [r3, #0]
    24b8:	9e00      	ldr	r6, [sp, #0]
    24ba:	700b      	strb	r3, [r1, #0]
    24bc:	686b      	ldr	r3, [r5, #4]
    24be:	3601      	adds	r6, #1
    24c0:	3b01      	subs	r3, #1
    24c2:	606b      	str	r3, [r5, #4]
    24c4:	9600      	str	r6, [sp, #0]
    24c6:	2b00      	cmp	r3, #0
    24c8:	dc07      	bgt.n	24da <_scanf_i+0xde>
    24ca:	23c0      	movs	r3, #192	; 0xc0
    24cc:	005b      	lsls	r3, r3, #1
    24ce:	58e3      	ldr	r3, [r4, r3]
    24d0:	9804      	ldr	r0, [sp, #16]
    24d2:	1c29      	adds	r1, r5, #0
    24d4:	4798      	blx	r3
    24d6:	2800      	cmp	r0, #0
    24d8:	d143      	bne.n	2562 <_scanf_i+0x166>
    24da:	3701      	adds	r7, #1
    24dc:	2f03      	cmp	r7, #3
    24de:	d1b7      	bne.n	2450 <_scanf_i+0x54>
    24e0:	6862      	ldr	r2, [r4, #4]
    24e2:	2a00      	cmp	r2, #0
    24e4:	d101      	bne.n	24ea <_scanf_i+0xee>
    24e6:	230a      	movs	r3, #10
    24e8:	6063      	str	r3, [r4, #4]
    24ea:	6863      	ldr	r3, [r4, #4]
    24ec:	2110      	movs	r1, #16
    24ee:	1ac9      	subs	r1, r1, r3
    24f0:	4b3f      	ldr	r3, [pc, #252]	; (25f0 <_scanf_i+0x1f4>)
    24f2:	6960      	ldr	r0, [r4, #20]
    24f4:	18c9      	adds	r1, r1, r3
    24f6:	f000 fce3 	bl	2ec0 <__sccl>
    24fa:	9e00      	ldr	r6, [sp, #0]
    24fc:	2700      	movs	r7, #0
    24fe:	68a3      	ldr	r3, [r4, #8]
    2500:	2b00      	cmp	r3, #0
    2502:	d02f      	beq.n	2564 <_scanf_i+0x168>
    2504:	682a      	ldr	r2, [r5, #0]
    2506:	6961      	ldr	r1, [r4, #20]
    2508:	7810      	ldrb	r0, [r2, #0]
    250a:	5c09      	ldrb	r1, [r1, r0]
    250c:	2900      	cmp	r1, #0
    250e:	d029      	beq.n	2564 <_scanf_i+0x168>
    2510:	6821      	ldr	r1, [r4, #0]
    2512:	2830      	cmp	r0, #48	; 0x30
    2514:	d10a      	bne.n	252c <_scanf_i+0x130>
    2516:	0508      	lsls	r0, r1, #20
    2518:	d508      	bpl.n	252c <_scanf_i+0x130>
    251a:	9903      	ldr	r1, [sp, #12]
    251c:	3701      	adds	r7, #1
    251e:	2900      	cmp	r1, #0
    2520:	d00a      	beq.n	2538 <_scanf_i+0x13c>
    2522:	3901      	subs	r1, #1
    2524:	3301      	adds	r3, #1
    2526:	9103      	str	r1, [sp, #12]
    2528:	60a3      	str	r3, [r4, #8]
    252a:	e005      	b.n	2538 <_scanf_i+0x13c>
    252c:	4b31      	ldr	r3, [pc, #196]	; (25f4 <_scanf_i+0x1f8>)
    252e:	4019      	ands	r1, r3
    2530:	6021      	str	r1, [r4, #0]
    2532:	7813      	ldrb	r3, [r2, #0]
    2534:	7033      	strb	r3, [r6, #0]
    2536:	3601      	adds	r6, #1
    2538:	686b      	ldr	r3, [r5, #4]
    253a:	3b01      	subs	r3, #1
    253c:	606b      	str	r3, [r5, #4]
    253e:	2b00      	cmp	r3, #0
    2540:	dd03      	ble.n	254a <_scanf_i+0x14e>
    2542:	682b      	ldr	r3, [r5, #0]
    2544:	3301      	adds	r3, #1
    2546:	602b      	str	r3, [r5, #0]
    2548:	e007      	b.n	255a <_scanf_i+0x15e>
    254a:	23c0      	movs	r3, #192	; 0xc0
    254c:	005b      	lsls	r3, r3, #1
    254e:	58e3      	ldr	r3, [r4, r3]
    2550:	9804      	ldr	r0, [sp, #16]
    2552:	1c29      	adds	r1, r5, #0
    2554:	4798      	blx	r3
    2556:	2800      	cmp	r0, #0
    2558:	d104      	bne.n	2564 <_scanf_i+0x168>
    255a:	68a3      	ldr	r3, [r4, #8]
    255c:	3b01      	subs	r3, #1
    255e:	60a3      	str	r3, [r4, #8]
    2560:	e7cd      	b.n	24fe <_scanf_i+0x102>
    2562:	2700      	movs	r7, #0
    2564:	6822      	ldr	r2, [r4, #0]
    2566:	05d2      	lsls	r2, r2, #23
    2568:	d50d      	bpl.n	2586 <_scanf_i+0x18a>
    256a:	9b01      	ldr	r3, [sp, #4]
    256c:	429e      	cmp	r6, r3
    256e:	d907      	bls.n	2580 <_scanf_i+0x184>
    2570:	23be      	movs	r3, #190	; 0xbe
    2572:	3e01      	subs	r6, #1
    2574:	005b      	lsls	r3, r3, #1
    2576:	7831      	ldrb	r1, [r6, #0]
    2578:	58e3      	ldr	r3, [r4, r3]
    257a:	9804      	ldr	r0, [sp, #16]
    257c:	1c2a      	adds	r2, r5, #0
    257e:	4798      	blx	r3
    2580:	9d01      	ldr	r5, [sp, #4]
    2582:	42ae      	cmp	r6, r5
    2584:	d028      	beq.n	25d8 <_scanf_i+0x1dc>
    2586:	6820      	ldr	r0, [r4, #0]
    2588:	2210      	movs	r2, #16
    258a:	4002      	ands	r2, r0
    258c:	d11c      	bne.n	25c8 <_scanf_i+0x1cc>
    258e:	7032      	strb	r2, [r6, #0]
    2590:	6863      	ldr	r3, [r4, #4]
    2592:	9d05      	ldr	r5, [sp, #20]
    2594:	9804      	ldr	r0, [sp, #16]
    2596:	9901      	ldr	r1, [sp, #4]
    2598:	47a8      	blx	r5
    259a:	9d02      	ldr	r5, [sp, #8]
    259c:	6822      	ldr	r2, [r4, #0]
    259e:	682b      	ldr	r3, [r5, #0]
    25a0:	0691      	lsls	r1, r2, #26
    25a2:	d501      	bpl.n	25a8 <_scanf_i+0x1ac>
    25a4:	1d1a      	adds	r2, r3, #4
    25a6:	e009      	b.n	25bc <_scanf_i+0x1c0>
    25a8:	07d5      	lsls	r5, r2, #31
    25aa:	d505      	bpl.n	25b8 <_scanf_i+0x1bc>
    25ac:	9d02      	ldr	r5, [sp, #8]
    25ae:	1d1a      	adds	r2, r3, #4
    25b0:	602a      	str	r2, [r5, #0]
    25b2:	681b      	ldr	r3, [r3, #0]
    25b4:	8018      	strh	r0, [r3, #0]
    25b6:	e004      	b.n	25c2 <_scanf_i+0x1c6>
    25b8:	9d02      	ldr	r5, [sp, #8]
    25ba:	1d1a      	adds	r2, r3, #4
    25bc:	602a      	str	r2, [r5, #0]
    25be:	681b      	ldr	r3, [r3, #0]
    25c0:	6018      	str	r0, [r3, #0]
    25c2:	68e3      	ldr	r3, [r4, #12]
    25c4:	3301      	adds	r3, #1
    25c6:	60e3      	str	r3, [r4, #12]
    25c8:	9d01      	ldr	r5, [sp, #4]
    25ca:	2000      	movs	r0, #0
    25cc:	1b76      	subs	r6, r6, r5
    25ce:	19f7      	adds	r7, r6, r7
    25d0:	6926      	ldr	r6, [r4, #16]
    25d2:	19f7      	adds	r7, r6, r7
    25d4:	6127      	str	r7, [r4, #16]
    25d6:	e000      	b.n	25da <_scanf_i+0x1de>
    25d8:	2001      	movs	r0, #1
    25da:	b00b      	add	sp, #44	; 0x2c
    25dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25de:	46c0      	nop			; (mov r8, r8)
    25e0:	000035f4 	.word	0x000035f4
    25e4:	00002fc1 	.word	0x00002fc1
    25e8:	000030d5 	.word	0x000030d5
    25ec:	fffffaff 	.word	0xfffffaff
    25f0:	00003600 	.word	0x00003600
    25f4:	fffff6ff 	.word	0xfffff6ff

000025f8 <__swbuf_r>:
    25f8:	b570      	push	{r4, r5, r6, lr}
    25fa:	1c05      	adds	r5, r0, #0
    25fc:	1c0e      	adds	r6, r1, #0
    25fe:	1c14      	adds	r4, r2, #0
    2600:	2800      	cmp	r0, #0
    2602:	d004      	beq.n	260e <__swbuf_r+0x16>
    2604:	6982      	ldr	r2, [r0, #24]
    2606:	2a00      	cmp	r2, #0
    2608:	d101      	bne.n	260e <__swbuf_r+0x16>
    260a:	f000 f9dd 	bl	29c8 <__sinit>
    260e:	4b23      	ldr	r3, [pc, #140]	; (269c <__swbuf_r+0xa4>)
    2610:	429c      	cmp	r4, r3
    2612:	d101      	bne.n	2618 <__swbuf_r+0x20>
    2614:	686c      	ldr	r4, [r5, #4]
    2616:	e008      	b.n	262a <__swbuf_r+0x32>
    2618:	4b21      	ldr	r3, [pc, #132]	; (26a0 <__swbuf_r+0xa8>)
    261a:	429c      	cmp	r4, r3
    261c:	d101      	bne.n	2622 <__swbuf_r+0x2a>
    261e:	68ac      	ldr	r4, [r5, #8]
    2620:	e003      	b.n	262a <__swbuf_r+0x32>
    2622:	4b20      	ldr	r3, [pc, #128]	; (26a4 <__swbuf_r+0xac>)
    2624:	429c      	cmp	r4, r3
    2626:	d100      	bne.n	262a <__swbuf_r+0x32>
    2628:	68ec      	ldr	r4, [r5, #12]
    262a:	69a3      	ldr	r3, [r4, #24]
    262c:	60a3      	str	r3, [r4, #8]
    262e:	89a3      	ldrh	r3, [r4, #12]
    2630:	071a      	lsls	r2, r3, #28
    2632:	d50a      	bpl.n	264a <__swbuf_r+0x52>
    2634:	6923      	ldr	r3, [r4, #16]
    2636:	2b00      	cmp	r3, #0
    2638:	d007      	beq.n	264a <__swbuf_r+0x52>
    263a:	6822      	ldr	r2, [r4, #0]
    263c:	6923      	ldr	r3, [r4, #16]
    263e:	b2f6      	uxtb	r6, r6
    2640:	1ad0      	subs	r0, r2, r3
    2642:	6962      	ldr	r2, [r4, #20]
    2644:	4290      	cmp	r0, r2
    2646:	db0f      	blt.n	2668 <__swbuf_r+0x70>
    2648:	e008      	b.n	265c <__swbuf_r+0x64>
    264a:	1c28      	adds	r0, r5, #0
    264c:	1c21      	adds	r1, r4, #0
    264e:	f000 f82b 	bl	26a8 <__swsetup_r>
    2652:	2800      	cmp	r0, #0
    2654:	d0f1      	beq.n	263a <__swbuf_r+0x42>
    2656:	2001      	movs	r0, #1
    2658:	4240      	negs	r0, r0
    265a:	e01d      	b.n	2698 <__swbuf_r+0xa0>
    265c:	1c28      	adds	r0, r5, #0
    265e:	1c21      	adds	r1, r4, #0
    2660:	f000 f91e 	bl	28a0 <_fflush_r>
    2664:	2800      	cmp	r0, #0
    2666:	d1f6      	bne.n	2656 <__swbuf_r+0x5e>
    2668:	68a3      	ldr	r3, [r4, #8]
    266a:	3001      	adds	r0, #1
    266c:	3b01      	subs	r3, #1
    266e:	60a3      	str	r3, [r4, #8]
    2670:	6823      	ldr	r3, [r4, #0]
    2672:	1c5a      	adds	r2, r3, #1
    2674:	6022      	str	r2, [r4, #0]
    2676:	701e      	strb	r6, [r3, #0]
    2678:	6963      	ldr	r3, [r4, #20]
    267a:	4298      	cmp	r0, r3
    267c:	d005      	beq.n	268a <__swbuf_r+0x92>
    267e:	89a3      	ldrh	r3, [r4, #12]
    2680:	1c30      	adds	r0, r6, #0
    2682:	07da      	lsls	r2, r3, #31
    2684:	d508      	bpl.n	2698 <__swbuf_r+0xa0>
    2686:	2e0a      	cmp	r6, #10
    2688:	d106      	bne.n	2698 <__swbuf_r+0xa0>
    268a:	1c28      	adds	r0, r5, #0
    268c:	1c21      	adds	r1, r4, #0
    268e:	f000 f907 	bl	28a0 <_fflush_r>
    2692:	2800      	cmp	r0, #0
    2694:	d1df      	bne.n	2656 <__swbuf_r+0x5e>
    2696:	1c30      	adds	r0, r6, #0
    2698:	bd70      	pop	{r4, r5, r6, pc}
    269a:	46c0      	nop			; (mov r8, r8)
    269c:	0000371c 	.word	0x0000371c
    26a0:	0000373c 	.word	0x0000373c
    26a4:	0000375c 	.word	0x0000375c

000026a8 <__swsetup_r>:
    26a8:	4b34      	ldr	r3, [pc, #208]	; (277c <__swsetup_r+0xd4>)
    26aa:	b570      	push	{r4, r5, r6, lr}
    26ac:	681d      	ldr	r5, [r3, #0]
    26ae:	1c06      	adds	r6, r0, #0
    26b0:	1c0c      	adds	r4, r1, #0
    26b2:	2d00      	cmp	r5, #0
    26b4:	d005      	beq.n	26c2 <__swsetup_r+0x1a>
    26b6:	69a9      	ldr	r1, [r5, #24]
    26b8:	2900      	cmp	r1, #0
    26ba:	d102      	bne.n	26c2 <__swsetup_r+0x1a>
    26bc:	1c28      	adds	r0, r5, #0
    26be:	f000 f983 	bl	29c8 <__sinit>
    26c2:	4b2f      	ldr	r3, [pc, #188]	; (2780 <__swsetup_r+0xd8>)
    26c4:	429c      	cmp	r4, r3
    26c6:	d101      	bne.n	26cc <__swsetup_r+0x24>
    26c8:	686c      	ldr	r4, [r5, #4]
    26ca:	e008      	b.n	26de <__swsetup_r+0x36>
    26cc:	4b2d      	ldr	r3, [pc, #180]	; (2784 <__swsetup_r+0xdc>)
    26ce:	429c      	cmp	r4, r3
    26d0:	d101      	bne.n	26d6 <__swsetup_r+0x2e>
    26d2:	68ac      	ldr	r4, [r5, #8]
    26d4:	e003      	b.n	26de <__swsetup_r+0x36>
    26d6:	4b2c      	ldr	r3, [pc, #176]	; (2788 <__swsetup_r+0xe0>)
    26d8:	429c      	cmp	r4, r3
    26da:	d100      	bne.n	26de <__swsetup_r+0x36>
    26dc:	68ec      	ldr	r4, [r5, #12]
    26de:	89a2      	ldrh	r2, [r4, #12]
    26e0:	b293      	uxth	r3, r2
    26e2:	0719      	lsls	r1, r3, #28
    26e4:	d421      	bmi.n	272a <__swsetup_r+0x82>
    26e6:	06d9      	lsls	r1, r3, #27
    26e8:	d405      	bmi.n	26f6 <__swsetup_r+0x4e>
    26ea:	2309      	movs	r3, #9
    26ec:	6033      	str	r3, [r6, #0]
    26ee:	2340      	movs	r3, #64	; 0x40
    26f0:	431a      	orrs	r2, r3
    26f2:	81a2      	strh	r2, [r4, #12]
    26f4:	e03f      	b.n	2776 <__swsetup_r+0xce>
    26f6:	075a      	lsls	r2, r3, #29
    26f8:	d513      	bpl.n	2722 <__swsetup_r+0x7a>
    26fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
    26fc:	2900      	cmp	r1, #0
    26fe:	d008      	beq.n	2712 <__swsetup_r+0x6a>
    2700:	1c23      	adds	r3, r4, #0
    2702:	3344      	adds	r3, #68	; 0x44
    2704:	4299      	cmp	r1, r3
    2706:	d002      	beq.n	270e <__swsetup_r+0x66>
    2708:	1c30      	adds	r0, r6, #0
    270a:	f000 fa71 	bl	2bf0 <_free_r>
    270e:	2300      	movs	r3, #0
    2710:	6363      	str	r3, [r4, #52]	; 0x34
    2712:	89a3      	ldrh	r3, [r4, #12]
    2714:	2224      	movs	r2, #36	; 0x24
    2716:	4393      	bics	r3, r2
    2718:	81a3      	strh	r3, [r4, #12]
    271a:	2300      	movs	r3, #0
    271c:	6063      	str	r3, [r4, #4]
    271e:	6923      	ldr	r3, [r4, #16]
    2720:	6023      	str	r3, [r4, #0]
    2722:	89a3      	ldrh	r3, [r4, #12]
    2724:	2208      	movs	r2, #8
    2726:	4313      	orrs	r3, r2
    2728:	81a3      	strh	r3, [r4, #12]
    272a:	6921      	ldr	r1, [r4, #16]
    272c:	2900      	cmp	r1, #0
    272e:	d10b      	bne.n	2748 <__swsetup_r+0xa0>
    2730:	89a3      	ldrh	r3, [r4, #12]
    2732:	22a0      	movs	r2, #160	; 0xa0
    2734:	0092      	lsls	r2, r2, #2
    2736:	401a      	ands	r2, r3
    2738:	2380      	movs	r3, #128	; 0x80
    273a:	009b      	lsls	r3, r3, #2
    273c:	429a      	cmp	r2, r3
    273e:	d003      	beq.n	2748 <__swsetup_r+0xa0>
    2740:	1c30      	adds	r0, r6, #0
    2742:	1c21      	adds	r1, r4, #0
    2744:	f000 f9ee 	bl	2b24 <__smakebuf_r>
    2748:	89a3      	ldrh	r3, [r4, #12]
    274a:	2201      	movs	r2, #1
    274c:	401a      	ands	r2, r3
    274e:	d005      	beq.n	275c <__swsetup_r+0xb4>
    2750:	6961      	ldr	r1, [r4, #20]
    2752:	2200      	movs	r2, #0
    2754:	60a2      	str	r2, [r4, #8]
    2756:	424a      	negs	r2, r1
    2758:	61a2      	str	r2, [r4, #24]
    275a:	e003      	b.n	2764 <__swsetup_r+0xbc>
    275c:	0799      	lsls	r1, r3, #30
    275e:	d400      	bmi.n	2762 <__swsetup_r+0xba>
    2760:	6962      	ldr	r2, [r4, #20]
    2762:	60a2      	str	r2, [r4, #8]
    2764:	6922      	ldr	r2, [r4, #16]
    2766:	2000      	movs	r0, #0
    2768:	4282      	cmp	r2, r0
    276a:	d106      	bne.n	277a <__swsetup_r+0xd2>
    276c:	0619      	lsls	r1, r3, #24
    276e:	d504      	bpl.n	277a <__swsetup_r+0xd2>
    2770:	2240      	movs	r2, #64	; 0x40
    2772:	4313      	orrs	r3, r2
    2774:	81a3      	strh	r3, [r4, #12]
    2776:	2001      	movs	r0, #1
    2778:	4240      	negs	r0, r0
    277a:	bd70      	pop	{r4, r5, r6, pc}
    277c:	2000006c 	.word	0x2000006c
    2780:	0000371c 	.word	0x0000371c
    2784:	0000373c 	.word	0x0000373c
    2788:	0000375c 	.word	0x0000375c

0000278c <__sflush_r>:
    278c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    278e:	898b      	ldrh	r3, [r1, #12]
    2790:	1c05      	adds	r5, r0, #0
    2792:	1c0c      	adds	r4, r1, #0
    2794:	0719      	lsls	r1, r3, #28
    2796:	d45e      	bmi.n	2856 <__sflush_r+0xca>
    2798:	6862      	ldr	r2, [r4, #4]
    279a:	2a00      	cmp	r2, #0
    279c:	dc02      	bgt.n	27a4 <__sflush_r+0x18>
    279e:	6c27      	ldr	r7, [r4, #64]	; 0x40
    27a0:	2f00      	cmp	r7, #0
    27a2:	dd1a      	ble.n	27da <__sflush_r+0x4e>
    27a4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    27a6:	2f00      	cmp	r7, #0
    27a8:	d017      	beq.n	27da <__sflush_r+0x4e>
    27aa:	2200      	movs	r2, #0
    27ac:	682e      	ldr	r6, [r5, #0]
    27ae:	602a      	str	r2, [r5, #0]
    27b0:	2280      	movs	r2, #128	; 0x80
    27b2:	0152      	lsls	r2, r2, #5
    27b4:	401a      	ands	r2, r3
    27b6:	d001      	beq.n	27bc <__sflush_r+0x30>
    27b8:	6d62      	ldr	r2, [r4, #84]	; 0x54
    27ba:	e015      	b.n	27e8 <__sflush_r+0x5c>
    27bc:	1c28      	adds	r0, r5, #0
    27be:	6a21      	ldr	r1, [r4, #32]
    27c0:	2301      	movs	r3, #1
    27c2:	47b8      	blx	r7
    27c4:	1c02      	adds	r2, r0, #0
    27c6:	1c41      	adds	r1, r0, #1
    27c8:	d10e      	bne.n	27e8 <__sflush_r+0x5c>
    27ca:	682b      	ldr	r3, [r5, #0]
    27cc:	2b00      	cmp	r3, #0
    27ce:	d00b      	beq.n	27e8 <__sflush_r+0x5c>
    27d0:	2b1d      	cmp	r3, #29
    27d2:	d001      	beq.n	27d8 <__sflush_r+0x4c>
    27d4:	2b16      	cmp	r3, #22
    27d6:	d102      	bne.n	27de <__sflush_r+0x52>
    27d8:	602e      	str	r6, [r5, #0]
    27da:	2000      	movs	r0, #0
    27dc:	e05e      	b.n	289c <__sflush_r+0x110>
    27de:	89a3      	ldrh	r3, [r4, #12]
    27e0:	2140      	movs	r1, #64	; 0x40
    27e2:	430b      	orrs	r3, r1
    27e4:	81a3      	strh	r3, [r4, #12]
    27e6:	e059      	b.n	289c <__sflush_r+0x110>
    27e8:	89a3      	ldrh	r3, [r4, #12]
    27ea:	075f      	lsls	r7, r3, #29
    27ec:	d506      	bpl.n	27fc <__sflush_r+0x70>
    27ee:	6861      	ldr	r1, [r4, #4]
    27f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    27f2:	1a52      	subs	r2, r2, r1
    27f4:	2b00      	cmp	r3, #0
    27f6:	d001      	beq.n	27fc <__sflush_r+0x70>
    27f8:	6c27      	ldr	r7, [r4, #64]	; 0x40
    27fa:	1bd2      	subs	r2, r2, r7
    27fc:	1c28      	adds	r0, r5, #0
    27fe:	6a21      	ldr	r1, [r4, #32]
    2800:	2300      	movs	r3, #0
    2802:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    2804:	47b8      	blx	r7
    2806:	89a2      	ldrh	r2, [r4, #12]
    2808:	1c41      	adds	r1, r0, #1
    280a:	d106      	bne.n	281a <__sflush_r+0x8e>
    280c:	682b      	ldr	r3, [r5, #0]
    280e:	2b00      	cmp	r3, #0
    2810:	d003      	beq.n	281a <__sflush_r+0x8e>
    2812:	2b1d      	cmp	r3, #29
    2814:	d001      	beq.n	281a <__sflush_r+0x8e>
    2816:	2b16      	cmp	r3, #22
    2818:	d119      	bne.n	284e <__sflush_r+0xc2>
    281a:	2300      	movs	r3, #0
    281c:	6063      	str	r3, [r4, #4]
    281e:	6923      	ldr	r3, [r4, #16]
    2820:	6023      	str	r3, [r4, #0]
    2822:	04d7      	lsls	r7, r2, #19
    2824:	d505      	bpl.n	2832 <__sflush_r+0xa6>
    2826:	1c41      	adds	r1, r0, #1
    2828:	d102      	bne.n	2830 <__sflush_r+0xa4>
    282a:	682a      	ldr	r2, [r5, #0]
    282c:	2a00      	cmp	r2, #0
    282e:	d100      	bne.n	2832 <__sflush_r+0xa6>
    2830:	6560      	str	r0, [r4, #84]	; 0x54
    2832:	6b61      	ldr	r1, [r4, #52]	; 0x34
    2834:	602e      	str	r6, [r5, #0]
    2836:	2900      	cmp	r1, #0
    2838:	d0cf      	beq.n	27da <__sflush_r+0x4e>
    283a:	1c23      	adds	r3, r4, #0
    283c:	3344      	adds	r3, #68	; 0x44
    283e:	4299      	cmp	r1, r3
    2840:	d002      	beq.n	2848 <__sflush_r+0xbc>
    2842:	1c28      	adds	r0, r5, #0
    2844:	f000 f9d4 	bl	2bf0 <_free_r>
    2848:	2000      	movs	r0, #0
    284a:	6360      	str	r0, [r4, #52]	; 0x34
    284c:	e026      	b.n	289c <__sflush_r+0x110>
    284e:	2340      	movs	r3, #64	; 0x40
    2850:	431a      	orrs	r2, r3
    2852:	81a2      	strh	r2, [r4, #12]
    2854:	e022      	b.n	289c <__sflush_r+0x110>
    2856:	6926      	ldr	r6, [r4, #16]
    2858:	2e00      	cmp	r6, #0
    285a:	d0be      	beq.n	27da <__sflush_r+0x4e>
    285c:	6827      	ldr	r7, [r4, #0]
    285e:	2200      	movs	r2, #0
    2860:	1bbf      	subs	r7, r7, r6
    2862:	9701      	str	r7, [sp, #4]
    2864:	6026      	str	r6, [r4, #0]
    2866:	0799      	lsls	r1, r3, #30
    2868:	d100      	bne.n	286c <__sflush_r+0xe0>
    286a:	6962      	ldr	r2, [r4, #20]
    286c:	60a2      	str	r2, [r4, #8]
    286e:	9f01      	ldr	r7, [sp, #4]
    2870:	2f00      	cmp	r7, #0
    2872:	ddb2      	ble.n	27da <__sflush_r+0x4e>
    2874:	1c28      	adds	r0, r5, #0
    2876:	6a21      	ldr	r1, [r4, #32]
    2878:	1c32      	adds	r2, r6, #0
    287a:	9b01      	ldr	r3, [sp, #4]
    287c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    287e:	47b8      	blx	r7
    2880:	2800      	cmp	r0, #0
    2882:	dc06      	bgt.n	2892 <__sflush_r+0x106>
    2884:	89a3      	ldrh	r3, [r4, #12]
    2886:	2240      	movs	r2, #64	; 0x40
    2888:	4313      	orrs	r3, r2
    288a:	2001      	movs	r0, #1
    288c:	81a3      	strh	r3, [r4, #12]
    288e:	4240      	negs	r0, r0
    2890:	e004      	b.n	289c <__sflush_r+0x110>
    2892:	9f01      	ldr	r7, [sp, #4]
    2894:	1836      	adds	r6, r6, r0
    2896:	1a3f      	subs	r7, r7, r0
    2898:	9701      	str	r7, [sp, #4]
    289a:	e7e8      	b.n	286e <__sflush_r+0xe2>
    289c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

000028a0 <_fflush_r>:
    28a0:	690a      	ldr	r2, [r1, #16]
    28a2:	b538      	push	{r3, r4, r5, lr}
    28a4:	1c05      	adds	r5, r0, #0
    28a6:	1c0c      	adds	r4, r1, #0
    28a8:	2a00      	cmp	r2, #0
    28aa:	d101      	bne.n	28b0 <_fflush_r+0x10>
    28ac:	2000      	movs	r0, #0
    28ae:	e01c      	b.n	28ea <_fflush_r+0x4a>
    28b0:	2800      	cmp	r0, #0
    28b2:	d004      	beq.n	28be <_fflush_r+0x1e>
    28b4:	6983      	ldr	r3, [r0, #24]
    28b6:	2b00      	cmp	r3, #0
    28b8:	d101      	bne.n	28be <_fflush_r+0x1e>
    28ba:	f000 f885 	bl	29c8 <__sinit>
    28be:	4b0b      	ldr	r3, [pc, #44]	; (28ec <_fflush_r+0x4c>)
    28c0:	429c      	cmp	r4, r3
    28c2:	d101      	bne.n	28c8 <_fflush_r+0x28>
    28c4:	686c      	ldr	r4, [r5, #4]
    28c6:	e008      	b.n	28da <_fflush_r+0x3a>
    28c8:	4b09      	ldr	r3, [pc, #36]	; (28f0 <_fflush_r+0x50>)
    28ca:	429c      	cmp	r4, r3
    28cc:	d101      	bne.n	28d2 <_fflush_r+0x32>
    28ce:	68ac      	ldr	r4, [r5, #8]
    28d0:	e003      	b.n	28da <_fflush_r+0x3a>
    28d2:	4b08      	ldr	r3, [pc, #32]	; (28f4 <_fflush_r+0x54>)
    28d4:	429c      	cmp	r4, r3
    28d6:	d100      	bne.n	28da <_fflush_r+0x3a>
    28d8:	68ec      	ldr	r4, [r5, #12]
    28da:	220c      	movs	r2, #12
    28dc:	5ea3      	ldrsh	r3, [r4, r2]
    28de:	2b00      	cmp	r3, #0
    28e0:	d0e4      	beq.n	28ac <_fflush_r+0xc>
    28e2:	1c28      	adds	r0, r5, #0
    28e4:	1c21      	adds	r1, r4, #0
    28e6:	f7ff ff51 	bl	278c <__sflush_r>
    28ea:	bd38      	pop	{r3, r4, r5, pc}
    28ec:	0000371c 	.word	0x0000371c
    28f0:	0000373c 	.word	0x0000373c
    28f4:	0000375c 	.word	0x0000375c

000028f8 <fflush>:
    28f8:	b508      	push	{r3, lr}
    28fa:	1e01      	subs	r1, r0, #0
    28fc:	d105      	bne.n	290a <fflush+0x12>
    28fe:	4b05      	ldr	r3, [pc, #20]	; (2914 <fflush+0x1c>)
    2900:	4905      	ldr	r1, [pc, #20]	; (2918 <fflush+0x20>)
    2902:	6818      	ldr	r0, [r3, #0]
    2904:	f000 f8ec 	bl	2ae0 <_fwalk_reent>
    2908:	e003      	b.n	2912 <fflush+0x1a>
    290a:	4b04      	ldr	r3, [pc, #16]	; (291c <fflush+0x24>)
    290c:	6818      	ldr	r0, [r3, #0]
    290e:	f7ff ffc7 	bl	28a0 <_fflush_r>
    2912:	bd08      	pop	{r3, pc}
    2914:	000035bc 	.word	0x000035bc
    2918:	000028a1 	.word	0x000028a1
    291c:	2000006c 	.word	0x2000006c

00002920 <_cleanup_r>:
    2920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2922:	1c04      	adds	r4, r0, #0
    2924:	1c07      	adds	r7, r0, #0
    2926:	3448      	adds	r4, #72	; 0x48
    2928:	2c00      	cmp	r4, #0
    292a:	d012      	beq.n	2952 <_cleanup_r+0x32>
    292c:	68a5      	ldr	r5, [r4, #8]
    292e:	6866      	ldr	r6, [r4, #4]
    2930:	3e01      	subs	r6, #1
    2932:	d40c      	bmi.n	294e <_cleanup_r+0x2e>
    2934:	89ab      	ldrh	r3, [r5, #12]
    2936:	2b01      	cmp	r3, #1
    2938:	d907      	bls.n	294a <_cleanup_r+0x2a>
    293a:	220e      	movs	r2, #14
    293c:	5eab      	ldrsh	r3, [r5, r2]
    293e:	3301      	adds	r3, #1
    2940:	d003      	beq.n	294a <_cleanup_r+0x2a>
    2942:	1c38      	adds	r0, r7, #0
    2944:	1c29      	adds	r1, r5, #0
    2946:	f7ff ffab 	bl	28a0 <_fflush_r>
    294a:	3568      	adds	r5, #104	; 0x68
    294c:	e7f0      	b.n	2930 <_cleanup_r+0x10>
    294e:	6824      	ldr	r4, [r4, #0]
    2950:	e7ea      	b.n	2928 <_cleanup_r+0x8>
    2952:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00002954 <std.isra.0>:
    2954:	2300      	movs	r3, #0
    2956:	b510      	push	{r4, lr}
    2958:	1c04      	adds	r4, r0, #0
    295a:	6003      	str	r3, [r0, #0]
    295c:	6043      	str	r3, [r0, #4]
    295e:	6083      	str	r3, [r0, #8]
    2960:	8181      	strh	r1, [r0, #12]
    2962:	6643      	str	r3, [r0, #100]	; 0x64
    2964:	81c2      	strh	r2, [r0, #14]
    2966:	6103      	str	r3, [r0, #16]
    2968:	6143      	str	r3, [r0, #20]
    296a:	6183      	str	r3, [r0, #24]
    296c:	1c19      	adds	r1, r3, #0
    296e:	2208      	movs	r2, #8
    2970:	305c      	adds	r0, #92	; 0x5c
    2972:	f7fe ff66 	bl	1842 <memset>
    2976:	4b05      	ldr	r3, [pc, #20]	; (298c <std.isra.0+0x38>)
    2978:	6224      	str	r4, [r4, #32]
    297a:	6263      	str	r3, [r4, #36]	; 0x24
    297c:	4b04      	ldr	r3, [pc, #16]	; (2990 <std.isra.0+0x3c>)
    297e:	62a3      	str	r3, [r4, #40]	; 0x28
    2980:	4b04      	ldr	r3, [pc, #16]	; (2994 <std.isra.0+0x40>)
    2982:	62e3      	str	r3, [r4, #44]	; 0x2c
    2984:	4b04      	ldr	r3, [pc, #16]	; (2998 <std.isra.0+0x44>)
    2986:	6323      	str	r3, [r4, #48]	; 0x30
    2988:	bd10      	pop	{r4, pc}
    298a:	46c0      	nop			; (mov r8, r8)
    298c:	00002f29 	.word	0x00002f29
    2990:	00002f51 	.word	0x00002f51
    2994:	00002f89 	.word	0x00002f89
    2998:	00002fb5 	.word	0x00002fb5

0000299c <__sfmoreglue>:
    299c:	b570      	push	{r4, r5, r6, lr}
    299e:	1e4b      	subs	r3, r1, #1
    29a0:	2568      	movs	r5, #104	; 0x68
    29a2:	435d      	muls	r5, r3
    29a4:	1c0e      	adds	r6, r1, #0
    29a6:	1c29      	adds	r1, r5, #0
    29a8:	3174      	adds	r1, #116	; 0x74
    29aa:	f000 f969 	bl	2c80 <_malloc_r>
    29ae:	1e04      	subs	r4, r0, #0
    29b0:	d008      	beq.n	29c4 <__sfmoreglue+0x28>
    29b2:	2100      	movs	r1, #0
    29b4:	6001      	str	r1, [r0, #0]
    29b6:	6046      	str	r6, [r0, #4]
    29b8:	1c2a      	adds	r2, r5, #0
    29ba:	300c      	adds	r0, #12
    29bc:	60a0      	str	r0, [r4, #8]
    29be:	3268      	adds	r2, #104	; 0x68
    29c0:	f7fe ff3f 	bl	1842 <memset>
    29c4:	1c20      	adds	r0, r4, #0
    29c6:	bd70      	pop	{r4, r5, r6, pc}

000029c8 <__sinit>:
    29c8:	6983      	ldr	r3, [r0, #24]
    29ca:	b513      	push	{r0, r1, r4, lr}
    29cc:	1c04      	adds	r4, r0, #0
    29ce:	2b00      	cmp	r3, #0
    29d0:	d127      	bne.n	2a22 <__sinit+0x5a>
    29d2:	6483      	str	r3, [r0, #72]	; 0x48
    29d4:	64c3      	str	r3, [r0, #76]	; 0x4c
    29d6:	6503      	str	r3, [r0, #80]	; 0x50
    29d8:	4b12      	ldr	r3, [pc, #72]	; (2a24 <__sinit+0x5c>)
    29da:	4a13      	ldr	r2, [pc, #76]	; (2a28 <__sinit+0x60>)
    29dc:	681b      	ldr	r3, [r3, #0]
    29de:	6282      	str	r2, [r0, #40]	; 0x28
    29e0:	4298      	cmp	r0, r3
    29e2:	d101      	bne.n	29e8 <__sinit+0x20>
    29e4:	2301      	movs	r3, #1
    29e6:	6183      	str	r3, [r0, #24]
    29e8:	1c20      	adds	r0, r4, #0
    29ea:	f000 f81f 	bl	2a2c <__sfp>
    29ee:	6060      	str	r0, [r4, #4]
    29f0:	1c20      	adds	r0, r4, #0
    29f2:	f000 f81b 	bl	2a2c <__sfp>
    29f6:	60a0      	str	r0, [r4, #8]
    29f8:	1c20      	adds	r0, r4, #0
    29fa:	f000 f817 	bl	2a2c <__sfp>
    29fe:	2104      	movs	r1, #4
    2a00:	60e0      	str	r0, [r4, #12]
    2a02:	2200      	movs	r2, #0
    2a04:	6860      	ldr	r0, [r4, #4]
    2a06:	f7ff ffa5 	bl	2954 <std.isra.0>
    2a0a:	68a0      	ldr	r0, [r4, #8]
    2a0c:	2109      	movs	r1, #9
    2a0e:	2201      	movs	r2, #1
    2a10:	f7ff ffa0 	bl	2954 <std.isra.0>
    2a14:	68e0      	ldr	r0, [r4, #12]
    2a16:	2112      	movs	r1, #18
    2a18:	2202      	movs	r2, #2
    2a1a:	f7ff ff9b 	bl	2954 <std.isra.0>
    2a1e:	2301      	movs	r3, #1
    2a20:	61a3      	str	r3, [r4, #24]
    2a22:	bd13      	pop	{r0, r1, r4, pc}
    2a24:	000035bc 	.word	0x000035bc
    2a28:	00002921 	.word	0x00002921

00002a2c <__sfp>:
    2a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2a2e:	4b1d      	ldr	r3, [pc, #116]	; (2aa4 <__sfp+0x78>)
    2a30:	1c07      	adds	r7, r0, #0
    2a32:	681e      	ldr	r6, [r3, #0]
    2a34:	69b2      	ldr	r2, [r6, #24]
    2a36:	2a00      	cmp	r2, #0
    2a38:	d102      	bne.n	2a40 <__sfp+0x14>
    2a3a:	1c30      	adds	r0, r6, #0
    2a3c:	f7ff ffc4 	bl	29c8 <__sinit>
    2a40:	3648      	adds	r6, #72	; 0x48
    2a42:	68b4      	ldr	r4, [r6, #8]
    2a44:	6873      	ldr	r3, [r6, #4]
    2a46:	3b01      	subs	r3, #1
    2a48:	d405      	bmi.n	2a56 <__sfp+0x2a>
    2a4a:	220c      	movs	r2, #12
    2a4c:	5ea5      	ldrsh	r5, [r4, r2]
    2a4e:	2d00      	cmp	r5, #0
    2a50:	d010      	beq.n	2a74 <__sfp+0x48>
    2a52:	3468      	adds	r4, #104	; 0x68
    2a54:	e7f7      	b.n	2a46 <__sfp+0x1a>
    2a56:	6833      	ldr	r3, [r6, #0]
    2a58:	2b00      	cmp	r3, #0
    2a5a:	d106      	bne.n	2a6a <__sfp+0x3e>
    2a5c:	1c38      	adds	r0, r7, #0
    2a5e:	2104      	movs	r1, #4
    2a60:	f7ff ff9c 	bl	299c <__sfmoreglue>
    2a64:	6030      	str	r0, [r6, #0]
    2a66:	2800      	cmp	r0, #0
    2a68:	d001      	beq.n	2a6e <__sfp+0x42>
    2a6a:	6836      	ldr	r6, [r6, #0]
    2a6c:	e7e9      	b.n	2a42 <__sfp+0x16>
    2a6e:	230c      	movs	r3, #12
    2a70:	603b      	str	r3, [r7, #0]
    2a72:	e016      	b.n	2aa2 <__sfp+0x76>
    2a74:	2301      	movs	r3, #1
    2a76:	425b      	negs	r3, r3
    2a78:	81e3      	strh	r3, [r4, #14]
    2a7a:	1c20      	adds	r0, r4, #0
    2a7c:	2301      	movs	r3, #1
    2a7e:	81a3      	strh	r3, [r4, #12]
    2a80:	6665      	str	r5, [r4, #100]	; 0x64
    2a82:	6025      	str	r5, [r4, #0]
    2a84:	60a5      	str	r5, [r4, #8]
    2a86:	6065      	str	r5, [r4, #4]
    2a88:	6125      	str	r5, [r4, #16]
    2a8a:	6165      	str	r5, [r4, #20]
    2a8c:	61a5      	str	r5, [r4, #24]
    2a8e:	305c      	adds	r0, #92	; 0x5c
    2a90:	1c29      	adds	r1, r5, #0
    2a92:	2208      	movs	r2, #8
    2a94:	f7fe fed5 	bl	1842 <memset>
    2a98:	6365      	str	r5, [r4, #52]	; 0x34
    2a9a:	63a5      	str	r5, [r4, #56]	; 0x38
    2a9c:	64a5      	str	r5, [r4, #72]	; 0x48
    2a9e:	64e5      	str	r5, [r4, #76]	; 0x4c
    2aa0:	1c20      	adds	r0, r4, #0
    2aa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2aa4:	000035bc 	.word	0x000035bc

00002aa8 <_fwalk>:
    2aa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2aaa:	1c04      	adds	r4, r0, #0
    2aac:	9101      	str	r1, [sp, #4]
    2aae:	3448      	adds	r4, #72	; 0x48
    2ab0:	2600      	movs	r6, #0
    2ab2:	2c00      	cmp	r4, #0
    2ab4:	d012      	beq.n	2adc <_fwalk+0x34>
    2ab6:	68a5      	ldr	r5, [r4, #8]
    2ab8:	6867      	ldr	r7, [r4, #4]
    2aba:	3f01      	subs	r7, #1
    2abc:	d40c      	bmi.n	2ad8 <_fwalk+0x30>
    2abe:	89ab      	ldrh	r3, [r5, #12]
    2ac0:	2b01      	cmp	r3, #1
    2ac2:	d907      	bls.n	2ad4 <_fwalk+0x2c>
    2ac4:	220e      	movs	r2, #14
    2ac6:	5eab      	ldrsh	r3, [r5, r2]
    2ac8:	3301      	adds	r3, #1
    2aca:	d003      	beq.n	2ad4 <_fwalk+0x2c>
    2acc:	1c28      	adds	r0, r5, #0
    2ace:	9b01      	ldr	r3, [sp, #4]
    2ad0:	4798      	blx	r3
    2ad2:	4306      	orrs	r6, r0
    2ad4:	3568      	adds	r5, #104	; 0x68
    2ad6:	e7f0      	b.n	2aba <_fwalk+0x12>
    2ad8:	6824      	ldr	r4, [r4, #0]
    2ada:	e7ea      	b.n	2ab2 <_fwalk+0xa>
    2adc:	1c30      	adds	r0, r6, #0
    2ade:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00002ae0 <_fwalk_reent>:
    2ae0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2ae2:	1c04      	adds	r4, r0, #0
    2ae4:	1c07      	adds	r7, r0, #0
    2ae6:	9101      	str	r1, [sp, #4]
    2ae8:	3448      	adds	r4, #72	; 0x48
    2aea:	2600      	movs	r6, #0
    2aec:	2c00      	cmp	r4, #0
    2aee:	d016      	beq.n	2b1e <_fwalk_reent+0x3e>
    2af0:	6862      	ldr	r2, [r4, #4]
    2af2:	68a5      	ldr	r5, [r4, #8]
    2af4:	9200      	str	r2, [sp, #0]
    2af6:	9a00      	ldr	r2, [sp, #0]
    2af8:	3a01      	subs	r2, #1
    2afa:	9200      	str	r2, [sp, #0]
    2afc:	d40d      	bmi.n	2b1a <_fwalk_reent+0x3a>
    2afe:	89ab      	ldrh	r3, [r5, #12]
    2b00:	2b01      	cmp	r3, #1
    2b02:	d908      	bls.n	2b16 <_fwalk_reent+0x36>
    2b04:	220e      	movs	r2, #14
    2b06:	5eab      	ldrsh	r3, [r5, r2]
    2b08:	3301      	adds	r3, #1
    2b0a:	d004      	beq.n	2b16 <_fwalk_reent+0x36>
    2b0c:	1c38      	adds	r0, r7, #0
    2b0e:	1c29      	adds	r1, r5, #0
    2b10:	9b01      	ldr	r3, [sp, #4]
    2b12:	4798      	blx	r3
    2b14:	4306      	orrs	r6, r0
    2b16:	3568      	adds	r5, #104	; 0x68
    2b18:	e7ed      	b.n	2af6 <_fwalk_reent+0x16>
    2b1a:	6824      	ldr	r4, [r4, #0]
    2b1c:	e7e6      	b.n	2aec <_fwalk_reent+0xc>
    2b1e:	1c30      	adds	r0, r6, #0
    2b20:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00002b24 <__smakebuf_r>:
    2b24:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b26:	898b      	ldrh	r3, [r1, #12]
    2b28:	b091      	sub	sp, #68	; 0x44
    2b2a:	1c05      	adds	r5, r0, #0
    2b2c:	1c0c      	adds	r4, r1, #0
    2b2e:	079a      	lsls	r2, r3, #30
    2b30:	d425      	bmi.n	2b7e <__smakebuf_r+0x5a>
    2b32:	230e      	movs	r3, #14
    2b34:	5ec9      	ldrsh	r1, [r1, r3]
    2b36:	2900      	cmp	r1, #0
    2b38:	da06      	bge.n	2b48 <__smakebuf_r+0x24>
    2b3a:	89a7      	ldrh	r7, [r4, #12]
    2b3c:	2380      	movs	r3, #128	; 0x80
    2b3e:	401f      	ands	r7, r3
    2b40:	d00f      	beq.n	2b62 <__smakebuf_r+0x3e>
    2b42:	2700      	movs	r7, #0
    2b44:	2640      	movs	r6, #64	; 0x40
    2b46:	e00e      	b.n	2b66 <__smakebuf_r+0x42>
    2b48:	aa01      	add	r2, sp, #4
    2b4a:	f000 fc15 	bl	3378 <_fstat_r>
    2b4e:	2800      	cmp	r0, #0
    2b50:	dbf3      	blt.n	2b3a <__smakebuf_r+0x16>
    2b52:	9b02      	ldr	r3, [sp, #8]
    2b54:	27f0      	movs	r7, #240	; 0xf0
    2b56:	023f      	lsls	r7, r7, #8
    2b58:	4a18      	ldr	r2, [pc, #96]	; (2bbc <__smakebuf_r+0x98>)
    2b5a:	401f      	ands	r7, r3
    2b5c:	18bf      	adds	r7, r7, r2
    2b5e:	427b      	negs	r3, r7
    2b60:	415f      	adcs	r7, r3
    2b62:	2680      	movs	r6, #128	; 0x80
    2b64:	00f6      	lsls	r6, r6, #3
    2b66:	1c28      	adds	r0, r5, #0
    2b68:	1c31      	adds	r1, r6, #0
    2b6a:	f000 f889 	bl	2c80 <_malloc_r>
    2b6e:	2800      	cmp	r0, #0
    2b70:	d10c      	bne.n	2b8c <__smakebuf_r+0x68>
    2b72:	89a3      	ldrh	r3, [r4, #12]
    2b74:	059a      	lsls	r2, r3, #22
    2b76:	d41f      	bmi.n	2bb8 <__smakebuf_r+0x94>
    2b78:	2202      	movs	r2, #2
    2b7a:	4313      	orrs	r3, r2
    2b7c:	81a3      	strh	r3, [r4, #12]
    2b7e:	1c23      	adds	r3, r4, #0
    2b80:	3347      	adds	r3, #71	; 0x47
    2b82:	6023      	str	r3, [r4, #0]
    2b84:	6123      	str	r3, [r4, #16]
    2b86:	2301      	movs	r3, #1
    2b88:	6163      	str	r3, [r4, #20]
    2b8a:	e015      	b.n	2bb8 <__smakebuf_r+0x94>
    2b8c:	4b0c      	ldr	r3, [pc, #48]	; (2bc0 <__smakebuf_r+0x9c>)
    2b8e:	2280      	movs	r2, #128	; 0x80
    2b90:	62ab      	str	r3, [r5, #40]	; 0x28
    2b92:	89a3      	ldrh	r3, [r4, #12]
    2b94:	6020      	str	r0, [r4, #0]
    2b96:	4313      	orrs	r3, r2
    2b98:	81a3      	strh	r3, [r4, #12]
    2b9a:	6120      	str	r0, [r4, #16]
    2b9c:	6166      	str	r6, [r4, #20]
    2b9e:	2f00      	cmp	r7, #0
    2ba0:	d00a      	beq.n	2bb8 <__smakebuf_r+0x94>
    2ba2:	230e      	movs	r3, #14
    2ba4:	5ee1      	ldrsh	r1, [r4, r3]
    2ba6:	1c28      	adds	r0, r5, #0
    2ba8:	f000 fbf8 	bl	339c <_isatty_r>
    2bac:	2800      	cmp	r0, #0
    2bae:	d003      	beq.n	2bb8 <__smakebuf_r+0x94>
    2bb0:	89a3      	ldrh	r3, [r4, #12]
    2bb2:	2201      	movs	r2, #1
    2bb4:	4313      	orrs	r3, r2
    2bb6:	81a3      	strh	r3, [r4, #12]
    2bb8:	b011      	add	sp, #68	; 0x44
    2bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2bbc:	ffffe000 	.word	0xffffe000
    2bc0:	00002921 	.word	0x00002921

00002bc4 <malloc>:
    2bc4:	b508      	push	{r3, lr}
    2bc6:	4b03      	ldr	r3, [pc, #12]	; (2bd4 <malloc+0x10>)
    2bc8:	1c01      	adds	r1, r0, #0
    2bca:	6818      	ldr	r0, [r3, #0]
    2bcc:	f000 f858 	bl	2c80 <_malloc_r>
    2bd0:	bd08      	pop	{r3, pc}
    2bd2:	46c0      	nop			; (mov r8, r8)
    2bd4:	2000006c 	.word	0x2000006c

00002bd8 <memchr>:
    2bd8:	b2c9      	uxtb	r1, r1
    2bda:	1882      	adds	r2, r0, r2
    2bdc:	4290      	cmp	r0, r2
    2bde:	d004      	beq.n	2bea <memchr+0x12>
    2be0:	7803      	ldrb	r3, [r0, #0]
    2be2:	428b      	cmp	r3, r1
    2be4:	d002      	beq.n	2bec <memchr+0x14>
    2be6:	3001      	adds	r0, #1
    2be8:	e7f8      	b.n	2bdc <memchr+0x4>
    2bea:	2000      	movs	r0, #0
    2bec:	4770      	bx	lr
	...

00002bf0 <_free_r>:
    2bf0:	b530      	push	{r4, r5, lr}
    2bf2:	2900      	cmp	r1, #0
    2bf4:	d040      	beq.n	2c78 <_free_r+0x88>
    2bf6:	3904      	subs	r1, #4
    2bf8:	680b      	ldr	r3, [r1, #0]
    2bfa:	2b00      	cmp	r3, #0
    2bfc:	da00      	bge.n	2c00 <_free_r+0x10>
    2bfe:	18c9      	adds	r1, r1, r3
    2c00:	4a1e      	ldr	r2, [pc, #120]	; (2c7c <_free_r+0x8c>)
    2c02:	6813      	ldr	r3, [r2, #0]
    2c04:	1c14      	adds	r4, r2, #0
    2c06:	2b00      	cmp	r3, #0
    2c08:	d102      	bne.n	2c10 <_free_r+0x20>
    2c0a:	604b      	str	r3, [r1, #4]
    2c0c:	6011      	str	r1, [r2, #0]
    2c0e:	e033      	b.n	2c78 <_free_r+0x88>
    2c10:	4299      	cmp	r1, r3
    2c12:	d20f      	bcs.n	2c34 <_free_r+0x44>
    2c14:	6808      	ldr	r0, [r1, #0]
    2c16:	180a      	adds	r2, r1, r0
    2c18:	429a      	cmp	r2, r3
    2c1a:	d105      	bne.n	2c28 <_free_r+0x38>
    2c1c:	6813      	ldr	r3, [r2, #0]
    2c1e:	6852      	ldr	r2, [r2, #4]
    2c20:	18c0      	adds	r0, r0, r3
    2c22:	6008      	str	r0, [r1, #0]
    2c24:	604a      	str	r2, [r1, #4]
    2c26:	e000      	b.n	2c2a <_free_r+0x3a>
    2c28:	604b      	str	r3, [r1, #4]
    2c2a:	6021      	str	r1, [r4, #0]
    2c2c:	e024      	b.n	2c78 <_free_r+0x88>
    2c2e:	428a      	cmp	r2, r1
    2c30:	d803      	bhi.n	2c3a <_free_r+0x4a>
    2c32:	1c13      	adds	r3, r2, #0
    2c34:	685a      	ldr	r2, [r3, #4]
    2c36:	2a00      	cmp	r2, #0
    2c38:	d1f9      	bne.n	2c2e <_free_r+0x3e>
    2c3a:	681d      	ldr	r5, [r3, #0]
    2c3c:	195c      	adds	r4, r3, r5
    2c3e:	428c      	cmp	r4, r1
    2c40:	d10b      	bne.n	2c5a <_free_r+0x6a>
    2c42:	6809      	ldr	r1, [r1, #0]
    2c44:	1869      	adds	r1, r5, r1
    2c46:	1858      	adds	r0, r3, r1
    2c48:	6019      	str	r1, [r3, #0]
    2c4a:	4290      	cmp	r0, r2
    2c4c:	d114      	bne.n	2c78 <_free_r+0x88>
    2c4e:	6814      	ldr	r4, [r2, #0]
    2c50:	6852      	ldr	r2, [r2, #4]
    2c52:	1909      	adds	r1, r1, r4
    2c54:	6019      	str	r1, [r3, #0]
    2c56:	605a      	str	r2, [r3, #4]
    2c58:	e00e      	b.n	2c78 <_free_r+0x88>
    2c5a:	428c      	cmp	r4, r1
    2c5c:	d902      	bls.n	2c64 <_free_r+0x74>
    2c5e:	230c      	movs	r3, #12
    2c60:	6003      	str	r3, [r0, #0]
    2c62:	e009      	b.n	2c78 <_free_r+0x88>
    2c64:	6808      	ldr	r0, [r1, #0]
    2c66:	180c      	adds	r4, r1, r0
    2c68:	4294      	cmp	r4, r2
    2c6a:	d103      	bne.n	2c74 <_free_r+0x84>
    2c6c:	6814      	ldr	r4, [r2, #0]
    2c6e:	6852      	ldr	r2, [r2, #4]
    2c70:	1900      	adds	r0, r0, r4
    2c72:	6008      	str	r0, [r1, #0]
    2c74:	604a      	str	r2, [r1, #4]
    2c76:	6059      	str	r1, [r3, #4]
    2c78:	bd30      	pop	{r4, r5, pc}
    2c7a:	46c0      	nop			; (mov r8, r8)
    2c7c:	200001a0 	.word	0x200001a0

00002c80 <_malloc_r>:
    2c80:	b570      	push	{r4, r5, r6, lr}
    2c82:	2303      	movs	r3, #3
    2c84:	1ccd      	adds	r5, r1, #3
    2c86:	439d      	bics	r5, r3
    2c88:	3508      	adds	r5, #8
    2c8a:	1c06      	adds	r6, r0, #0
    2c8c:	2d0c      	cmp	r5, #12
    2c8e:	d201      	bcs.n	2c94 <_malloc_r+0x14>
    2c90:	250c      	movs	r5, #12
    2c92:	e001      	b.n	2c98 <_malloc_r+0x18>
    2c94:	2d00      	cmp	r5, #0
    2c96:	db3f      	blt.n	2d18 <_malloc_r+0x98>
    2c98:	428d      	cmp	r5, r1
    2c9a:	d33d      	bcc.n	2d18 <_malloc_r+0x98>
    2c9c:	4b20      	ldr	r3, [pc, #128]	; (2d20 <_malloc_r+0xa0>)
    2c9e:	681c      	ldr	r4, [r3, #0]
    2ca0:	1c1a      	adds	r2, r3, #0
    2ca2:	1c21      	adds	r1, r4, #0
    2ca4:	2900      	cmp	r1, #0
    2ca6:	d013      	beq.n	2cd0 <_malloc_r+0x50>
    2ca8:	6808      	ldr	r0, [r1, #0]
    2caa:	1b43      	subs	r3, r0, r5
    2cac:	d40d      	bmi.n	2cca <_malloc_r+0x4a>
    2cae:	2b0b      	cmp	r3, #11
    2cb0:	d902      	bls.n	2cb8 <_malloc_r+0x38>
    2cb2:	600b      	str	r3, [r1, #0]
    2cb4:	18cc      	adds	r4, r1, r3
    2cb6:	e01e      	b.n	2cf6 <_malloc_r+0x76>
    2cb8:	428c      	cmp	r4, r1
    2cba:	d102      	bne.n	2cc2 <_malloc_r+0x42>
    2cbc:	6863      	ldr	r3, [r4, #4]
    2cbe:	6013      	str	r3, [r2, #0]
    2cc0:	e01a      	b.n	2cf8 <_malloc_r+0x78>
    2cc2:	6848      	ldr	r0, [r1, #4]
    2cc4:	6060      	str	r0, [r4, #4]
    2cc6:	1c0c      	adds	r4, r1, #0
    2cc8:	e016      	b.n	2cf8 <_malloc_r+0x78>
    2cca:	1c0c      	adds	r4, r1, #0
    2ccc:	6849      	ldr	r1, [r1, #4]
    2cce:	e7e9      	b.n	2ca4 <_malloc_r+0x24>
    2cd0:	4c14      	ldr	r4, [pc, #80]	; (2d24 <_malloc_r+0xa4>)
    2cd2:	6820      	ldr	r0, [r4, #0]
    2cd4:	2800      	cmp	r0, #0
    2cd6:	d103      	bne.n	2ce0 <_malloc_r+0x60>
    2cd8:	1c30      	adds	r0, r6, #0
    2cda:	f000 f8df 	bl	2e9c <_sbrk_r>
    2cde:	6020      	str	r0, [r4, #0]
    2ce0:	1c30      	adds	r0, r6, #0
    2ce2:	1c29      	adds	r1, r5, #0
    2ce4:	f000 f8da 	bl	2e9c <_sbrk_r>
    2ce8:	1c43      	adds	r3, r0, #1
    2cea:	d015      	beq.n	2d18 <_malloc_r+0x98>
    2cec:	1cc4      	adds	r4, r0, #3
    2cee:	2303      	movs	r3, #3
    2cf0:	439c      	bics	r4, r3
    2cf2:	4284      	cmp	r4, r0
    2cf4:	d10a      	bne.n	2d0c <_malloc_r+0x8c>
    2cf6:	6025      	str	r5, [r4, #0]
    2cf8:	1c20      	adds	r0, r4, #0
    2cfa:	300b      	adds	r0, #11
    2cfc:	2207      	movs	r2, #7
    2cfe:	1d23      	adds	r3, r4, #4
    2d00:	4390      	bics	r0, r2
    2d02:	1ac3      	subs	r3, r0, r3
    2d04:	d00b      	beq.n	2d1e <_malloc_r+0x9e>
    2d06:	425a      	negs	r2, r3
    2d08:	50e2      	str	r2, [r4, r3]
    2d0a:	e008      	b.n	2d1e <_malloc_r+0x9e>
    2d0c:	1a21      	subs	r1, r4, r0
    2d0e:	1c30      	adds	r0, r6, #0
    2d10:	f000 f8c4 	bl	2e9c <_sbrk_r>
    2d14:	3001      	adds	r0, #1
    2d16:	d1ee      	bne.n	2cf6 <_malloc_r+0x76>
    2d18:	230c      	movs	r3, #12
    2d1a:	6033      	str	r3, [r6, #0]
    2d1c:	2000      	movs	r0, #0
    2d1e:	bd70      	pop	{r4, r5, r6, pc}
    2d20:	200001a0 	.word	0x200001a0
    2d24:	2000019c 	.word	0x2000019c

00002d28 <_realloc_r>:
    2d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2d2a:	1c06      	adds	r6, r0, #0
    2d2c:	1c0c      	adds	r4, r1, #0
    2d2e:	1c15      	adds	r5, r2, #0
    2d30:	2900      	cmp	r1, #0
    2d32:	d104      	bne.n	2d3e <_realloc_r+0x16>
    2d34:	1c11      	adds	r1, r2, #0
    2d36:	f7ff ffa3 	bl	2c80 <_malloc_r>
    2d3a:	1c04      	adds	r4, r0, #0
    2d3c:	e018      	b.n	2d70 <_realloc_r+0x48>
    2d3e:	2a00      	cmp	r2, #0
    2d40:	d103      	bne.n	2d4a <_realloc_r+0x22>
    2d42:	f7ff ff55 	bl	2bf0 <_free_r>
    2d46:	1c2c      	adds	r4, r5, #0
    2d48:	e012      	b.n	2d70 <_realloc_r+0x48>
    2d4a:	f000 fb4d 	bl	33e8 <_malloc_usable_size_r>
    2d4e:	42a8      	cmp	r0, r5
    2d50:	d20e      	bcs.n	2d70 <_realloc_r+0x48>
    2d52:	1c30      	adds	r0, r6, #0
    2d54:	1c29      	adds	r1, r5, #0
    2d56:	f7ff ff93 	bl	2c80 <_malloc_r>
    2d5a:	1e07      	subs	r7, r0, #0
    2d5c:	d007      	beq.n	2d6e <_realloc_r+0x46>
    2d5e:	1c21      	adds	r1, r4, #0
    2d60:	1c2a      	adds	r2, r5, #0
    2d62:	f7fe fd65 	bl	1830 <memcpy>
    2d66:	1c30      	adds	r0, r6, #0
    2d68:	1c21      	adds	r1, r4, #0
    2d6a:	f7ff ff41 	bl	2bf0 <_free_r>
    2d6e:	1c3c      	adds	r4, r7, #0
    2d70:	1c20      	adds	r0, r4, #0
    2d72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00002d74 <lflush>:
    2d74:	b508      	push	{r3, lr}
    2d76:	8982      	ldrh	r2, [r0, #12]
    2d78:	2309      	movs	r3, #9
    2d7a:	401a      	ands	r2, r3
    2d7c:	2300      	movs	r3, #0
    2d7e:	2a09      	cmp	r2, #9
    2d80:	d102      	bne.n	2d88 <lflush+0x14>
    2d82:	f7ff fdb9 	bl	28f8 <fflush>
    2d86:	1c03      	adds	r3, r0, #0
    2d88:	1c18      	adds	r0, r3, #0
    2d8a:	bd08      	pop	{r3, pc}

00002d8c <__srefill_r>:
    2d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2d8e:	1c05      	adds	r5, r0, #0
    2d90:	1c0c      	adds	r4, r1, #0
    2d92:	2800      	cmp	r0, #0
    2d94:	d004      	beq.n	2da0 <__srefill_r+0x14>
    2d96:	6981      	ldr	r1, [r0, #24]
    2d98:	2900      	cmp	r1, #0
    2d9a:	d101      	bne.n	2da0 <__srefill_r+0x14>
    2d9c:	f7ff fe14 	bl	29c8 <__sinit>
    2da0:	4b39      	ldr	r3, [pc, #228]	; (2e88 <__srefill_r+0xfc>)
    2da2:	429c      	cmp	r4, r3
    2da4:	d101      	bne.n	2daa <__srefill_r+0x1e>
    2da6:	686c      	ldr	r4, [r5, #4]
    2da8:	e008      	b.n	2dbc <__srefill_r+0x30>
    2daa:	4b38      	ldr	r3, [pc, #224]	; (2e8c <__srefill_r+0x100>)
    2dac:	429c      	cmp	r4, r3
    2dae:	d101      	bne.n	2db4 <__srefill_r+0x28>
    2db0:	68ac      	ldr	r4, [r5, #8]
    2db2:	e003      	b.n	2dbc <__srefill_r+0x30>
    2db4:	4b36      	ldr	r3, [pc, #216]	; (2e90 <__srefill_r+0x104>)
    2db6:	429c      	cmp	r4, r3
    2db8:	d100      	bne.n	2dbc <__srefill_r+0x30>
    2dba:	68ec      	ldr	r4, [r5, #12]
    2dbc:	89a2      	ldrh	r2, [r4, #12]
    2dbe:	2300      	movs	r3, #0
    2dc0:	6063      	str	r3, [r4, #4]
    2dc2:	b293      	uxth	r3, r2
    2dc4:	0699      	lsls	r1, r3, #26
    2dc6:	d45c      	bmi.n	2e82 <__srefill_r+0xf6>
    2dc8:	0759      	lsls	r1, r3, #29
    2dca:	d417      	bmi.n	2dfc <__srefill_r+0x70>
    2dcc:	06d9      	lsls	r1, r3, #27
    2dce:	d402      	bmi.n	2dd6 <__srefill_r+0x4a>
    2dd0:	2309      	movs	r3, #9
    2dd2:	602b      	str	r3, [r5, #0]
    2dd4:	e052      	b.n	2e7c <__srefill_r+0xf0>
    2dd6:	2608      	movs	r6, #8
    2dd8:	4233      	tst	r3, r6
    2dda:	d00a      	beq.n	2df2 <__srefill_r+0x66>
    2ddc:	1c28      	adds	r0, r5, #0
    2dde:	1c21      	adds	r1, r4, #0
    2de0:	f7ff fd5e 	bl	28a0 <_fflush_r>
    2de4:	2800      	cmp	r0, #0
    2de6:	d14c      	bne.n	2e82 <__srefill_r+0xf6>
    2de8:	89a3      	ldrh	r3, [r4, #12]
    2dea:	60a0      	str	r0, [r4, #8]
    2dec:	43b3      	bics	r3, r6
    2dee:	81a3      	strh	r3, [r4, #12]
    2df0:	61a0      	str	r0, [r4, #24]
    2df2:	89a3      	ldrh	r3, [r4, #12]
    2df4:	2204      	movs	r2, #4
    2df6:	4313      	orrs	r3, r2
    2df8:	81a3      	strh	r3, [r4, #12]
    2dfa:	e012      	b.n	2e22 <__srefill_r+0x96>
    2dfc:	6b61      	ldr	r1, [r4, #52]	; 0x34
    2dfe:	2900      	cmp	r1, #0
    2e00:	d00f      	beq.n	2e22 <__srefill_r+0x96>
    2e02:	1c23      	adds	r3, r4, #0
    2e04:	3344      	adds	r3, #68	; 0x44
    2e06:	4299      	cmp	r1, r3
    2e08:	d002      	beq.n	2e10 <__srefill_r+0x84>
    2e0a:	1c28      	adds	r0, r5, #0
    2e0c:	f7ff fef0 	bl	2bf0 <_free_r>
    2e10:	6c23      	ldr	r3, [r4, #64]	; 0x40
    2e12:	2000      	movs	r0, #0
    2e14:	6360      	str	r0, [r4, #52]	; 0x34
    2e16:	6063      	str	r3, [r4, #4]
    2e18:	4283      	cmp	r3, r0
    2e1a:	d002      	beq.n	2e22 <__srefill_r+0x96>
    2e1c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    2e1e:	6023      	str	r3, [r4, #0]
    2e20:	e031      	b.n	2e86 <__srefill_r+0xfa>
    2e22:	6921      	ldr	r1, [r4, #16]
    2e24:	2900      	cmp	r1, #0
    2e26:	d103      	bne.n	2e30 <__srefill_r+0xa4>
    2e28:	1c28      	adds	r0, r5, #0
    2e2a:	1c21      	adds	r1, r4, #0
    2e2c:	f7ff fe7a 	bl	2b24 <__smakebuf_r>
    2e30:	89a7      	ldrh	r7, [r4, #12]
    2e32:	b2be      	uxth	r6, r7
    2e34:	07b3      	lsls	r3, r6, #30
    2e36:	d00f      	beq.n	2e58 <__srefill_r+0xcc>
    2e38:	2301      	movs	r3, #1
    2e3a:	81a3      	strh	r3, [r4, #12]
    2e3c:	4b15      	ldr	r3, [pc, #84]	; (2e94 <__srefill_r+0x108>)
    2e3e:	4916      	ldr	r1, [pc, #88]	; (2e98 <__srefill_r+0x10c>)
    2e40:	6818      	ldr	r0, [r3, #0]
    2e42:	f7ff fe31 	bl	2aa8 <_fwalk>
    2e46:	2309      	movs	r3, #9
    2e48:	81a7      	strh	r7, [r4, #12]
    2e4a:	401e      	ands	r6, r3
    2e4c:	429e      	cmp	r6, r3
    2e4e:	d103      	bne.n	2e58 <__srefill_r+0xcc>
    2e50:	1c28      	adds	r0, r5, #0
    2e52:	1c21      	adds	r1, r4, #0
    2e54:	f7ff fc9a 	bl	278c <__sflush_r>
    2e58:	6922      	ldr	r2, [r4, #16]
    2e5a:	1c28      	adds	r0, r5, #0
    2e5c:	6963      	ldr	r3, [r4, #20]
    2e5e:	6022      	str	r2, [r4, #0]
    2e60:	6a21      	ldr	r1, [r4, #32]
    2e62:	6a65      	ldr	r5, [r4, #36]	; 0x24
    2e64:	47a8      	blx	r5
    2e66:	1c03      	adds	r3, r0, #0
    2e68:	6060      	str	r0, [r4, #4]
    2e6a:	2000      	movs	r0, #0
    2e6c:	4283      	cmp	r3, r0
    2e6e:	dc0a      	bgt.n	2e86 <__srefill_r+0xfa>
    2e70:	89a2      	ldrh	r2, [r4, #12]
    2e72:	4283      	cmp	r3, r0
    2e74:	d101      	bne.n	2e7a <__srefill_r+0xee>
    2e76:	2320      	movs	r3, #32
    2e78:	e001      	b.n	2e7e <__srefill_r+0xf2>
    2e7a:	6060      	str	r0, [r4, #4]
    2e7c:	2340      	movs	r3, #64	; 0x40
    2e7e:	431a      	orrs	r2, r3
    2e80:	81a2      	strh	r2, [r4, #12]
    2e82:	2001      	movs	r0, #1
    2e84:	4240      	negs	r0, r0
    2e86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2e88:	0000371c 	.word	0x0000371c
    2e8c:	0000373c 	.word	0x0000373c
    2e90:	0000375c 	.word	0x0000375c
    2e94:	000035bc 	.word	0x000035bc
    2e98:	00002d75 	.word	0x00002d75

00002e9c <_sbrk_r>:
    2e9c:	b538      	push	{r3, r4, r5, lr}
    2e9e:	4c07      	ldr	r4, [pc, #28]	; (2ebc <_sbrk_r+0x20>)
    2ea0:	2300      	movs	r3, #0
    2ea2:	1c05      	adds	r5, r0, #0
    2ea4:	1c08      	adds	r0, r1, #0
    2ea6:	6023      	str	r3, [r4, #0]
    2ea8:	f7fe f99a 	bl	11e0 <_sbrk>
    2eac:	1c43      	adds	r3, r0, #1
    2eae:	d103      	bne.n	2eb8 <_sbrk_r+0x1c>
    2eb0:	6823      	ldr	r3, [r4, #0]
    2eb2:	2b00      	cmp	r3, #0
    2eb4:	d000      	beq.n	2eb8 <_sbrk_r+0x1c>
    2eb6:	602b      	str	r3, [r5, #0]
    2eb8:	bd38      	pop	{r3, r4, r5, pc}
    2eba:	46c0      	nop			; (mov r8, r8)
    2ebc:	20000210 	.word	0x20000210

00002ec0 <__sccl>:
    2ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ec2:	780b      	ldrb	r3, [r1, #0]
    2ec4:	2b5e      	cmp	r3, #94	; 0x5e
    2ec6:	d002      	beq.n	2ece <__sccl+0xe>
    2ec8:	1c4c      	adds	r4, r1, #1
    2eca:	2100      	movs	r1, #0
    2ecc:	e002      	b.n	2ed4 <__sccl+0x14>
    2ece:	1c8c      	adds	r4, r1, #2
    2ed0:	784b      	ldrb	r3, [r1, #1]
    2ed2:	2101      	movs	r1, #1
    2ed4:	2200      	movs	r2, #0
    2ed6:	5481      	strb	r1, [r0, r2]
    2ed8:	2580      	movs	r5, #128	; 0x80
    2eda:	3201      	adds	r2, #1
    2edc:	006d      	lsls	r5, r5, #1
    2ede:	42aa      	cmp	r2, r5
    2ee0:	d1f9      	bne.n	2ed6 <__sccl+0x16>
    2ee2:	2b00      	cmp	r3, #0
    2ee4:	d101      	bne.n	2eea <__sccl+0x2a>
    2ee6:	1e60      	subs	r0, r4, #1
    2ee8:	e01c      	b.n	2f24 <__sccl+0x64>
    2eea:	2701      	movs	r7, #1
    2eec:	1a7f      	subs	r7, r7, r1
    2eee:	b2fe      	uxtb	r6, r7
    2ef0:	54c6      	strb	r6, [r0, r3]
    2ef2:	1c22      	adds	r2, r4, #0
    2ef4:	7811      	ldrb	r1, [r2, #0]
    2ef6:	1c54      	adds	r4, r2, #1
    2ef8:	292d      	cmp	r1, #45	; 0x2d
    2efa:	d005      	beq.n	2f08 <__sccl+0x48>
    2efc:	295d      	cmp	r1, #93	; 0x5d
    2efe:	d00e      	beq.n	2f1e <__sccl+0x5e>
    2f00:	2900      	cmp	r1, #0
    2f02:	d00e      	beq.n	2f22 <__sccl+0x62>
    2f04:	1c0b      	adds	r3, r1, #0
    2f06:	e7f2      	b.n	2eee <__sccl+0x2e>
    2f08:	7855      	ldrb	r5, [r2, #1]
    2f0a:	2d5d      	cmp	r5, #93	; 0x5d
    2f0c:	d0fa      	beq.n	2f04 <__sccl+0x44>
    2f0e:	429d      	cmp	r5, r3
    2f10:	dbf8      	blt.n	2f04 <__sccl+0x44>
    2f12:	3202      	adds	r2, #2
    2f14:	3301      	adds	r3, #1
    2f16:	54c6      	strb	r6, [r0, r3]
    2f18:	42ab      	cmp	r3, r5
    2f1a:	dbfb      	blt.n	2f14 <__sccl+0x54>
    2f1c:	e7ea      	b.n	2ef4 <__sccl+0x34>
    2f1e:	1c20      	adds	r0, r4, #0
    2f20:	e000      	b.n	2f24 <__sccl+0x64>
    2f22:	1c10      	adds	r0, r2, #0
    2f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00002f28 <__sread>:
    2f28:	b538      	push	{r3, r4, r5, lr}
    2f2a:	1c0c      	adds	r4, r1, #0
    2f2c:	250e      	movs	r5, #14
    2f2e:	5f49      	ldrsh	r1, [r1, r5]
    2f30:	f000 fa64 	bl	33fc <_read_r>
    2f34:	2800      	cmp	r0, #0
    2f36:	db03      	blt.n	2f40 <__sread+0x18>
    2f38:	6d62      	ldr	r2, [r4, #84]	; 0x54
    2f3a:	1813      	adds	r3, r2, r0
    2f3c:	6563      	str	r3, [r4, #84]	; 0x54
    2f3e:	e003      	b.n	2f48 <__sread+0x20>
    2f40:	89a2      	ldrh	r2, [r4, #12]
    2f42:	4b02      	ldr	r3, [pc, #8]	; (2f4c <__sread+0x24>)
    2f44:	4013      	ands	r3, r2
    2f46:	81a3      	strh	r3, [r4, #12]
    2f48:	bd38      	pop	{r3, r4, r5, pc}
    2f4a:	46c0      	nop			; (mov r8, r8)
    2f4c:	ffffefff 	.word	0xffffefff

00002f50 <__swrite>:
    2f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2f52:	1c1e      	adds	r6, r3, #0
    2f54:	898b      	ldrh	r3, [r1, #12]
    2f56:	1c05      	adds	r5, r0, #0
    2f58:	1c0c      	adds	r4, r1, #0
    2f5a:	1c17      	adds	r7, r2, #0
    2f5c:	05da      	lsls	r2, r3, #23
    2f5e:	d505      	bpl.n	2f6c <__swrite+0x1c>
    2f60:	230e      	movs	r3, #14
    2f62:	5ec9      	ldrsh	r1, [r1, r3]
    2f64:	2200      	movs	r2, #0
    2f66:	2302      	movs	r3, #2
    2f68:	f000 fa2a 	bl	33c0 <_lseek_r>
    2f6c:	89a2      	ldrh	r2, [r4, #12]
    2f6e:	4b05      	ldr	r3, [pc, #20]	; (2f84 <__swrite+0x34>)
    2f70:	1c28      	adds	r0, r5, #0
    2f72:	4013      	ands	r3, r2
    2f74:	81a3      	strh	r3, [r4, #12]
    2f76:	220e      	movs	r2, #14
    2f78:	5ea1      	ldrsh	r1, [r4, r2]
    2f7a:	1c33      	adds	r3, r6, #0
    2f7c:	1c3a      	adds	r2, r7, #0
    2f7e:	f000 f9d5 	bl	332c <_write_r>
    2f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2f84:	ffffefff 	.word	0xffffefff

00002f88 <__sseek>:
    2f88:	b538      	push	{r3, r4, r5, lr}
    2f8a:	1c0c      	adds	r4, r1, #0
    2f8c:	250e      	movs	r5, #14
    2f8e:	5f49      	ldrsh	r1, [r1, r5]
    2f90:	f000 fa16 	bl	33c0 <_lseek_r>
    2f94:	89a3      	ldrh	r3, [r4, #12]
    2f96:	1c42      	adds	r2, r0, #1
    2f98:	d103      	bne.n	2fa2 <__sseek+0x1a>
    2f9a:	4a05      	ldr	r2, [pc, #20]	; (2fb0 <__sseek+0x28>)
    2f9c:	4013      	ands	r3, r2
    2f9e:	81a3      	strh	r3, [r4, #12]
    2fa0:	e004      	b.n	2fac <__sseek+0x24>
    2fa2:	2280      	movs	r2, #128	; 0x80
    2fa4:	0152      	lsls	r2, r2, #5
    2fa6:	4313      	orrs	r3, r2
    2fa8:	81a3      	strh	r3, [r4, #12]
    2faa:	6560      	str	r0, [r4, #84]	; 0x54
    2fac:	bd38      	pop	{r3, r4, r5, pc}
    2fae:	46c0      	nop			; (mov r8, r8)
    2fb0:	ffffefff 	.word	0xffffefff

00002fb4 <__sclose>:
    2fb4:	b508      	push	{r3, lr}
    2fb6:	230e      	movs	r3, #14
    2fb8:	5ec9      	ldrsh	r1, [r1, r3]
    2fba:	f000 f9cb 	bl	3354 <_close_r>
    2fbe:	bd08      	pop	{r3, pc}

00002fc0 <_strtol_r>:
    2fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2fc2:	1c1d      	adds	r5, r3, #0
    2fc4:	4b42      	ldr	r3, [pc, #264]	; (30d0 <_strtol_r+0x110>)
    2fc6:	b087      	sub	sp, #28
    2fc8:	681b      	ldr	r3, [r3, #0]
    2fca:	9005      	str	r0, [sp, #20]
    2fcc:	9302      	str	r3, [sp, #8]
    2fce:	9103      	str	r1, [sp, #12]
    2fd0:	9201      	str	r2, [sp, #4]
    2fd2:	1c0b      	adds	r3, r1, #0
    2fd4:	781c      	ldrb	r4, [r3, #0]
    2fd6:	9f02      	ldr	r7, [sp, #8]
    2fd8:	1c5e      	adds	r6, r3, #1
    2fda:	193a      	adds	r2, r7, r4
    2fdc:	7851      	ldrb	r1, [r2, #1]
    2fde:	2208      	movs	r2, #8
    2fe0:	400a      	ands	r2, r1
    2fe2:	d001      	beq.n	2fe8 <_strtol_r+0x28>
    2fe4:	1c33      	adds	r3, r6, #0
    2fe6:	e7f5      	b.n	2fd4 <_strtol_r+0x14>
    2fe8:	2c2d      	cmp	r4, #45	; 0x2d
    2fea:	d104      	bne.n	2ff6 <_strtol_r+0x36>
    2fec:	2701      	movs	r7, #1
    2fee:	1c9e      	adds	r6, r3, #2
    2ff0:	785c      	ldrb	r4, [r3, #1]
    2ff2:	9700      	str	r7, [sp, #0]
    2ff4:	e004      	b.n	3000 <_strtol_r+0x40>
    2ff6:	9200      	str	r2, [sp, #0]
    2ff8:	2c2b      	cmp	r4, #43	; 0x2b
    2ffa:	d101      	bne.n	3000 <_strtol_r+0x40>
    2ffc:	785c      	ldrb	r4, [r3, #1]
    2ffe:	1c9e      	adds	r6, r3, #2
    3000:	2310      	movs	r3, #16
    3002:	1c2a      	adds	r2, r5, #0
    3004:	439a      	bics	r2, r3
    3006:	d111      	bne.n	302c <_strtol_r+0x6c>
    3008:	2c30      	cmp	r4, #48	; 0x30
    300a:	d108      	bne.n	301e <_strtol_r+0x5e>
    300c:	7832      	ldrb	r2, [r6, #0]
    300e:	2120      	movs	r1, #32
    3010:	438a      	bics	r2, r1
    3012:	2a58      	cmp	r2, #88	; 0x58
    3014:	d107      	bne.n	3026 <_strtol_r+0x66>
    3016:	7874      	ldrb	r4, [r6, #1]
    3018:	1c1d      	adds	r5, r3, #0
    301a:	3602      	adds	r6, #2
    301c:	e006      	b.n	302c <_strtol_r+0x6c>
    301e:	2d00      	cmp	r5, #0
    3020:	d104      	bne.n	302c <_strtol_r+0x6c>
    3022:	250a      	movs	r5, #10
    3024:	e002      	b.n	302c <_strtol_r+0x6c>
    3026:	2d00      	cmp	r5, #0
    3028:	d100      	bne.n	302c <_strtol_r+0x6c>
    302a:	2508      	movs	r5, #8
    302c:	9f00      	ldr	r7, [sp, #0]
    302e:	1c29      	adds	r1, r5, #0
    3030:	427b      	negs	r3, r7
    3032:	417b      	adcs	r3, r7
    3034:	2780      	movs	r7, #128	; 0x80
    3036:	063f      	lsls	r7, r7, #24
    3038:	1aff      	subs	r7, r7, r3
    303a:	1c38      	adds	r0, r7, #0
    303c:	f7fe fba4 	bl	1788 <__aeabi_uidivmod>
    3040:	1c38      	adds	r0, r7, #0
    3042:	9104      	str	r1, [sp, #16]
    3044:	1c29      	adds	r1, r5, #0
    3046:	f7fe fb5b 	bl	1700 <__aeabi_uidiv>
    304a:	2300      	movs	r3, #0
    304c:	1c02      	adds	r2, r0, #0
    304e:	1c18      	adds	r0, r3, #0
    3050:	9f02      	ldr	r7, [sp, #8]
    3052:	1939      	adds	r1, r7, r4
    3054:	7849      	ldrb	r1, [r1, #1]
    3056:	074f      	lsls	r7, r1, #29
    3058:	d501      	bpl.n	305e <_strtol_r+0x9e>
    305a:	3c30      	subs	r4, #48	; 0x30
    305c:	e007      	b.n	306e <_strtol_r+0xae>
    305e:	2703      	movs	r7, #3
    3060:	400f      	ands	r7, r1
    3062:	d017      	beq.n	3094 <_strtol_r+0xd4>
    3064:	2157      	movs	r1, #87	; 0x57
    3066:	2f01      	cmp	r7, #1
    3068:	d100      	bne.n	306c <_strtol_r+0xac>
    306a:	2137      	movs	r1, #55	; 0x37
    306c:	1a64      	subs	r4, r4, r1
    306e:	42ac      	cmp	r4, r5
    3070:	da10      	bge.n	3094 <_strtol_r+0xd4>
    3072:	1c59      	adds	r1, r3, #1
    3074:	d00b      	beq.n	308e <_strtol_r+0xce>
    3076:	4290      	cmp	r0, r2
    3078:	d807      	bhi.n	308a <_strtol_r+0xca>
    307a:	d102      	bne.n	3082 <_strtol_r+0xc2>
    307c:	9f04      	ldr	r7, [sp, #16]
    307e:	42bc      	cmp	r4, r7
    3080:	dc03      	bgt.n	308a <_strtol_r+0xca>
    3082:	4368      	muls	r0, r5
    3084:	2301      	movs	r3, #1
    3086:	1820      	adds	r0, r4, r0
    3088:	e001      	b.n	308e <_strtol_r+0xce>
    308a:	2301      	movs	r3, #1
    308c:	425b      	negs	r3, r3
    308e:	7834      	ldrb	r4, [r6, #0]
    3090:	3601      	adds	r6, #1
    3092:	e7dd      	b.n	3050 <_strtol_r+0x90>
    3094:	9f00      	ldr	r7, [sp, #0]
    3096:	1c59      	adds	r1, r3, #1
    3098:	d10b      	bne.n	30b2 <_strtol_r+0xf2>
    309a:	2080      	movs	r0, #128	; 0x80
    309c:	427b      	negs	r3, r7
    309e:	417b      	adcs	r3, r7
    30a0:	0600      	lsls	r0, r0, #24
    30a2:	9f05      	ldr	r7, [sp, #20]
    30a4:	1ac0      	subs	r0, r0, r3
    30a6:	2322      	movs	r3, #34	; 0x22
    30a8:	603b      	str	r3, [r7, #0]
    30aa:	9f01      	ldr	r7, [sp, #4]
    30ac:	2f00      	cmp	r7, #0
    30ae:	d109      	bne.n	30c4 <_strtol_r+0x104>
    30b0:	e00b      	b.n	30ca <_strtol_r+0x10a>
    30b2:	2f00      	cmp	r7, #0
    30b4:	d000      	beq.n	30b8 <_strtol_r+0xf8>
    30b6:	4240      	negs	r0, r0
    30b8:	9f01      	ldr	r7, [sp, #4]
    30ba:	2f00      	cmp	r7, #0
    30bc:	d005      	beq.n	30ca <_strtol_r+0x10a>
    30be:	9a03      	ldr	r2, [sp, #12]
    30c0:	2b00      	cmp	r3, #0
    30c2:	d000      	beq.n	30c6 <_strtol_r+0x106>
    30c4:	1e72      	subs	r2, r6, #1
    30c6:	9f01      	ldr	r7, [sp, #4]
    30c8:	603a      	str	r2, [r7, #0]
    30ca:	b007      	add	sp, #28
    30cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    30ce:	46c0      	nop			; (mov r8, r8)
    30d0:	20000070 	.word	0x20000070

000030d4 <_strtoul_r>:
    30d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    30d6:	1c1d      	adds	r5, r3, #0
    30d8:	4b3b      	ldr	r3, [pc, #236]	; (31c8 <_strtoul_r+0xf4>)
    30da:	b087      	sub	sp, #28
    30dc:	681b      	ldr	r3, [r3, #0]
    30de:	9005      	str	r0, [sp, #20]
    30e0:	9302      	str	r3, [sp, #8]
    30e2:	9104      	str	r1, [sp, #16]
    30e4:	1c17      	adds	r7, r2, #0
    30e6:	1c0b      	adds	r3, r1, #0
    30e8:	9902      	ldr	r1, [sp, #8]
    30ea:	781c      	ldrb	r4, [r3, #0]
    30ec:	1c5e      	adds	r6, r3, #1
    30ee:	190a      	adds	r2, r1, r4
    30f0:	7851      	ldrb	r1, [r2, #1]
    30f2:	2208      	movs	r2, #8
    30f4:	400a      	ands	r2, r1
    30f6:	d001      	beq.n	30fc <_strtoul_r+0x28>
    30f8:	1c33      	adds	r3, r6, #0
    30fa:	e7f5      	b.n	30e8 <_strtoul_r+0x14>
    30fc:	2c2d      	cmp	r4, #45	; 0x2d
    30fe:	d104      	bne.n	310a <_strtoul_r+0x36>
    3100:	2201      	movs	r2, #1
    3102:	1c9e      	adds	r6, r3, #2
    3104:	785c      	ldrb	r4, [r3, #1]
    3106:	9201      	str	r2, [sp, #4]
    3108:	e004      	b.n	3114 <_strtoul_r+0x40>
    310a:	9201      	str	r2, [sp, #4]
    310c:	2c2b      	cmp	r4, #43	; 0x2b
    310e:	d101      	bne.n	3114 <_strtoul_r+0x40>
    3110:	785c      	ldrb	r4, [r3, #1]
    3112:	1c9e      	adds	r6, r3, #2
    3114:	2310      	movs	r3, #16
    3116:	1c2a      	adds	r2, r5, #0
    3118:	439a      	bics	r2, r3
    311a:	d111      	bne.n	3140 <_strtoul_r+0x6c>
    311c:	2c30      	cmp	r4, #48	; 0x30
    311e:	d108      	bne.n	3132 <_strtoul_r+0x5e>
    3120:	7832      	ldrb	r2, [r6, #0]
    3122:	2120      	movs	r1, #32
    3124:	438a      	bics	r2, r1
    3126:	2a58      	cmp	r2, #88	; 0x58
    3128:	d107      	bne.n	313a <_strtoul_r+0x66>
    312a:	7874      	ldrb	r4, [r6, #1]
    312c:	1c1d      	adds	r5, r3, #0
    312e:	3602      	adds	r6, #2
    3130:	e006      	b.n	3140 <_strtoul_r+0x6c>
    3132:	2d00      	cmp	r5, #0
    3134:	d104      	bne.n	3140 <_strtoul_r+0x6c>
    3136:	250a      	movs	r5, #10
    3138:	e002      	b.n	3140 <_strtoul_r+0x6c>
    313a:	2d00      	cmp	r5, #0
    313c:	d100      	bne.n	3140 <_strtoul_r+0x6c>
    313e:	2508      	movs	r5, #8
    3140:	2001      	movs	r0, #1
    3142:	1c29      	adds	r1, r5, #0
    3144:	4240      	negs	r0, r0
    3146:	f7fe fadb 	bl	1700 <__aeabi_uidiv>
    314a:	9003      	str	r0, [sp, #12]
    314c:	2001      	movs	r0, #1
    314e:	4240      	negs	r0, r0
    3150:	1c29      	adds	r1, r5, #0
    3152:	f7fe fb19 	bl	1788 <__aeabi_uidivmod>
    3156:	2300      	movs	r3, #0
    3158:	468c      	mov	ip, r1
    315a:	1c18      	adds	r0, r3, #0
    315c:	9902      	ldr	r1, [sp, #8]
    315e:	190a      	adds	r2, r1, r4
    3160:	7852      	ldrb	r2, [r2, #1]
    3162:	0751      	lsls	r1, r2, #29
    3164:	d501      	bpl.n	316a <_strtoul_r+0x96>
    3166:	3c30      	subs	r4, #48	; 0x30
    3168:	e007      	b.n	317a <_strtoul_r+0xa6>
    316a:	2103      	movs	r1, #3
    316c:	4011      	ands	r1, r2
    316e:	d017      	beq.n	31a0 <_strtoul_r+0xcc>
    3170:	2257      	movs	r2, #87	; 0x57
    3172:	2901      	cmp	r1, #1
    3174:	d100      	bne.n	3178 <_strtoul_r+0xa4>
    3176:	2237      	movs	r2, #55	; 0x37
    3178:	1aa4      	subs	r4, r4, r2
    317a:	42ac      	cmp	r4, r5
    317c:	da10      	bge.n	31a0 <_strtoul_r+0xcc>
    317e:	2b00      	cmp	r3, #0
    3180:	db09      	blt.n	3196 <_strtoul_r+0xc2>
    3182:	9a03      	ldr	r2, [sp, #12]
    3184:	4290      	cmp	r0, r2
    3186:	d806      	bhi.n	3196 <_strtoul_r+0xc2>
    3188:	d101      	bne.n	318e <_strtoul_r+0xba>
    318a:	4564      	cmp	r4, ip
    318c:	dc03      	bgt.n	3196 <_strtoul_r+0xc2>
    318e:	4368      	muls	r0, r5
    3190:	2301      	movs	r3, #1
    3192:	1820      	adds	r0, r4, r0
    3194:	e001      	b.n	319a <_strtoul_r+0xc6>
    3196:	2301      	movs	r3, #1
    3198:	425b      	negs	r3, r3
    319a:	7834      	ldrb	r4, [r6, #0]
    319c:	3601      	adds	r6, #1
    319e:	e7dd      	b.n	315c <_strtoul_r+0x88>
    31a0:	2b00      	cmp	r3, #0
    31a2:	da04      	bge.n	31ae <_strtoul_r+0xda>
    31a4:	9905      	ldr	r1, [sp, #20]
    31a6:	2222      	movs	r2, #34	; 0x22
    31a8:	600a      	str	r2, [r1, #0]
    31aa:	2001      	movs	r0, #1
    31ac:	e002      	b.n	31b4 <_strtoul_r+0xe0>
    31ae:	9a01      	ldr	r2, [sp, #4]
    31b0:	2a00      	cmp	r2, #0
    31b2:	d000      	beq.n	31b6 <_strtoul_r+0xe2>
    31b4:	4240      	negs	r0, r0
    31b6:	2f00      	cmp	r7, #0
    31b8:	d004      	beq.n	31c4 <_strtoul_r+0xf0>
    31ba:	9a04      	ldr	r2, [sp, #16]
    31bc:	2b00      	cmp	r3, #0
    31be:	d000      	beq.n	31c2 <_strtoul_r+0xee>
    31c0:	1e72      	subs	r2, r6, #1
    31c2:	603a      	str	r2, [r7, #0]
    31c4:	b007      	add	sp, #28
    31c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    31c8:	20000070 	.word	0x20000070

000031cc <__submore>:
    31cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    31ce:	1c0b      	adds	r3, r1, #0
    31d0:	6b4d      	ldr	r5, [r1, #52]	; 0x34
    31d2:	3344      	adds	r3, #68	; 0x44
    31d4:	1c0c      	adds	r4, r1, #0
    31d6:	429d      	cmp	r5, r3
    31d8:	d11b      	bne.n	3212 <__submore+0x46>
    31da:	2680      	movs	r6, #128	; 0x80
    31dc:	00f6      	lsls	r6, r6, #3
    31de:	1c31      	adds	r1, r6, #0
    31e0:	f7ff fd4e 	bl	2c80 <_malloc_r>
    31e4:	2800      	cmp	r0, #0
    31e6:	d102      	bne.n	31ee <__submore+0x22>
    31e8:	2001      	movs	r0, #1
    31ea:	4240      	negs	r0, r0
    31ec:	e025      	b.n	323a <__submore+0x6e>
    31ee:	1c23      	adds	r3, r4, #0
    31f0:	6360      	str	r0, [r4, #52]	; 0x34
    31f2:	63a6      	str	r6, [r4, #56]	; 0x38
    31f4:	3346      	adds	r3, #70	; 0x46
    31f6:	781a      	ldrb	r2, [r3, #0]
    31f8:	4b10      	ldr	r3, [pc, #64]	; (323c <__submore+0x70>)
    31fa:	54c2      	strb	r2, [r0, r3]
    31fc:	1c23      	adds	r3, r4, #0
    31fe:	3345      	adds	r3, #69	; 0x45
    3200:	781a      	ldrb	r2, [r3, #0]
    3202:	4b0f      	ldr	r3, [pc, #60]	; (3240 <__submore+0x74>)
    3204:	54c2      	strb	r2, [r0, r3]
    3206:	782a      	ldrb	r2, [r5, #0]
    3208:	4b0e      	ldr	r3, [pc, #56]	; (3244 <__submore+0x78>)
    320a:	54c2      	strb	r2, [r0, r3]
    320c:	18c0      	adds	r0, r0, r3
    320e:	6020      	str	r0, [r4, #0]
    3210:	e012      	b.n	3238 <__submore+0x6c>
    3212:	6b8e      	ldr	r6, [r1, #56]	; 0x38
    3214:	1c29      	adds	r1, r5, #0
    3216:	0073      	lsls	r3, r6, #1
    3218:	1c1a      	adds	r2, r3, #0
    321a:	9301      	str	r3, [sp, #4]
    321c:	f7ff fd84 	bl	2d28 <_realloc_r>
    3220:	1e05      	subs	r5, r0, #0
    3222:	d0e1      	beq.n	31e8 <__submore+0x1c>
    3224:	1987      	adds	r7, r0, r6
    3226:	1c38      	adds	r0, r7, #0
    3228:	1c29      	adds	r1, r5, #0
    322a:	1c32      	adds	r2, r6, #0
    322c:	f7fe fb00 	bl	1830 <memcpy>
    3230:	9b01      	ldr	r3, [sp, #4]
    3232:	6027      	str	r7, [r4, #0]
    3234:	6365      	str	r5, [r4, #52]	; 0x34
    3236:	63a3      	str	r3, [r4, #56]	; 0x38
    3238:	2000      	movs	r0, #0
    323a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    323c:	000003ff 	.word	0x000003ff
    3240:	000003fe 	.word	0x000003fe
    3244:	000003fd 	.word	0x000003fd

00003248 <_ungetc_r>:
    3248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    324a:	1c05      	adds	r5, r0, #0
    324c:	1c0e      	adds	r6, r1, #0
    324e:	1c14      	adds	r4, r2, #0
    3250:	1c4a      	adds	r2, r1, #1
    3252:	d102      	bne.n	325a <_ungetc_r+0x12>
    3254:	2001      	movs	r0, #1
    3256:	4240      	negs	r0, r0
    3258:	e061      	b.n	331e <_ungetc_r+0xd6>
    325a:	2800      	cmp	r0, #0
    325c:	d004      	beq.n	3268 <_ungetc_r+0x20>
    325e:	6983      	ldr	r3, [r0, #24]
    3260:	2b00      	cmp	r3, #0
    3262:	d101      	bne.n	3268 <_ungetc_r+0x20>
    3264:	f7ff fbb0 	bl	29c8 <__sinit>
    3268:	4b2d      	ldr	r3, [pc, #180]	; (3320 <_ungetc_r+0xd8>)
    326a:	429c      	cmp	r4, r3
    326c:	d101      	bne.n	3272 <_ungetc_r+0x2a>
    326e:	686c      	ldr	r4, [r5, #4]
    3270:	e008      	b.n	3284 <_ungetc_r+0x3c>
    3272:	4b2c      	ldr	r3, [pc, #176]	; (3324 <_ungetc_r+0xdc>)
    3274:	429c      	cmp	r4, r3
    3276:	d101      	bne.n	327c <_ungetc_r+0x34>
    3278:	68ac      	ldr	r4, [r5, #8]
    327a:	e003      	b.n	3284 <_ungetc_r+0x3c>
    327c:	4b2a      	ldr	r3, [pc, #168]	; (3328 <_ungetc_r+0xe0>)
    327e:	429c      	cmp	r4, r3
    3280:	d100      	bne.n	3284 <_ungetc_r+0x3c>
    3282:	68ec      	ldr	r4, [r5, #12]
    3284:	89a3      	ldrh	r3, [r4, #12]
    3286:	2220      	movs	r2, #32
    3288:	4393      	bics	r3, r2
    328a:	81a3      	strh	r3, [r4, #12]
    328c:	b29b      	uxth	r3, r3
    328e:	075a      	lsls	r2, r3, #29
    3290:	d413      	bmi.n	32ba <_ungetc_r+0x72>
    3292:	06da      	lsls	r2, r3, #27
    3294:	d5de      	bpl.n	3254 <_ungetc_r+0xc>
    3296:	2708      	movs	r7, #8
    3298:	423b      	tst	r3, r7
    329a:	d00a      	beq.n	32b2 <_ungetc_r+0x6a>
    329c:	1c28      	adds	r0, r5, #0
    329e:	1c21      	adds	r1, r4, #0
    32a0:	f7ff fafe 	bl	28a0 <_fflush_r>
    32a4:	2800      	cmp	r0, #0
    32a6:	d1d5      	bne.n	3254 <_ungetc_r+0xc>
    32a8:	89a3      	ldrh	r3, [r4, #12]
    32aa:	60a0      	str	r0, [r4, #8]
    32ac:	43bb      	bics	r3, r7
    32ae:	81a3      	strh	r3, [r4, #12]
    32b0:	61a0      	str	r0, [r4, #24]
    32b2:	89a3      	ldrh	r3, [r4, #12]
    32b4:	2204      	movs	r2, #4
    32b6:	4313      	orrs	r3, r2
    32b8:	81a3      	strh	r3, [r4, #12]
    32ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
    32bc:	b2f6      	uxtb	r6, r6
    32be:	6862      	ldr	r2, [r4, #4]
    32c0:	2b00      	cmp	r3, #0
    32c2:	d010      	beq.n	32e6 <_ungetc_r+0x9e>
    32c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    32c6:	429a      	cmp	r2, r3
    32c8:	da06      	bge.n	32d8 <_ungetc_r+0x90>
    32ca:	6823      	ldr	r3, [r4, #0]
    32cc:	3b01      	subs	r3, #1
    32ce:	6023      	str	r3, [r4, #0]
    32d0:	701e      	strb	r6, [r3, #0]
    32d2:	6863      	ldr	r3, [r4, #4]
    32d4:	3301      	adds	r3, #1
    32d6:	e020      	b.n	331a <_ungetc_r+0xd2>
    32d8:	1c28      	adds	r0, r5, #0
    32da:	1c21      	adds	r1, r4, #0
    32dc:	f7ff ff76 	bl	31cc <__submore>
    32e0:	2800      	cmp	r0, #0
    32e2:	d0f2      	beq.n	32ca <_ungetc_r+0x82>
    32e4:	e7b6      	b.n	3254 <_ungetc_r+0xc>
    32e6:	6921      	ldr	r1, [r4, #16]
    32e8:	6823      	ldr	r3, [r4, #0]
    32ea:	2900      	cmp	r1, #0
    32ec:	d009      	beq.n	3302 <_ungetc_r+0xba>
    32ee:	428b      	cmp	r3, r1
    32f0:	d907      	bls.n	3302 <_ungetc_r+0xba>
    32f2:	1e59      	subs	r1, r3, #1
    32f4:	7808      	ldrb	r0, [r1, #0]
    32f6:	42b0      	cmp	r0, r6
    32f8:	d103      	bne.n	3302 <_ungetc_r+0xba>
    32fa:	3201      	adds	r2, #1
    32fc:	6021      	str	r1, [r4, #0]
    32fe:	6062      	str	r2, [r4, #4]
    3300:	e00d      	b.n	331e <_ungetc_r+0xd6>
    3302:	63e3      	str	r3, [r4, #60]	; 0x3c
    3304:	1c23      	adds	r3, r4, #0
    3306:	3344      	adds	r3, #68	; 0x44
    3308:	6363      	str	r3, [r4, #52]	; 0x34
    330a:	2303      	movs	r3, #3
    330c:	63a3      	str	r3, [r4, #56]	; 0x38
    330e:	1c23      	adds	r3, r4, #0
    3310:	3346      	adds	r3, #70	; 0x46
    3312:	6422      	str	r2, [r4, #64]	; 0x40
    3314:	701e      	strb	r6, [r3, #0]
    3316:	6023      	str	r3, [r4, #0]
    3318:	2301      	movs	r3, #1
    331a:	6063      	str	r3, [r4, #4]
    331c:	1c30      	adds	r0, r6, #0
    331e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3320:	0000371c 	.word	0x0000371c
    3324:	0000373c 	.word	0x0000373c
    3328:	0000375c 	.word	0x0000375c

0000332c <_write_r>:
    332c:	b538      	push	{r3, r4, r5, lr}
    332e:	4c08      	ldr	r4, [pc, #32]	; (3350 <_write_r+0x24>)
    3330:	1c05      	adds	r5, r0, #0
    3332:	2000      	movs	r0, #0
    3334:	6020      	str	r0, [r4, #0]
    3336:	1c08      	adds	r0, r1, #0
    3338:	1c11      	adds	r1, r2, #0
    333a:	1c1a      	adds	r2, r3, #0
    333c:	f7fd f90c 	bl	558 <_write>
    3340:	1c43      	adds	r3, r0, #1
    3342:	d103      	bne.n	334c <_write_r+0x20>
    3344:	6823      	ldr	r3, [r4, #0]
    3346:	2b00      	cmp	r3, #0
    3348:	d000      	beq.n	334c <_write_r+0x20>
    334a:	602b      	str	r3, [r5, #0]
    334c:	bd38      	pop	{r3, r4, r5, pc}
    334e:	46c0      	nop			; (mov r8, r8)
    3350:	20000210 	.word	0x20000210

00003354 <_close_r>:
    3354:	b538      	push	{r3, r4, r5, lr}
    3356:	4c07      	ldr	r4, [pc, #28]	; (3374 <_close_r+0x20>)
    3358:	2300      	movs	r3, #0
    335a:	1c05      	adds	r5, r0, #0
    335c:	1c08      	adds	r0, r1, #0
    335e:	6023      	str	r3, [r4, #0]
    3360:	f7fd ff50 	bl	1204 <_close>
    3364:	1c43      	adds	r3, r0, #1
    3366:	d103      	bne.n	3370 <_close_r+0x1c>
    3368:	6823      	ldr	r3, [r4, #0]
    336a:	2b00      	cmp	r3, #0
    336c:	d000      	beq.n	3370 <_close_r+0x1c>
    336e:	602b      	str	r3, [r5, #0]
    3370:	bd38      	pop	{r3, r4, r5, pc}
    3372:	46c0      	nop			; (mov r8, r8)
    3374:	20000210 	.word	0x20000210

00003378 <_fstat_r>:
    3378:	b538      	push	{r3, r4, r5, lr}
    337a:	4c07      	ldr	r4, [pc, #28]	; (3398 <_fstat_r+0x20>)
    337c:	2300      	movs	r3, #0
    337e:	1c05      	adds	r5, r0, #0
    3380:	1c08      	adds	r0, r1, #0
    3382:	1c11      	adds	r1, r2, #0
    3384:	6023      	str	r3, [r4, #0]
    3386:	f7fd ff41 	bl	120c <_fstat>
    338a:	1c43      	adds	r3, r0, #1
    338c:	d103      	bne.n	3396 <_fstat_r+0x1e>
    338e:	6823      	ldr	r3, [r4, #0]
    3390:	2b00      	cmp	r3, #0
    3392:	d000      	beq.n	3396 <_fstat_r+0x1e>
    3394:	602b      	str	r3, [r5, #0]
    3396:	bd38      	pop	{r3, r4, r5, pc}
    3398:	20000210 	.word	0x20000210

0000339c <_isatty_r>:
    339c:	b538      	push	{r3, r4, r5, lr}
    339e:	4c07      	ldr	r4, [pc, #28]	; (33bc <_isatty_r+0x20>)
    33a0:	2300      	movs	r3, #0
    33a2:	1c05      	adds	r5, r0, #0
    33a4:	1c08      	adds	r0, r1, #0
    33a6:	6023      	str	r3, [r4, #0]
    33a8:	f7fd ff36 	bl	1218 <_isatty>
    33ac:	1c43      	adds	r3, r0, #1
    33ae:	d103      	bne.n	33b8 <_isatty_r+0x1c>
    33b0:	6823      	ldr	r3, [r4, #0]
    33b2:	2b00      	cmp	r3, #0
    33b4:	d000      	beq.n	33b8 <_isatty_r+0x1c>
    33b6:	602b      	str	r3, [r5, #0]
    33b8:	bd38      	pop	{r3, r4, r5, pc}
    33ba:	46c0      	nop			; (mov r8, r8)
    33bc:	20000210 	.word	0x20000210

000033c0 <_lseek_r>:
    33c0:	b538      	push	{r3, r4, r5, lr}
    33c2:	4c08      	ldr	r4, [pc, #32]	; (33e4 <_lseek_r+0x24>)
    33c4:	1c05      	adds	r5, r0, #0
    33c6:	2000      	movs	r0, #0
    33c8:	6020      	str	r0, [r4, #0]
    33ca:	1c08      	adds	r0, r1, #0
    33cc:	1c11      	adds	r1, r2, #0
    33ce:	1c1a      	adds	r2, r3, #0
    33d0:	f7fd ff24 	bl	121c <_lseek>
    33d4:	1c43      	adds	r3, r0, #1
    33d6:	d103      	bne.n	33e0 <_lseek_r+0x20>
    33d8:	6823      	ldr	r3, [r4, #0]
    33da:	2b00      	cmp	r3, #0
    33dc:	d000      	beq.n	33e0 <_lseek_r+0x20>
    33de:	602b      	str	r3, [r5, #0]
    33e0:	bd38      	pop	{r3, r4, r5, pc}
    33e2:	46c0      	nop			; (mov r8, r8)
    33e4:	20000210 	.word	0x20000210

000033e8 <_malloc_usable_size_r>:
    33e8:	3904      	subs	r1, #4
    33ea:	680b      	ldr	r3, [r1, #0]
    33ec:	1f18      	subs	r0, r3, #4
    33ee:	2b00      	cmp	r3, #0
    33f0:	da02      	bge.n	33f8 <_malloc_usable_size_r+0x10>
    33f2:	58c8      	ldr	r0, [r1, r3]
    33f4:	181b      	adds	r3, r3, r0
    33f6:	1f18      	subs	r0, r3, #4
    33f8:	4770      	bx	lr
	...

000033fc <_read_r>:
    33fc:	b538      	push	{r3, r4, r5, lr}
    33fe:	4c08      	ldr	r4, [pc, #32]	; (3420 <_read_r+0x24>)
    3400:	1c05      	adds	r5, r0, #0
    3402:	2000      	movs	r0, #0
    3404:	6020      	str	r0, [r4, #0]
    3406:	1c08      	adds	r0, r1, #0
    3408:	1c11      	adds	r1, r2, #0
    340a:	1c1a      	adds	r2, r3, #0
    340c:	f7fd f882 	bl	514 <_read>
    3410:	1c43      	adds	r3, r0, #1
    3412:	d103      	bne.n	341c <_read_r+0x20>
    3414:	6823      	ldr	r3, [r4, #0]
    3416:	2b00      	cmp	r3, #0
    3418:	d000      	beq.n	341c <_read_r+0x20>
    341a:	602b      	str	r3, [r5, #0]
    341c:	bd38      	pop	{r3, r4, r5, pc}
    341e:	46c0      	nop			; (mov r8, r8)
    3420:	20000210 	.word	0x20000210
    3424:	42000800 	.word	0x42000800
    3428:	42000c00 	.word	0x42000c00
    342c:	42001000 	.word	0x42001000
    3430:	42001400 	.word	0x42001400
    3434:	42001800 	.word	0x42001800
    3438:	42001c00 	.word	0x42001c00
    343c:	0a090807 	.word	0x0a090807
    3440:	00000c0b 	.word	0x00000c0b
    3444:	00000c38 	.word	0x00000c38
    3448:	00000c82 	.word	0x00000c82
    344c:	00000c82 	.word	0x00000c82
    3450:	00000c32 	.word	0x00000c32
    3454:	00000c32 	.word	0x00000c32
    3458:	00000c4e 	.word	0x00000c4e
    345c:	00000c3e 	.word	0x00000c3e
    3460:	00000c54 	.word	0x00000c54
    3464:	00000d0c 	.word	0x00000d0c
    3468:	00000d5c 	.word	0x00000d5c
    346c:	00000d5c 	.word	0x00000d5c
    3470:	00000cec 	.word	0x00000cec
    3474:	00000cfe 	.word	0x00000cfe
    3478:	00000d1a 	.word	0x00000d1a
    347c:	00000cf0 	.word	0x00000cf0
    3480:	00000d28 	.word	0x00000d28
    3484:	77200a0d 	.word	0x77200a0d
    3488:	6f636c65 	.word	0x6f636c65
    348c:	7420656d 	.word	0x7420656d
    3490:	4143206f 	.word	0x4143206f
    3494:	21514952 	.word	0x21514952
    3498:	21212121 	.word	0x21212121
    349c:	21212121 	.word	0x21212121
    34a0:	21212121 	.word	0x21212121
    34a4:	0000000d 	.word	0x0000000d
    34a8:	6f64200a 	.word	0x6f64200a
    34ac:	7720656e 	.word	0x7720656e
    34b0:	20687469 	.word	0x20687469
    34b4:	206c6c61 	.word	0x206c6c61
    34b8:	74696e69 	.word	0x74696e69
    34bc:	696c6169 	.word	0x696c6169
    34c0:	6974617a 	.word	0x6974617a
    34c4:	21736e6f 	.word	0x21736e6f
    34c8:	0a202121 	.word	0x0a202121
    34cc:	00000020 	.word	0x00000020
    34d0:	7270200a 	.word	0x7270200a
    34d4:	20737365 	.word	0x20737365
    34d8:	20796e61 	.word	0x20796e61
    34dc:	2079656b 	.word	0x2079656b
    34e0:	20726f66 	.word	0x20726f66
    34e4:	69736162 	.word	0x69736162
    34e8:	54532063 	.word	0x54532063
    34ec:	6554204e 	.word	0x6554204e
    34f0:	6e697473 	.word	0x6e697473
    34f4:	200a2067 	.word	0x200a2067
    34f8:	0000000d 	.word	0x0000000d
    34fc:	00006425 	.word	0x00006425
    3500:	646e6573 	.word	0x646e6573
    3504:	20676e69 	.word	0x20676e69
    3508:	20444950 	.word	0x20444950
    350c:	3a5a5441 	.word	0x3a5a5441
    3510:	00000009 	.word	0x00000009
    3514:	005a5441 	.word	0x005a5441
    3518:	646e6573 	.word	0x646e6573
    351c:	20676e69 	.word	0x20676e69
    3520:	20444950 	.word	0x20444950
    3524:	56525441 	.word	0x56525441
    3528:	0000093a 	.word	0x0000093a
    352c:	646e6573 	.word	0x646e6573
    3530:	20676e69 	.word	0x20676e69
    3534:	20444950 	.word	0x20444950
    3538:	43303130 	.word	0x43303130
    353c:	0000093a 	.word	0x0000093a
    3540:	646e6573 	.word	0x646e6573
    3544:	20676e69 	.word	0x20676e69
    3548:	20444950 	.word	0x20444950
    354c:	50445441 	.word	0x50445441
    3550:	0000093a 	.word	0x0000093a
    3554:	6f64200a 	.word	0x6f64200a
    3558:	7720656e 	.word	0x7720656e
    355c:	20687469 	.word	0x20687469
    3560:	69736162 	.word	0x69736162
    3564:	54532063 	.word	0x54532063
    3568:	6574204e 	.word	0x6574204e
    356c:	6e697473 	.word	0x6e697473
    3570:	21212167 	.word	0x21212167
    3574:	65727020 	.word	0x65727020
    3578:	79207373 	.word	0x79207373
    357c:	206f7420 	.word	0x206f7420
    3580:	636f7270 	.word	0x636f7270
    3584:	21646565 	.word	0x21646565
    3588:	0a212121 	.word	0x0a212121
    358c:	00000d20 	.word	0x00000d20
    3590:	00006325 	.word	0x00006325
    3594:	74736574 	.word	0x74736574
    3598:	20676e69 	.word	0x20676e69
    359c:	64616572 	.word	0x64616572
    35a0:	6e652020 	.word	0x6e652020
    35a4:	20726574 	.word	0x20726574
    35a8:	20796e61 	.word	0x20796e61
    35ac:	72616863 	.word	0x72616863
    35b0:	65746361 	.word	0x65746361
    35b4:	00000072 	.word	0x00000072
    35b8:	00000043 	.word	0x00000043

000035bc <_global_impure_ptr>:
    35bc:	2000000c 2b302d23 6c680020 6665004c     ... #-0+ .hlL.ef
    35cc:	47464567 32313000 36353433 41393837     gEFG.0123456789A
    35dc:	45444342 31300046 35343332 39383736     BCDEF.0123456789
    35ec:	64636261 00006665 00003612 00003615     abcdef...6...6..
    35fc:	00003618 61462d41 3938662d 33323130     .6..A-Fa-f890123
    360c:	37363534 2d2b005d 00303000 00005878              4567].+-.00.xX.

0000361b <_ctype_>:
    361b:	20202000 20202020 28282020 20282828     .         ((((( 
    362b:	20202020 20202020 20202020 20202020                     
    363b:	10108820 10101010 10101010 10101010      ...............
    364b:	04040410 04040404 10040404 10101010     ................
    365b:	41411010 41414141 01010101 01010101     ..AAAAAA........
    366b:	01010101 01010101 01010101 10101010     ................
    367b:	42421010 42424242 02020202 02020202     ..BBBBBB........
    368b:	02020202 02020202 02020202 10101010     ................
    369b:	00000020 00000000 00000000 00000000      ...............
	...

0000371c <__sf_fake_stdin>:
	...

0000373c <__sf_fake_stdout>:
	...

0000375c <__sf_fake_stderr>:
	...

0000377c <_init>:
    377c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    377e:	46c0      	nop			; (mov r8, r8)
    3780:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3782:	bc08      	pop	{r3}
    3784:	469e      	mov	lr, r3
    3786:	4770      	bx	lr

00003788 <__init_array_start>:
    3788:	000000cd 	.word	0x000000cd

0000378c <_fini>:
    378c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    378e:	46c0      	nop			; (mov r8, r8)
    3790:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3792:	bc08      	pop	{r3}
    3794:	469e      	mov	lr, r3
    3796:	4770      	bx	lr

00003798 <__fini_array_start>:
    3798:	000000a5 	.word	0x000000a5
