<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>XDPP1100 Firmware: hal_dma.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_infineon.jpg"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">XDPP1100 Firmware
   </div>
   <div id="projectbrief">The firmware documentation for the XDPP1100 device family.</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('hal__dma_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">hal_dma.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>HW abstraction layer for ARM's PL230 uDMA, private for DMA driver source files.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ch_ctrl__t.html">DMA_ChCtrl_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ada7119b9b3f2d8301b35600535a11121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#ada7119b9b3f2d8301b35600535a11121">DMA_CHANNELS_MAX</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="memdesc:ada7119b9b3f2d8301b35600535a11121"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum Number of DMA channels.  <a href="#ada7119b9b3f2d8301b35600535a11121">More...</a><br /></td></tr>
<tr class="separator:ada7119b9b3f2d8301b35600535a11121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449d6e986390b2dac3591bbf6c1be4bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a449d6e986390b2dac3591bbf6c1be4bc">DMA_CFG_CYCLE_CTRL_SET_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a449d6e986390b2dac3591bbf6c1be4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaa7fb9c91139448bb8e1bb7cc7d95fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#abaa7fb9c91139448bb8e1bb7cc7d95fd">DMA_CFG_CYCLE_CTRL_SET_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; DMA_CFG_CYCLE_CTRL_SET_Pos)</td></tr>
<tr class="separator:abaa7fb9c91139448bb8e1bb7cc7d95fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3655e0830f4e584a28d33bb1788554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a5f3655e0830f4e584a28d33bb1788554">DMA_CFG_CYCLE_CTRL_SET_Shift</a>(v)&#160;&#160;&#160;(((v) &lt;&lt; <a class="el" href="hal__dma_8h.html#a449d6e986390b2dac3591bbf6c1be4bc">DMA_CFG_CYCLE_CTRL_SET_Pos</a>) &amp; <a class="el" href="hal__dma_8h.html#abaa7fb9c91139448bb8e1bb7cc7d95fd">DMA_CFG_CYCLE_CTRL_SET_Msk</a>)</td></tr>
<tr class="separator:a5f3655e0830f4e584a28d33bb1788554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7abd18878ceb0b420534f2f91f7ba389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a7abd18878ceb0b420534f2f91f7ba389">DMA_CFG_N_MINUS_1_SET_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a7abd18878ceb0b420534f2f91f7ba389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d33ff653da789b382a9360828d549e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a5d33ff653da789b382a9360828d549e5">DMA_CFG_N_MINUS_1_SET_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; DMA_CFG_N_MINUS_1_SET_Pos)</td></tr>
<tr class="separator:a5d33ff653da789b382a9360828d549e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abda2d47544047ead7ea56995143555ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#abda2d47544047ead7ea56995143555ad">DMA_CFG_N_MINUS_1_SET_Shift</a>(v)&#160;&#160;&#160;(((v) &lt;&lt; <a class="el" href="hal__dma_8h.html#a7abd18878ceb0b420534f2f91f7ba389">DMA_CFG_N_MINUS_1_SET_Pos</a>) &amp; <a class="el" href="hal__dma_8h.html#a5d33ff653da789b382a9360828d549e5">DMA_CFG_N_MINUS_1_SET_Msk</a>)</td></tr>
<tr class="separator:abda2d47544047ead7ea56995143555ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a044f5901fbf77c3cf985da572c92a848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a044f5901fbf77c3cf985da572c92a848">DMA_CFG_R_POWER_SET_Pos</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a044f5901fbf77c3cf985da572c92a848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37b1bb498e29f7950eafd30863b9fda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#ab37b1bb498e29f7950eafd30863b9fda">DMA_CFG_R_POWER_SET_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; DMA_CFG_R_POWER_SET_Pos)</td></tr>
<tr class="separator:ab37b1bb498e29f7950eafd30863b9fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab03bdf447cfabd7df5b0adef0b265495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#ab03bdf447cfabd7df5b0adef0b265495">DMA_CFG_R_POWER_SET_Shift</a>(v)&#160;&#160;&#160;(((v) &lt;&lt; <a class="el" href="hal__dma_8h.html#a044f5901fbf77c3cf985da572c92a848">DMA_CFG_R_POWER_SET_Pos</a>) &amp; <a class="el" href="hal__dma_8h.html#ab37b1bb498e29f7950eafd30863b9fda">DMA_CFG_R_POWER_SET_Msk</a>)</td></tr>
<tr class="separator:ab03bdf447cfabd7df5b0adef0b265495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe9cecccc5610b03bbfdc0171a4eab6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#abe9cecccc5610b03bbfdc0171a4eab6b">DMA_CFG_SRC_DATA_SIZE_SET_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:abe9cecccc5610b03bbfdc0171a4eab6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a944e930fdd827ca587cd910a4546a45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a944e930fdd827ca587cd910a4546a45c">DMA_CFG_SRC_DATA_SIZE_SET_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; DMA_CFG_SRC_DATA_SIZE_SET_Pos)</td></tr>
<tr class="separator:a944e930fdd827ca587cd910a4546a45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97045e1399997a9b4c1615ce8205e67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a97045e1399997a9b4c1615ce8205e67b">DMA_CFG_SRC_DATA_SIZE_SET_Shift</a>(v)&#160;&#160;&#160;(((v) &lt;&lt; <a class="el" href="hal__dma_8h.html#abe9cecccc5610b03bbfdc0171a4eab6b">DMA_CFG_SRC_DATA_SIZE_SET_Pos</a>) &amp; <a class="el" href="hal__dma_8h.html#a944e930fdd827ca587cd910a4546a45c">DMA_CFG_SRC_DATA_SIZE_SET_Msk</a>)</td></tr>
<tr class="separator:a97045e1399997a9b4c1615ce8205e67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3706852f40396bfc82ee781c08db500c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a3706852f40396bfc82ee781c08db500c">DMA_CFG_SRC_INC_SET_Pos</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:a3706852f40396bfc82ee781c08db500c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca747a511456f40c2c90ccdd9f68366c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#aca747a511456f40c2c90ccdd9f68366c">DMA_CFG_SRC_INC_SET_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; DMA_CFG_SRC_INC_SET_Pos)</td></tr>
<tr class="separator:aca747a511456f40c2c90ccdd9f68366c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d38a817fc1c14d0424b1dd21961fbde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a7d38a817fc1c14d0424b1dd21961fbde">DMA_CFG_SRC_INC_SET_Shift</a>(v)&#160;&#160;&#160;(((v) &lt;&lt; <a class="el" href="hal__dma_8h.html#a3706852f40396bfc82ee781c08db500c">DMA_CFG_SRC_INC_SET_Pos</a>) &amp; <a class="el" href="hal__dma_8h.html#aca747a511456f40c2c90ccdd9f68366c">DMA_CFG_SRC_INC_SET_Msk</a>)</td></tr>
<tr class="separator:a7d38a817fc1c14d0424b1dd21961fbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df4d3960c364f05dfe88ff14877b932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a0df4d3960c364f05dfe88ff14877b932">DMA_CFG_DST_DATA_SIZE_SET_Pos</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:a0df4d3960c364f05dfe88ff14877b932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad368f96781e692bee84399963b78d97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#ad368f96781e692bee84399963b78d97b">DMA_CFG_DST_DATA_SIZE_SET_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; DMA_CFG_DST_DATA_SIZE_SET_Pos)</td></tr>
<tr class="separator:ad368f96781e692bee84399963b78d97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af295caf24d54c4c06f3a3b1ffbb7741f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#af295caf24d54c4c06f3a3b1ffbb7741f">DMA_CFG_DST_DATA_SIZE_SET_Shift</a>(v)&#160;&#160;&#160;(((v) &lt;&lt; <a class="el" href="hal__dma_8h.html#a0df4d3960c364f05dfe88ff14877b932">DMA_CFG_DST_DATA_SIZE_SET_Pos</a>) &amp; <a class="el" href="hal__dma_8h.html#ad368f96781e692bee84399963b78d97b">DMA_CFG_DST_DATA_SIZE_SET_Msk</a>)</td></tr>
<tr class="separator:af295caf24d54c4c06f3a3b1ffbb7741f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b6bf7514eb835584acc07685e9d388f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a4b6bf7514eb835584acc07685e9d388f">DMA_CFG_DST_INC_SET_Pos</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:a4b6bf7514eb835584acc07685e9d388f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b94feb2123b821189b059d6ae2e5cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a5b94feb2123b821189b059d6ae2e5cab">DMA_CFG_DST_INC_SET_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; DMA_CFG_DST_INC_SET_Pos)</td></tr>
<tr class="separator:a5b94feb2123b821189b059d6ae2e5cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6383dd75a189ab8f7de50e472cf03a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a6383dd75a189ab8f7de50e472cf03a6a">DMA_CFG_DST_INC_SET_Shift</a>(v)&#160;&#160;&#160;(((v) &lt;&lt; <a class="el" href="hal__dma_8h.html#a4b6bf7514eb835584acc07685e9d388f">DMA_CFG_DST_INC_SET_Pos</a>) &amp; <a class="el" href="hal__dma_8h.html#a5b94feb2123b821189b059d6ae2e5cab">DMA_CFG_DST_INC_SET_Msk</a>)</td></tr>
<tr class="separator:a6383dd75a189ab8f7de50e472cf03a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a35aa1050f8841a17f5d2f22d1cfd205b"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="hal__dma_8h.html#a591417e3ec79e09f0bc159079d561c1d">DMA_Ch_Cfg_Cycle_Ctrl_Enum_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a35aa1050f8841a17f5d2f22d1cfd205b">Ch_Cfg_Cycle_Ctrl_Enum_t</a></td></tr>
<tr class="separator:a35aa1050f8841a17f5d2f22d1cfd205b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b0b11a2b125783d3d575283f2e2702"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="hal__dma_8h.html#a151a1743ee8274c5ddbabe6577cd3fcd">DMA_Ch_Cfg_Data_Width_Enum_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#ae1b0b11a2b125783d3d575283f2e2702">DMA_Ch_Cfg_Data_Width_Enum_t</a></td></tr>
<tr class="separator:ae1b0b11a2b125783d3d575283f2e2702"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a591417e3ec79e09f0bc159079d561c1d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a591417e3ec79e09f0bc159079d561c1d">DMA_Ch_Cfg_Cycle_Ctrl_Enum_e</a> { <br />
&#160;&#160;<a class="el" href="hal__dma_8h.html#a591417e3ec79e09f0bc159079d561c1da679ee5320d66c8322e310daeb2ee99b8">STOP</a> = 0, 
<a class="el" href="hal__dma_8h.html#a591417e3ec79e09f0bc159079d561c1da13c45196813cb44e6e81e9c48a5ec1b4">BASIC</a> = 1, 
<a class="el" href="hal__dma_8h.html#a591417e3ec79e09f0bc159079d561c1dac71406b58bef07a030a39b2d0b2c46d9">AUTO_REQUEST</a> = 2, 
<a class="el" href="hal__dma_8h.html#a591417e3ec79e09f0bc159079d561c1da162aa5cd01138ca135d07a9393137fe1">PING_PONG</a> = 3, 
<br />
&#160;&#160;<a class="el" href="hal__dma_8h.html#a591417e3ec79e09f0bc159079d561c1dac23df172cdc9f8efadeafef2ad8f2682">MEM_SCATTER_GATHER_PRIM</a> = 4, 
<a class="el" href="hal__dma_8h.html#a591417e3ec79e09f0bc159079d561c1da49cd444c43b1369778d5825c544d5e7f">MEM_SCATTER_GATHER_ALT</a> = 5, 
<a class="el" href="hal__dma_8h.html#a591417e3ec79e09f0bc159079d561c1daf0d50c3bca6684481e748db178ec96df">PER_SCATTER_GATHER_PRIM</a> = 6, 
<a class="el" href="hal__dma_8h.html#a591417e3ec79e09f0bc159079d561c1da4d3d3627717a519284e911a13c685b08">PER_SCATTER_GATHER_ALT</a> = 7
<br />
 }</td></tr>
<tr class="separator:a591417e3ec79e09f0bc159079d561c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151a1743ee8274c5ddbabe6577cd3fcd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hal__dma_8h.html#a151a1743ee8274c5ddbabe6577cd3fcd">DMA_Ch_Cfg_Data_Width_Enum_e</a> { <a class="el" href="hal__dma_8h.html#a151a1743ee8274c5ddbabe6577cd3fcda1d48d458155560f8d4c5ff89db462695">DATA_WIDTH_BYTE</a> = 0, 
<a class="el" href="hal__dma_8h.html#a151a1743ee8274c5ddbabe6577cd3fcda51d109e4a05311744475956d95a8010d">DATA_WIDTH_HALFWORD</a> = 1, 
<a class="el" href="hal__dma_8h.html#a151a1743ee8274c5ddbabe6577cd3fcda606c7f23069a8e79f80bfb3cfb9fa7f0">DATA_WIDTH_WORD</a> = 2, 
<a class="el" href="hal__dma_8h.html#a151a1743ee8274c5ddbabe6577cd3fcda32de75bc6335399a7e8c5eba5b8f0853">DATA_WIDTH_NO_INCR</a> = 3
 }</td></tr>
<tr class="separator:a151a1743ee8274c5ddbabe6577cd3fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>HW abstraction layer for ARM's PL230 uDMA, private for DMA driver source files. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="abaa7fb9c91139448bb8e1bb7cc7d95fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_CYCLE_CTRL_SET_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; DMA_CFG_CYCLE_CTRL_SET_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CFG_CYCLE_CTRL_SET_Pos in <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="a449d6e986390b2dac3591bbf6c1be4bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_CYCLE_CTRL_SET_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f3655e0830f4e584a28d33bb1788554"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_CYCLE_CTRL_SET_Shift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">v</td><td>)</td>
          <td>&#160;&#160;&#160;(((v) &lt;&lt; <a class="el" href="hal__dma_8h.html#a449d6e986390b2dac3591bbf6c1be4bc">DMA_CFG_CYCLE_CTRL_SET_Pos</a>) &amp; <a class="el" href="hal__dma_8h.html#abaa7fb9c91139448bb8e1bb7cc7d95fd">DMA_CFG_CYCLE_CTRL_SET_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value 'v' into <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> and mask 'v' to fit it into <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="ad368f96781e692bee84399963b78d97b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_DST_DATA_SIZE_SET_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; DMA_CFG_DST_DATA_SIZE_SET_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CFG_SRC_DATA_SIZE_SET_Pos in <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="a0df4d3960c364f05dfe88ff14877b932"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_DST_DATA_SIZE_SET_Pos&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Right-most bit position of dest data size (<a class="el" href="hal__dma_8h.html#ae1b0b11a2b125783d3d575283f2e2702">DMA_Ch_Cfg_Data_Width_Enum_t</a>) in <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="af295caf24d54c4c06f3a3b1ffbb7741f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_DST_DATA_SIZE_SET_Shift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">v</td><td>)</td>
          <td>&#160;&#160;&#160;(((v) &lt;&lt; <a class="el" href="hal__dma_8h.html#a0df4d3960c364f05dfe88ff14877b932">DMA_CFG_DST_DATA_SIZE_SET_Pos</a>) &amp; <a class="el" href="hal__dma_8h.html#ad368f96781e692bee84399963b78d97b">DMA_CFG_DST_DATA_SIZE_SET_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value 'v' into <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> and mask 'v' to fit it into <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="a5b94feb2123b821189b059d6ae2e5cab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_DST_INC_SET_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; DMA_CFG_DST_INC_SET_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CFG_SRC_DATA_SIZE_SET_Pos in <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="a4b6bf7514eb835584acc07685e9d388f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_DST_INC_SET_Pos&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Right-most bit position of dest data increment (<a class="el" href="hal__dma_8h.html#ae1b0b11a2b125783d3d575283f2e2702">DMA_Ch_Cfg_Data_Width_Enum_t</a>) in <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="a6383dd75a189ab8f7de50e472cf03a6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_DST_INC_SET_Shift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">v</td><td>)</td>
          <td>&#160;&#160;&#160;(((v) &lt;&lt; <a class="el" href="hal__dma_8h.html#a4b6bf7514eb835584acc07685e9d388f">DMA_CFG_DST_INC_SET_Pos</a>) &amp; <a class="el" href="hal__dma_8h.html#a5b94feb2123b821189b059d6ae2e5cab">DMA_CFG_DST_INC_SET_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value 'v' into <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> and mask 'v' to fit it into <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="a5d33ff653da789b382a9360828d549e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_N_MINUS_1_SET_Msk&#160;&#160;&#160;(0x3FFUL &lt;&lt; DMA_CFG_N_MINUS_1_SET_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CFG_SRC_DATA_SIZE_SET_Pos in <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="a7abd18878ceb0b420534f2f91f7ba389"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_N_MINUS_1_SET_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Right-most bit position of 'n_minus_1' (total transfers per DMA cycle) in <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="abda2d47544047ead7ea56995143555ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_N_MINUS_1_SET_Shift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">v</td><td>)</td>
          <td>&#160;&#160;&#160;(((v) &lt;&lt; <a class="el" href="hal__dma_8h.html#a7abd18878ceb0b420534f2f91f7ba389">DMA_CFG_N_MINUS_1_SET_Pos</a>) &amp; <a class="el" href="hal__dma_8h.html#a5d33ff653da789b382a9360828d549e5">DMA_CFG_N_MINUS_1_SET_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value 'v' into <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> and mask 'v' to fit it into <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="ab37b1bb498e29f7950eafd30863b9fda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_R_POWER_SET_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; DMA_CFG_R_POWER_SET_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CFG_SRC_DATA_SIZE_SET_Pos in <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="a044f5901fbf77c3cf985da572c92a848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_R_POWER_SET_Pos&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Right-most bit position of 'R_power' (arbitration rate) in <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="ab03bdf447cfabd7df5b0adef0b265495"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_R_POWER_SET_Shift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">v</td><td>)</td>
          <td>&#160;&#160;&#160;(((v) &lt;&lt; <a class="el" href="hal__dma_8h.html#a044f5901fbf77c3cf985da572c92a848">DMA_CFG_R_POWER_SET_Pos</a>) &amp; <a class="el" href="hal__dma_8h.html#ab37b1bb498e29f7950eafd30863b9fda">DMA_CFG_R_POWER_SET_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value 'v' into <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> and mask 'v' to fit it into <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="a944e930fdd827ca587cd910a4546a45c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_SRC_DATA_SIZE_SET_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; DMA_CFG_SRC_DATA_SIZE_SET_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CFG_SRC_DATA_SIZE_SET_Pos in <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="abe9cecccc5610b03bbfdc0171a4eab6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_SRC_DATA_SIZE_SET_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Right-most bit position of source data size (<a class="el" href="hal__dma_8h.html#ae1b0b11a2b125783d3d575283f2e2702">DMA_Ch_Cfg_Data_Width_Enum_t</a>) in <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="a97045e1399997a9b4c1615ce8205e67b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_SRC_DATA_SIZE_SET_Shift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">v</td><td>)</td>
          <td>&#160;&#160;&#160;(((v) &lt;&lt; <a class="el" href="hal__dma_8h.html#abe9cecccc5610b03bbfdc0171a4eab6b">DMA_CFG_SRC_DATA_SIZE_SET_Pos</a>) &amp; <a class="el" href="hal__dma_8h.html#a944e930fdd827ca587cd910a4546a45c">DMA_CFG_SRC_DATA_SIZE_SET_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value 'v' into <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> and mask 'v' to fit it into <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="aca747a511456f40c2c90ccdd9f68366c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_SRC_INC_SET_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; DMA_CFG_SRC_INC_SET_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for DMA_CFG_SRC_DATA_SIZE_SET_Pos in <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="a3706852f40396bfc82ee781c08db500c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_SRC_INC_SET_Pos&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Right-most bit position of source addr increment (<a class="el" href="hal__dma_8h.html#ae1b0b11a2b125783d3d575283f2e2702">DMA_Ch_Cfg_Data_Width_Enum_t</a>) in <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="a7d38a817fc1c14d0424b1dd21961fbde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_SRC_INC_SET_Shift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">v</td><td>)</td>
          <td>&#160;&#160;&#160;(((v) &lt;&lt; <a class="el" href="hal__dma_8h.html#a3706852f40396bfc82ee781c08db500c">DMA_CFG_SRC_INC_SET_Pos</a>) &amp; <a class="el" href="hal__dma_8h.html#aca747a511456f40c2c90ccdd9f68366c">DMA_CFG_SRC_INC_SET_Msk</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value 'v' into <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> and mask 'v' to fit it into <a class="el" href="struct_d_m_a___ch_ctrl__t.html#ac0c635110dc503f164fff91b163936d7">DMA_ChCtrl_t::config</a> </p>

</div>
</div>
<a class="anchor" id="ada7119b9b3f2d8301b35600535a11121"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHANNELS_MAX&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum Number of DMA channels. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="a35aa1050f8841a17f5d2f22d1cfd205b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="hal__dma_8h.html#a591417e3ec79e09f0bc159079d561c1d">DMA_Ch_Cfg_Cycle_Ctrl_Enum_e</a>  <a class="el" href="hal__dma_8h.html#a35aa1050f8841a17f5d2f22d1cfd205b">Ch_Cfg_Cycle_Ctrl_Enum_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>operating mode of the DMA cycle </p>

</div>
</div>
<a class="anchor" id="ae1b0b11a2b125783d3d575283f2e2702"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="hal__dma_8h.html#a151a1743ee8274c5ddbabe6577cd3fcd">DMA_Ch_Cfg_Data_Width_Enum_e</a>  <a class="el" href="hal__dma_8h.html#ae1b0b11a2b125783d3d575283f2e2702">DMA_Ch_Cfg_Data_Width_Enum_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>data transfer size and address increment mode </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a591417e3ec79e09f0bc159079d561c1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="hal__dma_8h.html#a591417e3ec79e09f0bc159079d561c1d">DMA_Ch_Cfg_Cycle_Ctrl_Enum_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>operating mode of the DMA cycle </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a591417e3ec79e09f0bc159079d561c1da679ee5320d66c8322e310daeb2ee99b8"></a>STOP&#160;</td><td class="fielddoc">
<p>STOP: this descriptor is invalid. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a591417e3ec79e09f0bc159079d561c1da13c45196813cb44e6e81e9c48a5ec1b4"></a>BASIC&#160;</td><td class="fielddoc">
<p>BASIC: DMA must receive a new request, prior to it entering the arbitration process, to enable the DMA cycle to complete </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a591417e3ec79e09f0bc159079d561c1dac71406b58bef07a030a39b2d0b2c46d9"></a>AUTO_REQUEST&#160;</td><td class="fielddoc">
<p>AUTO_REQUEST: DMATautomatically inserts a request for the appropriate channel during the arbitration process. This means that the initial request is sufficient to enable the DMA cycle to complete. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a591417e3ec79e09f0bc159079d561c1da162aa5cd01138ca135d07a9393137fe1"></a>PING_PONG&#160;</td><td class="fielddoc">
<p>PING_PONG: The controller performs a DMA cycle using one of the data structures. After the DMA cycle completes, it performs a DMA cycle using the other data structure. After the DMA cycle completes and provided that the host processor has updated the original data structure, it performs a DMA cycle using the original data structure. DMA continues to perform DMA cycles until it either reads an invalid data structure or the host processor changes the cycle_ctrl bits to 001B or 010B </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a591417e3ec79e09f0bc159079d561c1dac23df172cdc9f8efadeafef2ad8f2682"></a>MEM_SCATTER_GATHER_PRIM&#160;</td><td class="fielddoc">
<p>MEM_SCATTER_GATHER_PRIM. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a591417e3ec79e09f0bc159079d561c1da49cd444c43b1369778d5825c544d5e7f"></a>MEM_SCATTER_GATHER_ALT&#160;</td><td class="fielddoc">
<p>MEM_SCATTER_GATHER_ALT. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a591417e3ec79e09f0bc159079d561c1daf0d50c3bca6684481e748db178ec96df"></a>PER_SCATTER_GATHER_PRIM&#160;</td><td class="fielddoc">
<p>PER_SCATTER_GATHER_PRIM. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a591417e3ec79e09f0bc159079d561c1da4d3d3627717a519284e911a13c685b08"></a>PER_SCATTER_GATHER_ALT&#160;</td><td class="fielddoc">
<p>PER_SCATTER_GATHER_ALT. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="a151a1743ee8274c5ddbabe6577cd3fcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="hal__dma_8h.html#a151a1743ee8274c5ddbabe6577cd3fcd">DMA_Ch_Cfg_Data_Width_Enum_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>data transfer size and address increment mode </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a151a1743ee8274c5ddbabe6577cd3fcda1d48d458155560f8d4c5ff89db462695"></a>DATA_WIDTH_BYTE&#160;</td><td class="fielddoc">
<p>DATA_WIDTH_BYTE: byte transfer, byte address increment. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a151a1743ee8274c5ddbabe6577cd3fcda51d109e4a05311744475956d95a8010d"></a>DATA_WIDTH_HALFWORD&#160;</td><td class="fielddoc">
<p>DATA_WIDTH_HALFWORD: 16bit transfer, 16bit address increment. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a151a1743ee8274c5ddbabe6577cd3fcda606c7f23069a8e79f80bfb3cfb9fa7f0"></a>DATA_WIDTH_WORD&#160;</td><td class="fielddoc">
<p>DATA_WIDTH_WORD: 32bit transfer, 32bit address increment. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a151a1743ee8274c5ddbabe6577cd3fcda32de75bc6335399a7e8c5eba5b8f0853"></a>DATA_WIDTH_NO_INCR&#160;</td><td class="fielddoc">
<p>DATA_WIDTH_NO_INCR: no increment of address </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li><li class="navelem"><a class="el" href="dir_d52f7f52f412a942de55fb463ecb0248.html">modules</a></li><li class="navelem"><a class="el" href="dir_56aeaa87743491a19ddae8e0db4db801.html">dma</a></li><li class="navelem"><a class="el" href="hal__dma_8h.html">hal_dma.h</a></li>
    <li class="footer">Generated on Wed Nov 8 2023 10:16:59 for XDPP1100 Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
