cd /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/ModelSim/UART/Simulation
# reading modelsim.ini
do uart_src_sink_tb.do
# ../../../VerilogHDL
# ../TestBench
# ..
# Uart
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:31:41 on Jul 25,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module Uart
# -- Compiling module UartModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module UartController
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	Uart
# 	UartModule
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 22:31:41 on Jul 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 22:31:41 on Jul 25,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# WARNING: No extended dataflow license exists
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(43)
#    Time: 781240 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 43
do uart_src_sink_tb.do
# ../../../VerilogHDL
# ../TestBench
# ..
# Uart
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:32:43 on Jul 25,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module Uart
# -- Compiling module UartModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module UartController
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	Uart
# 	UartModule
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 22:32:43 on Jul 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 22:32:43 on Jul 25,2024, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 22:32:43 on Jul 25,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(43)
#    Time: 434060 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 43
do uart_src_sink_tb.do
# ../../../VerilogHDL
# ../TestBench
# ..
# Uart
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:28 on Jul 25,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module Uart
# -- Compiling module UartModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module UartController
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	Uart
# 	UartModule
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 22:33:28 on Jul 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 22:33:28 on Jul 25,2024, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 22:33:28 on Jul 25,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(43)
#    Time: 781240 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 43
do uart_src_sink_tb.do
# ../../../VerilogHDL
# ../TestBench
# ..
# Uart
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:34:08 on Jul 25,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module Uart
# -- Compiling module UartModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module UartController
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	Uart
# 	UartModule
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 22:34:08 on Jul 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 22:34:08 on Jul 25,2024, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 22:34:08 on Jul 25,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(43)
#    Time: 781240 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 43
do uart_src_sink_tb.do
# ../../../VerilogHDL
# ../TestBench
# ..
# Uart
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:35:18 on Jul 25,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module Uart
# -- Compiling module UartModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module UartController
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	Uart
# 	UartModule
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 22:35:18 on Jul 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 22:35:21 on Jul 25,2024, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 22:35:21 on Jul 25,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(43)
#    Time: 694440 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 43
do uart_src_sink_tb.do
# ../../../VerilogHDL
# ../TestBench
# ..
# Uart
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:54:55 on Jul 25,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module Uart
# -- Compiling module UartModule
# ** Error: ../../../VerilogHDL/uart.v(686): (vlog-2730) Undefined variable: 'M_T_U_ADDR'.
# ** Error: ../../../VerilogHDL/uart.v(692): (vlog-2730) Undefined variable: 'CLOCK'.
# ** Error: ../../../VerilogHDL/uart.v(692): (vlog-2730) Undefined variable: 'NRESET'.
# ** Error: ../../../VerilogHDL/uart.v(697): (vlog-2730) Undefined variable: 'M_T_U_DI'.
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module UartController
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# End time: 23:54:55 on Jul 25,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 5
# ** Error: /home/jtech/snap/IntelFPGA_lite/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./uart_src_sink_tb.do line 23
# /home/jtech/snap/IntelFPGA_lite/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt"
do uart_src_sink_tb.do
# ../../../VerilogHDL
# ../TestBench
# ..
# Uart
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:01:01 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module Uart
# -- Compiling module UartModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module UartController
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	Uart
# 	UartModule
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 00:01:01 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 00:01:02 on Jul 26,2024, Elapsed time: 1:25:41
# Errors: 1, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 00:01:02 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(43)
#    Time: 694440 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 43
do 2_uart_controller_tb.do
# ../../../VerilogHDL
# ../TestBench
# ..
# Uart
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-14) Failed to open "modelsim.ini" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# ** Warning: (vmap-14) Failed to open "modelsim.ini" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Copying /home/jtech/snap/IntelFPGA_lite/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:37:15 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# ** Error: (vlog-13069) ../../../VerilogHDL/uart.v(666): near "DWIDTH": syntax error, unexpected IDENTIFIER, expecting ')'.
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# ** Error: (vlog-13069) ../TestBench/uart_controller_tb.v(52): near ":": syntax error, unexpected ':', expecting ';' or '('.
# -- Compiling module Top
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# ** Error: ../top.v(2): 'Top' already exists - must not be redefined.
# End time: 01:37:16 on Jul 26,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 5
# ** Error: /home/jtech/snap/IntelFPGA_lite/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./2_uart_controller_tb.do line 23
# /home/jtech/snap/IntelFPGA_lite/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt"
do 2_uart_controller_tb.do
# ../../../VerilogHDL
# ../TestBench
# ..
# Uart
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:37:41 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# ** Error: (vlog-13069) ../../../VerilogHDL/uart.v(723): near ";": syntax error, unexpected ';', expecting ':'.
# ** Error: (vlog-13069) ../../../VerilogHDL/uart.v(745): near "8": syntax error, unexpected INTEGER NUMBER.
# ** Error: (vlog-13069) ../../../VerilogHDL/uart.v(748): near ":": syntax error, unexpected ':', expecting IDENTIFIER or disable or clock or "SystemVerilog keyword 'clocking'".
# ** Error (suppressible): ../TestBench/cpu_uart_tx_tb.v(31): (vlog-2388) 'txdata' already declared in this scope (UartControllerModule) at ../../../VerilogHDL/uart.v(691).
# ** Error: ../TestBench/cpu_uart_tx_tb.v(31): (vlog-13311) 'txdata' already declared in this scope ('UartControllerModule') with a type.
# ** Error (suppressible): ../TestBench/cpu_uart_tx_tb.v(40): (vlog-2388) 'address' already declared in this scope (UartControllerModule) at ../../../VerilogHDL/uart.v(695).
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Top
# ** Error: ../TestBench/uart_controller_tb.v(139): (vlog-2110) Illegal reference to net "idatas".
# ** Error: ../TestBench/uart_controller_tb.v(148): (vlog-2110) Illegal reference to net "idatas".
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# ** Warning: ../top.v(2): (vlog-2275) Existing module 'Top' will be overwritten.
# -- Compiling module Top
# End time: 01:37:41 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 6
# ** Error: /home/jtech/snap/IntelFPGA_lite/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./2_uart_controller_tb.do line 23
# /home/jtech/snap/IntelFPGA_lite/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt"
do 2_uart_controller_tb.do
# ../../../VerilogHDL
# ../TestBench
# ..
# Uart
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:38:56 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# ** Error: (vlog-13069) ../../../VerilogHDL/uart.v(717): near ";": syntax error, unexpected ';', expecting ':'.
# ** Error: (vlog-13069) ../../../VerilogHDL/uart.v(739): near "8": syntax error, unexpected INTEGER NUMBER.
# ** Error: (vlog-13069) ../../../VerilogHDL/uart.v(742): near ":": syntax error, unexpected ':', expecting IDENTIFIER or disable or clock or "SystemVerilog keyword 'clocking'".
# ** Error (suppressible): ../TestBench/cpu_uart_tx_tb.v(31): (vlog-2388) 'txdata' already declared in this scope (UartControllerModule) at ../../../VerilogHDL/uart.v(691).
# ** Error: ../TestBench/cpu_uart_tx_tb.v(31): (vlog-13311) 'txdata' already declared in this scope ('UartControllerModule') with a type.
# ** Error (suppressible): ../TestBench/cpu_uart_tx_tb.v(40): (vlog-2388) 'address' already declared in this scope (UartControllerModule) at ../../../VerilogHDL/uart.v(695).
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Top
# ** Error: ../TestBench/uart_controller_tb.v(139): (vlog-2110) Illegal reference to net "idatas".
# ** Error: ../TestBench/uart_controller_tb.v(148): (vlog-2110) Illegal reference to net "idatas".
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# ** Warning: ../top.v(2): (vlog-2275) Existing module 'Top' will be overwritten.
# -- Compiling module Top
# End time: 01:38:56 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 6
# ** Error: /home/jtech/snap/IntelFPGA_lite/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./2_uart_controller_tb.do line 23
# /home/jtech/snap/IntelFPGA_lite/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt"
# WARNING: No extended dataflow license exists
do 2_uart_controller_tb.do
# ../../../VerilogHDL
# ../TestBench
# ..
# Uart
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:39:19 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# ** Error: (vlog-13069) ../../../VerilogHDL/uart.v(743): near "endcase": syntax error, unexpected endcase.
# ** Error: ../TestBench/cpu_uart_tx_tb.v(20): Declarations not allowed in unnamed block.
# ** Error: ../TestBench/cpu_uart_tx_tb.v(21): Illegal declaration after the statement near line '18'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ../TestBench/cpu_uart_tx_tb.v(24): Declarations not allowed in unnamed block.
# ** Error: ../TestBench/cpu_uart_tx_tb.v(27): Declarations not allowed in unnamed block.
# ** Error: ../TestBench/cpu_uart_tx_tb.v(28): Declarations not allowed in unnamed block.
# ** Error: ../TestBench/cpu_uart_tx_tb.v(30): Illegal declaration after the statement near line '21'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ../TestBench/cpu_uart_tx_tb.v(32): (vlog-2730) Undefined variable: 'tx'.
# ** Error: ../TestBench/cpu_uart_tx_tb.v(32): (vlog-2730) Undefined variable: 'tx2tx'.
# ** Error: ../TestBench/cpu_uart_tx_tb.v(32): LHS in procedural continuous assignment may not be a net: tx.
# ** Error: (vlog-13069) ../TestBench/cpu_uart_tx_tb.v(34): near "wire": syntax error, unexpected wire.
# ** Error: ../TestBench/cpu_uart_tx_tb.v(39): Declarations not allowed in unnamed block.
# ** Error (suppressible): ../TestBench/cpu_uart_tx_tb.v(40): (vlog-2388) 'address' already declared in this scope (UartControllerModule) at ../../../VerilogHDL/uart.v(695).
# ** Error: ../TestBench/cpu_uart_tx_tb.v(40): Declarations not allowed in unnamed block.
# ** Error: ../TestBench/cpu_uart_tx_tb.v(41): Declarations not allowed in unnamed block.
# ** Error: ../TestBench/cpu_uart_tx_tb.v(56): Illegal declaration after the statement near line '36'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ../TestBench/cpu_uart_tx_tb.v(75): (vlog-2730) Undefined variable: 'UartSink'.
# ** Error: ../TestBench/cpu_uart_tx_tb.v(86): (vlog-2730) Undefined variable: 'UartSource'.
# ** Error: ../TestBench/cpu_uart_tx_tb.v(122): (vlog-2730) Undefined variable: 'uart_src_done'.
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Top
# ** Error: ../TestBench/uart_controller_tb.v(139): (vlog-2110) Illegal reference to net "idatas".
# ** Error: ../TestBench/uart_controller_tb.v(148): (vlog-2110) Illegal reference to net "idatas".
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# ** Warning: ../top.v(2): (vlog-2275) Existing module 'Top' will be overwritten.
# -- Compiling module Top
# End time: 01:39:19 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 21, Warnings: 6
# ** Error: /home/jtech/snap/IntelFPGA_lite/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./2_uart_controller_tb.do line 23
# /home/jtech/snap/IntelFPGA_lite/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt"
do 2_uart_controller_tb.do
# ../../../VerilogHDL
# ../TestBench
# ..
# Uart
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:39:30 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Top
# ** Error: ../TestBench/uart_controller_tb.v(139): (vlog-2110) Illegal reference to net "idatas".
# ** Error: ../TestBench/uart_controller_tb.v(148): (vlog-2110) Illegal reference to net "idatas".
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# ** Warning: ../top.v(2): (vlog-2275) Existing module 'Top' will be overwritten.
# -- Compiling module Top
# End time: 01:39:30 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 6
# ** Error: /home/jtech/snap/IntelFPGA_lite/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./2_uart_controller_tb.do line 23
# /home/jtech/snap/IntelFPGA_lite/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt"
do 2_uart_controller_tb.do
# ../../../VerilogHDL
# ../TestBench
# ..
# Uart
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:40:47 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Top
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# ** Warning: ../top.v(2): (vlog-2275) Existing module 'Top' will be overwritten.
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	UartModule
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# End time: 01:40:47 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 01:40:49 on Jul 26,2024, Elapsed time: 1:39:47
# Errors: 5, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 01:40:49 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Top
# ** Error: (vsim-3033) Instantiation of 'UART' failed. The design unit was not found.
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop File: ../top.v Line: 23
#         Searched libraries:
#             /home/jtech/snap/IntelFPGA_lite/modelsim_ase/altera/verilog/altera_mf
#             /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/ModelSim/UART/Simulation/UartLib
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./2_uart_controller_tb.do PAUSED at line 25
do uart_src_sink_tb.do
# Cannot open macro file: uart_src_sink_tb.do
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:41:17 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Top
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# ** Warning: ../top.v(2): (vlog-2275) Existing module 'Top' will be overwritten.
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# End time: 01:41:17 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 01:40:49 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Top
# Loading UartWork.UartModule
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uTop'.  Expected 11, found 4.
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop File: ../TestBench/uart_controller_tb.v Line: 36
# ** Error: (vsim-3063) Port 'clock' not found in the connected module (1st connection).
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop File: ../TestBench/uart_controller_tb.v Line: 36
# ** Warning: (vsim-3722) ../TestBench/uart_controller_tb.v(36): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ../TestBench/uart_controller_tb.v(36): [TFMPC] - Missing connection for port 'txdata'.
# ** Warning: (vsim-3722) ../TestBench/uart_controller_tb.v(36): [TFMPC] - Missing connection for port 'txstart'.
# ** Warning: (vsim-3722) ../TestBench/uart_controller_tb.v(36): [TFMPC] - Missing connection for port 'txbusy'.
# ** Warning: (vsim-3722) ../TestBench/uart_controller_tb.v(36): [TFMPC] - Missing connection for port 'txdone'.
# ** Warning: (vsim-3722) ../TestBench/uart_controller_tb.v(36): [TFMPC] - Missing connection for port 'rxdata'.
# ** Warning: (vsim-3722) ../TestBench/uart_controller_tb.v(36): [TFMPC] - Missing connection for port 'rxbusy'.
# ** Warning: (vsim-3722) ../TestBench/uart_controller_tb.v(36): [TFMPC] - Missing connection for port 'rxdone'.
# ** Error: (vsim-3063) Port 'CLK' not found in the connected module (1st connection).
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop/uUART File: ../top.v Line: 23
# ** Error: (vsim-3063) Port 'RESET' not found in the connected module (2nd connection).
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop/uUART File: ../top.v Line: 23
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./2_uart_controller_tb.do PAUSED at line 25
do uart_src_sink_tb.do
# Cannot open macro file: uart_src_sink_tb.do
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:41:49 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Host
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 01:41:49 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 01:40:49 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Host
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uTop'.  Expected 6, found 4.
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop File: ../TestBench/uart_controller_tb.v Line: 36
# ** Warning: (vsim-3722) ../TestBench/uart_controller_tb.v(36): [TFMPC] - Missing connection for port 'i_gpio'.
# ** Warning: (vsim-3722) ../TestBench/uart_controller_tb.v(36): [TFMPC] - Missing connection for port 'o_gpio'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'iUART_RXDATA'. The port definition is at: ../../../VerilogHDL/uart.v(672).
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop/uUartCon File: ../TestBench/uart_controller_tb.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'oUART_TXDATA'. The port definition is at: ../../../VerilogHDL/uart.v(675).
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop/uUartCon File: ../TestBench/uart_controller_tb.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'oADDR_BUS'. The port definition is at: ../../../VerilogHDL/uart.v(676).
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop/uUartCon File: ../TestBench/uart_controller_tb.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'iDATA_BUS'. The port definition is at: ../../../VerilogHDL/uart.v(677).
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop/uUartCon File: ../TestBench/uart_controller_tb.v Line: 116
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'oDATA_BUS'. The port definition is at: ../../../VerilogHDL/uart.v(678).
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop/uUartCon File: ../TestBench/uart_controller_tb.v Line: 116
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:42:46 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Host
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 01:42:46 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 01:42:47 on Jul 26,2024, Elapsed time: 0:01:58
# Errors: 4, Warnings: 17
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 01:42:47 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Host
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'iUART_RXDATA'. The port definition is at: ../../../VerilogHDL/uart.v(672).
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop/uUartCon File: ../TestBench/uart_controller_tb.v Line: 118
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'oUART_TXDATA'. The port definition is at: ../../../VerilogHDL/uart.v(675).
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop/uUartCon File: ../TestBench/uart_controller_tb.v Line: 118
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'oADDR_BUS'. The port definition is at: ../../../VerilogHDL/uart.v(676).
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop/uUartCon File: ../TestBench/uart_controller_tb.v Line: 118
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'iDATA_BUS'. The port definition is at: ../../../VerilogHDL/uart.v(677).
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop/uUartCon File: ../TestBench/uart_controller_tb.v Line: 118
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'oDATA_BUS'. The port definition is at: ../../../VerilogHDL/uart.v(678).
#    Time: 0 us  Iteration: 0  Instance: /uart_controller_tb/uTop/uUartCon File: ../TestBench/uart_controller_tb.v Line: 118
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:47:44 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Host
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 01:47:45 on Jul 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 01:47:45 on Jul 26,2024, Elapsed time: 0:04:58
# Errors: 0, Warnings: 5
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 01:47:45 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Host
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:49:43 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 01:49:43 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 01:49:43 on Jul 26,2024, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 01:49:43 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/uHostUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uHostUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uHostUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uHostUartSrc/oDONE
# 
# 
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:52:44 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 01:52:44 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 01:52:46 on Jul 26,2024, Elapsed time: 0:03:03
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 01:52:46 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/uHostUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uHostUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uHostUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uHostUartSrc/oDONE
# 
# 
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:54:10 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 01:54:10 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 01:54:11 on Jul 26,2024, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 01:54:11 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# 
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:55:23 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 01:55:23 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 01:55:23 on Jul 26,2024, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 01:55:23 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# 
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:56:58 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 01:56:58 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 01:56:58 on Jul 26,2024, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 01:56:58 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# add wave -bin sim:/uart_controller_tb/HostToKernel/Break
# 
# 
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:57:29 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 01:57:29 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 01:57:29 on Jul 26,2024, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 01:57:29 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# 
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(54)
#    Time: 694440 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 54
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:06:05 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:06:05 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:06:05 on Jul 26,2024, Elapsed time: 0:08:36
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:06:05 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(54)
#    Time: 694440 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 54
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:06:46 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:06:46 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:06:49 on Jul 26,2024, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:06:49 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(55)
#    Time: 781240 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 55
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:08:17 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:08:17 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:08:17 on Jul 26,2024, Elapsed time: 0:01:28
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:08:17 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(55)
#    Time: 781240 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 55
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:08:45 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:08:45 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:08:45 on Jul 26,2024, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:08:45 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(55)
#    Time: 781240 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 55
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:10:14 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:10:14 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:10:16 on Jul 26,2024, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:10:16 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(55)
#    Time: 781240 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 55
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:12:16 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:12:16 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:12:18 on Jul 26,2024, Elapsed time: 0:02:02
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:12:18 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:13:47 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:13:47 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:13:48 on Jul 26,2024, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:13:48 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(57)
#    Time: 781240 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 57
quit -sim
# End time: 02:15:02 on Jul 26,2024, Elapsed time: 0:01:14
# Errors: 0, Warnings: 0
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:15:07 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:15:07 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:15:07 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:20:31 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:20:32 on Jul 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:20:33 on Jul 26,2024, Elapsed time: 0:05:26
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:20:33 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 1_uart_src_sink_tb copy.do
# Cannot open macro file: 1_uart_src_sink_tb
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:23:21 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:23:21 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:23:23 on Jul 26,2024, Elapsed time: 0:02:50
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:23:23 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:26 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:25:26 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:25:27 on Jul 26,2024, Elapsed time: 0:02:04
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:25:27 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:27:25 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:27:25 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:27:26 on Jul 26,2024, Elapsed time: 0:01:59
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:27:26 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:29:26 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:29:26 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:29:28 on Jul 26,2024, Elapsed time: 0:02:02
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:29:28 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:30:32 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:30:32 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:30:34 on Jul 26,2024, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:30:34 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(44)
#    Time: 1388840 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 44
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:31:43 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:31:44 on Jul 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:31:45 on Jul 26,2024, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:31:45 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:32:00 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:32:00 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:32:02 on Jul 26,2024, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:32:02 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:32:36 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:32:36 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:32:38 on Jul 26,2024, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:32:38 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(44)
#    Time: 1388840 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 44
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:34:18 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:34:18 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:34:19 on Jul 26,2024, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:34:19 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(44)
#    Time: 1388840 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 44
# Break key hit
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:35:36 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:35:36 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:35:38 on Jul 26,2024, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:35:38 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(44)
#    Time: 1388840 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 44
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:38:03 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:38:03 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:38:05 on Jul 26,2024, Elapsed time: 0:02:27
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:38:05 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(44)
#    Time: 1388840 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 44
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:38:35 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:38:36 on Jul 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:38:37 on Jul 26,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:38:37 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(44)
#    Time: 1388840 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 44
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:38:53 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:38:53 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:38:55 on Jul 26,2024, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:38:55 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(44)
#    Time: 1388840 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 44
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:39:30 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:39:30 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:39:32 on Jul 26,2024, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:39:32 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(58)
#    Time: 1475640 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 58
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:39:48 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:39:48 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:39:50 on Jul 26,2024, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:39:50 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:41:03 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:41:03 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:41:04 on Jul 26,2024, Elapsed time: 0:01:14
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:41:04 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:41:39 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:41:39 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:41:39 on Jul 26,2024, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:41:39 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(58)
#    Time: 1475640 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 58
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:43:21 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:43:21 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:43:24 on Jul 26,2024, Elapsed time: 0:01:45
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:43:24 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(58)
#    Time: 1475640 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 58
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:43:44 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:43:44 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:43:45 on Jul 26,2024, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:43:45 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(44)
#    Time: 1388840 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 44
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:44:18 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:44:18 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:44:21 on Jul 26,2024, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:44:21 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(44)
#    Time: 1388840 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 44
do 1_uart_src_sink_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:44:48 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:44:48 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_src_sink_tb -t 1us
# End time: 02:44:52 on Jul 26,2024, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_src_sink_tb -t 1us 
# Start time: 02:44:52 on Jul 26,2024
# Loading UartWork.uart_src_sink_tb
# Loading UartWork.host_to_kernel
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.from_host_to_kenel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_src_sink_tb/clock
# add wave -bin sim:/uart_src_sink_tb/reset
# 
# add wave -divider host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/tx
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txstart
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txbusy
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdone
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/txdata
# 
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFEN
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/oDONE
# add wave -hex sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/var_data
# add wave -uns sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/cnt
# add wave -bin sim:/uart_src_sink_tb/u_host_to_kernel/uUartSrc/donepos
# 
# add wave -divider from_host_to_kernel
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/rx
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_recept
# add wave -bin sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_done
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uUartSink/reg_data
# add wave -hex sim:/uart_src_sink_tb/u_from_host_to_kernel/uart_sink_data
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_src_sink_tb.v(44)
#    Time: 1475640 us  Iteration: 0  Instance: /uart_src_sink_tb
# Break in Module uart_src_sink_tb at ../TestBench/uart_src_sink_tb.v line 44
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:45:08 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:45:08 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:45:09 on Jul 26,2024, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:45:09 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(58)
#    Time: 1475640 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 58
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:45:29 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:45:29 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:45:32 on Jul 26,2024, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:45:32 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:46:53 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:46:53 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:46:53 on Jul 26,2024, Elapsed time: 0:01:21
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:46:53 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:48:01 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:48:01 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:48:02 on Jul 26,2024, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:48:02 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(59)
#    Time: 13974840 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 59
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:48:55 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:48:55 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:48:57 on Jul 26,2024, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:48:57 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(61)
#    Time: 14669240 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 61
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:50:16 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:50:17 on Jul 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:50:19 on Jul 26,2024, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:50:19 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -uns sim:/uart_controller_tb/uKernel/odatas
# add wave -uns sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(62)
#    Time: 15363640 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 62
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:51:05 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:51:05 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:51:05 on Jul 26,2024, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:51:06 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -hex sim:/uart_controller_tb/uKernel/odatas
# add wave -hex sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(62)
#    Time: 15363640 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 62
# WARNING: No extended dataflow license exists
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:57:34 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:57:34 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:57:35 on Jul 26,2024, Elapsed time: 0:06:29
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:57:35 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -hex sim:/uart_controller_tb/uKernel/odatas
# add wave -hex sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(62)
#    Time: 8419680 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 62
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:59:10 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 02:59:10 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 02:59:11 on Jul 26,2024, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 02:59:11 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -hex sim:/uart_controller_tb/uKernel/odatas
# add wave -hex sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(62)
#    Time: 8419680 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 62
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:00:58 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 03:00:58 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 03:00:59 on Jul 26,2024, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 03:00:59 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -hex sim:/uart_controller_tb/uKernel/odatas
# add wave -hex sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(63)
#    Time: 8419680 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 63
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:02:09 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 03:02:09 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 03:02:10 on Jul 26,2024, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 03:02:10 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -hex sim:/uart_controller_tb/uKernel/odatas
# add wave -hex sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(63)
#    Time: 9114040 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 63
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:03:14 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 03:03:14 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 03:03:15 on Jul 26,2024, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 03:03:15 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# add wave -bin sim:/uart_controller_tb/ip
# add wave -bin sim:/uart_controller_tb/op
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -hex sim:/uart_controller_tb/uKernel/odatas
# add wave -hex sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(63)
#    Time: 9114040 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 63
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:08:49 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 03:08:50 on Jul 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 03:08:50 on Jul 26,2024, Elapsed time: 0:05:35
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 03:08:50 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# add wave -bin sim:/uart_controller_tb/ip
# add wave -bin sim:/uart_controller_tb/op
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -hex sim:/uart_controller_tb/uKernel/odatas
# add wave -hex sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(64)
#    Time: 9808440 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 64
do 2_uart_controller_tb.do
# Set Env Path Files
# set env(DIR_RTL_INCL) ../../../VerilogHDL
# ../../../VerilogHDL
# set env(DIR_RTL_TBCH) ../TestBench
# ../TestBench
# set env(DIR_RTL_BODY) ..
# ..
# 
# set env(LIBRARY_NAME) Uart
# Uart
# 
# View Window
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists $env(LIBRARY_NAME)]} {
# 	vdel -lib $env(LIBRARY_NAME)Lib -all
# }
# 
# Creat a Design Library
# vlib $env(LIBRARY_NAME)Lib
# ** Warning: (vlib-34) Library already exists at "UartLib".
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap $env(LIBRARY_NAME)Work $env(LIBRARY_NAME)Lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap UartWork UartLib 
# Modifying modelsim.ini
# 
# Compile HDL Source
# vlog -vlog01compat -work $env(LIBRARY_NAME)Work -f $env(DIR_RTL_TBCH)/_flist.txt
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:10:14 on Jul 26,2024
# vlog -reportprogress 300 -vlog01compat -work UartWork -f ../TestBench/_flist.txt 
# -- Compiling module Chattering
# -- Compiling module Counter
# -- Compiling module AsyncFIFO
# -- Compiling module ASYNC_FIFO_FULL
# -- Compiling module ASYNC_FIFO_EMPTY
# -- Compiling module ASYNC_FIFO_MEMORY
# -- Compiling module SYNC_FIFO_WRITE2READ
# -- Compiling module SYNC_FIFO_READ2WRITE
# -- Compiling module FLOATING_32BIT_ADD_SUB
# -- Compiling module FLOATING_32BIT_ADD
# -- Compiling module FLOATING_32BIT_SUB
# -- Compiling module FLOATING_32BIT_MUL
# -- Compiling module FLOATING_32BIT_DIV
# -- Compiling module HALF_ADD
# -- Compiling module FLOAT_ADD
# -- Compiling module DOUBLE_ADD
# -- Compiling module HALF_SUB
# -- Compiling module FLOAT_SUB
# -- Compiling module DOUBLE_SUB
# -- Compiling module HALF_MUL
# -- Compiling module FLOAT_MUL
# -- Compiling module DOUBLE_MUL
# -- Compiling module HALF_DIV
# -- Compiling module FLOAT_DIV
# -- Compiling module DOUBLE_DIV
# -- Compiling module HALF_DIV_WITH_REM
# -- Compiling module FLOAT_DIV_WITH_REM
# -- Compiling module DOUBLE_DIV_WITH_REM
# -- Compiling module GEN8BITDATA
# -- Compiling module Slave
# -- Compiling module LATCH_MUL
# -- Compiling module SWITCH_ADD
# -- Compiling module MatrixMulSingleCore
# -- Compiling module MatrixMul2Cores
# -- Compiling module MatrixMul4Cores
# -- Compiling module MatrixMul8Cores
# -- Compiling module MatrixMul16Cores
# -- Compiling module MatrixMul32Cores
# -- Compiling module MatrixMulManyCores
# -- Compiling module DRAM
# -- Compiling module BRAM
# -- Compiling module DualBRAM
# -- Compiling module NeuronCore
# -- Compiling module Neuron
# -- Compiling module Random
# -- Compiling module Streamer
# -- Compiling module Timer
# -- Compiling module Int2Long
# -- Compiling module Long2Int
# -- Compiling module Int2Float
# -- Compiling module Int2FloatLong
# -- Compiling module Int2HalfFloat
# -- Compiling module Float2Int
# -- Compiling module FloatLong2Int
# -- Compiling module HalfFloat2Int
# -- Compiling module Transmit
# -- Compiling module TransmitBaudrate
# -- Compiling module TransmitState
# -- Compiling module TxD
# -- Compiling module Recieve
# -- Compiling module RecieveBaudrate
# -- Compiling module RecieveState
# -- Compiling module RxD
# -- Compiling module UartSource
# -- Compiling module UartSink
# -- Compiling module UartModule
# -- Compiling module UartControllerModule
# -- Compiling module cpu_uart_tx_tb
# ** Warning: ../TestBench/tb.v(8): (vlog-2263) Redefinition of macro: 'BYTES' (previously defined near ../TestBench/cpu_uart_tx_tb.v(8), old value '(`OPCDBYTE + `ADDRBYTE + `DATABYTE)   ', new value '8                                     ') .
# -- Compiling module tb
# -- Compiling module uart_controller_tb
# -- Compiling module Kernel
# -- Compiling module uart_src_sink_tb
# -- Compiling module host_to_kernel
# -- Compiling module from_host_to_kenel
# ** Warning: ../TestBench/uart_tb.v(3): (vlog-2263) Redefinition of macro: 'SCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(3), old value '20                                    ', new value '20                               ') .
# ** Warning: ../TestBench/uart_tb.v(4): (vlog-2263) Redefinition of macro: 'UARTMHZ' (previously defined near ../TestBench/uart_src_sink_tb.v(6), old value '50000000                              ', new value '50000000                         ') .
# ** Warning: ../TestBench/uart_tb.v(5): (vlog-2263) Redefinition of macro: 'BAUDRATE' (previously defined near ../TestBench/uart_src_sink_tb.v(7), old value '115200                                ', new value '115200                           ') .
# ** Warning: ../TestBench/uart_tb.v(6): (vlog-2263) Redefinition of macro: 'BAUDSCYCLE' (previously defined near ../TestBench/uart_src_sink_tb.v(8), old value '`SCYCLE * (`UARTMHZ / `BAUDRATE) * 10 ', new value '`SCYCLE * (`UARTMHZ / `BAUDRATE) ') .
# -- Compiling module uart_tb
# -- Compiling module txd_tb
# -- Compiling module rxd_tb
# -- Compiling module Top
# 
# Top level modules:
# 	Chattering
# 	AsyncFIFO
# 	FLOATING_32BIT_SUB
# 	FLOATING_32BIT_DIV
# 	HALF_ADD
# 	FLOAT_ADD
# 	DOUBLE_ADD
# 	HALF_SUB
# 	FLOAT_SUB
# 	DOUBLE_SUB
# 	HALF_MUL
# 	FLOAT_MUL
# 	DOUBLE_MUL
# 	HALF_DIV
# 	FLOAT_DIV
# 	DOUBLE_DIV
# 	HALF_DIV_WITH_REM
# 	FLOAT_DIV_WITH_REM
# 	DOUBLE_DIV_WITH_REM
# 	GEN8BITDATA
# 	Slave
# 	MatrixMul2Cores
# 	MatrixMul8Cores
# 	MatrixMul16Cores
# 	MatrixMul32Cores
# 	DRAM
# 	BRAM
# 	DualBRAM
# 	Neuron
# 	Random
# 	Streamer
# 	Timer
# 	Int2Long
# 	Long2Int
# 	Int2Float
# 	Int2FloatLong
# 	Int2HalfFloat
# 	Float2Int
# 	FloatLong2Int
# 	HalfFloat2Int
# 	tb
# 	uart_src_sink_tb
# 	uart_tb
# 	Top
# End time: 03:10:14 on Jul 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -L altera_mf_ver -c $env(LIBRARY_NAME)Work.uart_controller_tb -t 1us
# End time: 03:10:15 on Jul 26,2024, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -c UartWork.uart_controller_tb -t 1us 
# Start time: 03:10:15 on Jul 26,2024
# Loading UartWork.uart_controller_tb
# Loading UartWork.UartSource
# Loading UartWork.TxD
# Loading UartWork.TransmitState
# Loading UartWork.TransmitBaudrate
# Loading UartWork.Transmit
# Loading UartWork.Kernel
# Loading UartWork.UartSink
# Loading UartWork.RxD
# Loading UartWork.RecieveState
# Loading UartWork.RecieveBaudrate
# Loading UartWork.Recieve
# Loading UartWork.UartControllerModule
# 
# Add Wave
# add wave -divider TestBench
# add wave -bin sim:/uart_controller_tb/clock
# add wave -bin sim:/uart_controller_tb/reset
# add wave -bin sim:/uart_controller_tb/ip
# add wave -bin sim:/uart_controller_tb/op
# 
# add wave -divider HostCompute
# add wave -bin sim:/uart_controller_tb/tx
# add wave -bin sim:/uart_controller_tb/hostStart
# add wave -hex sim:/uart_controller_tb/hostData
# add wave -bin sim:/uart_controller_tb/txdone
# 
# add wave -divider KernelSource
# 
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/iFEN
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSrc/iFDATA
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oTX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSrc/oDONE
# 
# add wave -divider KernelSource
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/iRX
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oRECEPT
# add wave -bin sim:/uart_controller_tb/uKernel/uUartSink/oDONE
# add wave -hex sim:/uart_controller_tb/uKernel/uUartSink/oFDATA
# 
# add wave -divider KernelMEM
# add wave -bin sim:/uart_controller_tb/uKernel/mem_req
# add wave -uns sim:/uart_controller_tb/uKernel/address
# add wave -hex sim:/uart_controller_tb/uKernel/odatas
# add wave -hex sim:/uart_controller_tb/uKernel/idatas
# add wave -hex sim:/uart_controller_tb/uKernel/RAM1
# add wave -hex sim:/uart_controller_tb/uKernel/RAM2
# 
# add wave -divider uUartCon
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/latchdata
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/opecode
# add wave -uns sim:/uart_controller_tb/uKernel/uUartCon/address
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/datas
# add wave -hex sim:/uart_controller_tb/uKernel/uUartCon/state
# 
# run 1
# 
# Logging all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ** Note: $stop    : ../TestBench/uart_controller_tb.v(68)
#    Time: 10502840 us  Iteration: 0  Instance: /uart_controller_tb
# Break in Module uart_controller_tb at ../TestBench/uart_controller_tb.v line 68
# End time: 03:11:50 on Jul 26,2024, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
