set_property SRC_FILE_INFO {cfile:/home/haifeng/vivado_prj/zmmp_prj/ZMMP_7100_PL2015_2/hardware/embedded_design/embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_processing_system7_1_0/zynq_design_1_processing_system7_1_0.xdc rfile:../../../embedded_design.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_processing_system7_1_0/zynq_design_1_processing_system7_1_0.xdc id:1 order:EARLY scoped_inst:zynq_design_1_i/processing_system7_1/inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.6
