{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 27 09:21:49 2025 " "Info: Processing started: Sat Dec 27 09:21:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Register -c Register --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Register -c Register --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "../Register.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Register/Register.bdf" { { 680 288 456 696 "clock" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] waddr\[0\] clock 5.150 ns register " "Info: tsu for register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"waddr\[0\]\", clock pin = \"clock\") is 5.150 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.549 ns + Longest pin register " "Info: + Longest pin to register delay is 7.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns waddr\[0\] 1 PIN PIN_AA5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 4; PIN Node = 'waddr\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { waddr[0] } "NODE_NAME" } } { "../Register.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Register/Register.bdf" { { 448 -40 128 464 "waddr\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.535 ns) + CELL(0.346 ns) 5.738 ns GPRS_lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\] 2 COMB LCCOMB_X31_Y17_N8 8 " "Info: 2: + IC(4.535 ns) + CELL(0.346 ns) = 5.738 ns; Loc. = LCCOMB_X31_Y17_N8; Fanout = 8; COMB Node = 'GPRS_lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { waddr[0] GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Register/db/decode_0sf.tdf" 34 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.746 ns) 7.549 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X27_Y22_N19 1 " "Info: 3: + IC(1.065 ns) + CELL(0.746 ns) = 7.549 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 1; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.949 ns ( 25.82 % ) " "Info: Total cell delay = 1.949 ns ( 25.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.600 ns ( 74.18 % ) " "Info: Total interconnect delay = 5.600 ns ( 74.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { waddr[0] GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { waddr[0] {} waddr[0]~combout {} GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 4.535ns 1.065ns } { 0.000ns 0.857ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.489 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Register.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Register/Register.bdf" { { 680 288 456 696 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Register.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Register/Register.bdf" { { 680 288 456 696 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X27_Y22_N19 1 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 1; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { clock~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clock clock~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { waddr[0] GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { waddr[0] {} waddr[0]~combout {} GPRS_lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 4.535ns 1.065ns } { 0.000ns 0.857ns 0.346ns 0.746ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clock clock~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock output\[7\] lpm_dff3:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\] 7.841 ns register " "Info: tco from clock \"clock\" to destination pin \"output\[7\]\" through register \"lpm_dff3:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is 7.841 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.480 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Register.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Register/Register.bdf" { { 680 288 456 696 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Register.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Register/Register.bdf" { { 680 288 456 696 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns lpm_dff3:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X27_Y19_N19 1 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X27_Y19_N19; Fanout = 1; REG Node = 'lpm_dff3:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clock~clkctrl lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.267 ns + Longest register pin " "Info: + Longest register to pin delay is 5.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff3:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X27_Y19_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y19_N19; Fanout = 1; REG Node = 'lpm_dff3:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.378 ns) 1.188 ns lpm_mux0:inst13\|lpm_mux:lpm_mux_component\|mux_1oc:auto_generated\|l2_w7_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y22_N4 1 " "Info: 2: + IC(0.810 ns) + CELL(0.378 ns) = 1.188 ns; Loc. = LCCOMB_X27_Y22_N4; Fanout = 1; COMB Node = 'lpm_mux0:inst13\|lpm_mux:lpm_mux_component\|mux_1oc:auto_generated\|l2_w7_n0_mux_dataout~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[7] lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_1oc.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Register/db/mux_1oc.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.043 ns) + CELL(2.036 ns) 5.267 ns output\[7\] 3 PIN PIN_W9 0 " "Info: 3: + IC(2.043 ns) + CELL(2.036 ns) = 5.267 ns; Loc. = PIN_W9; Fanout = 0; PIN Node = 'output\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.079 ns" { lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0 output[7] } "NODE_NAME" } } { "../Register.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Register/Register.bdf" { { 480 1056 1232 496 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.414 ns ( 45.83 % ) " "Info: Total cell delay = 2.414 ns ( 45.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.853 ns ( 54.17 % ) " "Info: Total interconnect delay = 2.853 ns ( 54.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.267 ns" { lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[7] lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0 output[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.267 ns" { lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[7] {} lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0 {} output[7] {} } { 0.000ns 0.810ns 2.043ns } { 0.000ns 0.378ns 2.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.267 ns" { lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[7] lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0 output[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.267 ns" { lpm_dff3:inst12|lpm_ff:lpm_ff_component|dffs[7] {} lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0 {} output[7] {} } { 0.000ns 0.810ns 2.043ns } { 0.000ns 0.378ns 2.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "raddr\[0\] output\[7\] 9.769 ns Longest " "Info: Longest tpd from source pin \"raddr\[0\]\" to destination pin \"output\[7\]\" is 9.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns raddr\[0\] 1 PIN PIN_Y6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y6; Fanout = 8; PIN Node = 'raddr\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { raddr[0] } "NODE_NAME" } } { "../Register.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Register/Register.bdf" { { 624 832 1000 640 "raddr\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.571 ns) + CELL(0.272 ns) 5.690 ns lpm_mux0:inst13\|lpm_mux:lpm_mux_component\|mux_1oc:auto_generated\|l2_w7_n0_mux_dataout~0 2 COMB LCCOMB_X27_Y22_N4 1 " "Info: 2: + IC(4.571 ns) + CELL(0.272 ns) = 5.690 ns; Loc. = LCCOMB_X27_Y22_N4; Fanout = 1; COMB Node = 'lpm_mux0:inst13\|lpm_mux:lpm_mux_component\|mux_1oc:auto_generated\|l2_w7_n0_mux_dataout~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { raddr[0] lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_1oc.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Register/db/mux_1oc.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.043 ns) + CELL(2.036 ns) 9.769 ns output\[7\] 3 PIN PIN_W9 0 " "Info: 3: + IC(2.043 ns) + CELL(2.036 ns) = 9.769 ns; Loc. = PIN_W9; Fanout = 0; PIN Node = 'output\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.079 ns" { lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0 output[7] } "NODE_NAME" } } { "../Register.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Register/Register.bdf" { { 480 1056 1232 496 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.155 ns ( 32.30 % ) " "Info: Total cell delay = 3.155 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.614 ns ( 67.70 % ) " "Info: Total interconnect delay = 6.614 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.769 ns" { raddr[0] lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0 output[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.769 ns" { raddr[0] {} raddr[0]~combout {} lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0 {} output[7] {} } { 0.000ns 0.000ns 4.571ns 2.043ns } { 0.000ns 0.847ns 0.272ns 2.036ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[4\] data\[4\] clock -2.666 ns register " "Info: th for register \"lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"data\[4\]\", clock pin = \"clock\") is -2.666 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.472 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Register.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Register/Register.bdf" { { 680 288 456 696 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Register.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Register/Register.bdf" { { 680 288 456 696 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X31_Y17_N23 1 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X31_Y17_N23; Fanout = 1; REG Node = 'lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clock~clkctrl lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock clock~clkctrl lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.287 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns data\[4\] 1 PIN PIN_U10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 4; PIN Node = 'data\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "../Register.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Register/Register.bdf" { { 720 288 456 736 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.262 ns) + CELL(0.053 ns) 5.132 ns lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[4\]~feeder 2 COMB LCCOMB_X31_Y17_N22 1 " "Info: 2: + IC(4.262 ns) + CELL(0.053 ns) = 5.132 ns; Loc. = LCCOMB_X31_Y17_N22; Fanout = 1; COMB Node = 'lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[4\]~feeder'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { data[4] lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.287 ns lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X31_Y17_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.287 ns; Loc. = LCFF_X31_Y17_N23; Fanout = 1; REG Node = 'lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4]~feeder lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.025 ns ( 19.39 % ) " "Info: Total cell delay = 1.025 ns ( 19.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.262 ns ( 80.61 % ) " "Info: Total interconnect delay = 4.262 ns ( 80.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.287 ns" { data[4] lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4]~feeder lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.287 ns" { data[4] {} data[4]~combout {} lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4]~feeder {} lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 4.262ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock clock~clkctrl lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.287 ns" { data[4] lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4]~feeder lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.287 ns" { data[4] {} data[4]~combout {} lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4]~feeder {} lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 4.262ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 27 09:21:51 2025 " "Info: Processing ended: Sat Dec 27 09:21:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
