// Seed: 2109965930
module module_1 (
    input tri0 id_0,
    output wor module_0,
    input supply1 id_2
);
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output uwire id_2,
    input wor id_3,
    input supply0 id_4,
    output tri id_5
);
  wire id_7;
  assign id_2 = 1'd0;
  module_0(
      id_3, id_5, id_4
  );
endmodule
module module_2 (
    input  tri   id_0,
    output uwire id_1,
    output uwire id_2
);
  wire id_4;
  module_0(
      id_0, id_2, id_0
  );
endmodule
