{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from enum import Enum\n",
    "\n",
    "\n",
    "# RISCV-32I 6 种类型\n",
    "class OpCode(Enum):\n",
    "    R = \"0110011\"\n",
    "    I_JALR = \"1100111\"\n",
    "    I_CALC = \"0010011\"\n",
    "    I_LOAD = \"0000011\"\n",
    "    S = \"0100011\"\n",
    "    B = \"1100011\"\n",
    "    U_LUI = \"0110111\"\n",
    "    U_AUIPC = \"0010111\"\n",
    "    J = \"1101111\"\n",
    "\n",
    "\n",
    "# 部分 I 型指令\n",
    "class I_CALCFunct3(Enum):\n",
    "    ADDI = \"000\"\n",
    "    SLTI = \"010\"\n",
    "    SLTIU = \"011\"\n",
    "    XORI = \"100\"\n",
    "    ORI = \"110\"\n",
    "    ANDI = \"111\"\n",
    "    SLLI = \"001\"\n",
    "    SRLI = \"101\"\n",
    "    SRAI = \"101\"\n",
    "\n",
    "\n",
    "class I_JALRFunct3(Enum):\n",
    "    JALR = \"000\"\n",
    "\n",
    "\n",
    "class I_LOADFunct3(Enum):\n",
    "    LB = \"000\"\n",
    "    LH = \"001\"\n",
    "    LW = \"010\"\n",
    "    LBU = \"100\"\n",
    "    LHU = \"101\"\n",
    "\n",
    "\n",
    "# 部分 S 型指令\n",
    "class SFunct3(Enum):\n",
    "    SB = \"000\"\n",
    "    SH = \"001\"\n",
    "    SW = \"010\"\n",
    "\n",
    "\n",
    "# B 型指令\n",
    "class BFunct3(Enum):\n",
    "    BEQ = \"000\"\n",
    "    BNE = \"001\"\n",
    "    BLT = \"100\"\n",
    "    BGE = \"101\"\n",
    "    BLTU = \"110\"\n",
    "    BGEU = \"111\"\n",
    "\n",
    "\n",
    "# 部分 R 型指令\n",
    "class RFunct3(Enum):\n",
    "    ADD = \"000\"\n",
    "    SUB = \"000\"\n",
    "    SLL = \"001\"\n",
    "    SLT = \"010\"\n",
    "    SLTU = \"011\"\n",
    "    XOR = \"100\"\n",
    "    SRL = \"101\"\n",
    "    SRA = \"101\"\n",
    "    OR = \"110\"\n",
    "    AND = \"111\"\n",
    "\n",
    "\n",
    "class RFunct7(Enum):\n",
    "    ADD = \"0000000\"\n",
    "    SUB = \"0100000\"\n",
    "    SRA = \"0100000\"\n",
    "\n",
    "\n",
    "class InstructionInfo:\n",
    "    opcode: OpCode\n",
    "    rs1: int\n",
    "    rs2: int\n",
    "    rd: int\n",
    "    funct3: Enum\n",
    "    funct7: Enum\n",
    "    imm: int\n",
    "\n",
    "\n",
    "class Component:\n",
    "    \"\"\"\n",
    "    元件基类, 所有其他处理器设计元件都需要继承此类\n",
    "\n",
    "    用于性能记录\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self) -> None:\n",
    "        self.class_name = self.__class__.__name__\n",
    "\n",
    "        self.is_locked = False\n",
    "        self.is_empty = True\n",
    "\n",
    "    def lock(self):\n",
    "        if self.is_locked:\n",
    "            print(f\"{self.class_name} is locked\")\n",
    "            exit(1)\n",
    "        self.is_locked = True\n",
    "\n",
    "    def unlock(self):\n",
    "        if not self.is_locked:\n",
    "            print(f\"try to unlock a not locked lock in {self.class_name}\")\n",
    "            exit(1)\n",
    "        self.is_locked = False\n",
    "\n",
    "\n",
    "class ALUop(Enum):\n",
    "    ADD = 0b0000\n",
    "    SUB = 0b1000\n",
    "    LSHIFT = 0b0001\n",
    "    # LSHIFT_ = 0b1001\n",
    "    OUTPUT_B = 0b0011  # 选择 B 结果直接输出\n",
    "    # B_ = 0b1011\n",
    "    XOR = 0b0100\n",
    "    # XOR_ = 0b1100\n",
    "    LRSHIFT = 0b0101\n",
    "    ARSHIFT = 0b1101\n",
    "    OR = 0b0110\n",
    "    # OR_ = 0b1110\n",
    "    AND = 0b0111\n",
    "    # AND_ = 0b1111\n",
    "\n",
    "\n",
    "class ALU_Asrc(Enum):\n",
    "    RA = 0\n",
    "    PC = 1\n",
    "\n",
    "\n",
    "class ALU_Bsrc(Enum):\n",
    "    RB = 0\n",
    "    IMM = 1\n",
    "    NEXT = 2  # pc + 4\n",
    "\n",
    "\n",
    "class PCsrc(Enum):\n",
    "    PC = 0\n",
    "    IMM = 1\n",
    "    JAL = 2\n",
    "    JALR = 3\n",
    "    AUIPC = 4\n",
    "\n",
    "\n",
    "class MemtoReg(Enum):\n",
    "    READ_DATA = 0\n",
    "    ALU_RESULT = 1\n",
    "\n",
    "\n",
    "class MemOp(Enum):\n",
    "    NONE = 0b111\n",
    "    SIGN1 = 0b000\n",
    "    SIGN2 = 0b001\n",
    "    SIGN4 = 0b010\n",
    "    UNSIGN1 = 0b100\n",
    "    UNSIGN2 = 0b101\n",
    "\n",
    "\n",
    "class ControlSignal:\n",
    "    \"\"\"\n",
    "    控制信号, 决策对应 MUX 应该选择使用哪一个作为输入\n",
    "    \"\"\"\n",
    "\n",
    "    ALU_Asrc: ALU_Asrc # ALU 的第一个输入选择哪一个\n",
    "    ALU_Bsrc: ALU_Bsrc  # ALU 的第二个输入选择哪一个\n",
    "    ALUop: ALUop  # ALU 如何进行计算\n",
    "    RegWrite: bool  # 是否写寄存器\n",
    "    MemRead: bool  # 是否读内存\n",
    "    MemWrite: bool  # 是否写内存\n",
    "    MemtoReg: MemtoReg  # 写回寄存器的值选择哪一个\n",
    "    MemOp: MemOp  # 读取内存的方式\n",
    "    PCsrc: PCsrc  # 如何更新 PC\n",
    "\n",
    "\n",
    "class IF_ID(Component):\n",
    "    instruction: str\n",
    "    pc: int\n",
    "\n",
    "\n",
    "class ID_EX(Component):\n",
    "    ra: int\n",
    "    rb: int\n",
    "    rd: int\n",
    "    imm: int\n",
    "    ctl_sig: ControlSignal\n",
    "    # 条件跳转的方式, 只对于 B 指令在 EX 阶段使用\n",
    "    Branch: BFunct3\n",
    "\n",
    "    # 存 rs1 和 rs2 是为了在 EX 阶段检测数据冒险\n",
    "    rs1: int\n",
    "    rs2: int\n",
    "    pc: int\n",
    "\n",
    "\n",
    "class EX_MEM(Component):\n",
    "    alu_result: int\n",
    "    rb: int\n",
    "    rd: int\n",
    "    MemRead: bool\n",
    "    MemWrite: bool\n",
    "    MemtoReg: MemtoReg\n",
    "    MemOp: MemOp\n",
    "    RegWrite: bool\n",
    "    \n",
    "    # 条件跳转是否成立\n",
    "    branch_cond: bool\n",
    "    PCsrc: PCsrc\n",
    "    pc: int\n",
    "    imm: int\n",
    "\n",
    "class MEM_WB(Component):\n",
    "    rd: int\n",
    "    read_data: int\n",
    "    alu_result: int\n",
    "    MemtoReg: MemtoReg\n",
    "    RegWrite: bool\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "class Instruction:\n",
    "    def __init__(self) -> None:\n",
    "        self.name = self.__class__.__name__\n",
    "        # print(f\"{self.name}\")\n",
    "        self.control_signal = ControlSignal()\n",
    "\n",
    "    def get_control_signal(self):\n",
    "        raise NotImplementedError(f\"{self.name} should overwrite get_control_signal\")\n",
    "\n",
    "\n",
    "class R_ADD(Instruction):\n",
    "    def get_control_signal(self):\n",
    "        self.control_signal.ALU_Asrc = ALU_Asrc.RA\n",
    "        self.control_signal.ALU_Bsrc = ALU_Bsrc.RB\n",
    "        self.control_signal.ALUop = ALUop.ADD\n",
    "        self.control_signal.RegWrite = True\n",
    "        self.control_signal.MemRead = False\n",
    "        self.control_signal.MemWrite = False\n",
    "        self.control_signal.MemtoReg = MemtoReg.ALU_RESULT\n",
    "        self.control_signal.MemOp = MemOp.NONE\n",
    "        self.control_signal.PCsrc = PCsrc.PC\n",
    "        return self.control_signal\n",
    "\n",
    "\n",
    "class R_SUB(Instruction):\n",
    "    def get_control_signal(self):\n",
    "        self.control_signal.ALU_Asrc = ALU_Asrc.RA\n",
    "        self.control_signal.ALU_Bsrc = ALU_Bsrc.RB\n",
    "        self.control_signal.ALUop = ALUop.SUB\n",
    "        self.control_signal.RegWrite = True\n",
    "        self.control_signal.MemRead = False\n",
    "        self.control_signal.MemWrite = False\n",
    "        self.control_signal.MemtoReg = MemtoReg.ALU_RESULT\n",
    "        self.control_signal.MemOp = MemOp.NONE\n",
    "        self.control_signal.PCsrc = PCsrc.PC\n",
    "        return self.control_signal\n",
    "\n",
    "\n",
    "class R_SLL(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class R_SLT(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class R_SLTU(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class R_XOR(Instruction):\n",
    "    def get_control_signal(self) -> ControlSignal:\n",
    "        self.control_signal.ALU_Asrc = ALU_Asrc.RA\n",
    "        self.control_signal.ALU_Bsrc = ALU_Bsrc.RB\n",
    "        self.control_signal.ALUop = ALUop.XOR\n",
    "        self.control_signal.RegWrite = True\n",
    "        self.control_signal.MemRead = False\n",
    "        self.control_signal.MemWrite = False\n",
    "        self.control_signal.MemtoReg = MemtoReg.ALU_RESULT\n",
    "        self.control_signal.MemOp = MemOp.NONE\n",
    "        self.control_signal.PCsrc = PCsrc.PC\n",
    "        return self.control_signal\n",
    "\n",
    "\n",
    "class R_SRL(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class R_SRA(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class R_OR(Instruction):\n",
    "    def get_control_signal(self):\n",
    "        self.control_signal.ALU_Asrc = ALU_Asrc.RA\n",
    "        self.control_signal.ALU_Bsrc = ALU_Bsrc.RB\n",
    "        self.control_signal.ALUop = ALUop.OR\n",
    "        self.control_signal.RegWrite = True\n",
    "        self.control_signal.MemRead = False\n",
    "        self.control_signal.MemWrite = False\n",
    "        self.control_signal.MemtoReg = MemtoReg.ALU_RESULT\n",
    "        self.control_signal.MemOp = MemOp.NONE\n",
    "        self.control_signal.PCsrc = PCsrc.PC\n",
    "        return self.control_signal\n",
    "\n",
    "\n",
    "class R_AND(Instruction):\n",
    "    def get_control_signal(self):\n",
    "        self.control_signal.ALU_Asrc = ALU_Asrc.RA\n",
    "        self.control_signal.ALU_Bsrc = ALU_Bsrc.RB\n",
    "        self.control_signal.ALUop = ALUop.AND\n",
    "        self.control_signal.RegWrite = True\n",
    "        self.control_signal.MemRead = False\n",
    "        self.control_signal.MemWrite = False\n",
    "        self.control_signal.MemtoReg = MemtoReg.ALU_RESULT\n",
    "        self.control_signal.MemOp = MemOp.NONE\n",
    "        self.control_signal.PCsrc = PCsrc.PC\n",
    "        return self.control_signal\n",
    "\n",
    "\n",
    "class I_ADDI(Instruction):\n",
    "    def get_control_signal(self) -> ControlSignal:\n",
    "        self.control_signal.ALU_Asrc = ALU_Asrc.RA\n",
    "        self.control_signal.ALU_Bsrc = ALU_Bsrc.IMM\n",
    "        self.control_signal.ALUop = ALUop.ADD\n",
    "        self.control_signal.RegWrite = True\n",
    "        self.control_signal.MemRead = False\n",
    "        self.control_signal.MemWrite = False\n",
    "        self.control_signal.MemtoReg = MemtoReg.ALU_RESULT\n",
    "        self.control_signal.MemOp = MemOp.NONE\n",
    "        self.control_signal.PCsrc = PCsrc.PC\n",
    "        return self.control_signal\n",
    "\n",
    "\n",
    "class I_SLTI(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_SLTIU(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_XORI(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_ORI(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_ANDI(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_SLLI(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_SRLI(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_SRAI(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_JALR(Instruction):\n",
    "    \n",
    "    def get_control_signal(self):\n",
    "        \n",
    "        self.control_signal.ALU_Asrc = ALU_Asrc.PC\n",
    "        self.control_signal.ALU_Bsrc = ALU_Bsrc.NEXT\n",
    "        self.control_signal.ALUop = ALUop.ADD\n",
    "        self.control_signal.RegWrite = True\n",
    "        self.control_signal.MemRead = False\n",
    "        self.control_signal.MemWrite = False\n",
    "        self.control_signal.MemtoReg = MemtoReg.ALU_RESULT\n",
    "        self.control_signal.MemOp = MemOp.NONE\n",
    "        self.control_signal.PCsrc = PCsrc.JALR\n",
    "        return self.control_signal\n",
    "\n",
    "\n",
    "class I_LB(Instruction):\n",
    "    def get_control_signal(self) -> ControlSignal:\n",
    "        self.control_signal.ALU_Asrc = ALU_Asrc.RA\n",
    "        self.control_signal.ALU_Bsrc = ALU_Bsrc.IMM\n",
    "        self.control_signal.ALUop = ALUop.ADD\n",
    "        self.control_signal.RegWrite = True\n",
    "        self.control_signal.MemRead = True\n",
    "        self.control_signal.MemWrite = False\n",
    "        self.control_signal.MemtoReg = MemtoReg.READ_DATA\n",
    "        self.control_signal.MemOp = MemOp.SIGN1\n",
    "        self.control_signal.PCsrc = PCsrc.PC\n",
    "        return self.control_signal\n",
    "\n",
    "\n",
    "class I_LH(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_LW(Instruction):\n",
    "    def get_control_signal(self) -> ControlSignal:\n",
    "        self.control_signal.ALU_Asrc = ALU_Asrc.RA\n",
    "        self.control_signal.ALU_Bsrc = ALU_Bsrc.IMM\n",
    "        self.control_signal.ALUop = ALUop.ADD\n",
    "        self.control_signal.RegWrite = True\n",
    "        self.control_signal.MemRead = True\n",
    "        self.control_signal.MemWrite = False\n",
    "        self.control_signal.MemtoReg = MemtoReg.READ_DATA\n",
    "        self.control_signal.MemOp = MemOp.SIGN4\n",
    "        self.control_signal.PCsrc = PCsrc.PC\n",
    "        return self.control_signal\n",
    "\n",
    "\n",
    "class I_LBU(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class I_LHU(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class S_SB(Instruction):\n",
    "    def get_control_signal(self) -> ControlSignal:\n",
    "        self.control_signal.ALU_Asrc = ALU_Asrc.RA\n",
    "        self.control_signal.ALU_Bsrc = ALU_Bsrc.IMM\n",
    "        self.control_signal.ALUop = ALUop.ADD\n",
    "        self.control_signal.RegWrite = False\n",
    "        self.control_signal.MemRead = False\n",
    "        self.control_signal.MemWrite = True\n",
    "        self.control_signal.MemtoReg = MemtoReg.READ_DATA\n",
    "        self.control_signal.MemOp = MemOp.SIGN1\n",
    "        self.control_signal.PCsrc = PCsrc.PC\n",
    "        return self.control_signal\n",
    "\n",
    "\n",
    "class S_SH(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class S_SW(Instruction):\n",
    "    def get_control_signal(self) -> ControlSignal:\n",
    "        self.control_signal.ALU_Asrc = ALU_Asrc.RA\n",
    "        self.control_signal.ALU_Bsrc = ALU_Bsrc.IMM\n",
    "        self.control_signal.ALUop = ALUop.ADD\n",
    "        self.control_signal.RegWrite = False\n",
    "        self.control_signal.MemRead = False\n",
    "        self.control_signal.MemWrite = True\n",
    "        self.control_signal.MemtoReg = MemtoReg.READ_DATA\n",
    "        self.control_signal.MemOp = MemOp.SIGN4\n",
    "        self.control_signal.PCsrc = PCsrc.PC\n",
    "        return self.control_signal\n",
    "\n",
    "\n",
    "class B_BEQ(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class B_BNE(Instruction):\n",
    "    def get_control_signal(self):\n",
    "        # 这里的 ALUsrc 是 RB 而不是 IMM 是因为优化了流水线结构\n",
    "        # 在 ID 阶段之后添加了 branch_ALU 用于比较计算\n",
    "        self.control_signal.ALU_Asrc = ALU_Asrc.RA\n",
    "        self.control_signal.ALU_Bsrc = ALU_Bsrc.RB\n",
    "        self.control_signal.ALUop = ALUop.SUB\n",
    "        self.control_signal.RegWrite = False\n",
    "        self.control_signal.MemRead = False\n",
    "        self.control_signal.MemWrite = False\n",
    "        self.control_signal.MemtoReg = MemtoReg.READ_DATA\n",
    "        self.control_signal.MemOp = MemOp.NONE\n",
    "        self.control_signal.PCsrc = PCsrc.IMM\n",
    "        return self.control_signal\n",
    "\n",
    "\n",
    "class B_BLT(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class B_BGE(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class B_BLTU(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class B_BGEU(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class U_LUI(Instruction):\n",
    "    \n",
    "    def get_control_signal(self):\n",
    "        self.control_signal.ALU_Asrc = ALU_Asrc.RA\n",
    "        self.control_signal.ALU_Bsrc = ALU_Bsrc.IMM\n",
    "        self.control_signal.ALUop = ALUop.OUTPUT_B\n",
    "        self.control_signal.RegWrite = True\n",
    "        self.control_signal.MemRead = False\n",
    "        self.control_signal.MemWrite = False\n",
    "        self.control_signal.MemtoReg = MemtoReg.ALU_RESULT\n",
    "        self.control_signal.MemOp = MemOp.NONE\n",
    "        self.control_signal.PCsrc = PCsrc.PC\n",
    "        return self.control_signal\n",
    "\n",
    "class U_AUIPC(Instruction):\n",
    "    ...\n",
    "\n",
    "\n",
    "class J_JAL(Instruction):\n",
    "    def get_control_signal(self):\n",
    "        self.control_signal.ALU_Asrc = ALU_Asrc.PC\n",
    "        self.control_signal.ALU_Bsrc = ALU_Bsrc.NEXT\n",
    "        self.control_signal.ALUop = ALUop.ADD\n",
    "        self.control_signal.RegWrite = True\n",
    "        self.control_signal.MemRead = False\n",
    "        self.control_signal.MemWrite = False\n",
    "        self.control_signal.MemtoReg = MemtoReg.ALU_RESULT\n",
    "        self.control_signal.MemOp = MemOp.NONE\n",
    "        self.control_signal.PCsrc = PCsrc.IMM\n",
    "        return self.control_signal\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "import copy\n",
    "\n",
    "\n",
    "class IR(Component):\n",
    "    \"\"\"\n",
    "    中间寄存器, 用于存储流水线 5 阶段的 4 个中间阶段的执行结果\n",
    "\n",
    "    ISA 执行 run 时会从前一阶段的 IF_ID 取值, 并将结果写入到下一阶段的 pre_ID_EXE 中, 以此类推\n",
    "    全部执行结束后会调用 update 将所有 pre_IR 的结果更新到 IR 中\n",
    "\n",
    "    相当于采用了双倍的硬件/空间\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self) -> None:\n",
    "        super().__init__()\n",
    "        self.IF_ID = IF_ID()\n",
    "        self.ID_EX = ID_EX()\n",
    "        self.EX_MEM = EX_MEM()\n",
    "        self.MEM_WB = MEM_WB()\n",
    "\n",
    "        self.pre_IF_ID = IF_ID()\n",
    "        self.pre_ID_EX = ID_EX()\n",
    "        self.pre_EX_MEM = EX_MEM()\n",
    "        self.pre_MEM_WB = MEM_WB()\n",
    "\n",
    "        self.bubble = False\n",
    "\n",
    "    def update(self):\n",
    "        if self.bubble:\n",
    "            self.EX_MEM.is_empty = True\n",
    "            self.MEM_WB = copy.deepcopy(self.pre_MEM_WB)\n",
    "        else:\n",
    "            self.IF_ID = copy.deepcopy(self.pre_IF_ID)\n",
    "            self.ID_EX = copy.deepcopy(self.pre_ID_EX)\n",
    "            self.EX_MEM = copy.deepcopy(self.pre_EX_MEM)\n",
    "            self.MEM_WB = copy.deepcopy(self.pre_MEM_WB)\n",
    "\n",
    "        self.bubble = False\n",
    "\n",
    "    def is_flushed(self):\n",
    "        \"\"\"\n",
    "        当 pre_IF_ID 取指为空, 且所有阶段的 IR 均空, 终止流水线\n",
    "        \"\"\"\n",
    "        return (\n",
    "            self.pre_IF_ID.is_empty\n",
    "            and self.IF_ID.is_empty\n",
    "            and self.ID_EX.is_empty\n",
    "            and self.EX_MEM.is_empty\n",
    "            and self.MEM_WB.is_empty\n",
    "        )\n",
    "\n",
    "    def reset(self):\n",
    "        self.IF_ID = IF_ID()\n",
    "        self.ID_EX = ID_EX()\n",
    "        self.EX_MEM = EX_MEM()\n",
    "        self.MEM_WB = MEM_WB()\n",
    "\n",
    "        self.pre_IF_ID = IF_ID()\n",
    "        self.pre_ID_EX = ID_EX()\n",
    "        self.pre_EX_MEM = EX_MEM()\n",
    "        self.pre_MEM_WB = MEM_WB()\n",
    "\n",
    "        self.bubble = False\n",
    "\n",
    "\n",
    "class RegisterGroup(Component):\n",
    "    def __init__(self, number=32) -> None:\n",
    "        super().__init__()\n",
    "        self.registers = [0] * number\n",
    "\n",
    "    def read(self, rs1: int, rs2: int) -> (int, int):\n",
    "        \"\"\"\n",
    "        读取对应寄存器的值\n",
    "        \"\"\"\n",
    "        self.lock()\n",
    "        ra = None\n",
    "        rb = None\n",
    "        if rs1 is not None:\n",
    "            ra = self.registers[rs1]\n",
    "        if rs2 is not None:\n",
    "            rb = self.registers[rs2]\n",
    "        self.unlock()\n",
    "        return ra, rb\n",
    "\n",
    "    def write(self, rd: int, write_data: int, RegWrite: bool):\n",
    "        \"\"\"\n",
    "        只有当 RegWrite 信号为 1 才可以写入寄存器\n",
    "        \"\"\"\n",
    "        if RegWrite is True:\n",
    "            self.lock()\n",
    "            self.registers[rd] = write_data\n",
    "            self.unlock()\n",
    "\n",
    "    def reset(self):\n",
    "        \"\"\"\n",
    "        重置寄存器状态, 归零\n",
    "        \"\"\"\n",
    "        for i in range(len(self.registers)):\n",
    "            self.registers[i] = 0\n",
    "\n",
    "    def __setitem__(self, index, value):\n",
    "        self.registers[index] = value\n",
    "\n",
    "    def __getitem__(self, index):\n",
    "        return self.registers[index]\n",
    "\n",
    "\n",
    "class Memory(Component):\n",
    "    def __init__(self, addr_range=0x200) -> None:\n",
    "        super().__init__()\n",
    "        self.memory = [0] * addr_range\n",
    "\n",
    "    def read(self, addr: int, MemRead: bool, op: Enum):\n",
    "        if MemRead is True:\n",
    "            self.lock()\n",
    "            if op == MemOp.SIGN1:\n",
    "                value = self.memory[addr]\n",
    "            elif op == MemOp.SIGN2:\n",
    "                value = self.memory[addr]\n",
    "                value += self.memory[addr + 1] << 8\n",
    "            elif op == MemOp.SIGN4:\n",
    "                value = self.memory[addr]\n",
    "                value += self.memory[addr + 1] << 8\n",
    "                value += self.memory[addr + 2] << 16\n",
    "                value += self.memory[addr + 3] << 24\n",
    "            else:\n",
    "                raise ValueError()\n",
    "            self.unlock()\n",
    "            return value\n",
    "\n",
    "    def write(self, addr: int, write_data: int, MemWrite: bool, op: Enum):\n",
    "        if MemWrite is True:\n",
    "            self.lock()\n",
    "            if op == MemOp.SIGN1:\n",
    "                self.memory[addr] = write_data\n",
    "            elif op == MemOp.SIGN2:\n",
    "                self.memory[addr] = write_data & 0xFF\n",
    "                self.memory[addr + 1] = write_data & 0xFF00\n",
    "            elif op == MemOp.SIGN4:\n",
    "                self.memory[addr] = write_data & 0xFF\n",
    "                self.memory[addr + 1] = write_data & 0xFF00\n",
    "                self.memory[addr + 2] = write_data & 0xFF0000\n",
    "                self.memory[addr + 3] = write_data & 0xFF000000\n",
    "            else:\n",
    "                raise ValueError()\n",
    "            self.unlock()\n",
    "\n",
    "    def reset(self):\n",
    "        \"\"\"\n",
    "        重置内存状态, 归零\n",
    "        \"\"\"\n",
    "        for i in range(len(self.memory)):\n",
    "            self.memory[i] = 0\n",
    "\n",
    "    def __setitem__(self, index, value):\n",
    "        self.memory[index] = value\n",
    "\n",
    "    def __getitem__(self, index):\n",
    "        return self.memory[index]\n",
    "\n",
    "\n",
    "class ALU(Component):\n",
    "    def __init__(self, op: Enum = None) -> None:\n",
    "        super().__init__()\n",
    "        # 设置 op 表示某一类特定的功能\n",
    "        # 比如 ID_adder 只做加法\n",
    "        self.op = op\n",
    "\n",
    "    def calc(self, input_a: int, input_b: int, op: Enum = None) -> int:\n",
    "        if op is None:\n",
    "            op = self.op\n",
    "        if op == ALUop.ADD:\n",
    "            return input_a + input_b\n",
    "        elif op == ALUop.SUB:\n",
    "            return input_a - input_b\n",
    "        elif op == ALUop.LSHIFT:\n",
    "            return input_a << input_b\n",
    "        elif op == ALUop.OUTPUT_B:\n",
    "            return input_b\n",
    "        elif op == ALUop.XOR:\n",
    "            return input_a ^ input_b\n",
    "        elif op == ALUop.LRSHIFT:\n",
    "            return (input_a & 0xFFFFFFFF) >> input_b\n",
    "        elif op == ALUop.ARSHIFT:\n",
    "            return input_a >> input_b\n",
    "        elif op == ALUop.OR:\n",
    "            return input_a | input_b\n",
    "        elif op == ALUop.AND:\n",
    "            return input_a & input_b\n",
    "        else:\n",
    "            raise ValueError(f\"unknown ALU operator value {op}\")\n",
    "\n",
    "\n",
    "class PipelineISA:\n",
    "    \"\"\"\n",
    "    流水线处理器架构\n",
    "\n",
    "    正常来说 5 阶段流水线是同步执行的, 通用寄存器组和存储器在时钟上升沿写入,IR和中间寄存器在时钟下降沿写入\n",
    "    考虑到 Python 没有办法做到电路级模拟, 理论上来说如果想要实现时序级模拟, 需要使用 5 个线程和 5 把锁,\n",
    "    以保证当前阶段写入IR和中间寄存器之前该寄存器的值已经被下一个阶段读取\n",
    "\n",
    "    但实际上可以利用 IR 作为中间变量, 从 IF_ID 中读取, 写入到 pre_ID_EX 中, 最后同步更新所有的 IR,\n",
    "    这样就实现了采用串行的方式模拟流水线\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self) -> None:\n",
    "        # 基础配置信息\n",
    "        register_number = 32\n",
    "        addr_range = 0x2000\n",
    "\n",
    "        self.pc = 0\n",
    "        self.registers = RegisterGroup(register_number)  # 寄存器组\n",
    "        self.memory = Memory(addr_range)  # 内存\n",
    "        self.ALU = ALU()\n",
    "        self.IR = IR()\n",
    "\n",
    "        self.ID_adder = ALU(ALUop.ADD)  # 加法器, 用于计算 ID 阶段的 PC + IMM\n",
    "        self.ID_subtractor = ALU(ALUop.SUB)  # 减法器, 用于计算比较\n",
    "\n",
    "    def load_instructions(self, instructions, pc=0x100):\n",
    "        self.pc = pc\n",
    "        # 小端存储\n",
    "        for inst in instructions:\n",
    "            instruction_str = format(inst, \"032b\")\n",
    "            self.memory[pc + 3] = int(instruction_str[:8], 2)\n",
    "            self.memory[pc + 2] = int(instruction_str[8:16], 2)\n",
    "            self.memory[pc + 1] = int(instruction_str[16:24], 2)\n",
    "            self.memory[pc] = int(instruction_str[24:], 2)\n",
    "            pc += 4\n",
    "\n",
    "    def reset(self):\n",
    "        \"\"\"\n",
    "        重置处理器状态, 用于多次运行\n",
    "        \"\"\"\n",
    "        self.pc = 0\n",
    "        self.registers.reset()\n",
    "        self.memory.reset()\n",
    "        self.IR.reset()\n",
    "\n",
    "    def run(self):\n",
    "        self.step = 0\n",
    "        while True:\n",
    "            self.step += 1\n",
    "            # stage_if ~ stage_wb 阶段的写入IR并不是真正的写入\n",
    "            # 此时的才是真正的更新流水线阶段需要使用的 IR 的值\n",
    "            self.IR.update()\n",
    "\n",
    "            # 优先写回\n",
    "            self.stage_wb()\n",
    "            self.stage_if()\n",
    "            # 当取指之后, 流水线 IR 全空且新指令也为 0, 则说明已经流水线全部结束且没有新指令了\n",
    "            if self.IR.is_flushed():\n",
    "                break\n",
    "            self.stage_id()\n",
    "            self.stage_ex()\n",
    "            self.stage_mem()\n",
    "            self.update_pc()\n",
    "            # self.show_info()\n",
    "\n",
    "    def stage_if(self):\n",
    "        \"\"\"\n",
    "        IF-取指令.根据PC中的地址在指令存储器中取出一条指令\n",
    "        \"\"\"\n",
    "        # 小端取数\n",
    "        self.IR.pre_IF_ID.instruction = \"\"\n",
    "        self.IR.pre_IF_ID.instruction += format(self.memory[self.pc + 3], \"08b\")\n",
    "        self.IR.pre_IF_ID.instruction += format(self.memory[self.pc + 2], \"08b\")\n",
    "        self.IR.pre_IF_ID.instruction += format(self.memory[self.pc + 1], \"08b\")\n",
    "        self.IR.pre_IF_ID.instruction += format(self.memory[self.pc], \"08b\")\n",
    "\n",
    "        # 保存当前指令对应 PC 值, 以供 ID 阶段的 B/J 型指令计算跳转地址\n",
    "        self.IR.pre_IF_ID.pc = self.pc\n",
    "\n",
    "        if int(self.IR.pre_IF_ID.instruction) == 0:\n",
    "            self.IR.pre_IF_ID.is_empty = True\n",
    "        else:\n",
    "            self.IR.pre_IF_ID.is_empty = False\n",
    "\n",
    "    def stage_id(self):\n",
    "        \"\"\"\n",
    "        ID-译码 解析指令并读取寄存器的值\n",
    "        \"\"\"\n",
    "        if self.IR.IF_ID.is_empty:\n",
    "            # IF_ID 的 IR 为空, 跳过 ID 阶段, 并设置下一阶段的 IR 也为空\n",
    "            self.IR.pre_ID_EX.is_empty = True\n",
    "            return\n",
    "        else:\n",
    "            self.IR.pre_ID_EX.is_empty = False\n",
    "\n",
    "        instruction = self.IR.IF_ID.instruction\n",
    "        instruction_info = InstructionInfo()\n",
    "\n",
    "        opcode_type = OpCode(instruction[-7:])\n",
    "        instruction_info.opcode = opcode_type\n",
    "        if opcode_type == OpCode.R:\n",
    "            instruction_info.funct7 = RFunct7(instruction[:7])\n",
    "            instruction_info.rs2 = int(instruction[7:12], 2)\n",
    "            instruction_info.rs1 = int(instruction[12:17], 2)\n",
    "            instruction_info.funct3 = RFunct3(instruction[17:20])\n",
    "            instruction_info.rd = int(instruction[20:25], 2)\n",
    "            instruction_info.imm = None\n",
    "        elif opcode_type in (OpCode.I_LOAD, OpCode.I_CALC, OpCode.I_JALR):\n",
    "            instruction_info.funct7 = None\n",
    "            instruction_info.rs2 = None\n",
    "            instruction_info.rs1 = int(instruction[12:17], 2)\n",
    "            funct3 = {\n",
    "                OpCode.I_LOAD: I_LOADFunct3,\n",
    "                OpCode.I_CALC: I_CALCFunct3,\n",
    "                OpCode.I_JALR: I_JALRFunct3,\n",
    "            }\n",
    "            instruction_info.funct3 = funct3[opcode_type](instruction[17:20])\n",
    "            instruction_info.rd = int(instruction[20:25], 2)\n",
    "            instruction_info.imm = self.binary_str(instruction[:12])\n",
    "\n",
    "        elif opcode_type == OpCode.S:\n",
    "            instruction_info.funct7 = None\n",
    "            instruction_info.rs2 = int(instruction[7:12], 2)\n",
    "            instruction_info.rs1 = int(instruction[12:17], 2)\n",
    "            instruction_info.funct3 = SFunct3(instruction[17:20])\n",
    "            instruction_info.rd = None\n",
    "            instruction_info.imm = self.binary_str(instruction[:7] + instruction[20:25])\n",
    "        elif opcode_type == OpCode.B:\n",
    "            instruction_info.funct7 = None\n",
    "            instruction_info.rs2 = int(instruction[7:12], 2)\n",
    "            instruction_info.rs1 = int(instruction[12:17], 2)\n",
    "            instruction_info.funct3 = BFunct3(instruction[17:20])\n",
    "            instruction_info.rd = None\n",
    "            instruction_info.imm = self.binary_str(\n",
    "                instruction[0] + instruction[24] + instruction[1:7] + instruction[20:24] + \"0\"\n",
    "            )\n",
    "\n",
    "        elif opcode_type in (OpCode.U_AUIPC, OpCode.U_LUI):\n",
    "            instruction_info.funct7 = None\n",
    "            instruction_info.rs2 = None\n",
    "            instruction_info.rs1 = None\n",
    "            instruction_info.funct3 = None\n",
    "            instruction_info.rd = int(instruction[20:25], 2)\n",
    "            instruction_info.imm = self.binary_str(instruction[:20] + \"0\" * 12)\n",
    "        elif opcode_type == OpCode.J:\n",
    "            instruction_info.funct7 = None\n",
    "            instruction_info.rs2 = None\n",
    "            instruction_info.rs1 = None\n",
    "            instruction_info.funct3 = None\n",
    "            instruction_info.rd = int(instruction[20:25], 2)\n",
    "            instruction_info.imm = self.binary_str(\n",
    "                instruction[0] + instruction[12:20] + instruction[11] + instruction[1:11] + \"0\"\n",
    "            )\n",
    "        else:\n",
    "            raise ValueError(\"unknown opcode type\")\n",
    "\n",
    "        self.IR.pre_ID_EX.ra, self.IR.pre_ID_EX.rb = self.registers.read(\n",
    "            instruction_info.rs1, instruction_info.rs2\n",
    "        )\n",
    "        self.IR.pre_ID_EX.rd = instruction_info.rd\n",
    "        self.IR.pre_ID_EX.imm = instruction_info.imm\n",
    "        self.IR.pre_ID_EX.ctl_sig = self.get_control_signal(instruction_info)\n",
    "\n",
    "        self.IR.pre_ID_EX.rs1 = instruction_info.rs1\n",
    "        self.IR.pre_ID_EX.rs2 = instruction_info.rs2\n",
    "        self.IR.pre_ID_EX.pc = self.IR.IF_ID.pc\n",
    "\n",
    "        if opcode_type == OpCode.B:\n",
    "            # B 类型单独设置 Branch 标记位用于 update_pc 阶段计算\n",
    "            # 需要根据 Branch 的类型来   判断跳转条件是否成立\n",
    "            self.IR.pre_ID_EX.Branch = instruction_info.funct3\n",
    "        else:\n",
    "            self.IR.pre_ID_EX.Branch = None\n",
    "\n",
    "    def get_control_signal(self, instruction_info: InstructionInfo) -> ControlSignal:\n",
    "        RISCV_32I_instructions = {\n",
    "            OpCode.R: {\n",
    "                RFunct3.ADD: R_ADD,\n",
    "                # RFunct3.SUB: R_SUB,\n",
    "                RFunct3.SLL: R_SLL,\n",
    "                RFunct3.SLT: R_SLT,\n",
    "                RFunct3.SLTU: R_SLTU,\n",
    "                RFunct3.XOR: R_XOR,\n",
    "                RFunct3.SRL: R_SRL,\n",
    "                RFunct3.SRA: R_SRA,\n",
    "                RFunct3.OR: R_OR,\n",
    "                RFunct3.AND: R_AND,\n",
    "            },\n",
    "            OpCode.I_CALC: {\n",
    "                I_CALCFunct3.ADDI: I_ADDI,\n",
    "                I_CALCFunct3.SLTI: I_SLTI,\n",
    "                I_CALCFunct3.SLTIU: I_SLTIU,\n",
    "                I_CALCFunct3.XORI: I_XORI,\n",
    "                I_CALCFunct3.ORI: I_ORI,\n",
    "                I_CALCFunct3.ANDI: I_ANDI,\n",
    "                I_CALCFunct3.SLLI: I_SLLI,\n",
    "                I_CALCFunct3.SRLI: I_SRLI,\n",
    "                I_CALCFunct3.SRAI: I_SRAI,\n",
    "            },\n",
    "            OpCode.I_JALR: {I_JALRFunct3.JALR: I_JALR},\n",
    "            OpCode.I_LOAD: {\n",
    "                I_LOADFunct3.LB: I_LB,\n",
    "                I_LOADFunct3.LH: I_LH,\n",
    "                I_LOADFunct3.LW: I_LW,\n",
    "                I_LOADFunct3.LBU: I_LBU,\n",
    "                I_LOADFunct3.LHU: I_LHU,\n",
    "            },\n",
    "            OpCode.S: {SFunct3.SB: S_SB, SFunct3.SH: S_SH, SFunct3.SW: S_SW},\n",
    "            OpCode.B: {\n",
    "                BFunct3.BEQ: B_BEQ,\n",
    "                BFunct3.BNE: B_BNE,\n",
    "                BFunct3.BLT: B_BLT,\n",
    "                BFunct3.BGE: B_BGE,\n",
    "                BFunct3.BLTU: B_BLTU,\n",
    "                BFunct3.BGEU: B_BGEU,\n",
    "            },\n",
    "        }\n",
    "\n",
    "        # 一些特殊情况的处理, 单独判断\n",
    "        if instruction_info.funct3 == RFunct3.ADD and instruction_info.funct7 == RFunct7.SUB:\n",
    "            # ADD/SUB 的 funct3 相同\n",
    "            instruction = R_SUB\n",
    "        elif instruction_info.funct3 == RFunct3.SRL and instruction_info.funct7 == RFunct7.SRA:\n",
    "            # SRL SRA\n",
    "            instruction = R_SRA\n",
    "        elif instruction_info.opcode == OpCode.U_AUIPC:\n",
    "            instruction = U_AUIPC\n",
    "        elif instruction_info.opcode == OpCode.U_LUI:\n",
    "            instruction = U_LUI\n",
    "        elif instruction_info.opcode == OpCode.J:\n",
    "            instruction = J_JAL\n",
    "        else:\n",
    "            instruction = RISCV_32I_instructions[instruction_info.opcode][instruction_info.funct3]\n",
    "\n",
    "        return instruction().get_control_signal()\n",
    "\n",
    "    def stage_ex(self):\n",
    "        \"\"\"\n",
    "        EX-执行.对指令的各种操作数进行运算\n",
    "        \"\"\"\n",
    "        if self.IR.ID_EX.is_empty:\n",
    "            # ID_EX 的 IR 为空, 跳过 EX 阶段, 并设置下一阶段的 IR 也为空\n",
    "            self.IR.pre_EX_MEM.is_empty = True\n",
    "            return\n",
    "        else:\n",
    "            self.IR.pre_EX_MEM.is_empty = False\n",
    "\n",
    "        mux_alu_input_a = {ALU_Asrc.RA: self.IR.ID_EX.ra, ALU_Asrc.PC: self.IR.ID_EX.pc}\n",
    "        mux_alu_input_b = {\n",
    "            ALU_Bsrc.RB: self.IR.ID_EX.rb,\n",
    "            ALU_Bsrc.IMM: self.IR.ID_EX.imm,\n",
    "            ALU_Bsrc.NEXT: 4,\n",
    "        }\n",
    "\n",
    "        input_a = mux_alu_input_a[self.IR.ID_EX.ctl_sig.ALU_Asrc]\n",
    "        input_b = mux_alu_input_b[self.IR.ID_EX.ctl_sig.ALU_Bsrc]\n",
    "\n",
    "        # 这里优先赋值 rb, 因为后面的 bypass 可能会修改 rb 的结果\n",
    "        self.IR.pre_EX_MEM.rb = self.IR.ID_EX.rb\n",
    "\n",
    "        input_a, input_b = self.detect_data_hazard(input_a, input_b)\n",
    "        if self.IR.bubble:\n",
    "            return\n",
    "\n",
    "        alu_result = self.ALU.calc(input_a=input_a, input_b=input_b, op=self.IR.ID_EX.ctl_sig.ALUop)\n",
    "        self.IR.pre_EX_MEM.alu_result = alu_result\n",
    "\n",
    "        self.detect_control_hazard(input_a, input_b, alu_result, self.IR.ID_EX.Branch)\n",
    "        if self.IR.bubble:\n",
    "            return\n",
    "\n",
    "        self.IR.pre_EX_MEM.rd = self.IR.ID_EX.rd\n",
    "        self.IR.pre_EX_MEM.MemRead = self.IR.ID_EX.ctl_sig.MemRead\n",
    "        self.IR.pre_EX_MEM.MemWrite = self.IR.ID_EX.ctl_sig.MemWrite\n",
    "        self.IR.pre_EX_MEM.MemtoReg = self.IR.ID_EX.ctl_sig.MemtoReg\n",
    "        self.IR.pre_EX_MEM.MemOp = self.IR.ID_EX.ctl_sig.MemOp\n",
    "        self.IR.pre_EX_MEM.RegWrite = self.IR.ID_EX.ctl_sig.RegWrite\n",
    "        self.IR.pre_EX_MEM.PCsrc = self.IR.ID_EX.ctl_sig.PCsrc\n",
    "        self.IR.pre_EX_MEM.pc = self.IR.ID_EX.pc\n",
    "        self.IR.pre_EX_MEM.imm = self.IR.ID_EX.imm\n",
    "\n",
    "    def stage_mem(self):\n",
    "        \"\"\"\n",
    "        MEM-存储器访问.将数据写入存储器或从存储器中读出数据\n",
    "\n",
    "        \"\"\"\n",
    "        if self.IR.EX_MEM.is_empty:\n",
    "            # EX_MEM 的 IR 为空, 跳过 MEM 阶段, 并设置下一阶段的 IR 也为空\n",
    "            self.IR.pre_MEM_WB.is_empty = True\n",
    "            return\n",
    "        else:\n",
    "            self.IR.pre_MEM_WB.is_empty = False\n",
    "\n",
    "        addr = self.IR.EX_MEM.alu_result\n",
    "        # 先写后读\n",
    "        self.memory.write(\n",
    "            addr=addr,\n",
    "            write_data=self.IR.EX_MEM.rb,\n",
    "            MemWrite=self.IR.EX_MEM.MemWrite,\n",
    "            op=self.IR.EX_MEM.MemOp,\n",
    "        )\n",
    "        self.IR.pre_MEM_WB.read_data = self.memory.read(\n",
    "            addr=addr, MemRead=self.IR.EX_MEM.MemRead, op=self.IR.EX_MEM.MemOp\n",
    "        )\n",
    "        self.IR.pre_MEM_WB.alu_result = self.IR.EX_MEM.alu_result\n",
    "        self.IR.pre_MEM_WB.rd = self.IR.EX_MEM.rd\n",
    "        self.IR.pre_MEM_WB.MemtoReg = self.IR.EX_MEM.MemtoReg\n",
    "        self.IR.pre_MEM_WB.RegWrite = self.IR.EX_MEM.RegWrite\n",
    "\n",
    "    def stage_wb(self):\n",
    "        \"\"\"\n",
    "        WB-写回.将指令运算结果存入指定的寄存器\n",
    "        \"\"\"\n",
    "        if self.IR.MEM_WB.is_empty:\n",
    "            # MEM_WB 的 IR 为空, 跳过 WB 阶段\n",
    "            return\n",
    "        mux_mem_inputs = {\n",
    "            MemtoReg.READ_DATA: self.IR.MEM_WB.read_data,\n",
    "            MemtoReg.ALU_RESULT: self.IR.MEM_WB.alu_result,\n",
    "        }\n",
    "        write_data = mux_mem_inputs[self.IR.MEM_WB.MemtoReg]\n",
    "        self.registers.write(\n",
    "            rd=self.IR.MEM_WB.rd, write_data=write_data, RegWrite=self.IR.MEM_WB.RegWrite\n",
    "        )\n",
    "\n",
    "    def update_pc(self):\n",
    "        \"\"\"\n",
    "        更新 PC 指针\n",
    "        \"\"\"\n",
    "        if self.IR.bubble:\n",
    "            # 冒泡暂停一个周期\n",
    "            return\n",
    "        if self.IR.ID_EX.is_empty:\n",
    "            # 1. 流水线初期, 还没有 ID 阶段\n",
    "            # 2. ID 阶段被跳过时\n",
    "            self.pc += 4\n",
    "        else:\n",
    "            # 对于 ID 阶段解析为 B/J 型指令, 直接判断跳转条件和地址\n",
    "            if (\n",
    "                not self.IR.EX_MEM.is_empty\n",
    "                and self.IR.pre_EX_MEM.PCsrc == PCsrc.IMM\n",
    "                and self.IR.pre_EX_MEM.branch_cond\n",
    "            ):\n",
    "                new_pc = self.ID_adder.calc(self.IR.pre_EX_MEM.pc, self.IR.pre_EX_MEM.imm)\n",
    "            elif self.IR.pre_ID_EX.is_empty:\n",
    "                new_pc = self.pc + 4\n",
    "            elif self.IR.pre_ID_EX.ctl_sig.PCsrc == PCsrc.JALR:\n",
    "                a = self.IR.pre_ID_EX.ra\n",
    "                # TODO: test\n",
    "                new_pc = self.ID_adder.calc(a, self.IR.pre_ID_EX.imm)\n",
    "                self.IR.pre_IF_ID.is_empty = True\n",
    "            elif self.IR.pre_ID_EX.ctl_sig.PCsrc == PCsrc.JAL:\n",
    "                new_pc = self.ID_adder.calc(self.IR.IF_ID.pc, self.IR.pre_ID_EX.imm)\n",
    "                self.IR.pre_IF_ID.is_empty = True\n",
    "            elif self.IR.pre_ID_EX.ctl_sig.PCsrc == PCsrc.AUIPC:\n",
    "                new_pc = self.IR.pre_ID_EX.imm\n",
    "                self.IR.pre_IF_ID.is_empty = True\n",
    "            elif self.IR.pre_ID_EX.ctl_sig.PCsrc in (PCsrc.PC, PCsrc.IMM):\n",
    "                new_pc = self.pc + 4\n",
    "            else:\n",
    "                raise ValueError(f\"unknown PCsrc {self.IR.pre_ID_EX.ctl_sig.PCsrc}\")\n",
    "\n",
    "            self.pc = new_pc\n",
    "\n",
    "    def detect_data_hazard(self, input_a, input_b):\n",
    "        \"\"\"\n",
    "        检测数据冒险\n",
    "\n",
    "        优先检查靠后的 MEM_WB, 其次检查数据更新更靠前的 EX_MEM\n",
    "        \"\"\"\n",
    "        if not self.IR.MEM_WB.is_empty and self.IR.MEM_WB.RegWrite is True:\n",
    "            # 如果有 MemtoReg 则使用 read_data\n",
    "            # 否则使用 alu_result\n",
    "            bypass_data = (\n",
    "                self.IR.MEM_WB.read_data\n",
    "                if self.IR.MEM_WB.MemtoReg is MemtoReg.READ_DATA\n",
    "                else self.IR.MEM_WB.alu_result\n",
    "            )\n",
    "            if self.IR.ID_EX.rs1 == self.IR.MEM_WB.rd:\n",
    "                input_a = bypass_data\n",
    "            if self.IR.ID_EX.rs2 == self.IR.MEM_WB.rd:\n",
    "                input_b = bypass_data\n",
    "\n",
    "        if not self.IR.EX_MEM.is_empty and self.IR.EX_MEM.RegWrite:\n",
    "            if self.IR.EX_MEM.MemRead and self.IR.EX_MEM.rd in (\n",
    "                self.IR.ID_EX.rs1,\n",
    "                self.IR.ID_EX.rs2,\n",
    "            ):\n",
    "                # 要读内存到寄存器的 I_LOAD 指令 lb lw\n",
    "                # 必须空一个周期\n",
    "                self.IR.bubble = True\n",
    "            else:\n",
    "                # 一些要写寄存器的 R 和 I 型指令\n",
    "                # 直接 bypass 过去\n",
    "                if self.IR.ID_EX.rs1 == self.IR.EX_MEM.rd:\n",
    "                    input_a = self.IR.EX_MEM.alu_result\n",
    "                if self.IR.ID_EX.rs2 == self.IR.EX_MEM.rd:\n",
    "                    self.IR.pre_EX_MEM.rb = self.IR.EX_MEM.alu_result\n",
    "                    if self.IR.ID_EX.ctl_sig.ALU_Bsrc == ALU_Bsrc.RB:\n",
    "                        input_b = self.IR.EX_MEM.alu_result\n",
    "\n",
    "        return input_a, input_b\n",
    "\n",
    "    def detect_control_hazard(self, a, b, alu_result, branch_type: BFunct3):\n",
    "        \"\"\"\n",
    "        B 型指令的控制冒险检测\n",
    "\n",
    "        J 型指令已经在 ID 阶段提前计算\n",
    "        \"\"\"\n",
    "        if branch_type is None:\n",
    "            self.IR.pre_EX_MEM.branch_cond = False\n",
    "            return\n",
    "        # ZF:零标志位(如果结果等于0,则设置为1,否则设置为0)\n",
    "        zf = 1 if alu_result == 0 else 0\n",
    "        # SF:符号标志位(如果结果为负数,则设置为1,否则设置为0)\n",
    "        sf = 1 if alu_result < 0 else 0\n",
    "        # OF:溢出标志位(如果结果溢出,则设置为1,否则设置为0)\n",
    "        of = (\n",
    "            1 if (a > 0 and b < 0 and alu_result < 0) or (a < 0 and b > 0 and alu_result > 0) else 0\n",
    "        )\n",
    "        # CF:进位标志位(如果a小于b,则设置为1,否则设置为0)\n",
    "        cf = 1 if a < b else 0\n",
    "        if self.check_branch_condition(branch_type, zf, sf, of, cf):\n",
    "            self.IR.pre_EX_MEM.branch_cond = True\n",
    "            # 清空 IF_ID ID_EX 的 IR 内容\n",
    "            self.IR.pre_IF_ID.is_empty = True\n",
    "            self.IR.pre_ID_EX.is_empty = True\n",
    "        else:\n",
    "            self.IR.pre_EX_MEM.branch_cond = False\n",
    "\n",
    "    def check_branch_condition(self, branch_type: BFunct3, zf, sf, of, cf) -> bool:\n",
    "        \"\"\"\n",
    "        根据四个符号位判断跳转条件\n",
    "        \"\"\"\n",
    "        if branch_type == BFunct3.BEQ:\n",
    "            return zf == 1\n",
    "        elif branch_type == BFunct3.BNE:\n",
    "            return zf == 0\n",
    "        elif branch_type == BFunct3.BLT:\n",
    "            return sf ^ of == 1\n",
    "        elif branch_type == BFunct3.BGE:\n",
    "            return sf ^ of == 0\n",
    "        elif branch_type == BFunct3.BLTU:\n",
    "            return cf == 1\n",
    "        elif branch_type == BFunct3.BGEU:\n",
    "            return cf == 0\n",
    "        else:\n",
    "            raise ValueError(f\"unknown branch type {branch_type}\")\n",
    "\n",
    "    def show_info(self, info=None):\n",
    "        mem_addr_start = 0\n",
    "        mem_range = 20\n",
    "        mem_align = 4\n",
    "        register_range = 32\n",
    "        register_align = 8\n",
    "\n",
    "        if info is not None:\n",
    "            print(info)\n",
    "        print(\"-\" * 20)\n",
    "        for i in range(mem_range // mem_align):\n",
    "            for j in range(mem_align):\n",
    "                index = i * mem_align + j\n",
    "                print(\n",
    "                    f\"mem[{index + mem_addr_start:2}] = {self.memory[index + mem_addr_start]:3}\",\n",
    "                    end=\" |\",\n",
    "                )\n",
    "            print(\"\")\n",
    "        print(\"-\" * 20)\n",
    "        for i in range(register_range // register_align):\n",
    "            for j in range(register_align):\n",
    "                index = i * register_align + j\n",
    "                print(f\"r{index:<2} = {self.registers[index]:3}\", end=\" |\")\n",
    "            print(\"\")\n",
    "        print(\"-\" * 20)\n",
    "\n",
    "    def binary_str(self, imm: str):\n",
    "        \"\"\"\n",
    "        取补码计算, 如果首位为 0 则直接计算值, 如果为 1 则 01 取反加一\n",
    "        \"\"\"\n",
    "        if imm[0] == \"1\":\n",
    "            inverted_str = \"\".join(\"1\" if bit == \"0\" else \"0\" for bit in imm)\n",
    "            abs_value = int(inverted_str, 2) + 1\n",
    "            return -abs_value\n",
    "        else:\n",
    "            return int(imm, 2)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "   basic step = 10996\n",
      "schedule step = 7001\n",
      "   improvment = 10996-7001/10996 = 36.33%\n"
     ]
    }
   ],
   "source": [
    "from instructions import *\n",
    "from isa import *\n",
    "\n",
    "\n",
    "def main():\n",
    "    # basic loop -> loop.S\n",
    "    #\n",
    "    #     lui     a5,0x1\n",
    "    #     addi    a5,a5,-100 # f9c <.L2+0xf90>\n",
    "    #     add     a5,a0,a5\n",
    "    #\n",
    "    # L2:\n",
    "    #     lw      a4,0(a5)\n",
    "    #     nop\n",
    "    #     add     a4,a4,a1\n",
    "    #     nop\n",
    "    #     nop\n",
    "    #     sw      a4,0(a5)\n",
    "    #     addi    a5,a5,-4\n",
    "    #     nop\n",
    "    #     bne     a0,a5, L2\n",
    "    #     ret\n",
    "    instructions = [\n",
    "        0x000017B7,\n",
    "        0xF9C78793,\n",
    "        0x00F507B3,\n",
    "        0x0007A703,\n",
    "        0x00000013,\n",
    "        0x00B70733,\n",
    "        0x00000013,\n",
    "        0x00000013,\n",
    "        0x00E7A023,\n",
    "        0xFFC78793,\n",
    "        0x00000013,\n",
    "        0xFEF510E3,\n",
    "        0x00008067,\n",
    "    ]\n",
    "\n",
    "    isa = PipelineISA()\n",
    "    isa.registers[10] = 0x200\n",
    "    isa.registers[11] = 1\n",
    "    isa.load_instructions(instructions)\n",
    "    isa.run()\n",
    "    basic_step = isa.step\n",
    "\n",
    "    # schedule loop -> schedule_loop.S\n",
    "    #\n",
    "    #     lui     a5,0x1\n",
    "    #     addi    a5,a5,-100 # f9c <.L2+0xf90>\n",
    "    #     add     a5,a0,a5\n",
    "    #\n",
    "    # L2:\n",
    "    #     lw      a4,0(a5)\n",
    "    #     addi    a5,a5,-4\n",
    "    #     add     a4,a4,a1\n",
    "    #     nop\n",
    "    #     bne     a0,a5, L2\n",
    "    #     sw      a4,4(a5)\n",
    "    #     ret\n",
    "    schedule_instructions = [\n",
    "        0x000017B7,\n",
    "        0xF9C78793,\n",
    "        0x00F507B3,\n",
    "        0x0007A703,\n",
    "        0xFFC78793,\n",
    "        0x00B70733,\n",
    "        0x00000013,\n",
    "        0xFEF518E3,\n",
    "        0x00E7A223,\n",
    "        0x00008067,\n",
    "    ]\n",
    "\n",
    "    isa.reset()\n",
    "    isa.registers[10] = 0x200\n",
    "    isa.registers[11] = 1\n",
    "    isa.load_instructions(schedule_instructions)\n",
    "    isa.run()\n",
    "    schedule_step = isa.step\n",
    "\n",
    "    print(f\"   basic step = {basic_step}\")\n",
    "    print(f\"schedule step = {schedule_step}\")\n",
    "    print(\n",
    "        f\"   improvment = {basic_step}-{schedule_step}/{basic_step} = {(basic_step-schedule_step)/basic_step * 100:.2f}%\"\n",
    "    )\n",
    "\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main()\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
