
005DriverSTM32F429xx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001924  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001ad0  08001ad0  00003004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001ad0  08001ad0  00003004  2**0
                  CONTENTS
  4 .ARM          00000000  08001ad0  08001ad0  00003004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001ad0  08001ad0  00003004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ad0  08001ad0  00002ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001ad4  08001ad4  00002ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08001ad8  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003004  2**0
                  CONTENTS
 10 .bss          0000001c  20000004  20000004  00003004  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00003004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00003004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000c37  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000002dc  00000000  00000000  00003c6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000d8  00000000  00000000  00003f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000098  00000000  00000000  00004020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001c11  00000000  00000000  000040b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001a41  00000000  00000000  00005cc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00006a70  00000000  00000000  0000770a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000e17a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000002ac  00000000  00000000  0000e1c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004f  00000000  00000000  0000e46c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000004 	.word	0x20000004
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08001ab8 	.word	0x08001ab8

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000008 	.word	0x20000008
 80001e8:	08001ab8 	.word	0x08001ab8

080001ec <main>:

void delay(void);
void LNH_SysCLK(GPIO_RegDef_t*pGPIOx, uint8_t EN_DI);
void LNH_GPIO_Init(void);
int main(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	af00      	add	r7, sp, #0


	LNH_SysCLK(GPIOG,1);
 80001f0:	2101      	movs	r1, #1
 80001f2:	4809      	ldr	r0, [pc, #36]	@ (8000218 <main+0x2c>)
 80001f4:	f000 f814 	bl	8000220 <LNH_SysCLK>
	LNH_SysCLK(GPIOA,1);
 80001f8:	2101      	movs	r1, #1
 80001fa:	4808      	ldr	r0, [pc, #32]	@ (800021c <main+0x30>)
 80001fc:	f000 f810 	bl	8000220 <LNH_SysCLK>


	LNH_GPIO_Init();
 8000200:	f000 f81e 	bl	8000240 <LNH_GPIO_Init>

	GPIO_IRQ_ITConfig(IRQ_NO_EXTI0,EN);
 8000204:	2101      	movs	r1, #1
 8000206:	2006      	movs	r0, #6
 8000208:	f001 fb5c 	bl	80018c4 <GPIO_IRQ_ITConfig>
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI0,1);
 800020c:	2101      	movs	r1, #1
 800020e:	2006      	movs	r0, #6
 8000210:	f001 fbde 	bl	80019d0 <GPIO_IRQPriorityConfig>
	while(1)
 8000214:	bf00      	nop
 8000216:	e7fd      	b.n	8000214 <main+0x28>
 8000218:	40021800 	.word	0x40021800
 800021c:	40020000 	.word	0x40020000

08000220 <LNH_SysCLK>:
	}
}


void LNH_SysCLK(GPIO_RegDef_t*pGPIOx, uint8_t EN_DI)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	460b      	mov	r3, r1
 800022a:	70fb      	strb	r3, [r7, #3]
	GPIO_PeriClockControl(pGPIOx,EN_DI);
 800022c:	78fb      	ldrb	r3, [r7, #3]
 800022e:	4619      	mov	r1, r3
 8000230:	6878      	ldr	r0, [r7, #4]
 8000232:	f000 f885 	bl	8000340 <GPIO_PeriClockControl>
}
 8000236:	bf00      	nop
 8000238:	3708      	adds	r7, #8
 800023a:	46bd      	mov	sp, r7
 800023c:	bd80      	pop	{r7, pc}
	...

08000240 <LNH_GPIO_Init>:


void LNH_GPIO_Init(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b08c      	sub	sp, #48	@ 0x30
 8000244:	af00      	add	r7, sp, #0
	GPIO_Config_t pGPIOConfig1;
	pGPIOConfig1.pGPIOx = GPIOG;
 8000246:	4b1e      	ldr	r3, [pc, #120]	@ (80002c0 <LNH_GPIO_Init+0x80>)
 8000248:	61bb      	str	r3, [r7, #24]
	pGPIOConfig1.GPIO_PIN = GPIO_PIN_14;
 800024a:	230e      	movs	r3, #14
 800024c:	773b      	strb	r3, [r7, #28]
	pGPIOConfig1.GPIO_MODE = GPIO_MODE_OUT;
 800024e:	2301      	movs	r3, #1
 8000250:	777b      	strb	r3, [r7, #29]
	pGPIOConfig1.GPIO_SPEED = GPIO_SPEED_MS;
 8000252:	2301      	movs	r3, #1
 8000254:	77bb      	strb	r3, [r7, #30]
	pGPIOConfig1.GPIO_PUPD = GPIO_PUPD_NP;
 8000256:	2300      	movs	r3, #0
 8000258:	77fb      	strb	r3, [r7, #31]
	pGPIOConfig1.GPIO_OTYPE = GPIO_OTYPE_PP;
 800025a:	2300      	movs	r3, #0
 800025c:	f887 3020 	strb.w	r3, [r7, #32]
	pGPIOConfig1.GPIO_AF = 0;
 8000260:	2300      	movs	r3, #0
 8000262:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	pGPIOConfig1.pEXTI = EXTI;
 8000266:	4b17      	ldr	r3, [pc, #92]	@ (80002c4 <LNH_GPIO_Init+0x84>)
 8000268:	627b      	str	r3, [r7, #36]	@ 0x24
	pGPIOConfig1.pSYSCFG = SYSCFG;
 800026a:	4b17      	ldr	r3, [pc, #92]	@ (80002c8 <LNH_GPIO_Init+0x88>)
 800026c:	62bb      	str	r3, [r7, #40]	@ 0x28
	pGPIOConfig1.EXTI_ENDI = EXTI_DI;
 800026e:	2300      	movs	r3, #0
 8000270:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	pGPIOConfig1.EXTI_TRIGGER = 0;
 8000274:	2300      	movs	r3, #0
 8000276:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	__LNH_GPIO_Init(&pGPIOConfig1);
 800027a:	f107 0318 	add.w	r3, r7, #24
 800027e:	4618      	mov	r0, r3
 8000280:	f000 f9a8 	bl	80005d4 <__LNH_GPIO_Init>
	GPIO_Config_t pGPIOConfig2;
	pGPIOConfig2.pGPIOx = GPIOA;
 8000284:	4b11      	ldr	r3, [pc, #68]	@ (80002cc <LNH_GPIO_Init+0x8c>)
 8000286:	603b      	str	r3, [r7, #0]
	pGPIOConfig2.GPIO_PIN = GPIO_PIN_0;
 8000288:	2300      	movs	r3, #0
 800028a:	713b      	strb	r3, [r7, #4]
	pGPIOConfig2.GPIO_MODE = GPIO_MODE_IN;
 800028c:	2300      	movs	r3, #0
 800028e:	717b      	strb	r3, [r7, #5]
	pGPIOConfig2.GPIO_SPEED = GPIO_SPEED_MS;
 8000290:	2301      	movs	r3, #1
 8000292:	71bb      	strb	r3, [r7, #6]
	pGPIOConfig2.GPIO_PUPD = GPIO_PUPD_PD;
 8000294:	2302      	movs	r3, #2
 8000296:	71fb      	strb	r3, [r7, #7]
	pGPIOConfig2.GPIO_OTYPE = GPIO_OTYPE_PP;
 8000298:	2300      	movs	r3, #0
 800029a:	723b      	strb	r3, [r7, #8]
	pGPIOConfig2.GPIO_AF = 0;
 800029c:	2300      	movs	r3, #0
 800029e:	727b      	strb	r3, [r7, #9]
	pGPIOConfig2.pEXTI = EXTI;
 80002a0:	4b08      	ldr	r3, [pc, #32]	@ (80002c4 <LNH_GPIO_Init+0x84>)
 80002a2:	60fb      	str	r3, [r7, #12]
	pGPIOConfig2.pSYSCFG = SYSCFG;
 80002a4:	4b08      	ldr	r3, [pc, #32]	@ (80002c8 <LNH_GPIO_Init+0x88>)
 80002a6:	613b      	str	r3, [r7, #16]
	pGPIOConfig2.EXTI_ENDI = EXTI_EN;
 80002a8:	2301      	movs	r3, #1
 80002aa:	753b      	strb	r3, [r7, #20]
	pGPIOConfig2.EXTI_TRIGGER = EXTI_IT_RT;
 80002ac:	2302      	movs	r3, #2
 80002ae:	757b      	strb	r3, [r7, #21]

	__LNH_GPIO_Init(&pGPIOConfig2);
 80002b0:	463b      	mov	r3, r7
 80002b2:	4618      	mov	r0, r3
 80002b4:	f000 f98e 	bl	80005d4 <__LNH_GPIO_Init>
}
 80002b8:	bf00      	nop
 80002ba:	3730      	adds	r7, #48	@ 0x30
 80002bc:	46bd      	mov	sp, r7
 80002be:	bd80      	pop	{r7, pc}
 80002c0:	40021800 	.word	0x40021800
 80002c4:	40013c00 	.word	0x40013c00
 80002c8:	40013800 	.word	0x40013800
 80002cc:	40020000 	.word	0x40020000

080002d0 <EXTI0_IRQHandler>:

		for(uint32_t i=0;i<500000/2;i++);

}
void EXTI0_IRQHandler(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	af00      	add	r7, sp, #0
	GPIO_IRQHanding(GPIO_PIN_0);
 80002d4:	2000      	movs	r0, #0
 80002d6:	f001 fba9 	bl	8001a2c <GPIO_IRQHanding>
	__LNH_GPIO_TogglePin(GPIOG, GPIO_PIN_14);
 80002da:	210e      	movs	r1, #14
 80002dc:	4802      	ldr	r0, [pc, #8]	@ (80002e8 <EXTI0_IRQHandler+0x18>)
 80002de:	f001 fadb 	bl	8001898 <__LNH_GPIO_TogglePin>
}
 80002e2:	bf00      	nop
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	bf00      	nop
 80002e8:	40021800 	.word	0x40021800

080002ec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002ec:	480d      	ldr	r0, [pc, #52]	@ (8000324 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002ee:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002f0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002f4:	480c      	ldr	r0, [pc, #48]	@ (8000328 <LoopForever+0x6>)
  ldr r1, =_edata
 80002f6:	490d      	ldr	r1, [pc, #52]	@ (800032c <LoopForever+0xa>)
  ldr r2, =_sidata
 80002f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000330 <LoopForever+0xe>)
  movs r3, #0
 80002fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002fc:	e002      	b.n	8000304 <LoopCopyDataInit>

080002fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000300:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000302:	3304      	adds	r3, #4

08000304 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000304:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000306:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000308:	d3f9      	bcc.n	80002fe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800030a:	4a0a      	ldr	r2, [pc, #40]	@ (8000334 <LoopForever+0x12>)
  ldr r4, =_ebss
 800030c:	4c0a      	ldr	r4, [pc, #40]	@ (8000338 <LoopForever+0x16>)
  movs r3, #0
 800030e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000310:	e001      	b.n	8000316 <LoopFillZerobss>

08000312 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000312:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000314:	3204      	adds	r2, #4

08000316 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000316:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000318:	d3fb      	bcc.n	8000312 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800031a:	f001 fba9 	bl	8001a70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800031e:	f7ff ff65 	bl	80001ec <main>

08000322 <LoopForever>:

LoopForever:
  b LoopForever
 8000322:	e7fe      	b.n	8000322 <LoopForever>
  ldr   r0, =_estack
 8000324:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000328:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800032c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000330:	08001ad8 	.word	0x08001ad8
  ldr r2, =_sbss
 8000334:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000338:	20000020 	.word	0x20000020

0800033c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800033c:	e7fe      	b.n	800033c <ADC_IRQHandler>
	...

08000340 <GPIO_PeriClockControl>:
#include "stm32f429xx_gpio_driver.h"


RCC_RegDef_t* pRCC = RCC;
void GPIO_PeriClockControl(GPIO_RegDef_t*pGPIOx, uint8_t EN_DI)
{
 8000340:	b480      	push	{r7}
 8000342:	b083      	sub	sp, #12
 8000344:	af00      	add	r7, sp, #0
 8000346:	6078      	str	r0, [r7, #4]
 8000348:	460b      	mov	r3, r1
 800034a:	70fb      	strb	r3, [r7, #3]
	if (EN_DI == EN)
 800034c:	78fb      	ldrb	r3, [r7, #3]
 800034e:	2b01      	cmp	r3, #1
 8000350:	f040 8090 	bne.w	8000474 <GPIO_PeriClockControl+0x134>
		{
			if (pGPIOx == GPIOA)
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	4a88      	ldr	r2, [pc, #544]	@ (8000578 <GPIO_PeriClockControl+0x238>)
 8000358:	4293      	cmp	r3, r2
 800035a:	d108      	bne.n	800036e <GPIO_PeriClockControl+0x2e>
			{
				GPIOA_PCLK_EN();
 800035c:	4b87      	ldr	r3, [pc, #540]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000362:	4b86      	ldr	r3, [pc, #536]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	f042 0201 	orr.w	r2, r2, #1
 800036a:	631a      	str	r2, [r3, #48]	@ 0x30
			{
				GPIOK_PCLK_DI();
			}
		}

}
 800036c:	e128      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOB)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	4a83      	ldr	r2, [pc, #524]	@ (8000580 <GPIO_PeriClockControl+0x240>)
 8000372:	4293      	cmp	r3, r2
 8000374:	d108      	bne.n	8000388 <GPIO_PeriClockControl+0x48>
				GPIOB_PCLK_EN();
 8000376:	4b81      	ldr	r3, [pc, #516]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800037c:	4b7f      	ldr	r3, [pc, #508]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	f042 0202 	orr.w	r2, r2, #2
 8000384:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000386:	e11b      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOC)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	4a7e      	ldr	r2, [pc, #504]	@ (8000584 <GPIO_PeriClockControl+0x244>)
 800038c:	4293      	cmp	r3, r2
 800038e:	d108      	bne.n	80003a2 <GPIO_PeriClockControl+0x62>
				GPIOC_PCLK_EN();
 8000390:	4b7a      	ldr	r3, [pc, #488]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000396:	4b79      	ldr	r3, [pc, #484]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	f042 0204 	orr.w	r2, r2, #4
 800039e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80003a0:	e10e      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOD)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4a78      	ldr	r2, [pc, #480]	@ (8000588 <GPIO_PeriClockControl+0x248>)
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d108      	bne.n	80003bc <GPIO_PeriClockControl+0x7c>
				GPIOD_PCLK_EN();
 80003aa:	4b74      	ldr	r3, [pc, #464]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80003b0:	4b72      	ldr	r3, [pc, #456]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	f042 0208 	orr.w	r2, r2, #8
 80003b8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80003ba:	e101      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOE)
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	4a73      	ldr	r2, [pc, #460]	@ (800058c <GPIO_PeriClockControl+0x24c>)
 80003c0:	4293      	cmp	r3, r2
 80003c2:	d108      	bne.n	80003d6 <GPIO_PeriClockControl+0x96>
				GPIOE_PCLK_EN();
 80003c4:	4b6d      	ldr	r3, [pc, #436]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80003ca:	4b6c      	ldr	r3, [pc, #432]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	f042 0210 	orr.w	r2, r2, #16
 80003d2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80003d4:	e0f4      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOF)
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	4a6d      	ldr	r2, [pc, #436]	@ (8000590 <GPIO_PeriClockControl+0x250>)
 80003da:	4293      	cmp	r3, r2
 80003dc:	d108      	bne.n	80003f0 <GPIO_PeriClockControl+0xb0>
				GPIOF_PCLK_EN();
 80003de:	4b67      	ldr	r3, [pc, #412]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80003e4:	4b65      	ldr	r3, [pc, #404]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	f042 0220 	orr.w	r2, r2, #32
 80003ec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80003ee:	e0e7      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOG)
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	4a68      	ldr	r2, [pc, #416]	@ (8000594 <GPIO_PeriClockControl+0x254>)
 80003f4:	4293      	cmp	r3, r2
 80003f6:	d108      	bne.n	800040a <GPIO_PeriClockControl+0xca>
				GPIOG_PCLK_EN();
 80003f8:	4b60      	ldr	r3, [pc, #384]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80003fe:	4b5f      	ldr	r3, [pc, #380]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000406:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000408:	e0da      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOH)
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	4a62      	ldr	r2, [pc, #392]	@ (8000598 <GPIO_PeriClockControl+0x258>)
 800040e:	4293      	cmp	r3, r2
 8000410:	d108      	bne.n	8000424 <GPIO_PeriClockControl+0xe4>
				GPIOH_PCLK_EN();
 8000412:	4b5a      	ldr	r3, [pc, #360]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000418:	4b58      	ldr	r3, [pc, #352]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000420:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000422:	e0cd      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOI)
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	4a5d      	ldr	r2, [pc, #372]	@ (800059c <GPIO_PeriClockControl+0x25c>)
 8000428:	4293      	cmp	r3, r2
 800042a:	d108      	bne.n	800043e <GPIO_PeriClockControl+0xfe>
				GPIOI_PCLK_EN();
 800042c:	4b53      	ldr	r3, [pc, #332]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000432:	4b52      	ldr	r3, [pc, #328]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800043a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800043c:	e0c0      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOJ)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4a57      	ldr	r2, [pc, #348]	@ (80005a0 <GPIO_PeriClockControl+0x260>)
 8000442:	4293      	cmp	r3, r2
 8000444:	d108      	bne.n	8000458 <GPIO_PeriClockControl+0x118>
				GPIOJ_PCLK_EN();
 8000446:	4b4d      	ldr	r3, [pc, #308]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800044c:	4b4b      	ldr	r3, [pc, #300]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000454:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000456:	e0b3      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOK)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	4a52      	ldr	r2, [pc, #328]	@ (80005a4 <GPIO_PeriClockControl+0x264>)
 800045c:	4293      	cmp	r3, r2
 800045e:	f040 80af 	bne.w	80005c0 <GPIO_PeriClockControl+0x280>
				GPIOK_PCLK_EN();
 8000462:	4b46      	ldr	r3, [pc, #280]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000468:	4b44      	ldr	r3, [pc, #272]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000470:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000472:	e0a5      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			if (pGPIOx == GPIOA)
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	4a40      	ldr	r2, [pc, #256]	@ (8000578 <GPIO_PeriClockControl+0x238>)
 8000478:	4293      	cmp	r3, r2
 800047a:	d108      	bne.n	800048e <GPIO_PeriClockControl+0x14e>
				GPIOA_PCLK_DI();
 800047c:	4b3f      	ldr	r3, [pc, #252]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000482:	4b3e      	ldr	r3, [pc, #248]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	f022 0201 	bic.w	r2, r2, #1
 800048a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800048c:	e098      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOB)
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	4a3b      	ldr	r2, [pc, #236]	@ (8000580 <GPIO_PeriClockControl+0x240>)
 8000492:	4293      	cmp	r3, r2
 8000494:	d108      	bne.n	80004a8 <GPIO_PeriClockControl+0x168>
				GPIOB_PCLK_DI();
 8000496:	4b39      	ldr	r3, [pc, #228]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800049c:	4b37      	ldr	r3, [pc, #220]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	f022 0202 	bic.w	r2, r2, #2
 80004a4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80004a6:	e08b      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOC)
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	4a36      	ldr	r2, [pc, #216]	@ (8000584 <GPIO_PeriClockControl+0x244>)
 80004ac:	4293      	cmp	r3, r2
 80004ae:	d108      	bne.n	80004c2 <GPIO_PeriClockControl+0x182>
				GPIOC_PCLK_DI();
 80004b0:	4b32      	ldr	r3, [pc, #200]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80004b6:	4b31      	ldr	r3, [pc, #196]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	f022 0204 	bic.w	r2, r2, #4
 80004be:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80004c0:	e07e      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOD)
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	4a30      	ldr	r2, [pc, #192]	@ (8000588 <GPIO_PeriClockControl+0x248>)
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d108      	bne.n	80004dc <GPIO_PeriClockControl+0x19c>
				GPIOD_PCLK_DI();
 80004ca:	4b2c      	ldr	r3, [pc, #176]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80004d0:	4b2a      	ldr	r3, [pc, #168]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	f022 0208 	bic.w	r2, r2, #8
 80004d8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80004da:	e071      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOE)
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	4a2b      	ldr	r2, [pc, #172]	@ (800058c <GPIO_PeriClockControl+0x24c>)
 80004e0:	4293      	cmp	r3, r2
 80004e2:	d108      	bne.n	80004f6 <GPIO_PeriClockControl+0x1b6>
				GPIOE_PCLK_DI();
 80004e4:	4b25      	ldr	r3, [pc, #148]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80004ea:	4b24      	ldr	r3, [pc, #144]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	f022 0210 	bic.w	r2, r2, #16
 80004f2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80004f4:	e064      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOF)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	4a25      	ldr	r2, [pc, #148]	@ (8000590 <GPIO_PeriClockControl+0x250>)
 80004fa:	4293      	cmp	r3, r2
 80004fc:	d108      	bne.n	8000510 <GPIO_PeriClockControl+0x1d0>
				GPIOF_PCLK_DI();
 80004fe:	4b1f      	ldr	r3, [pc, #124]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000504:	4b1d      	ldr	r3, [pc, #116]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	f022 0220 	bic.w	r2, r2, #32
 800050c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800050e:	e057      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOG)
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	4a20      	ldr	r2, [pc, #128]	@ (8000594 <GPIO_PeriClockControl+0x254>)
 8000514:	4293      	cmp	r3, r2
 8000516:	d108      	bne.n	800052a <GPIO_PeriClockControl+0x1ea>
				GPIOG_PCLK_DI();
 8000518:	4b18      	ldr	r3, [pc, #96]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800051e:	4b17      	ldr	r3, [pc, #92]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000526:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000528:	e04a      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOH)
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	4a1a      	ldr	r2, [pc, #104]	@ (8000598 <GPIO_PeriClockControl+0x258>)
 800052e:	4293      	cmp	r3, r2
 8000530:	d108      	bne.n	8000544 <GPIO_PeriClockControl+0x204>
				GPIOH_PCLK_DI();
 8000532:	4b12      	ldr	r3, [pc, #72]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000538:	4b10      	ldr	r3, [pc, #64]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000540:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000542:	e03d      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOI)
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	4a15      	ldr	r2, [pc, #84]	@ (800059c <GPIO_PeriClockControl+0x25c>)
 8000548:	4293      	cmp	r3, r2
 800054a:	d108      	bne.n	800055e <GPIO_PeriClockControl+0x21e>
				GPIOI_PCLK_DI();
 800054c:	4b0b      	ldr	r3, [pc, #44]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000552:	4b0a      	ldr	r3, [pc, #40]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800055a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800055c:	e030      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
			}else if (pGPIOx == GPIOJ)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4a0f      	ldr	r2, [pc, #60]	@ (80005a0 <GPIO_PeriClockControl+0x260>)
 8000562:	4293      	cmp	r3, r2
 8000564:	d120      	bne.n	80005a8 <GPIO_PeriClockControl+0x268>
				GPIOJ_PCLK_DI();
 8000566:	4b05      	ldr	r3, [pc, #20]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800056c:	4b03      	ldr	r3, [pc, #12]	@ (800057c <GPIO_PeriClockControl+0x23c>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8000574:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000576:	e023      	b.n	80005c0 <GPIO_PeriClockControl+0x280>
 8000578:	40020000 	.word	0x40020000
 800057c:	20000000 	.word	0x20000000
 8000580:	40020400 	.word	0x40020400
 8000584:	40020800 	.word	0x40020800
 8000588:	40020c00 	.word	0x40020c00
 800058c:	40021000 	.word	0x40021000
 8000590:	40021400 	.word	0x40021400
 8000594:	40021800 	.word	0x40021800
 8000598:	40021c00 	.word	0x40021c00
 800059c:	40022000 	.word	0x40022000
 80005a0:	40022400 	.word	0x40022400
 80005a4:	40022800 	.word	0x40022800
			}else if (pGPIOx == GPIOK)
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	4a08      	ldr	r2, [pc, #32]	@ (80005cc <GPIO_PeriClockControl+0x28c>)
 80005ac:	4293      	cmp	r3, r2
 80005ae:	d107      	bne.n	80005c0 <GPIO_PeriClockControl+0x280>
				GPIOK_PCLK_DI();
 80005b0:	4b07      	ldr	r3, [pc, #28]	@ (80005d0 <GPIO_PeriClockControl+0x290>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80005b6:	4b06      	ldr	r3, [pc, #24]	@ (80005d0 <GPIO_PeriClockControl+0x290>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80005be:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80005c0:	bf00      	nop
 80005c2:	370c      	adds	r7, #12
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr
 80005cc:	40022800 	.word	0x40022800
 80005d0:	20000000 	.word	0x20000000

080005d4 <__LNH_GPIO_Init>:

void __LNH_GPIO_Init(GPIO_Config_t* pGPIOConfig_t)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b08b      	sub	sp, #44	@ 0x2c
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
	 * trỏ đến, tuy nhiên trong lúc chúng ta trỏ đến các bit của thanh ghi, ta vô tình
	 * xác định luôn cổng cho nó vì cú pháp
	 * pGPIOConfig_t->pGPIOx->MODER, đã xác định pGPIOx do người dùng truyền vào.
	 */
	// Xác định 2 bit xác định cho chân GPIO
		uint32_t GPIO_PIN_LH1 = (pGPIOConfig_t->GPIO_PIN);
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	791b      	ldrb	r3, [r3, #4]
 80005e0:	627b      	str	r3, [r7, #36]	@ 0x24
	    uint32_t GPIO_PIN_L2 = 2 * (pGPIOConfig_t->GPIO_PIN);
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	791b      	ldrb	r3, [r3, #4]
 80005e6:	005b      	lsls	r3, r3, #1
 80005e8:	623b      	str	r3, [r7, #32]
	    uint32_t GPIO_PIN_H2 = GPIO_PIN_L2 + 1;
 80005ea:	6a3b      	ldr	r3, [r7, #32]
 80005ec:	3301      	adds	r3, #1
 80005ee:	61fb      	str	r3, [r7, #28]
	    uint32_t GPIO_PIN_LMA3 = 4 * ((pGPIOConfig_t->GPIO_PIN) % 8);
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	791b      	ldrb	r3, [r3, #4]
 80005f4:	f003 0307 	and.w	r3, r3, #7
 80005f8:	009b      	lsls	r3, r3, #2
 80005fa:	61bb      	str	r3, [r7, #24]
		uint32_t GPIO_PIN_LMI3 = GPIO_PIN_LMA3 + 1;
 80005fc:	69bb      	ldr	r3, [r7, #24]
 80005fe:	3301      	adds	r3, #1
 8000600:	617b      	str	r3, [r7, #20]
		uint32_t GPIO_PIN_HMI3 = GPIO_PIN_LMI3 + 1;
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	3301      	adds	r3, #1
 8000606:	613b      	str	r3, [r7, #16]
		uint32_t GPIO_PIN_HMA3 = GPIO_PIN_HMI3 + 1;
 8000608:	693b      	ldr	r3, [r7, #16]
 800060a:	3301      	adds	r3, #1
 800060c:	60fb      	str	r3, [r7, #12]
	    // Cấu hình MODER cho từng chế độ
	    switch (pGPIOConfig_t->GPIO_MODE)
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	795b      	ldrb	r3, [r3, #5]
 8000612:	2b03      	cmp	r3, #3
 8000614:	d872      	bhi.n	80006fc <__LNH_GPIO_Init+0x128>
 8000616:	a201      	add	r2, pc, #4	@ (adr r2, 800061c <__LNH_GPIO_Init+0x48>)
 8000618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800061c:	0800062d 	.word	0x0800062d
 8000620:	08000663 	.word	0x08000663
 8000624:	08000697 	.word	0x08000697
 8000628:	080006cb 	.word	0x080006cb
	    {
	        case GPIO_MODE_IN:  // Input mode
	            pGPIOConfig_t->pGPIOx->MODER &= ~(1 << GPIO_PIN_L2);  // Clear bit L
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	681a      	ldr	r2, [r3, #0]
 8000632:	2101      	movs	r1, #1
 8000634:	6a3b      	ldr	r3, [r7, #32]
 8000636:	fa01 f303 	lsl.w	r3, r1, r3
 800063a:	43db      	mvns	r3, r3
 800063c:	4619      	mov	r1, r3
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	400a      	ands	r2, r1
 8000644:	601a      	str	r2, [r3, #0]
	            pGPIOConfig_t->pGPIOx->MODER &= ~(1 << GPIO_PIN_H2);  // Clear bit H
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	681a      	ldr	r2, [r3, #0]
 800064c:	2101      	movs	r1, #1
 800064e:	69fb      	ldr	r3, [r7, #28]
 8000650:	fa01 f303 	lsl.w	r3, r1, r3
 8000654:	43db      	mvns	r3, r3
 8000656:	4619      	mov	r1, r3
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	400a      	ands	r2, r1
 800065e:	601a      	str	r2, [r3, #0]
	            break;
 8000660:	e04d      	b.n	80006fe <__LNH_GPIO_Init+0x12a>

	        case GPIO_MODE_OUT:  // Output mode
	            pGPIOConfig_t->pGPIOx->MODER |=  (1 << GPIO_PIN_L2);  // Set bit L
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	681a      	ldr	r2, [r3, #0]
 8000668:	2101      	movs	r1, #1
 800066a:	6a3b      	ldr	r3, [r7, #32]
 800066c:	fa01 f303 	lsl.w	r3, r1, r3
 8000670:	4619      	mov	r1, r3
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	430a      	orrs	r2, r1
 8000678:	601a      	str	r2, [r3, #0]
	            pGPIOConfig_t->pGPIOx->MODER &= ~(1 << GPIO_PIN_H2);  // Clear bit H
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	681a      	ldr	r2, [r3, #0]
 8000680:	2101      	movs	r1, #1
 8000682:	69fb      	ldr	r3, [r7, #28]
 8000684:	fa01 f303 	lsl.w	r3, r1, r3
 8000688:	43db      	mvns	r3, r3
 800068a:	4619      	mov	r1, r3
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	400a      	ands	r2, r1
 8000692:	601a      	str	r2, [r3, #0]
	            break;
 8000694:	e033      	b.n	80006fe <__LNH_GPIO_Init+0x12a>

	        case GPIO_MODE_ALT:  // Alternate function mode
	            pGPIOConfig_t->pGPIOx->MODER &= ~(1 << GPIO_PIN_L2);  // Clear bit L
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	681a      	ldr	r2, [r3, #0]
 800069c:	2101      	movs	r1, #1
 800069e:	6a3b      	ldr	r3, [r7, #32]
 80006a0:	fa01 f303 	lsl.w	r3, r1, r3
 80006a4:	43db      	mvns	r3, r3
 80006a6:	4619      	mov	r1, r3
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	400a      	ands	r2, r1
 80006ae:	601a      	str	r2, [r3, #0]
	            pGPIOConfig_t->pGPIOx->MODER |=  (1 << GPIO_PIN_H2);  // Set bit H
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	681a      	ldr	r2, [r3, #0]
 80006b6:	2101      	movs	r1, #1
 80006b8:	69fb      	ldr	r3, [r7, #28]
 80006ba:	fa01 f303 	lsl.w	r3, r1, r3
 80006be:	4619      	mov	r1, r3
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	430a      	orrs	r2, r1
 80006c6:	601a      	str	r2, [r3, #0]
	            break;
 80006c8:	e019      	b.n	80006fe <__LNH_GPIO_Init+0x12a>

	        case GPIO_MODE_ANL:  // Analog mode
	            pGPIOConfig_t->pGPIOx->MODER |=  (1 << GPIO_PIN_L2);  // Set bit L
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	681a      	ldr	r2, [r3, #0]
 80006d0:	2101      	movs	r1, #1
 80006d2:	6a3b      	ldr	r3, [r7, #32]
 80006d4:	fa01 f303 	lsl.w	r3, r1, r3
 80006d8:	4619      	mov	r1, r3
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	430a      	orrs	r2, r1
 80006e0:	601a      	str	r2, [r3, #0]
	            pGPIOConfig_t->pGPIOx->MODER |=  (1 << GPIO_PIN_H2);  // Set bit H
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	681a      	ldr	r2, [r3, #0]
 80006e8:	2101      	movs	r1, #1
 80006ea:	69fb      	ldr	r3, [r7, #28]
 80006ec:	fa01 f303 	lsl.w	r3, r1, r3
 80006f0:	4619      	mov	r1, r3
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	430a      	orrs	r2, r1
 80006f8:	601a      	str	r2, [r3, #0]
	            break;
 80006fa:	e000      	b.n	80006fe <__LNH_GPIO_Init+0x12a>

	        default:
	            // Xử lý trường hợp không hợp lệ (nếu cần)
	            break;
 80006fc:	bf00      	nop
	    }
	    //Port được xác định qua ->pGPIOx, PIN được xác định qua GPIO_PIN_L và H


	    //Cấu hình SPEED cho từng chế độ
	    switch (pGPIOConfig_t->GPIO_SPEED)
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	799b      	ldrb	r3, [r3, #6]
 8000702:	2b03      	cmp	r3, #3
 8000704:	d872      	bhi.n	80007ec <__LNH_GPIO_Init+0x218>
 8000706:	a201      	add	r2, pc, #4	@ (adr r2, 800070c <__LNH_GPIO_Init+0x138>)
 8000708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800070c:	0800071d 	.word	0x0800071d
 8000710:	08000753 	.word	0x08000753
 8000714:	08000787 	.word	0x08000787
 8000718:	080007bb 	.word	0x080007bb
		{
			case GPIO_SPEED_LS:  // Input mode
				pGPIOConfig_t->pGPIOx->OSPEEDR &= ~(1 << GPIO_PIN_L2);  // Clear bit L
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	689a      	ldr	r2, [r3, #8]
 8000722:	2101      	movs	r1, #1
 8000724:	6a3b      	ldr	r3, [r7, #32]
 8000726:	fa01 f303 	lsl.w	r3, r1, r3
 800072a:	43db      	mvns	r3, r3
 800072c:	4619      	mov	r1, r3
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	400a      	ands	r2, r1
 8000734:	609a      	str	r2, [r3, #8]
				pGPIOConfig_t->pGPIOx->OSPEEDR &= ~(1 << GPIO_PIN_H2);  // Clear bit H
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	689a      	ldr	r2, [r3, #8]
 800073c:	2101      	movs	r1, #1
 800073e:	69fb      	ldr	r3, [r7, #28]
 8000740:	fa01 f303 	lsl.w	r3, r1, r3
 8000744:	43db      	mvns	r3, r3
 8000746:	4619      	mov	r1, r3
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	400a      	ands	r2, r1
 800074e:	609a      	str	r2, [r3, #8]
				break;
 8000750:	e04d      	b.n	80007ee <__LNH_GPIO_Init+0x21a>

			case GPIO_SPEED_MS:  // Output mode
				pGPIOConfig_t->pGPIOx->OSPEEDR |=  (1 << GPIO_PIN_L2);  // Set bit L
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	689a      	ldr	r2, [r3, #8]
 8000758:	2101      	movs	r1, #1
 800075a:	6a3b      	ldr	r3, [r7, #32]
 800075c:	fa01 f303 	lsl.w	r3, r1, r3
 8000760:	4619      	mov	r1, r3
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	430a      	orrs	r2, r1
 8000768:	609a      	str	r2, [r3, #8]
				pGPIOConfig_t->pGPIOx->OSPEEDR &= ~(1 << GPIO_PIN_H2);  // Clear bit H
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	689a      	ldr	r2, [r3, #8]
 8000770:	2101      	movs	r1, #1
 8000772:	69fb      	ldr	r3, [r7, #28]
 8000774:	fa01 f303 	lsl.w	r3, r1, r3
 8000778:	43db      	mvns	r3, r3
 800077a:	4619      	mov	r1, r3
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	400a      	ands	r2, r1
 8000782:	609a      	str	r2, [r3, #8]
				break;
 8000784:	e033      	b.n	80007ee <__LNH_GPIO_Init+0x21a>

			case GPIO_SPEED_HS:  // Alternate function mode
				pGPIOConfig_t->pGPIOx->OSPEEDR &= ~(1 << GPIO_PIN_L2);  // Clear bit L
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	689a      	ldr	r2, [r3, #8]
 800078c:	2101      	movs	r1, #1
 800078e:	6a3b      	ldr	r3, [r7, #32]
 8000790:	fa01 f303 	lsl.w	r3, r1, r3
 8000794:	43db      	mvns	r3, r3
 8000796:	4619      	mov	r1, r3
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	400a      	ands	r2, r1
 800079e:	609a      	str	r2, [r3, #8]
				pGPIOConfig_t->pGPIOx->OSPEEDR |=  (1 << GPIO_PIN_H2);  // Set bit H
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	689a      	ldr	r2, [r3, #8]
 80007a6:	2101      	movs	r1, #1
 80007a8:	69fb      	ldr	r3, [r7, #28]
 80007aa:	fa01 f303 	lsl.w	r3, r1, r3
 80007ae:	4619      	mov	r1, r3
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	430a      	orrs	r2, r1
 80007b6:	609a      	str	r2, [r3, #8]
				break;
 80007b8:	e019      	b.n	80007ee <__LNH_GPIO_Init+0x21a>

			case GPIO_SPEED_VHS:  // Analog mode
				pGPIOConfig_t->pGPIOx->OSPEEDR |=  (1 << GPIO_PIN_L2);  // Set bit L
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	689a      	ldr	r2, [r3, #8]
 80007c0:	2101      	movs	r1, #1
 80007c2:	6a3b      	ldr	r3, [r7, #32]
 80007c4:	fa01 f303 	lsl.w	r3, r1, r3
 80007c8:	4619      	mov	r1, r3
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	430a      	orrs	r2, r1
 80007d0:	609a      	str	r2, [r3, #8]
				pGPIOConfig_t->pGPIOx->OSPEEDR |=  (1 << GPIO_PIN_H2);  // Set bit H
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	689a      	ldr	r2, [r3, #8]
 80007d8:	2101      	movs	r1, #1
 80007da:	69fb      	ldr	r3, [r7, #28]
 80007dc:	fa01 f303 	lsl.w	r3, r1, r3
 80007e0:	4619      	mov	r1, r3
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	430a      	orrs	r2, r1
 80007e8:	609a      	str	r2, [r3, #8]
				break;
 80007ea:	e000      	b.n	80007ee <__LNH_GPIO_Init+0x21a>

			default:
				// Xử lý trường hợp không hợp lệ (nếu cần)
				break;
 80007ec:	bf00      	nop
		}

	    //Cấu hình OTYPE cho từng chế độ
	    switch (pGPIOConfig_t->GPIO_OTYPE)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	7a1b      	ldrb	r3, [r3, #8]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d002      	beq.n	80007fc <__LNH_GPIO_Init+0x228>
 80007f6:	2b01      	cmp	r3, #1
 80007f8:	d00e      	beq.n	8000818 <__LNH_GPIO_Init+0x244>
	    		pGPIOConfig_t->pGPIOx->OTYPER |=  (1 << GPIO_PIN_LH1);  // Set bit LH1
	    		break;

	    	default:
	    		// Xử lí trường hợp không hợp lệ (nếu cần)
	    		break;
 80007fa:	e01a      	b.n	8000832 <__LNH_GPIO_Init+0x25e>
	    		pGPIOConfig_t->pGPIOx->OTYPER &= ~(1 << GPIO_PIN_LH1);  // Clear bit LH1
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	685a      	ldr	r2, [r3, #4]
 8000802:	2101      	movs	r1, #1
 8000804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000806:	fa01 f303 	lsl.w	r3, r1, r3
 800080a:	43db      	mvns	r3, r3
 800080c:	4619      	mov	r1, r3
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	400a      	ands	r2, r1
 8000814:	605a      	str	r2, [r3, #4]
	    		break;
 8000816:	e00c      	b.n	8000832 <__LNH_GPIO_Init+0x25e>
	    		pGPIOConfig_t->pGPIOx->OTYPER |=  (1 << GPIO_PIN_LH1);  // Set bit LH1
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	685a      	ldr	r2, [r3, #4]
 800081e:	2101      	movs	r1, #1
 8000820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000822:	fa01 f303 	lsl.w	r3, r1, r3
 8000826:	4619      	mov	r1, r3
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	430a      	orrs	r2, r1
 800082e:	605a      	str	r2, [r3, #4]
	    		break;
 8000830:	bf00      	nop
	    }
	    //Cấu hình PUPD cho từng chế độ
	    switch (pGPIOConfig_t->GPIO_PUPD)
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	79db      	ldrb	r3, [r3, #7]
 8000836:	2b03      	cmp	r3, #3
 8000838:	d872      	bhi.n	8000920 <__LNH_GPIO_Init+0x34c>
 800083a:	a201      	add	r2, pc, #4	@ (adr r2, 8000840 <__LNH_GPIO_Init+0x26c>)
 800083c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000840:	08000851 	.word	0x08000851
 8000844:	08000887 	.word	0x08000887
 8000848:	080008bb 	.word	0x080008bb
 800084c:	080008ef 	.word	0x080008ef
	    {
	    	case GPIO_PUPD_NP: //No pull up and no pull down
	    		pGPIOConfig_t->pGPIOx->PUPDR &= ~(1 << GPIO_PIN_L2);  // Clear bit L
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	68da      	ldr	r2, [r3, #12]
 8000856:	2101      	movs	r1, #1
 8000858:	6a3b      	ldr	r3, [r7, #32]
 800085a:	fa01 f303 	lsl.w	r3, r1, r3
 800085e:	43db      	mvns	r3, r3
 8000860:	4619      	mov	r1, r3
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	400a      	ands	r2, r1
 8000868:	60da      	str	r2, [r3, #12]
	    		pGPIOConfig_t->pGPIOx->PUPDR &= ~(1 << GPIO_PIN_H2);  // Clear bit H
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	68da      	ldr	r2, [r3, #12]
 8000870:	2101      	movs	r1, #1
 8000872:	69fb      	ldr	r3, [r7, #28]
 8000874:	fa01 f303 	lsl.w	r3, r1, r3
 8000878:	43db      	mvns	r3, r3
 800087a:	4619      	mov	r1, r3
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	400a      	ands	r2, r1
 8000882:	60da      	str	r2, [r3, #12]
	    		break;
 8000884:	e04d      	b.n	8000922 <__LNH_GPIO_Init+0x34e>

	    	case GPIO_PUPD_PU: //Pull up
	    		pGPIOConfig_t->pGPIOx->PUPDR |=  (1 << GPIO_PIN_L2);  // Set bit L
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	68da      	ldr	r2, [r3, #12]
 800088c:	2101      	movs	r1, #1
 800088e:	6a3b      	ldr	r3, [r7, #32]
 8000890:	fa01 f303 	lsl.w	r3, r1, r3
 8000894:	4619      	mov	r1, r3
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	430a      	orrs	r2, r1
 800089c:	60da      	str	r2, [r3, #12]
	    		pGPIOConfig_t->pGPIOx->PUPDR |= ~(1 << GPIO_PIN_H2);  // Clear bit H
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	68da      	ldr	r2, [r3, #12]
 80008a4:	2101      	movs	r1, #1
 80008a6:	69fb      	ldr	r3, [r7, #28]
 80008a8:	fa01 f303 	lsl.w	r3, r1, r3
 80008ac:	43db      	mvns	r3, r3
 80008ae:	4619      	mov	r1, r3
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	430a      	orrs	r2, r1
 80008b6:	60da      	str	r2, [r3, #12]
	    		break;
 80008b8:	e033      	b.n	8000922 <__LNH_GPIO_Init+0x34e>

	    	case GPIO_PUPD_PD:  // Alternate function mode
	    		pGPIOConfig_t->pGPIOx->PUPDR &= ~(1 << GPIO_PIN_L2);  // Clear bit L
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	68da      	ldr	r2, [r3, #12]
 80008c0:	2101      	movs	r1, #1
 80008c2:	6a3b      	ldr	r3, [r7, #32]
 80008c4:	fa01 f303 	lsl.w	r3, r1, r3
 80008c8:	43db      	mvns	r3, r3
 80008ca:	4619      	mov	r1, r3
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	400a      	ands	r2, r1
 80008d2:	60da      	str	r2, [r3, #12]
	    		pGPIOConfig_t->pGPIOx->PUPDR |=  (1 << GPIO_PIN_H2);  // Set bit H
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	68da      	ldr	r2, [r3, #12]
 80008da:	2101      	movs	r1, #1
 80008dc:	69fb      	ldr	r3, [r7, #28]
 80008de:	fa01 f303 	lsl.w	r3, r1, r3
 80008e2:	4619      	mov	r1, r3
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	430a      	orrs	r2, r1
 80008ea:	60da      	str	r2, [r3, #12]
	    		break;
 80008ec:	e019      	b.n	8000922 <__LNH_GPIO_Init+0x34e>

	    	case GPIO_PUPD_RV:  // Analog mode
	    		pGPIOConfig_t->pGPIOx->PUPDR |=  (1 << GPIO_PIN_L2);  // Set bit L
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	68da      	ldr	r2, [r3, #12]
 80008f4:	2101      	movs	r1, #1
 80008f6:	6a3b      	ldr	r3, [r7, #32]
 80008f8:	fa01 f303 	lsl.w	r3, r1, r3
 80008fc:	4619      	mov	r1, r3
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	430a      	orrs	r2, r1
 8000904:	60da      	str	r2, [r3, #12]
	    		pGPIOConfig_t->pGPIOx->PUPDR |=  (1 << GPIO_PIN_H2);  // Set bit H
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	68da      	ldr	r2, [r3, #12]
 800090c:	2101      	movs	r1, #1
 800090e:	69fb      	ldr	r3, [r7, #28]
 8000910:	fa01 f303 	lsl.w	r3, r1, r3
 8000914:	4619      	mov	r1, r3
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	430a      	orrs	r2, r1
 800091c:	60da      	str	r2, [r3, #12]
	    		break;
 800091e:	e000      	b.n	8000922 <__LNH_GPIO_Init+0x34e>

	    	default:
	    		// Xử lí trường hợp không hợp lệ (nếu cần)
	    		break;
 8000920:	bf00      	nop

	    }
	    // Cấu hình AF cho từng chế độ
	    if(pGPIOConfig_t->GPIO_PIN <=7)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	791b      	ldrb	r3, [r3, #4]
 8000926:	2b07      	cmp	r3, #7
 8000928:	f200 8363 	bhi.w	8000ff2 <__LNH_GPIO_Init+0xa1e>
	    {
		    switch (pGPIOConfig_t->GPIO_AF)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	7a5b      	ldrb	r3, [r3, #9]
 8000930:	2b0f      	cmp	r3, #15
 8000932:	f200 86b6 	bhi.w	80016a2 <__LNH_GPIO_Init+0x10ce>
 8000936:	a201      	add	r2, pc, #4	@ (adr r2, 800093c <__LNH_GPIO_Init+0x368>)
 8000938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800093c:	0800097d 	.word	0x0800097d
 8000940:	080009e9 	.word	0x080009e9
 8000944:	08000a53 	.word	0x08000a53
 8000948:	08000abd 	.word	0x08000abd
 800094c:	08000b25 	.word	0x08000b25
 8000950:	08000b8f 	.word	0x08000b8f
 8000954:	08000bf7 	.word	0x08000bf7
 8000958:	08000c5f 	.word	0x08000c5f
 800095c:	08000cc5 	.word	0x08000cc5
 8000960:	08000d2f 	.word	0x08000d2f
 8000964:	08000d97 	.word	0x08000d97
 8000968:	08000dff 	.word	0x08000dff
 800096c:	08000e65 	.word	0x08000e65
 8000970:	08000ecb 	.word	0x08000ecb
 8000974:	08000f2f 	.word	0x08000f2f
 8000978:	08000f91 	.word	0x08000f91
		    {
		    	case GPIO_AF_0:
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_LMA3);
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	6a1a      	ldr	r2, [r3, #32]
 8000982:	2101      	movs	r1, #1
 8000984:	69bb      	ldr	r3, [r7, #24]
 8000986:	fa01 f303 	lsl.w	r3, r1, r3
 800098a:	43db      	mvns	r3, r3
 800098c:	4619      	mov	r1, r3
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	400a      	ands	r2, r1
 8000994:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_LMI3);
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	6a1a      	ldr	r2, [r3, #32]
 800099c:	2101      	movs	r1, #1
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	fa01 f303 	lsl.w	r3, r1, r3
 80009a4:	43db      	mvns	r3, r3
 80009a6:	4619      	mov	r1, r3
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	400a      	ands	r2, r1
 80009ae:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMI3);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	6a1a      	ldr	r2, [r3, #32]
 80009b6:	2101      	movs	r1, #1
 80009b8:	693b      	ldr	r3, [r7, #16]
 80009ba:	fa01 f303 	lsl.w	r3, r1, r3
 80009be:	43db      	mvns	r3, r3
 80009c0:	4619      	mov	r1, r3
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	400a      	ands	r2, r1
 80009c8:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMA3);
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	6a1a      	ldr	r2, [r3, #32]
 80009d0:	2101      	movs	r1, #1
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	fa01 f303 	lsl.w	r3, r1, r3
 80009d8:	43db      	mvns	r3, r3
 80009da:	4619      	mov	r1, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	400a      	ands	r2, r1
 80009e2:	621a      	str	r2, [r3, #32]
		    		break;
 80009e4:	f000 be60 	b.w	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_1:
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMA3);
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	6a1a      	ldr	r2, [r3, #32]
 80009ee:	2101      	movs	r1, #1
 80009f0:	69bb      	ldr	r3, [r7, #24]
 80009f2:	fa01 f303 	lsl.w	r3, r1, r3
 80009f6:	4619      	mov	r1, r3
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	430a      	orrs	r2, r1
 80009fe:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_LMI3);
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	6a1a      	ldr	r2, [r3, #32]
 8000a06:	2101      	movs	r1, #1
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a0e:	43db      	mvns	r3, r3
 8000a10:	4619      	mov	r1, r3
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	400a      	ands	r2, r1
 8000a18:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMI3);
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	6a1a      	ldr	r2, [r3, #32]
 8000a20:	2101      	movs	r1, #1
 8000a22:	693b      	ldr	r3, [r7, #16]
 8000a24:	fa01 f303 	lsl.w	r3, r1, r3
 8000a28:	43db      	mvns	r3, r3
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	400a      	ands	r2, r1
 8000a32:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMA3);
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	6a1a      	ldr	r2, [r3, #32]
 8000a3a:	2101      	movs	r1, #1
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a42:	43db      	mvns	r3, r3
 8000a44:	4619      	mov	r1, r3
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	400a      	ands	r2, r1
 8000a4c:	621a      	str	r2, [r3, #32]
		    		break;
 8000a4e:	f000 be2b 	b.w	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_2:
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_LMA3);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	6a1a      	ldr	r2, [r3, #32]
 8000a58:	2101      	movs	r1, #1
 8000a5a:	69bb      	ldr	r3, [r7, #24]
 8000a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a60:	43db      	mvns	r3, r3
 8000a62:	4619      	mov	r1, r3
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	400a      	ands	r2, r1
 8000a6a:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMI3);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	6a1a      	ldr	r2, [r3, #32]
 8000a72:	2101      	movs	r1, #1
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	fa01 f303 	lsl.w	r3, r1, r3
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	430a      	orrs	r2, r1
 8000a82:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMI3);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	6a1a      	ldr	r2, [r3, #32]
 8000a8a:	2101      	movs	r1, #1
 8000a8c:	693b      	ldr	r3, [r7, #16]
 8000a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a92:	43db      	mvns	r3, r3
 8000a94:	4619      	mov	r1, r3
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	400a      	ands	r2, r1
 8000a9c:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMA3);
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	6a1a      	ldr	r2, [r3, #32]
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8000aac:	43db      	mvns	r3, r3
 8000aae:	4619      	mov	r1, r3
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	400a      	ands	r2, r1
 8000ab6:	621a      	str	r2, [r3, #32]
		    		break;
 8000ab8:	f000 bdf6 	b.w	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_3:
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMA3);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	6a1a      	ldr	r2, [r3, #32]
 8000ac2:	2101      	movs	r1, #1
 8000ac4:	69bb      	ldr	r3, [r7, #24]
 8000ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aca:	4619      	mov	r1, r3
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	430a      	orrs	r2, r1
 8000ad2:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMI3);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	6a1a      	ldr	r2, [r3, #32]
 8000ada:	2101      	movs	r1, #1
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	430a      	orrs	r2, r1
 8000aea:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMI3);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	6a1a      	ldr	r2, [r3, #32]
 8000af2:	2101      	movs	r1, #1
 8000af4:	693b      	ldr	r3, [r7, #16]
 8000af6:	fa01 f303 	lsl.w	r3, r1, r3
 8000afa:	43db      	mvns	r3, r3
 8000afc:	4619      	mov	r1, r3
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	400a      	ands	r2, r1
 8000b04:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMA3);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	6a1a      	ldr	r2, [r3, #32]
 8000b0c:	2101      	movs	r1, #1
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	fa01 f303 	lsl.w	r3, r1, r3
 8000b14:	43db      	mvns	r3, r3
 8000b16:	4619      	mov	r1, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	400a      	ands	r2, r1
 8000b1e:	621a      	str	r2, [r3, #32]
		    		break;
 8000b20:	f000 bdc2 	b.w	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_4:
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_LMA3);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	6a1a      	ldr	r2, [r3, #32]
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	69bb      	ldr	r3, [r7, #24]
 8000b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b32:	43db      	mvns	r3, r3
 8000b34:	4619      	mov	r1, r3
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	400a      	ands	r2, r1
 8000b3c:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_LMI3);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	6a1a      	ldr	r2, [r3, #32]
 8000b44:	2101      	movs	r1, #1
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	fa01 f303 	lsl.w	r3, r1, r3
 8000b4c:	43db      	mvns	r3, r3
 8000b4e:	4619      	mov	r1, r3
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	400a      	ands	r2, r1
 8000b56:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &=  (1 << GPIO_PIN_HMI3);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	6a1a      	ldr	r2, [r3, #32]
 8000b5e:	2101      	movs	r1, #1
 8000b60:	693b      	ldr	r3, [r7, #16]
 8000b62:	fa01 f303 	lsl.w	r3, r1, r3
 8000b66:	4619      	mov	r1, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	400a      	ands	r2, r1
 8000b6e:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMA3);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	6a1a      	ldr	r2, [r3, #32]
 8000b76:	2101      	movs	r1, #1
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b7e:	43db      	mvns	r3, r3
 8000b80:	4619      	mov	r1, r3
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	400a      	ands	r2, r1
 8000b88:	621a      	str	r2, [r3, #32]
		    		break;
 8000b8a:	f000 bd8d 	b.w	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_5:
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMA3);
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	6a1a      	ldr	r2, [r3, #32]
 8000b94:	2101      	movs	r1, #1
 8000b96:	69bb      	ldr	r3, [r7, #24]
 8000b98:	fa01 f303 	lsl.w	r3, r1, r3
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	430a      	orrs	r2, r1
 8000ba4:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_LMI3);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	6a1a      	ldr	r2, [r3, #32]
 8000bac:	2101      	movs	r1, #1
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb4:	43db      	mvns	r3, r3
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	400a      	ands	r2, r1
 8000bbe:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_HMI3);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	6a1a      	ldr	r2, [r3, #32]
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	fa01 f303 	lsl.w	r3, r1, r3
 8000bce:	4619      	mov	r1, r3
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	430a      	orrs	r2, r1
 8000bd6:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMA3);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	6a1a      	ldr	r2, [r3, #32]
 8000bde:	2101      	movs	r1, #1
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	fa01 f303 	lsl.w	r3, r1, r3
 8000be6:	43db      	mvns	r3, r3
 8000be8:	4619      	mov	r1, r3
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	400a      	ands	r2, r1
 8000bf0:	621a      	str	r2, [r3, #32]
		    		break;
 8000bf2:	f000 bd59 	b.w	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_6:
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_LMA3);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	6a1a      	ldr	r2, [r3, #32]
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	69bb      	ldr	r3, [r7, #24]
 8000c00:	fa01 f303 	lsl.w	r3, r1, r3
 8000c04:	43db      	mvns	r3, r3
 8000c06:	4619      	mov	r1, r3
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	400a      	ands	r2, r1
 8000c0e:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMI3);
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	6a1a      	ldr	r2, [r3, #32]
 8000c16:	2101      	movs	r1, #1
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c1e:	4619      	mov	r1, r3
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	430a      	orrs	r2, r1
 8000c26:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_HMI3);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	6a1a      	ldr	r2, [r3, #32]
 8000c2e:	2101      	movs	r1, #1
 8000c30:	693b      	ldr	r3, [r7, #16]
 8000c32:	fa01 f303 	lsl.w	r3, r1, r3
 8000c36:	4619      	mov	r1, r3
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	430a      	orrs	r2, r1
 8000c3e:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMA3);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	6a1a      	ldr	r2, [r3, #32]
 8000c46:	2101      	movs	r1, #1
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c4e:	43db      	mvns	r3, r3
 8000c50:	4619      	mov	r1, r3
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	400a      	ands	r2, r1
 8000c58:	621a      	str	r2, [r3, #32]
		    		break;
 8000c5a:	f000 bd25 	b.w	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_7:
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMA3);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	6a1a      	ldr	r2, [r3, #32]
 8000c64:	2101      	movs	r1, #1
 8000c66:	69bb      	ldr	r3, [r7, #24]
 8000c68:	fa01 f303 	lsl.w	r3, r1, r3
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	430a      	orrs	r2, r1
 8000c74:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMI3);
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	6a1a      	ldr	r2, [r3, #32]
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	fa01 f303 	lsl.w	r3, r1, r3
 8000c84:	4619      	mov	r1, r3
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	430a      	orrs	r2, r1
 8000c8c:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_HMI3);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	6a1a      	ldr	r2, [r3, #32]
 8000c94:	2101      	movs	r1, #1
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	fa01 f303 	lsl.w	r3, r1, r3
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	430a      	orrs	r2, r1
 8000ca4:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMA3);
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	6a1a      	ldr	r2, [r3, #32]
 8000cac:	2101      	movs	r1, #1
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb4:	43db      	mvns	r3, r3
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	400a      	ands	r2, r1
 8000cbe:	621a      	str	r2, [r3, #32]
		    		break;
 8000cc0:	f000 bcf2 	b.w	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_8:
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_LMA3);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	6a1a      	ldr	r2, [r3, #32]
 8000cca:	2101      	movs	r1, #1
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd2:	43db      	mvns	r3, r3
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	400a      	ands	r2, r1
 8000cdc:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_LMI3);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	6a1a      	ldr	r2, [r3, #32]
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8000cec:	43db      	mvns	r3, r3
 8000cee:	4619      	mov	r1, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	400a      	ands	r2, r1
 8000cf6:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMI3);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	6a1a      	ldr	r2, [r3, #32]
 8000cfe:	2101      	movs	r1, #1
 8000d00:	693b      	ldr	r3, [r7, #16]
 8000d02:	fa01 f303 	lsl.w	r3, r1, r3
 8000d06:	43db      	mvns	r3, r3
 8000d08:	4619      	mov	r1, r3
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	400a      	ands	r2, r1
 8000d10:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_HMA3);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	6a1a      	ldr	r2, [r3, #32]
 8000d18:	2101      	movs	r1, #1
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d20:	4619      	mov	r1, r3
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	430a      	orrs	r2, r1
 8000d28:	621a      	str	r2, [r3, #32]
		    		break;
 8000d2a:	f000 bcbd 	b.w	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_9:
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMA3);
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	6a1a      	ldr	r2, [r3, #32]
 8000d34:	2101      	movs	r1, #1
 8000d36:	69bb      	ldr	r3, [r7, #24]
 8000d38:	fa01 f303 	lsl.w	r3, r1, r3
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	430a      	orrs	r2, r1
 8000d44:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_LMI3);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	6a1a      	ldr	r2, [r3, #32]
 8000d4c:	2101      	movs	r1, #1
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	fa01 f303 	lsl.w	r3, r1, r3
 8000d54:	43db      	mvns	r3, r3
 8000d56:	4619      	mov	r1, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	400a      	ands	r2, r1
 8000d5e:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMI3);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	6a1a      	ldr	r2, [r3, #32]
 8000d66:	2101      	movs	r1, #1
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6e:	43db      	mvns	r3, r3
 8000d70:	4619      	mov	r1, r3
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	400a      	ands	r2, r1
 8000d78:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_HMA3);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	6a1a      	ldr	r2, [r3, #32]
 8000d80:	2101      	movs	r1, #1
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	fa01 f303 	lsl.w	r3, r1, r3
 8000d88:	4619      	mov	r1, r3
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	430a      	orrs	r2, r1
 8000d90:	621a      	str	r2, [r3, #32]
		    		break;
 8000d92:	f000 bc89 	b.w	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_10:
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_LMA3);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	6a1a      	ldr	r2, [r3, #32]
 8000d9c:	2101      	movs	r1, #1
 8000d9e:	69bb      	ldr	r3, [r7, #24]
 8000da0:	fa01 f303 	lsl.w	r3, r1, r3
 8000da4:	43db      	mvns	r3, r3
 8000da6:	4619      	mov	r1, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	400a      	ands	r2, r1
 8000dae:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMI3);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	6a1a      	ldr	r2, [r3, #32]
 8000db6:	2101      	movs	r1, #1
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	430a      	orrs	r2, r1
 8000dc6:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMI3);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	6a1a      	ldr	r2, [r3, #32]
 8000dce:	2101      	movs	r1, #1
 8000dd0:	693b      	ldr	r3, [r7, #16]
 8000dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd6:	43db      	mvns	r3, r3
 8000dd8:	4619      	mov	r1, r3
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	400a      	ands	r2, r1
 8000de0:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_HMA3);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	6a1a      	ldr	r2, [r3, #32]
 8000de8:	2101      	movs	r1, #1
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	fa01 f303 	lsl.w	r3, r1, r3
 8000df0:	4619      	mov	r1, r3
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	430a      	orrs	r2, r1
 8000df8:	621a      	str	r2, [r3, #32]
		    		break;
 8000dfa:	f000 bc55 	b.w	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_11:
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMA3);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	6a1a      	ldr	r2, [r3, #32]
 8000e04:	2101      	movs	r1, #1
 8000e06:	69bb      	ldr	r3, [r7, #24]
 8000e08:	fa01 f303 	lsl.w	r3, r1, r3
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	430a      	orrs	r2, r1
 8000e14:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMI3);
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	6a1a      	ldr	r2, [r3, #32]
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	fa01 f303 	lsl.w	r3, r1, r3
 8000e24:	4619      	mov	r1, r3
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	430a      	orrs	r2, r1
 8000e2c:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_HMI3);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	6a1a      	ldr	r2, [r3, #32]
 8000e34:	2101      	movs	r1, #1
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	fa01 f303 	lsl.w	r3, r1, r3
 8000e3c:	43db      	mvns	r3, r3
 8000e3e:	4619      	mov	r1, r3
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	400a      	ands	r2, r1
 8000e46:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_HMA3);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	6a1a      	ldr	r2, [r3, #32]
 8000e4e:	2101      	movs	r1, #1
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	fa01 f303 	lsl.w	r3, r1, r3
 8000e56:	4619      	mov	r1, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	430a      	orrs	r2, r1
 8000e5e:	621a      	str	r2, [r3, #32]
		    		break;
 8000e60:	f000 bc22 	b.w	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_12:
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_LMA3);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	6a1a      	ldr	r2, [r3, #32]
 8000e6a:	2101      	movs	r1, #1
 8000e6c:	69bb      	ldr	r3, [r7, #24]
 8000e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e72:	43db      	mvns	r3, r3
 8000e74:	4619      	mov	r1, r3
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	400a      	ands	r2, r1
 8000e7c:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_LMI3);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	6a1a      	ldr	r2, [r3, #32]
 8000e84:	2101      	movs	r1, #1
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	fa01 f303 	lsl.w	r3, r1, r3
 8000e8c:	43db      	mvns	r3, r3
 8000e8e:	4619      	mov	r1, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	400a      	ands	r2, r1
 8000e96:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_HMI3);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	6a1a      	ldr	r2, [r3, #32]
 8000e9e:	2101      	movs	r1, #1
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	430a      	orrs	r2, r1
 8000eae:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_HMA3);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	6a1a      	ldr	r2, [r3, #32]
 8000eb6:	2101      	movs	r1, #1
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	fa01 f303 	lsl.w	r3, r1, r3
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	430a      	orrs	r2, r1
 8000ec6:	621a      	str	r2, [r3, #32]
		    		break;
 8000ec8:	e3ee      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_13:
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMA3);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	6a1a      	ldr	r2, [r3, #32]
 8000ed0:	2101      	movs	r1, #1
 8000ed2:	69bb      	ldr	r3, [r7, #24]
 8000ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ed8:	4619      	mov	r1, r3
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	430a      	orrs	r2, r1
 8000ee0:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL &= ~(1 << GPIO_PIN_LMI3);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	6a1a      	ldr	r2, [r3, #32]
 8000ee8:	2101      	movs	r1, #1
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef0:	43db      	mvns	r3, r3
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	400a      	ands	r2, r1
 8000efa:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_HMI3);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	6a1a      	ldr	r2, [r3, #32]
 8000f02:	2101      	movs	r1, #1
 8000f04:	693b      	ldr	r3, [r7, #16]
 8000f06:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	430a      	orrs	r2, r1
 8000f12:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_HMA3);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	6a1a      	ldr	r2, [r3, #32]
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f22:	4619      	mov	r1, r3
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	430a      	orrs	r2, r1
 8000f2a:	621a      	str	r2, [r3, #32]
		    		break;
 8000f2c:	e3bc      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_14:
		    		pGPIOConfig_t->pGPIOx->AFRL &=  (1 << GPIO_PIN_LMA3);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	6a1a      	ldr	r2, [r3, #32]
 8000f34:	2101      	movs	r1, #1
 8000f36:	69bb      	ldr	r3, [r7, #24]
 8000f38:	fa01 f303 	lsl.w	r3, r1, r3
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	400a      	ands	r2, r1
 8000f44:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMI3);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	6a1a      	ldr	r2, [r3, #32]
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	fa01 f303 	lsl.w	r3, r1, r3
 8000f54:	4619      	mov	r1, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	430a      	orrs	r2, r1
 8000f5c:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_HMI3);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	6a1a      	ldr	r2, [r3, #32]
 8000f64:	2101      	movs	r1, #1
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	fa01 f303 	lsl.w	r3, r1, r3
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	430a      	orrs	r2, r1
 8000f74:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_HMA3);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	6a1a      	ldr	r2, [r3, #32]
 8000f7c:	2101      	movs	r1, #1
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	fa01 f303 	lsl.w	r3, r1, r3
 8000f84:	4619      	mov	r1, r3
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	430a      	orrs	r2, r1
 8000f8c:	621a      	str	r2, [r3, #32]
		    		break;
 8000f8e:	e38b      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_15:
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMA3);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	6a1a      	ldr	r2, [r3, #32]
 8000f96:	2101      	movs	r1, #1
 8000f98:	69bb      	ldr	r3, [r7, #24]
 8000f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	430a      	orrs	r2, r1
 8000fa6:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_LMI3);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	6a1a      	ldr	r2, [r3, #32]
 8000fae:	2101      	movs	r1, #1
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_HMI3);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	6a1a      	ldr	r2, [r3, #32]
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	fa01 f303 	lsl.w	r3, r1, r3
 8000fce:	4619      	mov	r1, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	621a      	str	r2, [r3, #32]
		    		pGPIOConfig_t->pGPIOx->AFRL |=  (1 << GPIO_PIN_HMA3);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	6a1a      	ldr	r2, [r3, #32]
 8000fde:	2101      	movs	r1, #1
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	430a      	orrs	r2, r1
 8000fee:	621a      	str	r2, [r3, #32]
		    		break;
 8000ff0:	e35a      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    }
	    }
	    else
	    {
		    switch (pGPIOConfig_t->GPIO_AF)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	7a5b      	ldrb	r3, [r3, #9]
 8000ff6:	2b0f      	cmp	r3, #15
 8000ff8:	f200 8355 	bhi.w	80016a6 <__LNH_GPIO_Init+0x10d2>
 8000ffc:	a201      	add	r2, pc, #4	@ (adr r2, 8001004 <__LNH_GPIO_Init+0xa30>)
 8000ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001002:	bf00      	nop
 8001004:	08001045 	.word	0x08001045
 8001008:	080010af 	.word	0x080010af
 800100c:	08001117 	.word	0x08001117
 8001010:	0800117f 	.word	0x0800117f
 8001014:	080011e5 	.word	0x080011e5
 8001018:	0800124d 	.word	0x0800124d
 800101c:	080012b3 	.word	0x080012b3
 8001020:	08001319 	.word	0x08001319
 8001024:	0800137d 	.word	0x0800137d
 8001028:	080013e5 	.word	0x080013e5
 800102c:	0800144b 	.word	0x0800144b
 8001030:	080014b1 	.word	0x080014b1
 8001034:	08001515 	.word	0x08001515
 8001038:	0800157b 	.word	0x0800157b
 800103c:	080015df 	.word	0x080015df
 8001040:	08001641 	.word	0x08001641
		    {
		    	case GPIO_AF_0:
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_LMA3);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800104a:	2101      	movs	r1, #1
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	fa01 f303 	lsl.w	r3, r1, r3
 8001052:	43db      	mvns	r3, r3
 8001054:	4619      	mov	r1, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	400a      	ands	r2, r1
 800105c:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_LMI3);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001064:	2101      	movs	r1, #1
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	fa01 f303 	lsl.w	r3, r1, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	4619      	mov	r1, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	400a      	ands	r2, r1
 8001076:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMI3);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800107e:	2101      	movs	r1, #1
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	fa01 f303 	lsl.w	r3, r1, r3
 8001086:	43db      	mvns	r3, r3
 8001088:	4619      	mov	r1, r3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	400a      	ands	r2, r1
 8001090:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMA3);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001098:	2101      	movs	r1, #1
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	fa01 f303 	lsl.w	r3, r1, r3
 80010a0:	43db      	mvns	r3, r3
 80010a2:	4619      	mov	r1, r3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	400a      	ands	r2, r1
 80010aa:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 80010ac:	e2fc      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_1:
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMA3);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80010b4:	2101      	movs	r1, #1
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	fa01 f303 	lsl.w	r3, r1, r3
 80010bc:	4619      	mov	r1, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	430a      	orrs	r2, r1
 80010c4:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_LMI3);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80010cc:	2101      	movs	r1, #1
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	fa01 f303 	lsl.w	r3, r1, r3
 80010d4:	43db      	mvns	r3, r3
 80010d6:	4619      	mov	r1, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	400a      	ands	r2, r1
 80010de:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMI3);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80010e6:	2101      	movs	r1, #1
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	fa01 f303 	lsl.w	r3, r1, r3
 80010ee:	43db      	mvns	r3, r3
 80010f0:	4619      	mov	r1, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	400a      	ands	r2, r1
 80010f8:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMA3);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001100:	2101      	movs	r1, #1
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	fa01 f303 	lsl.w	r3, r1, r3
 8001108:	43db      	mvns	r3, r3
 800110a:	4619      	mov	r1, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	400a      	ands	r2, r1
 8001112:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 8001114:	e2c8      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_2:
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_LMA3);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800111c:	2101      	movs	r1, #1
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	fa01 f303 	lsl.w	r3, r1, r3
 8001124:	43db      	mvns	r3, r3
 8001126:	4619      	mov	r1, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	400a      	ands	r2, r1
 800112e:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMI3);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001136:	2101      	movs	r1, #1
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	fa01 f303 	lsl.w	r3, r1, r3
 800113e:	4619      	mov	r1, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	430a      	orrs	r2, r1
 8001146:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMI3);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800114e:	2101      	movs	r1, #1
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	fa01 f303 	lsl.w	r3, r1, r3
 8001156:	43db      	mvns	r3, r3
 8001158:	4619      	mov	r1, r3
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	400a      	ands	r2, r1
 8001160:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMA3);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001168:	2101      	movs	r1, #1
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	fa01 f303 	lsl.w	r3, r1, r3
 8001170:	43db      	mvns	r3, r3
 8001172:	4619      	mov	r1, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	400a      	ands	r2, r1
 800117a:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 800117c:	e294      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_3:
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMA3);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001184:	2101      	movs	r1, #1
 8001186:	69bb      	ldr	r3, [r7, #24]
 8001188:	fa01 f303 	lsl.w	r3, r1, r3
 800118c:	4619      	mov	r1, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	430a      	orrs	r2, r1
 8001194:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMI3);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800119c:	2101      	movs	r1, #1
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	fa01 f303 	lsl.w	r3, r1, r3
 80011a4:	4619      	mov	r1, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	430a      	orrs	r2, r1
 80011ac:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMI3);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011b4:	2101      	movs	r1, #1
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	fa01 f303 	lsl.w	r3, r1, r3
 80011bc:	43db      	mvns	r3, r3
 80011be:	4619      	mov	r1, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	400a      	ands	r2, r1
 80011c6:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMA3);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011ce:	2101      	movs	r1, #1
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	fa01 f303 	lsl.w	r3, r1, r3
 80011d6:	43db      	mvns	r3, r3
 80011d8:	4619      	mov	r1, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	400a      	ands	r2, r1
 80011e0:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 80011e2:	e261      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_4:
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_LMA3);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011ea:	2101      	movs	r1, #1
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	fa01 f303 	lsl.w	r3, r1, r3
 80011f2:	43db      	mvns	r3, r3
 80011f4:	4619      	mov	r1, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	400a      	ands	r2, r1
 80011fc:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_LMI3);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001204:	2101      	movs	r1, #1
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	fa01 f303 	lsl.w	r3, r1, r3
 800120c:	43db      	mvns	r3, r3
 800120e:	4619      	mov	r1, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	400a      	ands	r2, r1
 8001216:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &=  (1 << GPIO_PIN_HMI3);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800121e:	2101      	movs	r1, #1
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	fa01 f303 	lsl.w	r3, r1, r3
 8001226:	4619      	mov	r1, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	400a      	ands	r2, r1
 800122e:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMA3);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001236:	2101      	movs	r1, #1
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	fa01 f303 	lsl.w	r3, r1, r3
 800123e:	43db      	mvns	r3, r3
 8001240:	4619      	mov	r1, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	400a      	ands	r2, r1
 8001248:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 800124a:	e22d      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_5:
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMA3);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001252:	2101      	movs	r1, #1
 8001254:	69bb      	ldr	r3, [r7, #24]
 8001256:	fa01 f303 	lsl.w	r3, r1, r3
 800125a:	4619      	mov	r1, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	430a      	orrs	r2, r1
 8001262:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_LMI3);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800126a:	2101      	movs	r1, #1
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	fa01 f303 	lsl.w	r3, r1, r3
 8001272:	43db      	mvns	r3, r3
 8001274:	4619      	mov	r1, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	400a      	ands	r2, r1
 800127c:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_HMI3);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001284:	2101      	movs	r1, #1
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	fa01 f303 	lsl.w	r3, r1, r3
 800128c:	4619      	mov	r1, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	430a      	orrs	r2, r1
 8001294:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMA3);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800129c:	2101      	movs	r1, #1
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	fa01 f303 	lsl.w	r3, r1, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	4619      	mov	r1, r3
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	400a      	ands	r2, r1
 80012ae:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 80012b0:	e1fa      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_6:
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_LMA3);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80012b8:	2101      	movs	r1, #1
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	fa01 f303 	lsl.w	r3, r1, r3
 80012c0:	43db      	mvns	r3, r3
 80012c2:	4619      	mov	r1, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	400a      	ands	r2, r1
 80012ca:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMI3);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80012d2:	2101      	movs	r1, #1
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	fa01 f303 	lsl.w	r3, r1, r3
 80012da:	4619      	mov	r1, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	430a      	orrs	r2, r1
 80012e2:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_HMI3);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80012ea:	2101      	movs	r1, #1
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	fa01 f303 	lsl.w	r3, r1, r3
 80012f2:	4619      	mov	r1, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	430a      	orrs	r2, r1
 80012fa:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMA3);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001302:	2101      	movs	r1, #1
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	fa01 f303 	lsl.w	r3, r1, r3
 800130a:	43db      	mvns	r3, r3
 800130c:	4619      	mov	r1, r3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	400a      	ands	r2, r1
 8001314:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 8001316:	e1c7      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_7:
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMA3);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800131e:	2101      	movs	r1, #1
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	fa01 f303 	lsl.w	r3, r1, r3
 8001326:	4619      	mov	r1, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	430a      	orrs	r2, r1
 800132e:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMI3);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001336:	2101      	movs	r1, #1
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	fa01 f303 	lsl.w	r3, r1, r3
 800133e:	4619      	mov	r1, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	430a      	orrs	r2, r1
 8001346:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_HMI3);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800134e:	2101      	movs	r1, #1
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	fa01 f303 	lsl.w	r3, r1, r3
 8001356:	4619      	mov	r1, r3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	430a      	orrs	r2, r1
 800135e:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMA3);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001366:	2101      	movs	r1, #1
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	fa01 f303 	lsl.w	r3, r1, r3
 800136e:	43db      	mvns	r3, r3
 8001370:	4619      	mov	r1, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	400a      	ands	r2, r1
 8001378:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 800137a:	e195      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_8:
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_LMA3);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001382:	2101      	movs	r1, #1
 8001384:	69bb      	ldr	r3, [r7, #24]
 8001386:	fa01 f303 	lsl.w	r3, r1, r3
 800138a:	43db      	mvns	r3, r3
 800138c:	4619      	mov	r1, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	400a      	ands	r2, r1
 8001394:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_LMI3);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800139c:	2101      	movs	r1, #1
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	fa01 f303 	lsl.w	r3, r1, r3
 80013a4:	43db      	mvns	r3, r3
 80013a6:	4619      	mov	r1, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	400a      	ands	r2, r1
 80013ae:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMI3);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013b6:	2101      	movs	r1, #1
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	fa01 f303 	lsl.w	r3, r1, r3
 80013be:	43db      	mvns	r3, r3
 80013c0:	4619      	mov	r1, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	400a      	ands	r2, r1
 80013c8:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_HMA3);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013d0:	2101      	movs	r1, #1
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	fa01 f303 	lsl.w	r3, r1, r3
 80013d8:	4619      	mov	r1, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	430a      	orrs	r2, r1
 80013e0:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 80013e2:	e161      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_9:
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMA3);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013ea:	2101      	movs	r1, #1
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	fa01 f303 	lsl.w	r3, r1, r3
 80013f2:	4619      	mov	r1, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	430a      	orrs	r2, r1
 80013fa:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_LMI3);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001402:	2101      	movs	r1, #1
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	fa01 f303 	lsl.w	r3, r1, r3
 800140a:	43db      	mvns	r3, r3
 800140c:	4619      	mov	r1, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	400a      	ands	r2, r1
 8001414:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMI3);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800141c:	2101      	movs	r1, #1
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	fa01 f303 	lsl.w	r3, r1, r3
 8001424:	43db      	mvns	r3, r3
 8001426:	4619      	mov	r1, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	400a      	ands	r2, r1
 800142e:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_HMA3);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001436:	2101      	movs	r1, #1
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	fa01 f303 	lsl.w	r3, r1, r3
 800143e:	4619      	mov	r1, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	430a      	orrs	r2, r1
 8001446:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 8001448:	e12e      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_10:
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_LMA3);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001450:	2101      	movs	r1, #1
 8001452:	69bb      	ldr	r3, [r7, #24]
 8001454:	fa01 f303 	lsl.w	r3, r1, r3
 8001458:	43db      	mvns	r3, r3
 800145a:	4619      	mov	r1, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	400a      	ands	r2, r1
 8001462:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMI3);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800146a:	2101      	movs	r1, #1
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	fa01 f303 	lsl.w	r3, r1, r3
 8001472:	4619      	mov	r1, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	430a      	orrs	r2, r1
 800147a:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMI3);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001482:	2101      	movs	r1, #1
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	fa01 f303 	lsl.w	r3, r1, r3
 800148a:	43db      	mvns	r3, r3
 800148c:	4619      	mov	r1, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	400a      	ands	r2, r1
 8001494:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_HMA3);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800149c:	2101      	movs	r1, #1
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	fa01 f303 	lsl.w	r3, r1, r3
 80014a4:	4619      	mov	r1, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	430a      	orrs	r2, r1
 80014ac:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 80014ae:	e0fb      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_11:
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMA3);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014b6:	2101      	movs	r1, #1
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	fa01 f303 	lsl.w	r3, r1, r3
 80014be:	4619      	mov	r1, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	430a      	orrs	r2, r1
 80014c6:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMI3);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014ce:	2101      	movs	r1, #1
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	fa01 f303 	lsl.w	r3, r1, r3
 80014d6:	4619      	mov	r1, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	430a      	orrs	r2, r1
 80014de:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_HMI3);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014e6:	2101      	movs	r1, #1
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	fa01 f303 	lsl.w	r3, r1, r3
 80014ee:	43db      	mvns	r3, r3
 80014f0:	4619      	mov	r1, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	400a      	ands	r2, r1
 80014f8:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_HMA3);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001500:	2101      	movs	r1, #1
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	fa01 f303 	lsl.w	r3, r1, r3
 8001508:	4619      	mov	r1, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	430a      	orrs	r2, r1
 8001510:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 8001512:	e0c9      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_12:
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_LMA3);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800151a:	2101      	movs	r1, #1
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	fa01 f303 	lsl.w	r3, r1, r3
 8001522:	43db      	mvns	r3, r3
 8001524:	4619      	mov	r1, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	400a      	ands	r2, r1
 800152c:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_LMI3);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001534:	2101      	movs	r1, #1
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	fa01 f303 	lsl.w	r3, r1, r3
 800153c:	43db      	mvns	r3, r3
 800153e:	4619      	mov	r1, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	400a      	ands	r2, r1
 8001546:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_HMI3);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800154e:	2101      	movs	r1, #1
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	fa01 f303 	lsl.w	r3, r1, r3
 8001556:	4619      	mov	r1, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	430a      	orrs	r2, r1
 800155e:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_HMA3);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001566:	2101      	movs	r1, #1
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	fa01 f303 	lsl.w	r3, r1, r3
 800156e:	4619      	mov	r1, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	430a      	orrs	r2, r1
 8001576:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 8001578:	e096      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_13:
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMA3);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001580:	2101      	movs	r1, #1
 8001582:	69bb      	ldr	r3, [r7, #24]
 8001584:	fa01 f303 	lsl.w	r3, r1, r3
 8001588:	4619      	mov	r1, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	430a      	orrs	r2, r1
 8001590:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH &= ~(1 << GPIO_PIN_LMI3);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001598:	2101      	movs	r1, #1
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	fa01 f303 	lsl.w	r3, r1, r3
 80015a0:	43db      	mvns	r3, r3
 80015a2:	4619      	mov	r1, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	400a      	ands	r2, r1
 80015aa:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_HMI3);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015b2:	2101      	movs	r1, #1
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	fa01 f303 	lsl.w	r3, r1, r3
 80015ba:	4619      	mov	r1, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	430a      	orrs	r2, r1
 80015c2:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_HMA3);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015ca:	2101      	movs	r1, #1
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	fa01 f303 	lsl.w	r3, r1, r3
 80015d2:	4619      	mov	r1, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	430a      	orrs	r2, r1
 80015da:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 80015dc:	e064      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_14:
		    		pGPIOConfig_t->pGPIOx->AFRH &=  (1 << GPIO_PIN_LMA3);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015e4:	2101      	movs	r1, #1
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	fa01 f303 	lsl.w	r3, r1, r3
 80015ec:	4619      	mov	r1, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	400a      	ands	r2, r1
 80015f4:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMI3);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015fc:	2101      	movs	r1, #1
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	fa01 f303 	lsl.w	r3, r1, r3
 8001604:	4619      	mov	r1, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	430a      	orrs	r2, r1
 800160c:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_HMI3);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001614:	2101      	movs	r1, #1
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	fa01 f303 	lsl.w	r3, r1, r3
 800161c:	4619      	mov	r1, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	430a      	orrs	r2, r1
 8001624:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_HMA3);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800162c:	2101      	movs	r1, #1
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	fa01 f303 	lsl.w	r3, r1, r3
 8001634:	4619      	mov	r1, r3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	430a      	orrs	r2, r1
 800163c:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 800163e:	e033      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	case GPIO_AF_15:
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMA3);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001646:	2101      	movs	r1, #1
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	fa01 f303 	lsl.w	r3, r1, r3
 800164e:	4619      	mov	r1, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	430a      	orrs	r2, r1
 8001656:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_LMI3);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800165e:	2101      	movs	r1, #1
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	fa01 f303 	lsl.w	r3, r1, r3
 8001666:	4619      	mov	r1, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	430a      	orrs	r2, r1
 800166e:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_HMI3);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001676:	2101      	movs	r1, #1
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	fa01 f303 	lsl.w	r3, r1, r3
 800167e:	4619      	mov	r1, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	430a      	orrs	r2, r1
 8001686:	625a      	str	r2, [r3, #36]	@ 0x24
		    		pGPIOConfig_t->pGPIOx->AFRH |=  (1 << GPIO_PIN_HMA3);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800168e:	2101      	movs	r1, #1
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	fa01 f303 	lsl.w	r3, r1, r3
 8001696:	4619      	mov	r1, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	430a      	orrs	r2, r1
 800169e:	625a      	str	r2, [r3, #36]	@ 0x24
		    		break;
 80016a0:	e002      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>
		    		break;
 80016a2:	bf00      	nop
 80016a4:	e000      	b.n	80016a8 <__LNH_GPIO_Init+0x10d4>

		    	default:
		    		// Xử lí trường hợp không hợp lệ (nếu cần)
		    		break;
 80016a6:	bf00      	nop

		    }
	    }

	    //Cấu hình ngắt cho từng chế độ
	    switch(pGPIOConfig_t->EXTI_TRIGGER)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	7d5b      	ldrb	r3, [r3, #21]
 80016ac:	2b03      	cmp	r3, #3
 80016ae:	d03a      	beq.n	8001726 <__LNH_GPIO_Init+0x1152>
 80016b0:	2b03      	cmp	r3, #3
 80016b2:	dc51      	bgt.n	8001758 <__LNH_GPIO_Init+0x1184>
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d002      	beq.n	80016be <__LNH_GPIO_Init+0x10ea>
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d01a      	beq.n	80016f2 <__LNH_GPIO_Init+0x111e>
	    			pGPIOConfig_t->pEXTI->RTSR |=	(1 << GPIO_PIN_LH1);
	    			pGPIOConfig_t->pEXTI->FTSR |=   (1 << GPIO_PIN_LH1);
	    			break;
		    	default:
		    		// Xử lí trường hợp không hợp lệ (nếu cần)
		    		break;
 80016bc:	e04c      	b.n	8001758 <__LNH_GPIO_Init+0x1184>
	    			pGPIOConfig_t->pEXTI->FTSR |=	(1 << GPIO_PIN_LH1);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	68db      	ldr	r3, [r3, #12]
 80016c2:	68da      	ldr	r2, [r3, #12]
 80016c4:	2101      	movs	r1, #1
 80016c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c8:	fa01 f303 	lsl.w	r3, r1, r3
 80016cc:	4619      	mov	r1, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	68db      	ldr	r3, [r3, #12]
 80016d2:	430a      	orrs	r2, r1
 80016d4:	60da      	str	r2, [r3, #12]
	    			pGPIOConfig_t->pEXTI->RTSR &=  ~(1 << GPIO_PIN_LH1);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	2101      	movs	r1, #1
 80016de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e0:	fa01 f303 	lsl.w	r3, r1, r3
 80016e4:	43db      	mvns	r3, r3
 80016e6:	4619      	mov	r1, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	400a      	ands	r2, r1
 80016ee:	609a      	str	r2, [r3, #8]
	    			break;
 80016f0:	e033      	b.n	800175a <__LNH_GPIO_Init+0x1186>
	    			pGPIOConfig_t->pEXTI->RTSR |=	(1 << GPIO_PIN_LH1);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	68db      	ldr	r3, [r3, #12]
 80016f6:	689a      	ldr	r2, [r3, #8]
 80016f8:	2101      	movs	r1, #1
 80016fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001700:	4619      	mov	r1, r3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	430a      	orrs	r2, r1
 8001708:	609a      	str	r2, [r3, #8]
	    			pGPIOConfig_t->pEXTI->FTSR &=  ~(1 << GPIO_PIN_LH1);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	68db      	ldr	r3, [r3, #12]
 800170e:	68da      	ldr	r2, [r3, #12]
 8001710:	2101      	movs	r1, #1
 8001712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001714:	fa01 f303 	lsl.w	r3, r1, r3
 8001718:	43db      	mvns	r3, r3
 800171a:	4619      	mov	r1, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	400a      	ands	r2, r1
 8001722:	60da      	str	r2, [r3, #12]
	    			break;
 8001724:	e019      	b.n	800175a <__LNH_GPIO_Init+0x1186>
	    			pGPIOConfig_t->pEXTI->RTSR |=	(1 << GPIO_PIN_LH1);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	68db      	ldr	r3, [r3, #12]
 800172a:	689a      	ldr	r2, [r3, #8]
 800172c:	2101      	movs	r1, #1
 800172e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001730:	fa01 f303 	lsl.w	r3, r1, r3
 8001734:	4619      	mov	r1, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	430a      	orrs	r2, r1
 800173c:	609a      	str	r2, [r3, #8]
	    			pGPIOConfig_t->pEXTI->FTSR |=   (1 << GPIO_PIN_LH1);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	68db      	ldr	r3, [r3, #12]
 8001742:	68da      	ldr	r2, [r3, #12]
 8001744:	2101      	movs	r1, #1
 8001746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001748:	fa01 f303 	lsl.w	r3, r1, r3
 800174c:	4619      	mov	r1, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	430a      	orrs	r2, r1
 8001754:	60da      	str	r2, [r3, #12]
	    			break;
 8001756:	e000      	b.n	800175a <__LNH_GPIO_Init+0x1186>
		    		break;
 8001758:	bf00      	nop
	    }
	    //Cấu hình ngắt chọn chân
	    uint8_t temp1 = (pGPIOConfig_t->GPIO_PIN)/4;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	791b      	ldrb	r3, [r3, #4]
 800175e:	089b      	lsrs	r3, r3, #2
 8001760:	72fb      	strb	r3, [r7, #11]
	    uint8_t temp2 = (pGPIOConfig_t->GPIO_PIN)%4;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	791b      	ldrb	r3, [r3, #4]
 8001766:	f003 0303 	and.w	r3, r3, #3
 800176a:	72bb      	strb	r3, [r7, #10]
	    uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOConfig_t->pGPIOx);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a3e      	ldr	r2, [pc, #248]	@ (800186c <__LNH_GPIO_Init+0x1298>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d040      	beq.n	80017f8 <__LNH_GPIO_Init+0x1224>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a3d      	ldr	r2, [pc, #244]	@ (8001870 <__LNH_GPIO_Init+0x129c>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d039      	beq.n	80017f4 <__LNH_GPIO_Init+0x1220>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a3b      	ldr	r2, [pc, #236]	@ (8001874 <__LNH_GPIO_Init+0x12a0>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d032      	beq.n	80017f0 <__LNH_GPIO_Init+0x121c>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a3a      	ldr	r2, [pc, #232]	@ (8001878 <__LNH_GPIO_Init+0x12a4>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d02b      	beq.n	80017ec <__LNH_GPIO_Init+0x1218>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a38      	ldr	r2, [pc, #224]	@ (800187c <__LNH_GPIO_Init+0x12a8>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d024      	beq.n	80017e8 <__LNH_GPIO_Init+0x1214>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a37      	ldr	r2, [pc, #220]	@ (8001880 <__LNH_GPIO_Init+0x12ac>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d01d      	beq.n	80017e4 <__LNH_GPIO_Init+0x1210>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a35      	ldr	r2, [pc, #212]	@ (8001884 <__LNH_GPIO_Init+0x12b0>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d016      	beq.n	80017e0 <__LNH_GPIO_Init+0x120c>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a34      	ldr	r2, [pc, #208]	@ (8001888 <__LNH_GPIO_Init+0x12b4>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d00f      	beq.n	80017dc <__LNH_GPIO_Init+0x1208>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a32      	ldr	r2, [pc, #200]	@ (800188c <__LNH_GPIO_Init+0x12b8>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d008      	beq.n	80017d8 <__LNH_GPIO_Init+0x1204>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a31      	ldr	r2, [pc, #196]	@ (8001890 <__LNH_GPIO_Init+0x12bc>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d101      	bne.n	80017d4 <__LNH_GPIO_Init+0x1200>
 80017d0:	2309      	movs	r3, #9
 80017d2:	e012      	b.n	80017fa <__LNH_GPIO_Init+0x1226>
 80017d4:	2300      	movs	r3, #0
 80017d6:	e010      	b.n	80017fa <__LNH_GPIO_Init+0x1226>
 80017d8:	2308      	movs	r3, #8
 80017da:	e00e      	b.n	80017fa <__LNH_GPIO_Init+0x1226>
 80017dc:	2307      	movs	r3, #7
 80017de:	e00c      	b.n	80017fa <__LNH_GPIO_Init+0x1226>
 80017e0:	2306      	movs	r3, #6
 80017e2:	e00a      	b.n	80017fa <__LNH_GPIO_Init+0x1226>
 80017e4:	2305      	movs	r3, #5
 80017e6:	e008      	b.n	80017fa <__LNH_GPIO_Init+0x1226>
 80017e8:	2304      	movs	r3, #4
 80017ea:	e006      	b.n	80017fa <__LNH_GPIO_Init+0x1226>
 80017ec:	2303      	movs	r3, #3
 80017ee:	e004      	b.n	80017fa <__LNH_GPIO_Init+0x1226>
 80017f0:	2302      	movs	r3, #2
 80017f2:	e002      	b.n	80017fa <__LNH_GPIO_Init+0x1226>
 80017f4:	2301      	movs	r3, #1
 80017f6:	e000      	b.n	80017fa <__LNH_GPIO_Init+0x1226>
 80017f8:	2300      	movs	r3, #0
 80017fa:	727b      	strb	r3, [r7, #9]
	    SYSCFG_PCLK_EN();
 80017fc:	4b25      	ldr	r3, [pc, #148]	@ (8001894 <__LNH_GPIO_Init+0x12c0>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001802:	4b24      	ldr	r3, [pc, #144]	@ (8001894 <__LNH_GPIO_Init+0x12c0>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800180a:	645a      	str	r2, [r3, #68]	@ 0x44
	    pGPIOConfig_t->pSYSCFG->EXTICR[temp1] = portcode << (temp2 *4);
 800180c:	7a7a      	ldrb	r2, [r7, #9]
 800180e:	7abb      	ldrb	r3, [r7, #10]
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	fa02 f103 	lsl.w	r1, r2, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	691b      	ldr	r3, [r3, #16]
 800181a:	7afa      	ldrb	r2, [r7, #11]
 800181c:	3202      	adds	r2, #2
 800181e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		//Cấu hình cho phép ngắt
		if (pGPIOConfig_t->EXTI_ENDI == EXTI_EN)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	7d1b      	ldrb	r3, [r3, #20]
 8001826:	2b01      	cmp	r3, #1
 8001828:	d10c      	bne.n	8001844 <__LNH_GPIO_Init+0x1270>
		{
			pGPIOConfig_t->pEXTI->IMR  |=  (1 << GPIO_PIN_LH1);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	68db      	ldr	r3, [r3, #12]
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	2101      	movs	r1, #1
 8001832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001834:	fa01 f303 	lsl.w	r3, r1, r3
 8001838:	4619      	mov	r1, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	430a      	orrs	r2, r1
 8001840:	601a      	str	r2, [r3, #0]
		}
		else
		{
			pGPIOConfig_t->pEXTI->IMR  &=  ~(1 << GPIO_PIN_LH1);
		}
}
 8001842:	e00c      	b.n	800185e <__LNH_GPIO_Init+0x128a>
			pGPIOConfig_t->pEXTI->IMR  &=  ~(1 << GPIO_PIN_LH1);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	2101      	movs	r1, #1
 800184c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184e:	fa01 f303 	lsl.w	r3, r1, r3
 8001852:	43db      	mvns	r3, r3
 8001854:	4619      	mov	r1, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	68db      	ldr	r3, [r3, #12]
 800185a:	400a      	ands	r2, r1
 800185c:	601a      	str	r2, [r3, #0]
}
 800185e:	bf00      	nop
 8001860:	372c      	adds	r7, #44	@ 0x2c
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	40020000 	.word	0x40020000
 8001870:	40020400 	.word	0x40020400
 8001874:	40020800 	.word	0x40020800
 8001878:	40020c00 	.word	0x40020c00
 800187c:	40021000 	.word	0x40021000
 8001880:	40021400 	.word	0x40021400
 8001884:	40021800 	.word	0x40021800
 8001888:	40021c00 	.word	0x40021c00
 800188c:	40022000 	.word	0x40022000
 8001890:	40022400 	.word	0x40022400
 8001894:	20000000 	.word	0x20000000

08001898 <__LNH_GPIO_TogglePin>:
{
	pGPIOx->ODR = value;
}

void __LNH_GPIO_TogglePin(GPIO_RegDef_t*pGPIOx,uint8_t GPIO_PIN_NUMBER)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	460b      	mov	r3, r1
 80018a2:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1 << GPIO_PIN_NUMBER );
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	695b      	ldr	r3, [r3, #20]
 80018a8:	78fa      	ldrb	r2, [r7, #3]
 80018aa:	2101      	movs	r1, #1
 80018ac:	fa01 f202 	lsl.w	r2, r1, r2
 80018b0:	405a      	eors	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	615a      	str	r2, [r3, #20]
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
	...

080018c4 <GPIO_IRQ_ITConfig>:

void GPIO_IRQ_ITConfig(uint8_t IRQNumber ,uint8_t EN_DI)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	460a      	mov	r2, r1
 80018ce:	71fb      	strb	r3, [r7, #7]
 80018d0:	4613      	mov	r3, r2
 80018d2:	71bb      	strb	r3, [r7, #6]
	if(EN_DI == EN)
 80018d4:	79bb      	ldrb	r3, [r7, #6]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d133      	bne.n	8001942 <GPIO_IRQ_ITConfig+0x7e>
	{
		if (IRQNumber <= 31)
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	2b1f      	cmp	r3, #31
 80018de:	d80a      	bhi.n	80018f6 <GPIO_IRQ_ITConfig+0x32>
		{
			*NVIC_ISER0 |= ( 1 << IRQNumber );
 80018e0:	4b35      	ldr	r3, [pc, #212]	@ (80019b8 <GPIO_IRQ_ITConfig+0xf4>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	79fa      	ldrb	r2, [r7, #7]
 80018e6:	2101      	movs	r1, #1
 80018e8:	fa01 f202 	lsl.w	r2, r1, r2
 80018ec:	4611      	mov	r1, r2
 80018ee:	4a32      	ldr	r2, [pc, #200]	@ (80019b8 <GPIO_IRQ_ITConfig+0xf4>)
 80018f0:	430b      	orrs	r3, r1
 80018f2:	6013      	str	r3, [r2, #0]
		}else if (IRQNumber >= 64 && IRQNumber < 96)
		{
			*NVIC_ICER3 |= ( 1 << (IRQNumber%64) );
		}
	}
}
 80018f4:	e059      	b.n	80019aa <GPIO_IRQ_ITConfig+0xe6>
		}else if (IRQNumber > 31 && IRQNumber < 64)
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	2b1f      	cmp	r3, #31
 80018fa:	d90f      	bls.n	800191c <GPIO_IRQ_ITConfig+0x58>
 80018fc:	79fb      	ldrb	r3, [r7, #7]
 80018fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8001900:	d80c      	bhi.n	800191c <GPIO_IRQ_ITConfig+0x58>
			*NVIC_ISER1 |= ( 1 << (IRQNumber%32) );
 8001902:	4b2e      	ldr	r3, [pc, #184]	@ (80019bc <GPIO_IRQ_ITConfig+0xf8>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	79fa      	ldrb	r2, [r7, #7]
 8001908:	f002 021f 	and.w	r2, r2, #31
 800190c:	2101      	movs	r1, #1
 800190e:	fa01 f202 	lsl.w	r2, r1, r2
 8001912:	4611      	mov	r1, r2
 8001914:	4a29      	ldr	r2, [pc, #164]	@ (80019bc <GPIO_IRQ_ITConfig+0xf8>)
 8001916:	430b      	orrs	r3, r1
 8001918:	6013      	str	r3, [r2, #0]
 800191a:	e046      	b.n	80019aa <GPIO_IRQ_ITConfig+0xe6>
		}else if (IRQNumber >= 64 && IRQNumber < 96)
 800191c:	79fb      	ldrb	r3, [r7, #7]
 800191e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001920:	d943      	bls.n	80019aa <GPIO_IRQ_ITConfig+0xe6>
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	2b5f      	cmp	r3, #95	@ 0x5f
 8001926:	d840      	bhi.n	80019aa <GPIO_IRQ_ITConfig+0xe6>
			*NVIC_ISER3 |= ( 1 << (IRQNumber%64) );
 8001928:	4b25      	ldr	r3, [pc, #148]	@ (80019c0 <GPIO_IRQ_ITConfig+0xfc>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	79fa      	ldrb	r2, [r7, #7]
 800192e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8001932:	2101      	movs	r1, #1
 8001934:	fa01 f202 	lsl.w	r2, r1, r2
 8001938:	4611      	mov	r1, r2
 800193a:	4a21      	ldr	r2, [pc, #132]	@ (80019c0 <GPIO_IRQ_ITConfig+0xfc>)
 800193c:	430b      	orrs	r3, r1
 800193e:	6013      	str	r3, [r2, #0]
}
 8001940:	e033      	b.n	80019aa <GPIO_IRQ_ITConfig+0xe6>
		if (IRQNumber <= 31)
 8001942:	79fb      	ldrb	r3, [r7, #7]
 8001944:	2b1f      	cmp	r3, #31
 8001946:	d80a      	bhi.n	800195e <GPIO_IRQ_ITConfig+0x9a>
			*NVIC_ICER0 |= ( 1 << IRQNumber );
 8001948:	4b1e      	ldr	r3, [pc, #120]	@ (80019c4 <GPIO_IRQ_ITConfig+0x100>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	79fa      	ldrb	r2, [r7, #7]
 800194e:	2101      	movs	r1, #1
 8001950:	fa01 f202 	lsl.w	r2, r1, r2
 8001954:	4611      	mov	r1, r2
 8001956:	4a1b      	ldr	r2, [pc, #108]	@ (80019c4 <GPIO_IRQ_ITConfig+0x100>)
 8001958:	430b      	orrs	r3, r1
 800195a:	6013      	str	r3, [r2, #0]
}
 800195c:	e025      	b.n	80019aa <GPIO_IRQ_ITConfig+0xe6>
		}else if (IRQNumber > 31 && IRQNumber < 64)
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	2b1f      	cmp	r3, #31
 8001962:	d90f      	bls.n	8001984 <GPIO_IRQ_ITConfig+0xc0>
 8001964:	79fb      	ldrb	r3, [r7, #7]
 8001966:	2b3f      	cmp	r3, #63	@ 0x3f
 8001968:	d80c      	bhi.n	8001984 <GPIO_IRQ_ITConfig+0xc0>
			*NVIC_ICER1 |= ( 1 << (IRQNumber%32) );
 800196a:	4b17      	ldr	r3, [pc, #92]	@ (80019c8 <GPIO_IRQ_ITConfig+0x104>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	79fa      	ldrb	r2, [r7, #7]
 8001970:	f002 021f 	and.w	r2, r2, #31
 8001974:	2101      	movs	r1, #1
 8001976:	fa01 f202 	lsl.w	r2, r1, r2
 800197a:	4611      	mov	r1, r2
 800197c:	4a12      	ldr	r2, [pc, #72]	@ (80019c8 <GPIO_IRQ_ITConfig+0x104>)
 800197e:	430b      	orrs	r3, r1
 8001980:	6013      	str	r3, [r2, #0]
 8001982:	e012      	b.n	80019aa <GPIO_IRQ_ITConfig+0xe6>
		}else if (IRQNumber >= 64 && IRQNumber < 96)
 8001984:	79fb      	ldrb	r3, [r7, #7]
 8001986:	2b3f      	cmp	r3, #63	@ 0x3f
 8001988:	d90f      	bls.n	80019aa <GPIO_IRQ_ITConfig+0xe6>
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	2b5f      	cmp	r3, #95	@ 0x5f
 800198e:	d80c      	bhi.n	80019aa <GPIO_IRQ_ITConfig+0xe6>
			*NVIC_ICER3 |= ( 1 << (IRQNumber%64) );
 8001990:	4b0e      	ldr	r3, [pc, #56]	@ (80019cc <GPIO_IRQ_ITConfig+0x108>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	79fa      	ldrb	r2, [r7, #7]
 8001996:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800199a:	2101      	movs	r1, #1
 800199c:	fa01 f202 	lsl.w	r2, r1, r2
 80019a0:	4611      	mov	r1, r2
 80019a2:	4a0a      	ldr	r2, [pc, #40]	@ (80019cc <GPIO_IRQ_ITConfig+0x108>)
 80019a4:	430b      	orrs	r3, r1
 80019a6:	6013      	str	r3, [r2, #0]
}
 80019a8:	e7ff      	b.n	80019aa <GPIO_IRQ_ITConfig+0xe6>
 80019aa:	bf00      	nop
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	e000e100 	.word	0xe000e100
 80019bc:	e000e104 	.word	0xe000e104
 80019c0:	e000e10c 	.word	0xe000e10c
 80019c4:	e000e180 	.word	0xe000e180
 80019c8:	e000e184 	.word	0xe000e184
 80019cc:	e000e18c 	.word	0xe000e18c

080019d0 <GPIO_IRQPriorityConfig>:
void GPIO_IRQPriorityConfig(uint8_t IRQNumber,uint8_t IRQPriority)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	460a      	mov	r2, r1
 80019da:	71fb      	strb	r3, [r7, #7]
 80019dc:	4613      	mov	r3, r2
 80019de:	71bb      	strb	r3, [r7, #6]
	uint8_t iprx = IRQNumber/4;
 80019e0:	79fb      	ldrb	r3, [r7, #7]
 80019e2:	089b      	lsrs	r3, r3, #2
 80019e4:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber%4;
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	f003 0303 	and.w	r3, r3, #3
 80019ec:	73bb      	strb	r3, [r7, #14]
	uint8_t shift_amount = (8*iprx_section) + ( 8 - NO_PR_BITS_IMPLEMENT);
 80019ee:	7bbb      	ldrb	r3, [r7, #14]
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	3304      	adds	r3, #4
 80019f6:	737b      	strb	r3, [r7, #13]
	*(NVIC_PR_BASE_ADDR+(iprx*4)) |= (IRQPriority << shift_amount );
 80019f8:	7bfb      	ldrb	r3, [r7, #15]
 80019fa:	011b      	lsls	r3, r3, #4
 80019fc:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8001a00:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	79b9      	ldrb	r1, [r7, #6]
 8001a08:	7b7b      	ldrb	r3, [r7, #13]
 8001a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a0e:	4619      	mov	r1, r3
 8001a10:	7bfb      	ldrb	r3, [r7, #15]
 8001a12:	011b      	lsls	r3, r3, #4
 8001a14:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8001a18:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	601a      	str	r2, [r3, #0]
}
 8001a20:	bf00      	nop
 8001a22:	3714      	adds	r7, #20
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <GPIO_IRQHanding>:
void GPIO_IRQHanding(uint8_t GPIO_PIN_NUMBER)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b085      	sub	sp, #20
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	71fb      	strb	r3, [r7, #7]
	EXTI_RegDef_t* pEXTI = EXTI;
 8001a36:	4b0d      	ldr	r3, [pc, #52]	@ (8001a6c <GPIO_IRQHanding+0x40>)
 8001a38:	60fb      	str	r3, [r7, #12]
	//Clear the EXTI bit PR to pending to waiting for I
	if (pEXTI->PR & (1 << GPIO_PIN_NUMBER))
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	79fa      	ldrb	r2, [r7, #7]
 8001a40:	2101      	movs	r1, #1
 8001a42:	fa01 f202 	lsl.w	r2, r1, r2
 8001a46:	4013      	ands	r3, r2
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d008      	beq.n	8001a5e <GPIO_IRQHanding+0x32>
	{
		pEXTI->PR |= (1 << GPIO_PIN_NUMBER);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	695b      	ldr	r3, [r3, #20]
 8001a50:	79fa      	ldrb	r2, [r7, #7]
 8001a52:	2101      	movs	r1, #1
 8001a54:	fa01 f202 	lsl.w	r2, r1, r2
 8001a58:	431a      	orrs	r2, r3
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	615a      	str	r2, [r3, #20]
	}
}
 8001a5e:	bf00      	nop
 8001a60:	3714      	adds	r7, #20
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	40013c00 	.word	0x40013c00

08001a70 <__libc_init_array>:
 8001a70:	b570      	push	{r4, r5, r6, lr}
 8001a72:	4d0d      	ldr	r5, [pc, #52]	@ (8001aa8 <__libc_init_array+0x38>)
 8001a74:	4c0d      	ldr	r4, [pc, #52]	@ (8001aac <__libc_init_array+0x3c>)
 8001a76:	1b64      	subs	r4, r4, r5
 8001a78:	10a4      	asrs	r4, r4, #2
 8001a7a:	2600      	movs	r6, #0
 8001a7c:	42a6      	cmp	r6, r4
 8001a7e:	d109      	bne.n	8001a94 <__libc_init_array+0x24>
 8001a80:	4d0b      	ldr	r5, [pc, #44]	@ (8001ab0 <__libc_init_array+0x40>)
 8001a82:	4c0c      	ldr	r4, [pc, #48]	@ (8001ab4 <__libc_init_array+0x44>)
 8001a84:	f000 f818 	bl	8001ab8 <_init>
 8001a88:	1b64      	subs	r4, r4, r5
 8001a8a:	10a4      	asrs	r4, r4, #2
 8001a8c:	2600      	movs	r6, #0
 8001a8e:	42a6      	cmp	r6, r4
 8001a90:	d105      	bne.n	8001a9e <__libc_init_array+0x2e>
 8001a92:	bd70      	pop	{r4, r5, r6, pc}
 8001a94:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a98:	4798      	blx	r3
 8001a9a:	3601      	adds	r6, #1
 8001a9c:	e7ee      	b.n	8001a7c <__libc_init_array+0xc>
 8001a9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001aa2:	4798      	blx	r3
 8001aa4:	3601      	adds	r6, #1
 8001aa6:	e7f2      	b.n	8001a8e <__libc_init_array+0x1e>
 8001aa8:	08001ad0 	.word	0x08001ad0
 8001aac:	08001ad0 	.word	0x08001ad0
 8001ab0:	08001ad0 	.word	0x08001ad0
 8001ab4:	08001ad4 	.word	0x08001ad4

08001ab8 <_init>:
 8001ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001aba:	bf00      	nop
 8001abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001abe:	bc08      	pop	{r3}
 8001ac0:	469e      	mov	lr, r3
 8001ac2:	4770      	bx	lr

08001ac4 <_fini>:
 8001ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ac6:	bf00      	nop
 8001ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001aca:	bc08      	pop	{r3}
 8001acc:	469e      	mov	lr, r3
 8001ace:	4770      	bx	lr
