<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Simulation Command Files</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part117.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part119.htm">Next &gt;</a></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark123">&zwnj;</a>Simulation Command Files</p><p style="text-indent: 0pt;text-align: left;"><span><img width="144" height="21" alt="image" src="Image_704.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reg_control_block</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reg_control_block</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reg_control_block</p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The            contains a ACX_NAP_AXI_MASTER, which controls the generated user registers.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_705.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">.txt</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">.txt</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">.txt</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Programming of these registers can then be performed using a simulation command file. In simulation, this command file is read by the BFM model of the FPGA Configuration Unit (FCU). The commands in the simulation command file are transferred to the ACX_NAP_AXI_MASTER, which in turn performs the desired operation on the</p><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">user registers in the reference design. By convention, simulation command files are text files with a</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">extension. They have the same format as the &quot;Configuration File Format&quot; shown in Device Simulation Model.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part117.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part119.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
