// Seed: 2170087937
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output wor id_2,
    output uwire id_3,
    output tri1 id_4
);
  assign id_4 = -1;
  wire id_6;
  wire id_7, id_8, id_9, id_10;
  wire id_11, id_12;
  wire id_13;
  module_2 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_7
  );
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    input wire id_2,
    input supply0 id_3,
    input logic id_4
);
  always id_0 = #(id_4) -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = !1;
endmodule
