
cuboLED_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009558  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  08009664  08009664  00019664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097e8  080097e8  00020240  2**0
                  CONTENTS
  4 .ARM          00000000  080097e8  080097e8  00020240  2**0
                  CONTENTS
  5 .preinit_array 00000000  080097e8  080097e8  00020240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097e8  080097e8  000197e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080097ec  080097ec  000197ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000240  20000000  080097f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000041c  20000240  08009a30  00020240  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000065c  08009a30  0002065c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001474a  00000000  00000000  00020269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032ee  00000000  00000000  000349b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001420  00000000  00000000  00037ca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012c0  00000000  00000000  000390c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a72c  00000000  00000000  0003a388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019ef6  00000000  00000000  00054ab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095516  00000000  00000000  0006e9aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00103ec0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ce4  00000000  00000000  00103f10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000240 	.word	0x20000240
 8000128:	00000000 	.word	0x00000000
 800012c:	0800964c 	.word	0x0800964c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000244 	.word	0x20000244
 8000148:	0800964c 	.word	0x0800964c

0800014c <spi_74HC595_init>:
GPIO_TypeDef* portST;
uint16_t pinST;



void spi_74HC595_init (SPI_HandleTypeDef* hspi, GPIO_TypeDef* STport, uint16_t STpin){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	4613      	mov	r3, r2
 8000158:	80fb      	strh	r3, [r7, #6]

	spi_handler =hspi;
 800015a:	4a0a      	ldr	r2, [pc, #40]	; (8000184 <spi_74HC595_init+0x38>)
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	6013      	str	r3, [r2, #0]

	portST = STport;
 8000160:	4a09      	ldr	r2, [pc, #36]	; (8000188 <spi_74HC595_init+0x3c>)
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	6013      	str	r3, [r2, #0]
	pinST = STpin;
 8000166:	4a09      	ldr	r2, [pc, #36]	; (800018c <spi_74HC595_init+0x40>)
 8000168:	88fb      	ldrh	r3, [r7, #6]
 800016a:	8013      	strh	r3, [r2, #0]

	HAL_GPIO_WritePin(portST, pinST, 0);
 800016c:	4b06      	ldr	r3, [pc, #24]	; (8000188 <spi_74HC595_init+0x3c>)
 800016e:	681b      	ldr	r3, [r3, #0]
 8000170:	4a06      	ldr	r2, [pc, #24]	; (800018c <spi_74HC595_init+0x40>)
 8000172:	8811      	ldrh	r1, [r2, #0]
 8000174:	2200      	movs	r2, #0
 8000176:	4618      	mov	r0, r3
 8000178:	f006 f8e1 	bl	800633e <HAL_GPIO_WritePin>

} //end spi_74HC595_init()
 800017c:	bf00      	nop
 800017e:	3710      	adds	r7, #16
 8000180:	46bd      	mov	sp, r7
 8000182:	bd80      	pop	{r7, pc}
 8000184:	2000025c 	.word	0x2000025c
 8000188:	20000260 	.word	0x20000260
 800018c:	20000264 	.word	0x20000264

08000190 <spi_74HC595_Transmit>:


void spi_74HC595_Transmit (uint8_t* pdata, uint16_t sizeData){
 8000190:	b580      	push	{r7, lr}
 8000192:	b082      	sub	sp, #8
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
 8000198:	460b      	mov	r3, r1
 800019a:	807b      	strh	r3, [r7, #2]

	HAL_SPI_Transmit(spi_handler, pdata, sizeData, 100);
 800019c:	4b0d      	ldr	r3, [pc, #52]	; (80001d4 <spi_74HC595_Transmit+0x44>)
 800019e:	6818      	ldr	r0, [r3, #0]
 80001a0:	887a      	ldrh	r2, [r7, #2]
 80001a2:	2364      	movs	r3, #100	; 0x64
 80001a4:	6879      	ldr	r1, [r7, #4]
 80001a6:	f006 ff7b 	bl	80070a0 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(portST, pinST, 1);
 80001aa:	4b0b      	ldr	r3, [pc, #44]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001ac:	681b      	ldr	r3, [r3, #0]
 80001ae:	4a0b      	ldr	r2, [pc, #44]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001b0:	8811      	ldrh	r1, [r2, #0]
 80001b2:	2201      	movs	r2, #1
 80001b4:	4618      	mov	r0, r3
 80001b6:	f006 f8c2 	bl	800633e <HAL_GPIO_WritePin>
//	HAL_Delay(1);
	HAL_GPIO_WritePin(portST, pinST, 0);
 80001ba:	4b07      	ldr	r3, [pc, #28]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	4a07      	ldr	r2, [pc, #28]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001c0:	8811      	ldrh	r1, [r2, #0]
 80001c2:	2200      	movs	r2, #0
 80001c4:	4618      	mov	r0, r3
 80001c6:	f006 f8ba 	bl	800633e <HAL_GPIO_WritePin>

} //end spi_74HC595_transmit()
 80001ca:	bf00      	nop
 80001cc:	3708      	adds	r7, #8
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	2000025c 	.word	0x2000025c
 80001d8:	20000260 	.word	0x20000260
 80001dc:	20000264 	.word	0x20000264

080001e0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b084      	sub	sp, #16
 80001e4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2200      	movs	r2, #0
 80001ea:	601a      	str	r2, [r3, #0]
 80001ec:	605a      	str	r2, [r3, #4]
 80001ee:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80001f0:	4b18      	ldr	r3, [pc, #96]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f2:	4a19      	ldr	r2, [pc, #100]	; (8000258 <MX_ADC1_Init+0x78>)
 80001f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001fc:	4b15      	ldr	r3, [pc, #84]	; (8000254 <MX_ADC1_Init+0x74>)
 80001fe:	2200      	movs	r2, #0
 8000200:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000202:	4b14      	ldr	r3, [pc, #80]	; (8000254 <MX_ADC1_Init+0x74>)
 8000204:	2200      	movs	r2, #0
 8000206:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <MX_ADC1_Init+0x74>)
 800020a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800020e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000210:	4b10      	ldr	r3, [pc, #64]	; (8000254 <MX_ADC1_Init+0x74>)
 8000212:	2200      	movs	r2, #0
 8000214:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000216:	4b0f      	ldr	r3, [pc, #60]	; (8000254 <MX_ADC1_Init+0x74>)
 8000218:	2201      	movs	r2, #1
 800021a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800021c:	480d      	ldr	r0, [pc, #52]	; (8000254 <MX_ADC1_Init+0x74>)
 800021e:	f005 f9e3 	bl	80055e8 <HAL_ADC_Init>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000228:	f004 fe38 	bl	8004e9c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800022c:	2302      	movs	r3, #2
 800022e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000230:	2301      	movs	r3, #1
 8000232:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000234:	2300      	movs	r3, #0
 8000236:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000238:	1d3b      	adds	r3, r7, #4
 800023a:	4619      	mov	r1, r3
 800023c:	4805      	ldr	r0, [pc, #20]	; (8000254 <MX_ADC1_Init+0x74>)
 800023e:	f005 fb91 	bl	8005964 <HAL_ADC_ConfigChannel>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d001      	beq.n	800024c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000248:	f004 fe28 	bl	8004e9c <Error_Handler>
  }

}
 800024c:	bf00      	nop
 800024e:	3710      	adds	r7, #16
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	20000268 	.word	0x20000268
 8000258:	40012400 	.word	0x40012400

0800025c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b088      	sub	sp, #32
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000264:	f107 0310 	add.w	r3, r7, #16
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	605a      	str	r2, [r3, #4]
 800026e:	609a      	str	r2, [r3, #8]
 8000270:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a14      	ldr	r2, [pc, #80]	; (80002c8 <HAL_ADC_MspInit+0x6c>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d121      	bne.n	80002c0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800027c:	4b13      	ldr	r3, [pc, #76]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a12      	ldr	r2, [pc, #72]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b10      	ldr	r3, [pc, #64]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000294:	4b0d      	ldr	r3, [pc, #52]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a0c      	ldr	r2, [pc, #48]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b0a      	ldr	r3, [pc, #40]	; (80002cc <HAL_ADC_MspInit+0x70>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0304 	and.w	r3, r3, #4
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80002ac:	2304      	movs	r3, #4
 80002ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002b0:	2303      	movs	r3, #3
 80002b2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b4:	f107 0310 	add.w	r3, r7, #16
 80002b8:	4619      	mov	r1, r3
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <HAL_ADC_MspInit+0x74>)
 80002bc:	f005 fea4 	bl	8006008 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002c0:	bf00      	nop
 80002c2:	3720      	adds	r7, #32
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	40012400 	.word	0x40012400
 80002cc:	40021000 	.word	0x40021000
 80002d0:	40010800 	.word	0x40010800

080002d4 <runBlockOut>:
												{CUADRADO, 2, NULL, NULL, (uint8_t*)dib_cuad, 0x3},
												{PIEZA_U, 3, NULL, NULL, (uint8_t*)dib_u, 0x7},
												{PIEZA_S_GRANDE, 3, NULL, NULL, (uint8_t*)dib_s_2, 0x7},
};

void runBlockOut (void){
 80002d4:	b590      	push	{r4, r7, lr}
 80002d6:	b095      	sub	sp, #84	; 0x54
 80002d8:	af00      	add	r7, sp, #0
//		} //end for j
//	} //end for ja

//	entradaJoystick = 0;

	switch(estatus_juego){
 80002da:	4bb6      	ldr	r3, [pc, #728]	; (80005b4 <runBlockOut+0x2e0>)
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	2b05      	cmp	r3, #5
 80002e0:	f202 814c 	bhi.w	800257c <runBlockOut+0x22a8>
 80002e4:	a201      	add	r2, pc, #4	; (adr r2, 80002ec <runBlockOut+0x18>)
 80002e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002ea:	bf00      	nop
 80002ec:	08000305 	.word	0x08000305
 80002f0:	0800032d 	.word	0x0800032d
 80002f4:	080006b3 	.word	0x080006b3
 80002f8:	08000a3b 	.word	0x08000a3b
 80002fc:	08001fe3 	.word	0x08001fe3
 8000300:	08002477 	.word	0x08002477
		case JUEGO_IDLE:

			cube[4][4] = 0b0011100;
 8000304:	4bac      	ldr	r3, [pc, #688]	; (80005b8 <runBlockOut+0x2e4>)
 8000306:	221c      	movs	r2, #28
 8000308:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			cube[3][4] = 0b0001000;
 800030c:	4baa      	ldr	r3, [pc, #680]	; (80005b8 <runBlockOut+0x2e4>)
 800030e:	2208      	movs	r2, #8
 8000310:	771a      	strb	r2, [r3, #28]

			if (entradaJoystick != 0){
 8000312:	4baa      	ldr	r3, [pc, #680]	; (80005bc <runBlockOut+0x2e8>)
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	2b00      	cmp	r3, #0
 8000318:	f002 8132 	beq.w	8002580 <runBlockOut+0x22ac>
				estatus_juego = ARRANCA_JUEGO;
 800031c:	4ba5      	ldr	r3, [pc, #660]	; (80005b4 <runBlockOut+0x2e0>)
 800031e:	2201      	movs	r2, #1
 8000320:	701a      	strb	r2, [r3, #0]
				entradaJoystick = 0;
 8000322:	4ba6      	ldr	r3, [pc, #664]	; (80005bc <runBlockOut+0x2e8>)
 8000324:	2200      	movs	r2, #0
 8000326:	701a      	strb	r2, [r3, #0]
			}

		break;
 8000328:	f002 b92a 	b.w	8002580 <runBlockOut+0x22ac>
		case ARRANCA_JUEGO:
			//tareas de inicialización

			for (uint8_t k = 0; k < 8; k++){
 800032c:	2300      	movs	r3, #0
 800032e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8000332:	e01b      	b.n	800036c <runBlockOut+0x98>
				for (uint8_t j = 0; j < 8; j++){
 8000334:	2300      	movs	r3, #0
 8000336:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800033a:	e00e      	b.n	800035a <runBlockOut+0x86>
					ocupacion[k][j] =0;
 800033c:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8000340:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000344:	499e      	ldr	r1, [pc, #632]	; (80005c0 <runBlockOut+0x2ec>)
 8000346:	00d2      	lsls	r2, r2, #3
 8000348:	440a      	add	r2, r1
 800034a:	4413      	add	r3, r2
 800034c:	2200      	movs	r2, #0
 800034e:	701a      	strb	r2, [r3, #0]
				for (uint8_t j = 0; j < 8; j++){
 8000350:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000354:	3301      	adds	r3, #1
 8000356:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800035a:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800035e:	2b07      	cmp	r3, #7
 8000360:	d9ec      	bls.n	800033c <runBlockOut+0x68>
			for (uint8_t k = 0; k < 8; k++){
 8000362:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000366:	3301      	adds	r3, #1
 8000368:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800036c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000370:	2b07      	cmp	r3, #7
 8000372:	d9df      	bls.n	8000334 <runBlockOut+0x60>
				} //end for j
			} //end for k

			//creacion de las matrices:
			if (!m_pieza8){
 8000374:	4b93      	ldr	r3, [pc, #588]	; (80005c4 <runBlockOut+0x2f0>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	2b00      	cmp	r3, #0
 800037a:	d120      	bne.n	80003be <runBlockOut+0xea>
				m_pieza8 = (uint8_t **)malloc (2*sizeof(uint8_t *));
 800037c:	2008      	movs	r0, #8
 800037e:	f008 f8f1 	bl	8008564 <malloc>
 8000382:	4603      	mov	r3, r0
 8000384:	461a      	mov	r2, r3
 8000386:	4b8f      	ldr	r3, [pc, #572]	; (80005c4 <runBlockOut+0x2f0>)
 8000388:	601a      	str	r2, [r3, #0]
				for (int8_t i=0; i < 2; i++)
 800038a:	2300      	movs	r3, #0
 800038c:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8000390:	e011      	b.n	80003b6 <runBlockOut+0xe2>
					m_pieza8[i] = (uint8_t *) malloc (2*sizeof(uint8_t));
 8000392:	4b8c      	ldr	r3, [pc, #560]	; (80005c4 <runBlockOut+0x2f0>)
 8000394:	681a      	ldr	r2, [r3, #0]
 8000396:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 800039a:	009b      	lsls	r3, r3, #2
 800039c:	18d4      	adds	r4, r2, r3
 800039e:	2002      	movs	r0, #2
 80003a0:	f008 f8e0 	bl	8008564 <malloc>
 80003a4:	4603      	mov	r3, r0
 80003a6:	6023      	str	r3, [r4, #0]
				for (int8_t i=0; i < 2; i++)
 80003a8:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 80003ac:	b2db      	uxtb	r3, r3
 80003ae:	3301      	adds	r3, #1
 80003b0:	b2db      	uxtb	r3, r3
 80003b2:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 80003b6:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 80003ba:	2b01      	cmp	r3, #1
 80003bc:	dde9      	ble.n	8000392 <runBlockOut+0xbe>
			}

			if (!m_pieza27){
 80003be:	4b82      	ldr	r3, [pc, #520]	; (80005c8 <runBlockOut+0x2f4>)
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d120      	bne.n	8000408 <runBlockOut+0x134>
				m_pieza27 = (uint8_t **)malloc (3*sizeof(uint8_t *));
 80003c6:	200c      	movs	r0, #12
 80003c8:	f008 f8cc 	bl	8008564 <malloc>
 80003cc:	4603      	mov	r3, r0
 80003ce:	461a      	mov	r2, r3
 80003d0:	4b7d      	ldr	r3, [pc, #500]	; (80005c8 <runBlockOut+0x2f4>)
 80003d2:	601a      	str	r2, [r3, #0]
				for (int8_t i=0; i < 3; i++)
 80003d4:	2300      	movs	r3, #0
 80003d6:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 80003da:	e011      	b.n	8000400 <runBlockOut+0x12c>
					m_pieza27[i] = (uint8_t *) malloc (3*sizeof(uint8_t));
 80003dc:	4b7a      	ldr	r3, [pc, #488]	; (80005c8 <runBlockOut+0x2f4>)
 80003de:	681a      	ldr	r2, [r3, #0]
 80003e0:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 80003e4:	009b      	lsls	r3, r3, #2
 80003e6:	18d4      	adds	r4, r2, r3
 80003e8:	2003      	movs	r0, #3
 80003ea:	f008 f8bb 	bl	8008564 <malloc>
 80003ee:	4603      	mov	r3, r0
 80003f0:	6023      	str	r3, [r4, #0]
				for (int8_t i=0; i < 3; i++)
 80003f2:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 80003f6:	b2db      	uxtb	r3, r3
 80003f8:	3301      	adds	r3, #1
 80003fa:	b2db      	uxtb	r3, r3
 80003fc:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8000400:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 8000404:	2b02      	cmp	r3, #2
 8000406:	dde9      	ble.n	80003dc <runBlockOut+0x108>
			}

			if (!m_pieza64){
 8000408:	4b70      	ldr	r3, [pc, #448]	; (80005cc <runBlockOut+0x2f8>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	2b00      	cmp	r3, #0
 800040e:	d120      	bne.n	8000452 <runBlockOut+0x17e>
				m_pieza64 = (uint8_t **)malloc (4*sizeof(uint8_t *));
 8000410:	2010      	movs	r0, #16
 8000412:	f008 f8a7 	bl	8008564 <malloc>
 8000416:	4603      	mov	r3, r0
 8000418:	461a      	mov	r2, r3
 800041a:	4b6c      	ldr	r3, [pc, #432]	; (80005cc <runBlockOut+0x2f8>)
 800041c:	601a      	str	r2, [r3, #0]
				for (int8_t i=0; i < 4; i++)
 800041e:	2300      	movs	r3, #0
 8000420:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 8000424:	e011      	b.n	800044a <runBlockOut+0x176>
					m_pieza64[i] = (uint8_t *) malloc (4*sizeof(uint8_t));
 8000426:	4b69      	ldr	r3, [pc, #420]	; (80005cc <runBlockOut+0x2f8>)
 8000428:	681a      	ldr	r2, [r3, #0]
 800042a:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 800042e:	009b      	lsls	r3, r3, #2
 8000430:	18d4      	adds	r4, r2, r3
 8000432:	2004      	movs	r0, #4
 8000434:	f008 f896 	bl	8008564 <malloc>
 8000438:	4603      	mov	r3, r0
 800043a:	6023      	str	r3, [r4, #0]
				for (int8_t i=0; i < 4; i++)
 800043c:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8000440:	b2db      	uxtb	r3, r3
 8000442:	3301      	adds	r3, #1
 8000444:	b2db      	uxtb	r3, r3
 8000446:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 800044a:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 800044e:	2b03      	cmp	r3, #3
 8000450:	dde9      	ble.n	8000426 <runBlockOut+0x152>
			}

			if (!m_aux8){
 8000452:	4b5f      	ldr	r3, [pc, #380]	; (80005d0 <runBlockOut+0x2fc>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	2b00      	cmp	r3, #0
 8000458:	d120      	bne.n	800049c <runBlockOut+0x1c8>
				m_aux8 = (uint8_t **)malloc (2*sizeof(uint8_t *));
 800045a:	2008      	movs	r0, #8
 800045c:	f008 f882 	bl	8008564 <malloc>
 8000460:	4603      	mov	r3, r0
 8000462:	461a      	mov	r2, r3
 8000464:	4b5a      	ldr	r3, [pc, #360]	; (80005d0 <runBlockOut+0x2fc>)
 8000466:	601a      	str	r2, [r3, #0]
				for (int8_t i=0; i < 2; i++)
 8000468:	2300      	movs	r3, #0
 800046a:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 800046e:	e011      	b.n	8000494 <runBlockOut+0x1c0>
					m_aux8[i] = (uint8_t *) malloc (2*sizeof(uint8_t));
 8000470:	4b57      	ldr	r3, [pc, #348]	; (80005d0 <runBlockOut+0x2fc>)
 8000472:	681a      	ldr	r2, [r3, #0]
 8000474:	f997 304a 	ldrsb.w	r3, [r7, #74]	; 0x4a
 8000478:	009b      	lsls	r3, r3, #2
 800047a:	18d4      	adds	r4, r2, r3
 800047c:	2002      	movs	r0, #2
 800047e:	f008 f871 	bl	8008564 <malloc>
 8000482:	4603      	mov	r3, r0
 8000484:	6023      	str	r3, [r4, #0]
				for (int8_t i=0; i < 2; i++)
 8000486:	f997 304a 	ldrsb.w	r3, [r7, #74]	; 0x4a
 800048a:	b2db      	uxtb	r3, r3
 800048c:	3301      	adds	r3, #1
 800048e:	b2db      	uxtb	r3, r3
 8000490:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 8000494:	f997 304a 	ldrsb.w	r3, [r7, #74]	; 0x4a
 8000498:	2b01      	cmp	r3, #1
 800049a:	dde9      	ble.n	8000470 <runBlockOut+0x19c>
			}

			if (!m_aux27){
 800049c:	4b4d      	ldr	r3, [pc, #308]	; (80005d4 <runBlockOut+0x300>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d120      	bne.n	80004e6 <runBlockOut+0x212>
				m_aux27 = (uint8_t **)malloc (3*sizeof(uint8_t *));
 80004a4:	200c      	movs	r0, #12
 80004a6:	f008 f85d 	bl	8008564 <malloc>
 80004aa:	4603      	mov	r3, r0
 80004ac:	461a      	mov	r2, r3
 80004ae:	4b49      	ldr	r3, [pc, #292]	; (80005d4 <runBlockOut+0x300>)
 80004b0:	601a      	str	r2, [r3, #0]
				for (int8_t i=0; i < 3; i++)
 80004b2:	2300      	movs	r3, #0
 80004b4:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 80004b8:	e011      	b.n	80004de <runBlockOut+0x20a>
					m_aux27[i] = (uint8_t *) malloc (3*sizeof(uint8_t));
 80004ba:	4b46      	ldr	r3, [pc, #280]	; (80005d4 <runBlockOut+0x300>)
 80004bc:	681a      	ldr	r2, [r3, #0]
 80004be:	f997 3049 	ldrsb.w	r3, [r7, #73]	; 0x49
 80004c2:	009b      	lsls	r3, r3, #2
 80004c4:	18d4      	adds	r4, r2, r3
 80004c6:	2003      	movs	r0, #3
 80004c8:	f008 f84c 	bl	8008564 <malloc>
 80004cc:	4603      	mov	r3, r0
 80004ce:	6023      	str	r3, [r4, #0]
				for (int8_t i=0; i < 3; i++)
 80004d0:	f997 3049 	ldrsb.w	r3, [r7, #73]	; 0x49
 80004d4:	b2db      	uxtb	r3, r3
 80004d6:	3301      	adds	r3, #1
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 80004de:	f997 3049 	ldrsb.w	r3, [r7, #73]	; 0x49
 80004e2:	2b02      	cmp	r3, #2
 80004e4:	dde9      	ble.n	80004ba <runBlockOut+0x1e6>
			}

			if (!m_aux64){
 80004e6:	4b3c      	ldr	r3, [pc, #240]	; (80005d8 <runBlockOut+0x304>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d120      	bne.n	8000530 <runBlockOut+0x25c>
				m_aux64 = (uint8_t **)malloc (4*sizeof(uint8_t *));
 80004ee:	2010      	movs	r0, #16
 80004f0:	f008 f838 	bl	8008564 <malloc>
 80004f4:	4603      	mov	r3, r0
 80004f6:	461a      	mov	r2, r3
 80004f8:	4b37      	ldr	r3, [pc, #220]	; (80005d8 <runBlockOut+0x304>)
 80004fa:	601a      	str	r2, [r3, #0]
				for (int8_t i=0; i < 4; i++)
 80004fc:	2300      	movs	r3, #0
 80004fe:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
 8000502:	e011      	b.n	8000528 <runBlockOut+0x254>
					m_aux64[i] = (uint8_t *) malloc (4*sizeof(uint8_t));
 8000504:	4b34      	ldr	r3, [pc, #208]	; (80005d8 <runBlockOut+0x304>)
 8000506:	681a      	ldr	r2, [r3, #0]
 8000508:	f997 3048 	ldrsb.w	r3, [r7, #72]	; 0x48
 800050c:	009b      	lsls	r3, r3, #2
 800050e:	18d4      	adds	r4, r2, r3
 8000510:	2004      	movs	r0, #4
 8000512:	f008 f827 	bl	8008564 <malloc>
 8000516:	4603      	mov	r3, r0
 8000518:	6023      	str	r3, [r4, #0]
				for (int8_t i=0; i < 4; i++)
 800051a:	f997 3048 	ldrsb.w	r3, [r7, #72]	; 0x48
 800051e:	b2db      	uxtb	r3, r3
 8000520:	3301      	adds	r3, #1
 8000522:	b2db      	uxtb	r3, r3
 8000524:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
 8000528:	f997 3048 	ldrsb.w	r3, [r7, #72]	; 0x48
 800052c:	2b03      	cmp	r3, #3
 800052e:	dde9      	ble.n	8000504 <runBlockOut+0x230>
			}
			
			//asignacion de matrices
			for (uint8_t i = 0; i < SIZE_TIPO_PIEZA; i++){
 8000530:	2300      	movs	r3, #0
 8000532:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000536:	e08b      	b.n	8000650 <runBlockOut+0x37c>
				switch (pieza[i].nombre){
 8000538:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800053c:	4927      	ldr	r1, [pc, #156]	; (80005dc <runBlockOut+0x308>)
 800053e:	4613      	mov	r3, r2
 8000540:	009b      	lsls	r3, r3, #2
 8000542:	4413      	add	r3, r2
 8000544:	009b      	lsls	r3, r3, #2
 8000546:	440b      	add	r3, r1
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	3b01      	subs	r3, #1
 800054c:	2b09      	cmp	r3, #9
 800054e:	d879      	bhi.n	8000644 <runBlockOut+0x370>
 8000550:	a201      	add	r2, pc, #4	; (adr r2, 8000558 <runBlockOut+0x284>)
 8000552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000556:	bf00      	nop
 8000558:	08000581 	.word	0x08000581
 800055c:	080005e1 	.word	0x080005e1
 8000560:	08000613 	.word	0x08000613
 8000564:	080005e1 	.word	0x080005e1
 8000568:	080005e1 	.word	0x080005e1
 800056c:	080005e1 	.word	0x080005e1
 8000570:	08000581 	.word	0x08000581
 8000574:	08000581 	.word	0x08000581
 8000578:	080005e1 	.word	0x080005e1
 800057c:	080005e1 	.word	0x080005e1
					case LINEA_2:
					case ESQUINA:
					case CUADRADO:
						pieza[i].matriz = m_pieza8;
 8000580:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8000584:	4b0f      	ldr	r3, [pc, #60]	; (80005c4 <runBlockOut+0x2f0>)
 8000586:	6819      	ldr	r1, [r3, #0]
 8000588:	4814      	ldr	r0, [pc, #80]	; (80005dc <runBlockOut+0x308>)
 800058a:	4613      	mov	r3, r2
 800058c:	009b      	lsls	r3, r3, #2
 800058e:	4413      	add	r3, r2
 8000590:	009b      	lsls	r3, r3, #2
 8000592:	4403      	add	r3, r0
 8000594:	3304      	adds	r3, #4
 8000596:	6019      	str	r1, [r3, #0]
						pieza[i].matrizAux = m_aux8;
 8000598:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800059c:	4b0c      	ldr	r3, [pc, #48]	; (80005d0 <runBlockOut+0x2fc>)
 800059e:	6819      	ldr	r1, [r3, #0]
 80005a0:	480e      	ldr	r0, [pc, #56]	; (80005dc <runBlockOut+0x308>)
 80005a2:	4613      	mov	r3, r2
 80005a4:	009b      	lsls	r3, r3, #2
 80005a6:	4413      	add	r3, r2
 80005a8:	009b      	lsls	r3, r3, #2
 80005aa:	4403      	add	r3, r0
 80005ac:	3308      	adds	r3, #8
 80005ae:	6019      	str	r1, [r3, #0]
					break;
 80005b0:	e049      	b.n	8000646 <runBlockOut+0x372>
 80005b2:	bf00      	nop
 80005b4:	2000029e 	.word	0x2000029e
 80005b8:	20000354 	.word	0x20000354
 80005bc:	200002a3 	.word	0x200002a3
 80005c0:	200002a8 	.word	0x200002a8
 80005c4:	200002e8 	.word	0x200002e8
 80005c8:	200002ec 	.word	0x200002ec
 80005cc:	200002f0 	.word	0x200002f0
 80005d0:	200002f4 	.word	0x200002f4
 80005d4:	200002f8 	.word	0x200002f8
 80005d8:	200002fc 	.word	0x200002fc
 80005dc:	20000028 	.word	0x20000028
					case PIEZA_T:
					case PIEZA_S:
					case PIEZA_L:
					case PIEZA_U:
					case PIEZA_S_GRANDE:
						pieza[i].matriz = m_pieza27;
 80005e0:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80005e4:	4bbf      	ldr	r3, [pc, #764]	; (80008e4 <runBlockOut+0x610>)
 80005e6:	6819      	ldr	r1, [r3, #0]
 80005e8:	48bf      	ldr	r0, [pc, #764]	; (80008e8 <runBlockOut+0x614>)
 80005ea:	4613      	mov	r3, r2
 80005ec:	009b      	lsls	r3, r3, #2
 80005ee:	4413      	add	r3, r2
 80005f0:	009b      	lsls	r3, r3, #2
 80005f2:	4403      	add	r3, r0
 80005f4:	3304      	adds	r3, #4
 80005f6:	6019      	str	r1, [r3, #0]
						pieza[i].matrizAux = m_aux27;
 80005f8:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80005fc:	4bbb      	ldr	r3, [pc, #748]	; (80008ec <runBlockOut+0x618>)
 80005fe:	6819      	ldr	r1, [r3, #0]
 8000600:	48b9      	ldr	r0, [pc, #740]	; (80008e8 <runBlockOut+0x614>)
 8000602:	4613      	mov	r3, r2
 8000604:	009b      	lsls	r3, r3, #2
 8000606:	4413      	add	r3, r2
 8000608:	009b      	lsls	r3, r3, #2
 800060a:	4403      	add	r3, r0
 800060c:	3308      	adds	r3, #8
 800060e:	6019      	str	r1, [r3, #0]
					break;
 8000610:	e019      	b.n	8000646 <runBlockOut+0x372>
					case LINEA_4:
						pieza[i].matriz = m_pieza64;
 8000612:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8000616:	4bb6      	ldr	r3, [pc, #728]	; (80008f0 <runBlockOut+0x61c>)
 8000618:	6819      	ldr	r1, [r3, #0]
 800061a:	48b3      	ldr	r0, [pc, #716]	; (80008e8 <runBlockOut+0x614>)
 800061c:	4613      	mov	r3, r2
 800061e:	009b      	lsls	r3, r3, #2
 8000620:	4413      	add	r3, r2
 8000622:	009b      	lsls	r3, r3, #2
 8000624:	4403      	add	r3, r0
 8000626:	3304      	adds	r3, #4
 8000628:	6019      	str	r1, [r3, #0]
						pieza[i].matrizAux = m_aux64;
 800062a:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800062e:	4bb1      	ldr	r3, [pc, #708]	; (80008f4 <runBlockOut+0x620>)
 8000630:	6819      	ldr	r1, [r3, #0]
 8000632:	48ad      	ldr	r0, [pc, #692]	; (80008e8 <runBlockOut+0x614>)
 8000634:	4613      	mov	r3, r2
 8000636:	009b      	lsls	r3, r3, #2
 8000638:	4413      	add	r3, r2
 800063a:	009b      	lsls	r3, r3, #2
 800063c:	4403      	add	r3, r0
 800063e:	3308      	adds	r3, #8
 8000640:	6019      	str	r1, [r3, #0]
					break;
 8000642:	e000      	b.n	8000646 <runBlockOut+0x372>
					default:
					break;
 8000644:	bf00      	nop
			for (uint8_t i = 0; i < SIZE_TIPO_PIEZA; i++){
 8000646:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800064a:	3301      	adds	r3, #1
 800064c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000650:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000654:	2b0a      	cmp	r3, #10
 8000656:	f67f af6f 	bls.w	8000538 <runBlockOut+0x264>
				} //fin switch pieza[i].nombre
			} //fin for i
			
			for (uint8_t k = 0; k < 8; k++){
 800065a:	2300      	movs	r3, #0
 800065c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8000660:	e01b      	b.n	800069a <runBlockOut+0x3c6>
				for (uint8_t j = 0; j < 8; j++){
 8000662:	2300      	movs	r3, #0
 8000664:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8000668:	e00e      	b.n	8000688 <runBlockOut+0x3b4>
//					if (k == 0){
//						ocupacion[k][j] =0xFE;
//					}else{
//						ocupacion[k][j] =0;
//					}
					ocupacion[k][j] = 0;
 800066a:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 800066e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000672:	49a1      	ldr	r1, [pc, #644]	; (80008f8 <runBlockOut+0x624>)
 8000674:	00d2      	lsls	r2, r2, #3
 8000676:	440a      	add	r2, r1
 8000678:	4413      	add	r3, r2
 800067a:	2200      	movs	r2, #0
 800067c:	701a      	strb	r2, [r3, #0]
				for (uint8_t j = 0; j < 8; j++){
 800067e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000682:	3301      	adds	r3, #1
 8000684:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8000688:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800068c:	2b07      	cmp	r3, #7
 800068e:	d9ec      	bls.n	800066a <runBlockOut+0x396>
			for (uint8_t k = 0; k < 8; k++){
 8000690:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000694:	3301      	adds	r3, #1
 8000696:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 800069a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800069e:	2b07      	cmp	r3, #7
 80006a0:	d9df      	bls.n	8000662 <runBlockOut+0x38e>
				} //end for j
			} //end for k

			flag_timeoutCaer = 0;
 80006a2:	4b96      	ldr	r3, [pc, #600]	; (80008fc <runBlockOut+0x628>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	701a      	strb	r2, [r3, #0]

			estatus_juego = CHECK_PIEZA;
 80006a8:	4b95      	ldr	r3, [pc, #596]	; (8000900 <runBlockOut+0x62c>)
 80006aa:	2202      	movs	r2, #2
 80006ac:	701a      	strb	r2, [r3, #0]
		break;
 80006ae:	f001 bf68 	b.w	8002582 <runBlockOut+0x22ae>
		case CHECK_PIEZA:
			if (!flag_pieza){ //si no hay pieza...
 80006b2:	4b94      	ldr	r3, [pc, #592]	; (8000904 <runBlockOut+0x630>)
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	f040 8181 	bne.w	80009be <runBlockOut+0x6ea>
				srand(randomTimer);
 80006bc:	4b92      	ldr	r3, [pc, #584]	; (8000908 <runBlockOut+0x634>)
 80006be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80006c2:	4613      	mov	r3, r2
 80006c4:	4618      	mov	r0, r3
 80006c6:	f008 f839 	bl	800873c <srand>
				index_pieza = 1 + (rand() % PIEZA_S_GRANDE);
 80006ca:	f008 f865 	bl	8008798 <rand>
 80006ce:	4602      	mov	r2, r0
 80006d0:	4b8e      	ldr	r3, [pc, #568]	; (800090c <runBlockOut+0x638>)
 80006d2:	fb83 1302 	smull	r1, r3, r3, r2
 80006d6:	1099      	asrs	r1, r3, #2
 80006d8:	17d3      	asrs	r3, r2, #31
 80006da:	1ac9      	subs	r1, r1, r3
 80006dc:	460b      	mov	r3, r1
 80006de:	009b      	lsls	r3, r3, #2
 80006e0:	440b      	add	r3, r1
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	1ad1      	subs	r1, r2, r3
 80006e6:	b2cb      	uxtb	r3, r1
 80006e8:	3301      	adds	r3, #1
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	b25a      	sxtb	r2, r3
 80006ee:	4b88      	ldr	r3, [pc, #544]	; (8000910 <runBlockOut+0x63c>)
 80006f0:	701a      	strb	r2, [r3, #0]
//				index_pieza = 4;
				// NOTA: coordenandas de la matriz: matriz[y][z] |=  (0x01 << x);

				//crea la pieza
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80006f2:	2300      	movs	r3, #0
 80006f4:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 80006f8:	e061      	b.n	80007be <runBlockOut+0x4ea>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80006fa:	2300      	movs	r3, #0
 80006fc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8000700:	e046      	b.n	8000790 <runBlockOut+0x4bc>

						if (k == 1){
 8000702:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 8000706:	2b01      	cmp	r3, #1
 8000708:	d125      	bne.n	8000756 <runBlockOut+0x482>
							pieza[index_pieza].matriz[k][j] = pieza[index_pieza].dibujo[j];
 800070a:	4b81      	ldr	r3, [pc, #516]	; (8000910 <runBlockOut+0x63c>)
 800070c:	f993 3000 	ldrsb.w	r3, [r3]
 8000710:	4619      	mov	r1, r3
 8000712:	4a75      	ldr	r2, [pc, #468]	; (80008e8 <runBlockOut+0x614>)
 8000714:	460b      	mov	r3, r1
 8000716:	009b      	lsls	r3, r3, #2
 8000718:	440b      	add	r3, r1
 800071a:	009b      	lsls	r3, r3, #2
 800071c:	4413      	add	r3, r2
 800071e:	330c      	adds	r3, #12
 8000720:	681a      	ldr	r2, [r3, #0]
 8000722:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 8000726:	441a      	add	r2, r3
 8000728:	4b79      	ldr	r3, [pc, #484]	; (8000910 <runBlockOut+0x63c>)
 800072a:	f993 3000 	ldrsb.w	r3, [r3]
 800072e:	4618      	mov	r0, r3
 8000730:	496d      	ldr	r1, [pc, #436]	; (80008e8 <runBlockOut+0x614>)
 8000732:	4603      	mov	r3, r0
 8000734:	009b      	lsls	r3, r3, #2
 8000736:	4403      	add	r3, r0
 8000738:	009b      	lsls	r3, r3, #2
 800073a:	440b      	add	r3, r1
 800073c:	3304      	adds	r3, #4
 800073e:	6819      	ldr	r1, [r3, #0]
 8000740:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 8000744:	009b      	lsls	r3, r3, #2
 8000746:	440b      	add	r3, r1
 8000748:	6819      	ldr	r1, [r3, #0]
 800074a:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 800074e:	440b      	add	r3, r1
 8000750:	7812      	ldrb	r2, [r2, #0]
 8000752:	701a      	strb	r2, [r3, #0]
 8000754:	e015      	b.n	8000782 <runBlockOut+0x4ae>
						}else{
							pieza[index_pieza].matriz[k][j] = 0;
 8000756:	4b6e      	ldr	r3, [pc, #440]	; (8000910 <runBlockOut+0x63c>)
 8000758:	f993 3000 	ldrsb.w	r3, [r3]
 800075c:	4619      	mov	r1, r3
 800075e:	4a62      	ldr	r2, [pc, #392]	; (80008e8 <runBlockOut+0x614>)
 8000760:	460b      	mov	r3, r1
 8000762:	009b      	lsls	r3, r3, #2
 8000764:	440b      	add	r3, r1
 8000766:	009b      	lsls	r3, r3, #2
 8000768:	4413      	add	r3, r2
 800076a:	3304      	adds	r3, #4
 800076c:	681a      	ldr	r2, [r3, #0]
 800076e:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 8000772:	009b      	lsls	r3, r3, #2
 8000774:	4413      	add	r3, r2
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 800077c:	4413      	add	r3, r2
 800077e:	2200      	movs	r2, #0
 8000780:	701a      	strb	r2, [r3, #0]
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000782:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 8000786:	b2db      	uxtb	r3, r3
 8000788:	3301      	adds	r3, #1
 800078a:	b2db      	uxtb	r3, r3
 800078c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8000790:	f997 2043 	ldrsb.w	r2, [r7, #67]	; 0x43
 8000794:	4b5e      	ldr	r3, [pc, #376]	; (8000910 <runBlockOut+0x63c>)
 8000796:	f993 3000 	ldrsb.w	r3, [r3]
 800079a:	4618      	mov	r0, r3
 800079c:	4952      	ldr	r1, [pc, #328]	; (80008e8 <runBlockOut+0x614>)
 800079e:	4603      	mov	r3, r0
 80007a0:	009b      	lsls	r3, r3, #2
 80007a2:	4403      	add	r3, r0
 80007a4:	009b      	lsls	r3, r3, #2
 80007a6:	440b      	add	r3, r1
 80007a8:	3301      	adds	r3, #1
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	429a      	cmp	r2, r3
 80007ae:	dba8      	blt.n	8000702 <runBlockOut+0x42e>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80007b0:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 80007b4:	b2db      	uxtb	r3, r3
 80007b6:	3301      	adds	r3, #1
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 80007be:	f997 2044 	ldrsb.w	r2, [r7, #68]	; 0x44
 80007c2:	4b53      	ldr	r3, [pc, #332]	; (8000910 <runBlockOut+0x63c>)
 80007c4:	f993 3000 	ldrsb.w	r3, [r3]
 80007c8:	4618      	mov	r0, r3
 80007ca:	4947      	ldr	r1, [pc, #284]	; (80008e8 <runBlockOut+0x614>)
 80007cc:	4603      	mov	r3, r0
 80007ce:	009b      	lsls	r3, r3, #2
 80007d0:	4403      	add	r3, r0
 80007d2:	009b      	lsls	r3, r3, #2
 80007d4:	440b      	add	r3, r1
 80007d6:	3301      	adds	r3, #1
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	429a      	cmp	r2, r3
 80007dc:	db8d      	blt.n	80006fa <runBlockOut+0x426>
						}
					} //end for j
				} //end for ja

				//posicion inicial de la pieza (desde la esquina 0,0,0 de la pieza)
				index_pieza = 4;
 80007de:	4b4c      	ldr	r3, [pc, #304]	; (8000910 <runBlockOut+0x63c>)
 80007e0:	2204      	movs	r2, #4
 80007e2:	701a      	strb	r2, [r3, #0]
				pos_piezaX = (8 - pieza[index_pieza].lado) >> 1;
 80007e4:	4b4a      	ldr	r3, [pc, #296]	; (8000910 <runBlockOut+0x63c>)
 80007e6:	f993 3000 	ldrsb.w	r3, [r3]
 80007ea:	4619      	mov	r1, r3
 80007ec:	4a3e      	ldr	r2, [pc, #248]	; (80008e8 <runBlockOut+0x614>)
 80007ee:	460b      	mov	r3, r1
 80007f0:	009b      	lsls	r3, r3, #2
 80007f2:	440b      	add	r3, r1
 80007f4:	009b      	lsls	r3, r3, #2
 80007f6:	4413      	add	r3, r2
 80007f8:	3301      	adds	r3, #1
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	f1c3 0308 	rsb	r3, r3, #8
 8000800:	105b      	asrs	r3, r3, #1
 8000802:	b25a      	sxtb	r2, r3
 8000804:	4b43      	ldr	r3, [pc, #268]	; (8000914 <runBlockOut+0x640>)
 8000806:	701a      	strb	r2, [r3, #0]
				pos_piezaY = (8 - pieza[index_pieza].lado) >> 1;
 8000808:	4b41      	ldr	r3, [pc, #260]	; (8000910 <runBlockOut+0x63c>)
 800080a:	f993 3000 	ldrsb.w	r3, [r3]
 800080e:	4619      	mov	r1, r3
 8000810:	4a35      	ldr	r2, [pc, #212]	; (80008e8 <runBlockOut+0x614>)
 8000812:	460b      	mov	r3, r1
 8000814:	009b      	lsls	r3, r3, #2
 8000816:	440b      	add	r3, r1
 8000818:	009b      	lsls	r3, r3, #2
 800081a:	4413      	add	r3, r2
 800081c:	3301      	adds	r3, #1
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	f1c3 0308 	rsb	r3, r3, #8
 8000824:	105b      	asrs	r3, r3, #1
 8000826:	b25a      	sxtb	r2, r3
 8000828:	4b3b      	ldr	r3, [pc, #236]	; (8000918 <runBlockOut+0x644>)
 800082a:	701a      	strb	r2, [r3, #0]
				pos_piezaZ = 6;
 800082c:	4b3b      	ldr	r3, [pc, #236]	; (800091c <runBlockOut+0x648>)
 800082e:	2206      	movs	r2, #6
 8000830:	701a      	strb	r2, [r3, #0]
//							} //end if (pieza[index_pieza]...
//						} //end for z
//					} //end for za
//				} //end for x

				flag_updateJuego = 1;
 8000832:	4b3b      	ldr	r3, [pc, #236]	; (8000920 <runBlockOut+0x64c>)
 8000834:	2201      	movs	r2, #1
 8000836:	701a      	strb	r2, [r3, #0]

				//comprueba ocupación
				for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000838:	2300      	movs	r3, #0
 800083a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800083e:	e0aa      	b.n	8000996 <runBlockOut+0x6c2>
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000840:	2300      	movs	r3, #0
 8000842:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 8000846:	e08e      	b.n	8000966 <runBlockOut+0x692>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000848:	2300      	movs	r3, #0
 800084a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
 800084e:	e072      	b.n	8000936 <runBlockOut+0x662>
							if (pieza[index_pieza].matriz[k][j] & (0b1 << i)){
 8000850:	4b2f      	ldr	r3, [pc, #188]	; (8000910 <runBlockOut+0x63c>)
 8000852:	f993 3000 	ldrsb.w	r3, [r3]
 8000856:	4619      	mov	r1, r3
 8000858:	4a23      	ldr	r2, [pc, #140]	; (80008e8 <runBlockOut+0x614>)
 800085a:	460b      	mov	r3, r1
 800085c:	009b      	lsls	r3, r3, #2
 800085e:	440b      	add	r3, r1
 8000860:	009b      	lsls	r3, r3, #2
 8000862:	4413      	add	r3, r2
 8000864:	3304      	adds	r3, #4
 8000866:	681a      	ldr	r2, [r3, #0]
 8000868:	f997 3041 	ldrsb.w	r3, [r7, #65]	; 0x41
 800086c:	009b      	lsls	r3, r3, #2
 800086e:	4413      	add	r3, r2
 8000870:	681a      	ldr	r2, [r3, #0]
 8000872:	f997 3040 	ldrsb.w	r3, [r7, #64]	; 0x40
 8000876:	4413      	add	r3, r2
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	461a      	mov	r2, r3
 800087c:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 8000880:	fa42 f303 	asr.w	r3, r2, r3
 8000884:	f003 0301 	and.w	r3, r3, #1
 8000888:	2b00      	cmp	r3, #0
 800088a:	d04d      	beq.n	8000928 <runBlockOut+0x654>
								if ( ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )){
 800088c:	f997 3041 	ldrsb.w	r3, [r7, #65]	; 0x41
 8000890:	4a22      	ldr	r2, [pc, #136]	; (800091c <runBlockOut+0x648>)
 8000892:	f992 2000 	ldrsb.w	r2, [r2]
 8000896:	441a      	add	r2, r3
 8000898:	f997 3040 	ldrsb.w	r3, [r7, #64]	; 0x40
 800089c:	491e      	ldr	r1, [pc, #120]	; (8000918 <runBlockOut+0x644>)
 800089e:	f991 1000 	ldrsb.w	r1, [r1]
 80008a2:	440b      	add	r3, r1
 80008a4:	4914      	ldr	r1, [pc, #80]	; (80008f8 <runBlockOut+0x624>)
 80008a6:	00d2      	lsls	r2, r2, #3
 80008a8:	440a      	add	r2, r1
 80008aa:	4413      	add	r3, r2
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	4619      	mov	r1, r3
 80008b0:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 80008b4:	4a17      	ldr	r2, [pc, #92]	; (8000914 <runBlockOut+0x640>)
 80008b6:	f992 2000 	ldrsb.w	r2, [r2]
 80008ba:	4413      	add	r3, r2
 80008bc:	fa41 f303 	asr.w	r3, r1, r3
 80008c0:	f003 0301 	and.w	r3, r3, #1
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d02f      	beq.n	8000928 <runBlockOut+0x654>
									//GAME OVER
									flag_gameOver = 1;
 80008c8:	4b16      	ldr	r3, [pc, #88]	; (8000924 <runBlockOut+0x650>)
 80008ca:	2201      	movs	r2, #1
 80008cc:	701a      	strb	r2, [r3, #0]
									i = 10;
 80008ce:	230a      	movs	r3, #10
 80008d0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
									j = 10;
 80008d4:	230a      	movs	r3, #10
 80008d6:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
									k = 10;
 80008da:	230a      	movs	r3, #10
 80008dc:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
									break; //sale del for o del case??
 80008e0:	e03a      	b.n	8000958 <runBlockOut+0x684>
 80008e2:	bf00      	nop
 80008e4:	200002ec 	.word	0x200002ec
 80008e8:	20000028 	.word	0x20000028
 80008ec:	200002f8 	.word	0x200002f8
 80008f0:	200002f0 	.word	0x200002f0
 80008f4:	200002fc 	.word	0x200002fc
 80008f8:	200002a8 	.word	0x200002a8
 80008fc:	2000029a 	.word	0x2000029a
 8000900:	2000029e 	.word	0x2000029e
 8000904:	20000298 	.word	0x20000298
 8000908:	200003a8 	.word	0x200003a8
 800090c:	66666667 	.word	0x66666667
 8000910:	2000029f 	.word	0x2000029f
 8000914:	200002a0 	.word	0x200002a0
 8000918:	200002a1 	.word	0x200002a1
 800091c:	200002a2 	.word	0x200002a2
 8000920:	2000029d 	.word	0x2000029d
 8000924:	2000029c 	.word	0x2000029c
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000928:	f997 3040 	ldrsb.w	r3, [r7, #64]	; 0x40
 800092c:	b2db      	uxtb	r3, r3
 800092e:	3301      	adds	r3, #1
 8000930:	b2db      	uxtb	r3, r3
 8000932:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
 8000936:	f997 2040 	ldrsb.w	r2, [r7, #64]	; 0x40
 800093a:	4bac      	ldr	r3, [pc, #688]	; (8000bec <runBlockOut+0x918>)
 800093c:	f993 3000 	ldrsb.w	r3, [r3]
 8000940:	4618      	mov	r0, r3
 8000942:	49ab      	ldr	r1, [pc, #684]	; (8000bf0 <runBlockOut+0x91c>)
 8000944:	4603      	mov	r3, r0
 8000946:	009b      	lsls	r3, r3, #2
 8000948:	4403      	add	r3, r0
 800094a:	009b      	lsls	r3, r3, #2
 800094c:	440b      	add	r3, r1
 800094e:	3301      	adds	r3, #1
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	429a      	cmp	r2, r3
 8000954:	f6ff af7c 	blt.w	8000850 <runBlockOut+0x57c>
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000958:	f997 3041 	ldrsb.w	r3, [r7, #65]	; 0x41
 800095c:	b2db      	uxtb	r3, r3
 800095e:	3301      	adds	r3, #1
 8000960:	b2db      	uxtb	r3, r3
 8000962:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 8000966:	f997 2041 	ldrsb.w	r2, [r7, #65]	; 0x41
 800096a:	4ba0      	ldr	r3, [pc, #640]	; (8000bec <runBlockOut+0x918>)
 800096c:	f993 3000 	ldrsb.w	r3, [r3]
 8000970:	4618      	mov	r0, r3
 8000972:	499f      	ldr	r1, [pc, #636]	; (8000bf0 <runBlockOut+0x91c>)
 8000974:	4603      	mov	r3, r0
 8000976:	009b      	lsls	r3, r3, #2
 8000978:	4403      	add	r3, r0
 800097a:	009b      	lsls	r3, r3, #2
 800097c:	440b      	add	r3, r1
 800097e:	3301      	adds	r3, #1
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	429a      	cmp	r2, r3
 8000984:	f6ff af60 	blt.w	8000848 <runBlockOut+0x574>
				for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000988:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 800098c:	b2db      	uxtb	r3, r3
 800098e:	3301      	adds	r3, #1
 8000990:	b2db      	uxtb	r3, r3
 8000992:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8000996:	f997 2042 	ldrsb.w	r2, [r7, #66]	; 0x42
 800099a:	4b94      	ldr	r3, [pc, #592]	; (8000bec <runBlockOut+0x918>)
 800099c:	f993 3000 	ldrsb.w	r3, [r3]
 80009a0:	4618      	mov	r0, r3
 80009a2:	4993      	ldr	r1, [pc, #588]	; (8000bf0 <runBlockOut+0x91c>)
 80009a4:	4603      	mov	r3, r0
 80009a6:	009b      	lsls	r3, r3, #2
 80009a8:	4403      	add	r3, r0
 80009aa:	009b      	lsls	r3, r3, #2
 80009ac:	440b      	add	r3, r1
 80009ae:	3301      	adds	r3, #1
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	429a      	cmp	r2, r3
 80009b4:	f6ff af44 	blt.w	8000840 <runBlockOut+0x56c>
							} //end if pieza
						} //end for y
					} //end for z
				} //end for x

				flag_pieza = 1;
 80009b8:	4b8e      	ldr	r3, [pc, #568]	; (8000bf4 <runBlockOut+0x920>)
 80009ba:	2201      	movs	r2, #1
 80009bc:	701a      	strb	r2, [r3, #0]

			} //end if !flag_pieza


			if (flag_gameOver != 0){
 80009be:	4b8e      	ldr	r3, [pc, #568]	; (8000bf8 <runBlockOut+0x924>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d034      	beq.n	8000a30 <runBlockOut+0x75c>
				flag_pieza = 0;
 80009c6:	4b8b      	ldr	r3, [pc, #556]	; (8000bf4 <runBlockOut+0x920>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	701a      	strb	r2, [r3, #0]
				flag_updateJuego = 0;
 80009cc:	4b8b      	ldr	r3, [pc, #556]	; (8000bfc <runBlockOut+0x928>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	701a      	strb	r2, [r3, #0]
				flag_gameOver = 0;
 80009d2:	4b89      	ldr	r3, [pc, #548]	; (8000bf8 <runBlockOut+0x924>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	701a      	strb	r2, [r3, #0]
				entradaJoystick = 0;
 80009d8:	4b89      	ldr	r3, [pc, #548]	; (8000c00 <runBlockOut+0x92c>)
 80009da:	2200      	movs	r2, #0
 80009dc:	701a      	strb	r2, [r3, #0]

				//limpia el cubo
				for (uint8_t k = 0; k < 8; k++){
 80009de:	2300      	movs	r3, #0
 80009e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80009e4:	e01b      	b.n	8000a1e <runBlockOut+0x74a>
					for (uint8_t j = 0; j < 8; j++){
 80009e6:	2300      	movs	r3, #0
 80009e8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80009ec:	e00e      	b.n	8000a0c <runBlockOut+0x738>
						cube[k][j] =0;
 80009ee:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80009f2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80009f6:	4983      	ldr	r1, [pc, #524]	; (8000c04 <runBlockOut+0x930>)
 80009f8:	00d2      	lsls	r2, r2, #3
 80009fa:	440a      	add	r2, r1
 80009fc:	4413      	add	r3, r2
 80009fe:	2200      	movs	r2, #0
 8000a00:	701a      	strb	r2, [r3, #0]
					for (uint8_t j = 0; j < 8; j++){
 8000a02:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000a06:	3301      	adds	r3, #1
 8000a08:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8000a0c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000a10:	2b07      	cmp	r3, #7
 8000a12:	d9ec      	bls.n	80009ee <runBlockOut+0x71a>
				for (uint8_t k = 0; k < 8; k++){
 8000a14:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000a18:	3301      	adds	r3, #1
 8000a1a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000a1e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000a22:	2b07      	cmp	r3, #7
 8000a24:	d9df      	bls.n	80009e6 <runBlockOut+0x712>
					} //end for j
				} //end for k

				estatus_juego = JUEGO_IDLE;
 8000a26:	4b78      	ldr	r3, [pc, #480]	; (8000c08 <runBlockOut+0x934>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	701a      	strb	r2, [r3, #0]
				break;
 8000a2c:	f001 bda9 	b.w	8002582 <runBlockOut+0x22ae>
			} //end if flag_gameOver


			estatus_juego = CHECK_MOV_GIROS;
 8000a30:	4b75      	ldr	r3, [pc, #468]	; (8000c08 <runBlockOut+0x934>)
 8000a32:	2203      	movs	r2, #3
 8000a34:	701a      	strb	r2, [r3, #0]
		break;
 8000a36:	f001 bda4 	b.w	8002582 <runBlockOut+0x22ae>
		case CHECK_MOV_GIROS:
			switch (entradaJoystick){
 8000a3a:	4b71      	ldr	r3, [pc, #452]	; (8000c00 <runBlockOut+0x92c>)
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	2b34      	cmp	r3, #52	; 0x34
 8000a40:	dc3e      	bgt.n	8000ac0 <runBlockOut+0x7ec>
 8000a42:	2b31      	cmp	r3, #49	; 0x31
 8000a44:	da2c      	bge.n	8000aa0 <runBlockOut+0x7cc>

				break;
				case '4': // cae la pieza
					flag_fuerzaCaida = 1;
				default:
				break;
 8000a46:	f001 babc 	b.w	8001fc2 <runBlockOut+0x1cee>
 8000a4a:	3b64      	subs	r3, #100	; 0x64
 8000a4c:	2b11      	cmp	r3, #17
 8000a4e:	f201 82b8 	bhi.w	8001fc2 <runBlockOut+0x1cee>
 8000a52:	a201      	add	r2, pc, #4	; (adr r2, 8000a58 <runBlockOut+0x784>)
 8000a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a58:	08000cb1 	.word	0x08000cb1
 8000a5c:	08001fc3 	.word	0x08001fc3
 8000a60:	08001fc3 	.word	0x08001fc3
 8000a64:	08001fc3 	.word	0x08001fc3
 8000a68:	08001fc3 	.word	0x08001fc3
 8000a6c:	08001fc3 	.word	0x08001fc3
 8000a70:	08001fc3 	.word	0x08001fc3
 8000a74:	08001fc3 	.word	0x08001fc3
 8000a78:	08000e63 	.word	0x08000e63
 8000a7c:	08001fc3 	.word	0x08001fc3
 8000a80:	08001fc3 	.word	0x08001fc3
 8000a84:	08001fc3 	.word	0x08001fc3
 8000a88:	08001fc3 	.word	0x08001fc3
 8000a8c:	08001fc3 	.word	0x08001fc3
 8000a90:	08001031 	.word	0x08001031
 8000a94:	08001fc3 	.word	0x08001fc3
 8000a98:	08001fc3 	.word	0x08001fc3
 8000a9c:	08000acf 	.word	0x08000acf
 8000aa0:	3b31      	subs	r3, #49	; 0x31
 8000aa2:	2b03      	cmp	r3, #3
 8000aa4:	f201 828d 	bhi.w	8001fc2 <runBlockOut+0x1cee>
 8000aa8:	a201      	add	r2, pc, #4	; (adr r2, 8000ab0 <runBlockOut+0x7dc>)
 8000aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aae:	bf00      	nop
 8000ab0:	080011e3 	.word	0x080011e3
 8000ab4:	08001689 	.word	0x08001689
 8000ab8:	08001b5b 	.word	0x08001b5b
 8000abc:	08001fbd 	.word	0x08001fbd
 8000ac0:	2b75      	cmp	r3, #117	; 0x75
 8000ac2:	f301 827e 	bgt.w	8001fc2 <runBlockOut+0x1cee>
 8000ac6:	2b64      	cmp	r3, #100	; 0x64
 8000ac8:	dabf      	bge.n	8000a4a <runBlockOut+0x776>
 8000aca:	f001 ba7a 	b.w	8001fc2 <runBlockOut+0x1cee>
					if (pos_piezaY < 7){
 8000ace:	4b4f      	ldr	r3, [pc, #316]	; (8000c0c <runBlockOut+0x938>)
 8000ad0:	f993 3000 	ldrsb.w	r3, [r3]
 8000ad4:	2b06      	cmp	r3, #6
 8000ad6:	f301 8276 	bgt.w	8001fc6 <runBlockOut+0x1cf2>
						pos_piezaY++;
 8000ada:	4b4c      	ldr	r3, [pc, #304]	; (8000c0c <runBlockOut+0x938>)
 8000adc:	f993 3000 	ldrsb.w	r3, [r3]
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	b25a      	sxtb	r2, r3
 8000ae8:	4b48      	ldr	r3, [pc, #288]	; (8000c0c <runBlockOut+0x938>)
 8000aea:	701a      	strb	r2, [r3, #0]
						flag_updateJuego = 1;
 8000aec:	4b43      	ldr	r3, [pc, #268]	; (8000bfc <runBlockOut+0x928>)
 8000aee:	2201      	movs	r2, #1
 8000af0:	701a      	strb	r2, [r3, #0]
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000af2:	2300      	movs	r3, #0
 8000af4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8000af8:	e0c7      	b.n	8000c8a <runBlockOut+0x9b6>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000afa:	2300      	movs	r3, #0
 8000afc:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8000b00:	e0ab      	b.n	8000c5a <runBlockOut+0x986>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000b02:	2300      	movs	r3, #0
 8000b04:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8000b08:	e08f      	b.n	8000c2a <runBlockOut+0x956>
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 8000b0a:	4b38      	ldr	r3, [pc, #224]	; (8000bec <runBlockOut+0x918>)
 8000b0c:	f993 3000 	ldrsb.w	r3, [r3]
 8000b10:	4619      	mov	r1, r3
 8000b12:	4a37      	ldr	r2, [pc, #220]	; (8000bf0 <runBlockOut+0x91c>)
 8000b14:	460b      	mov	r3, r1
 8000b16:	009b      	lsls	r3, r3, #2
 8000b18:	440b      	add	r3, r1
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	4413      	add	r3, r2
 8000b1e:	3304      	adds	r3, #4
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	f997 303c 	ldrsb.w	r3, [r7, #60]	; 0x3c
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	4413      	add	r3, r2
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8000b30:	4413      	add	r3, r2
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	461a      	mov	r2, r3
 8000b36:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 8000b3a:	fa42 f303 	asr.w	r3, r2, r3
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d06a      	beq.n	8000c1c <runBlockOut+0x948>
										if (j + pos_piezaY > 7){ //pregunta si la pieza se salió del cubo
 8000b46:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8000b4a:	4a30      	ldr	r2, [pc, #192]	; (8000c0c <runBlockOut+0x938>)
 8000b4c:	f992 2000 	ldrsb.w	r2, [r2]
 8000b50:	4413      	add	r3, r2
 8000b52:	2b07      	cmp	r3, #7
 8000b54:	dd15      	ble.n	8000b82 <runBlockOut+0x8ae>
											pos_piezaY--;
 8000b56:	4b2d      	ldr	r3, [pc, #180]	; (8000c0c <runBlockOut+0x938>)
 8000b58:	f993 3000 	ldrsb.w	r3, [r3]
 8000b5c:	b2db      	uxtb	r3, r3
 8000b5e:	3b01      	subs	r3, #1
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	b25a      	sxtb	r2, r3
 8000b64:	4b29      	ldr	r3, [pc, #164]	; (8000c0c <runBlockOut+0x938>)
 8000b66:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000b68:	4b24      	ldr	r3, [pc, #144]	; (8000bfc <runBlockOut+0x928>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000b6e:	230a      	movs	r3, #10
 8000b70:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
											j = 10;
 8000b74:	230a      	movs	r3, #10
 8000b76:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
											k = 10;
 8000b7a:	230a      	movs	r3, #10
 8000b7c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
											break; //sale del for o del case??
 8000b80:	e064      	b.n	8000c4c <runBlockOut+0x978>
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) ))){ //pregunta si la pieza está en una celda ocupada
 8000b82:	f997 303c 	ldrsb.w	r3, [r7, #60]	; 0x3c
 8000b86:	4a22      	ldr	r2, [pc, #136]	; (8000c10 <runBlockOut+0x93c>)
 8000b88:	f992 2000 	ldrsb.w	r2, [r2]
 8000b8c:	441a      	add	r2, r3
 8000b8e:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8000b92:	491e      	ldr	r1, [pc, #120]	; (8000c0c <runBlockOut+0x938>)
 8000b94:	f991 1000 	ldrsb.w	r1, [r1]
 8000b98:	440b      	add	r3, r1
 8000b9a:	491e      	ldr	r1, [pc, #120]	; (8000c14 <runBlockOut+0x940>)
 8000b9c:	00d2      	lsls	r2, r2, #3
 8000b9e:	440a      	add	r2, r1
 8000ba0:	4413      	add	r3, r2
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 8000baa:	4a1b      	ldr	r2, [pc, #108]	; (8000c18 <runBlockOut+0x944>)
 8000bac:	f992 2000 	ldrsb.w	r2, [r2]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	fa41 f303 	asr.w	r3, r1, r3
 8000bb6:	f003 0301 	and.w	r3, r3, #1
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d02e      	beq.n	8000c1c <runBlockOut+0x948>
											pos_piezaY--;
 8000bbe:	4b13      	ldr	r3, [pc, #76]	; (8000c0c <runBlockOut+0x938>)
 8000bc0:	f993 3000 	ldrsb.w	r3, [r3]
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	3b01      	subs	r3, #1
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	b25a      	sxtb	r2, r3
 8000bcc:	4b0f      	ldr	r3, [pc, #60]	; (8000c0c <runBlockOut+0x938>)
 8000bce:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000bd0:	4b0a      	ldr	r3, [pc, #40]	; (8000bfc <runBlockOut+0x928>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000bd6:	230a      	movs	r3, #10
 8000bd8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
											j = 10;
 8000bdc:	230a      	movs	r3, #10
 8000bde:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
											k = 10;
 8000be2:	230a      	movs	r3, #10
 8000be4:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
											break; //sale del for o del case??
 8000be8:	e030      	b.n	8000c4c <runBlockOut+0x978>
 8000bea:	bf00      	nop
 8000bec:	2000029f 	.word	0x2000029f
 8000bf0:	20000028 	.word	0x20000028
 8000bf4:	20000298 	.word	0x20000298
 8000bf8:	2000029c 	.word	0x2000029c
 8000bfc:	2000029d 	.word	0x2000029d
 8000c00:	200002a3 	.word	0x200002a3
 8000c04:	20000354 	.word	0x20000354
 8000c08:	2000029e 	.word	0x2000029e
 8000c0c:	200002a1 	.word	0x200002a1
 8000c10:	200002a2 	.word	0x200002a2
 8000c14:	200002a8 	.word	0x200002a8
 8000c18:	200002a0 	.word	0x200002a0
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000c1c:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	3301      	adds	r3, #1
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8000c2a:	f997 203b 	ldrsb.w	r2, [r7, #59]	; 0x3b
 8000c2e:	4bba      	ldr	r3, [pc, #744]	; (8000f18 <runBlockOut+0xc44>)
 8000c30:	f993 3000 	ldrsb.w	r3, [r3]
 8000c34:	4618      	mov	r0, r3
 8000c36:	49b9      	ldr	r1, [pc, #740]	; (8000f1c <runBlockOut+0xc48>)
 8000c38:	4603      	mov	r3, r0
 8000c3a:	009b      	lsls	r3, r3, #2
 8000c3c:	4403      	add	r3, r0
 8000c3e:	009b      	lsls	r3, r3, #2
 8000c40:	440b      	add	r3, r1
 8000c42:	3301      	adds	r3, #1
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	429a      	cmp	r2, r3
 8000c48:	f6ff af5f 	blt.w	8000b0a <runBlockOut+0x836>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000c4c:	f997 303c 	ldrsb.w	r3, [r7, #60]	; 0x3c
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	3301      	adds	r3, #1
 8000c54:	b2db      	uxtb	r3, r3
 8000c56:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8000c5a:	f997 203c 	ldrsb.w	r2, [r7, #60]	; 0x3c
 8000c5e:	4bae      	ldr	r3, [pc, #696]	; (8000f18 <runBlockOut+0xc44>)
 8000c60:	f993 3000 	ldrsb.w	r3, [r3]
 8000c64:	4618      	mov	r0, r3
 8000c66:	49ad      	ldr	r1, [pc, #692]	; (8000f1c <runBlockOut+0xc48>)
 8000c68:	4603      	mov	r3, r0
 8000c6a:	009b      	lsls	r3, r3, #2
 8000c6c:	4403      	add	r3, r0
 8000c6e:	009b      	lsls	r3, r3, #2
 8000c70:	440b      	add	r3, r1
 8000c72:	3301      	adds	r3, #1
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	429a      	cmp	r2, r3
 8000c78:	f6ff af43 	blt.w	8000b02 <runBlockOut+0x82e>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000c7c:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	3301      	adds	r3, #1
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8000c8a:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 8000c8e:	4ba2      	ldr	r3, [pc, #648]	; (8000f18 <runBlockOut+0xc44>)
 8000c90:	f993 3000 	ldrsb.w	r3, [r3]
 8000c94:	4618      	mov	r0, r3
 8000c96:	49a1      	ldr	r1, [pc, #644]	; (8000f1c <runBlockOut+0xc48>)
 8000c98:	4603      	mov	r3, r0
 8000c9a:	009b      	lsls	r3, r3, #2
 8000c9c:	4403      	add	r3, r0
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	440b      	add	r3, r1
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	f6ff af27 	blt.w	8000afa <runBlockOut+0x826>
				break;
 8000cac:	f001 b98b 	b.w	8001fc6 <runBlockOut+0x1cf2>
					if (pos_piezaY > -2){
 8000cb0:	4b9b      	ldr	r3, [pc, #620]	; (8000f20 <runBlockOut+0xc4c>)
 8000cb2:	f993 3000 	ldrsb.w	r3, [r3]
 8000cb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000cba:	f2c1 8186 	blt.w	8001fca <runBlockOut+0x1cf6>
						pos_piezaY--;
 8000cbe:	4b98      	ldr	r3, [pc, #608]	; (8000f20 <runBlockOut+0xc4c>)
 8000cc0:	f993 3000 	ldrsb.w	r3, [r3]
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	3b01      	subs	r3, #1
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	b25a      	sxtb	r2, r3
 8000ccc:	4b94      	ldr	r3, [pc, #592]	; (8000f20 <runBlockOut+0xc4c>)
 8000cce:	701a      	strb	r2, [r3, #0]
						flag_updateJuego = 1;
 8000cd0:	4b94      	ldr	r3, [pc, #592]	; (8000f24 <runBlockOut+0xc50>)
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	701a      	strb	r2, [r3, #0]
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8000cdc:	e0ae      	b.n	8000e3c <runBlockOut+0xb68>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000cde:	2300      	movs	r3, #0
 8000ce0:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8000ce4:	e092      	b.n	8000e0c <runBlockOut+0xb38>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8000cec:	e076      	b.n	8000ddc <runBlockOut+0xb08>
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 8000cee:	4b8a      	ldr	r3, [pc, #552]	; (8000f18 <runBlockOut+0xc44>)
 8000cf0:	f993 3000 	ldrsb.w	r3, [r3]
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4a89      	ldr	r2, [pc, #548]	; (8000f1c <runBlockOut+0xc48>)
 8000cf8:	460b      	mov	r3, r1
 8000cfa:	009b      	lsls	r3, r3, #2
 8000cfc:	440b      	add	r3, r1
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	4413      	add	r3, r2
 8000d02:	3304      	adds	r3, #4
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	4413      	add	r3, r2
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 8000d14:	4413      	add	r3, r2
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	461a      	mov	r2, r3
 8000d1a:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8000d1e:	fa42 f303 	asr.w	r3, r2, r3
 8000d22:	f003 0301 	and.w	r3, r3, #1
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d051      	beq.n	8000dce <runBlockOut+0xafa>
										if (j + pos_piezaY < 0){ //pregunta si la pieza se salió del cubo
 8000d2a:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 8000d2e:	4a7c      	ldr	r2, [pc, #496]	; (8000f20 <runBlockOut+0xc4c>)
 8000d30:	f992 2000 	ldrsb.w	r2, [r2]
 8000d34:	4413      	add	r3, r2
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	da15      	bge.n	8000d66 <runBlockOut+0xa92>
											pos_piezaY++;
 8000d3a:	4b79      	ldr	r3, [pc, #484]	; (8000f20 <runBlockOut+0xc4c>)
 8000d3c:	f993 3000 	ldrsb.w	r3, [r3]
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	3301      	adds	r3, #1
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	b25a      	sxtb	r2, r3
 8000d48:	4b75      	ldr	r3, [pc, #468]	; (8000f20 <runBlockOut+0xc4c>)
 8000d4a:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000d4c:	4b75      	ldr	r3, [pc, #468]	; (8000f24 <runBlockOut+0xc50>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000d52:	230a      	movs	r3, #10
 8000d54:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
											j = 10;
 8000d58:	230a      	movs	r3, #10
 8000d5a:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
											k = 10;
 8000d5e:	230a      	movs	r3, #10
 8000d60:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
											break; //sale del for o del case??
 8000d64:	e04b      	b.n	8000dfe <runBlockOut+0xb2a>
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){ //pregunta si la pieza está en una celda ocupada
 8000d66:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8000d6a:	4a6f      	ldr	r2, [pc, #444]	; (8000f28 <runBlockOut+0xc54>)
 8000d6c:	f992 2000 	ldrsb.w	r2, [r2]
 8000d70:	441a      	add	r2, r3
 8000d72:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 8000d76:	496a      	ldr	r1, [pc, #424]	; (8000f20 <runBlockOut+0xc4c>)
 8000d78:	f991 1000 	ldrsb.w	r1, [r1]
 8000d7c:	440b      	add	r3, r1
 8000d7e:	496b      	ldr	r1, [pc, #428]	; (8000f2c <runBlockOut+0xc58>)
 8000d80:	00d2      	lsls	r2, r2, #3
 8000d82:	440a      	add	r2, r1
 8000d84:	4413      	add	r3, r2
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	4619      	mov	r1, r3
 8000d8a:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8000d8e:	4a68      	ldr	r2, [pc, #416]	; (8000f30 <runBlockOut+0xc5c>)
 8000d90:	f992 2000 	ldrsb.w	r2, [r2]
 8000d94:	4413      	add	r3, r2
 8000d96:	fa41 f303 	asr.w	r3, r1, r3
 8000d9a:	f003 0301 	and.w	r3, r3, #1
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d015      	beq.n	8000dce <runBlockOut+0xafa>
											pos_piezaY++;
 8000da2:	4b5f      	ldr	r3, [pc, #380]	; (8000f20 <runBlockOut+0xc4c>)
 8000da4:	f993 3000 	ldrsb.w	r3, [r3]
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	3301      	adds	r3, #1
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	b25a      	sxtb	r2, r3
 8000db0:	4b5b      	ldr	r3, [pc, #364]	; (8000f20 <runBlockOut+0xc4c>)
 8000db2:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000db4:	4b5b      	ldr	r3, [pc, #364]	; (8000f24 <runBlockOut+0xc50>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000dba:	230a      	movs	r3, #10
 8000dbc:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
											j = 10;
 8000dc0:	230a      	movs	r3, #10
 8000dc2:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
											k = 10;
 8000dc6:	230a      	movs	r3, #10
 8000dc8:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
											break; //sale del for o del case??
 8000dcc:	e017      	b.n	8000dfe <runBlockOut+0xb2a>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000dce:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8000ddc:	f997 2038 	ldrsb.w	r2, [r7, #56]	; 0x38
 8000de0:	4b4d      	ldr	r3, [pc, #308]	; (8000f18 <runBlockOut+0xc44>)
 8000de2:	f993 3000 	ldrsb.w	r3, [r3]
 8000de6:	4618      	mov	r0, r3
 8000de8:	494c      	ldr	r1, [pc, #304]	; (8000f1c <runBlockOut+0xc48>)
 8000dea:	4603      	mov	r3, r0
 8000dec:	009b      	lsls	r3, r3, #2
 8000dee:	4403      	add	r3, r0
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	440b      	add	r3, r1
 8000df4:	3301      	adds	r3, #1
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	f6ff af78 	blt.w	8000cee <runBlockOut+0xa1a>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000dfe:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	3301      	adds	r3, #1
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8000e0c:	f997 2039 	ldrsb.w	r2, [r7, #57]	; 0x39
 8000e10:	4b41      	ldr	r3, [pc, #260]	; (8000f18 <runBlockOut+0xc44>)
 8000e12:	f993 3000 	ldrsb.w	r3, [r3]
 8000e16:	4618      	mov	r0, r3
 8000e18:	4940      	ldr	r1, [pc, #256]	; (8000f1c <runBlockOut+0xc48>)
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	4403      	add	r3, r0
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	440b      	add	r3, r1
 8000e24:	3301      	adds	r3, #1
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	f6ff af5c 	blt.w	8000ce6 <runBlockOut+0xa12>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000e2e:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	3301      	adds	r3, #1
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8000e3c:	f997 203a 	ldrsb.w	r2, [r7, #58]	; 0x3a
 8000e40:	4b35      	ldr	r3, [pc, #212]	; (8000f18 <runBlockOut+0xc44>)
 8000e42:	f993 3000 	ldrsb.w	r3, [r3]
 8000e46:	4618      	mov	r0, r3
 8000e48:	4934      	ldr	r1, [pc, #208]	; (8000f1c <runBlockOut+0xc48>)
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	4403      	add	r3, r0
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	440b      	add	r3, r1
 8000e54:	3301      	adds	r3, #1
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	f6ff af40 	blt.w	8000cde <runBlockOut+0xa0a>
				break;
 8000e5e:	f001 b8b4 	b.w	8001fca <runBlockOut+0x1cf6>
					if (pos_piezaX < 7){
 8000e62:	4b33      	ldr	r3, [pc, #204]	; (8000f30 <runBlockOut+0xc5c>)
 8000e64:	f993 3000 	ldrsb.w	r3, [r3]
 8000e68:	2b06      	cmp	r3, #6
 8000e6a:	f301 80b0 	bgt.w	8001fce <runBlockOut+0x1cfa>
						pos_piezaX++;
 8000e6e:	4b30      	ldr	r3, [pc, #192]	; (8000f30 <runBlockOut+0xc5c>)
 8000e70:	f993 3000 	ldrsb.w	r3, [r3]
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	3301      	adds	r3, #1
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	b25a      	sxtb	r2, r3
 8000e7c:	4b2c      	ldr	r3, [pc, #176]	; (8000f30 <runBlockOut+0xc5c>)
 8000e7e:	701a      	strb	r2, [r3, #0]
						flag_updateJuego = 1;
 8000e80:	4b28      	ldr	r3, [pc, #160]	; (8000f24 <runBlockOut+0xc50>)
 8000e82:	2201      	movs	r2, #1
 8000e84:	701a      	strb	r2, [r3, #0]
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000e86:	2300      	movs	r3, #0
 8000e88:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000e8c:	e0bd      	b.n	800100a <runBlockOut+0xd36>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000e8e:	2300      	movs	r3, #0
 8000e90:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000e94:	e0a1      	b.n	8000fda <runBlockOut+0xd06>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000e96:	2300      	movs	r3, #0
 8000e98:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8000e9c:	e085      	b.n	8000faa <runBlockOut+0xcd6>
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 8000e9e:	4b1e      	ldr	r3, [pc, #120]	; (8000f18 <runBlockOut+0xc44>)
 8000ea0:	f993 3000 	ldrsb.w	r3, [r3]
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	4a1d      	ldr	r2, [pc, #116]	; (8000f1c <runBlockOut+0xc48>)
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	440b      	add	r3, r1
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	4413      	add	r3, r2
 8000eb2:	3304      	adds	r3, #4
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	4413      	add	r3, r2
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
 8000ec4:	4413      	add	r3, r2
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	461a      	mov	r2, r3
 8000eca:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000ece:	fa42 f303 	asr.w	r3, r2, r3
 8000ed2:	f003 0301 	and.w	r3, r3, #1
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d060      	beq.n	8000f9c <runBlockOut+0xcc8>
										if (i + pos_piezaX > 7){ //pregunta si la pieza se salió del cubo
 8000eda:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000ede:	4a14      	ldr	r2, [pc, #80]	; (8000f30 <runBlockOut+0xc5c>)
 8000ee0:	f992 2000 	ldrsb.w	r2, [r2]
 8000ee4:	4413      	add	r3, r2
 8000ee6:	2b07      	cmp	r3, #7
 8000ee8:	dd24      	ble.n	8000f34 <runBlockOut+0xc60>
											pos_piezaX--;
 8000eea:	4b11      	ldr	r3, [pc, #68]	; (8000f30 <runBlockOut+0xc5c>)
 8000eec:	f993 3000 	ldrsb.w	r3, [r3]
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	3b01      	subs	r3, #1
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	b25a      	sxtb	r2, r3
 8000ef8:	4b0d      	ldr	r3, [pc, #52]	; (8000f30 <runBlockOut+0xc5c>)
 8000efa:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000efc:	4b09      	ldr	r3, [pc, #36]	; (8000f24 <runBlockOut+0xc50>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000f02:	230a      	movs	r3, #10
 8000f04:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
											j = 10;
 8000f08:	230a      	movs	r3, #10
 8000f0a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
											k = 10;
 8000f0e:	230a      	movs	r3, #10
 8000f10:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
											break; //sale del for o del case??
 8000f14:	e05a      	b.n	8000fcc <runBlockOut+0xcf8>
 8000f16:	bf00      	nop
 8000f18:	2000029f 	.word	0x2000029f
 8000f1c:	20000028 	.word	0x20000028
 8000f20:	200002a1 	.word	0x200002a1
 8000f24:	2000029d 	.word	0x2000029d
 8000f28:	200002a2 	.word	0x200002a2
 8000f2c:	200002a8 	.word	0x200002a8
 8000f30:	200002a0 	.word	0x200002a0
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){ //pregunta si la pieza está en una celda ocupada
 8000f34:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8000f38:	4ab1      	ldr	r2, [pc, #708]	; (8001200 <runBlockOut+0xf2c>)
 8000f3a:	f992 2000 	ldrsb.w	r2, [r2]
 8000f3e:	441a      	add	r2, r3
 8000f40:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
 8000f44:	49af      	ldr	r1, [pc, #700]	; (8001204 <runBlockOut+0xf30>)
 8000f46:	f991 1000 	ldrsb.w	r1, [r1]
 8000f4a:	440b      	add	r3, r1
 8000f4c:	49ae      	ldr	r1, [pc, #696]	; (8001208 <runBlockOut+0xf34>)
 8000f4e:	00d2      	lsls	r2, r2, #3
 8000f50:	440a      	add	r2, r1
 8000f52:	4413      	add	r3, r2
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	4619      	mov	r1, r3
 8000f58:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000f5c:	4aab      	ldr	r2, [pc, #684]	; (800120c <runBlockOut+0xf38>)
 8000f5e:	f992 2000 	ldrsb.w	r2, [r2]
 8000f62:	4413      	add	r3, r2
 8000f64:	fa41 f303 	asr.w	r3, r1, r3
 8000f68:	f003 0301 	and.w	r3, r3, #1
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d015      	beq.n	8000f9c <runBlockOut+0xcc8>
											pos_piezaX--;
 8000f70:	4ba6      	ldr	r3, [pc, #664]	; (800120c <runBlockOut+0xf38>)
 8000f72:	f993 3000 	ldrsb.w	r3, [r3]
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	3b01      	subs	r3, #1
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	b25a      	sxtb	r2, r3
 8000f7e:	4ba3      	ldr	r3, [pc, #652]	; (800120c <runBlockOut+0xf38>)
 8000f80:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000f82:	4ba3      	ldr	r3, [pc, #652]	; (8001210 <runBlockOut+0xf3c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000f88:	230a      	movs	r3, #10
 8000f8a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
											j = 10;
 8000f8e:	230a      	movs	r3, #10
 8000f90:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
											k = 10;
 8000f94:	230a      	movs	r3, #10
 8000f96:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
											break; //sale del for o del case??
 8000f9a:	e017      	b.n	8000fcc <runBlockOut+0xcf8>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000f9c:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8000faa:	f997 2035 	ldrsb.w	r2, [r7, #53]	; 0x35
 8000fae:	4b99      	ldr	r3, [pc, #612]	; (8001214 <runBlockOut+0xf40>)
 8000fb0:	f993 3000 	ldrsb.w	r3, [r3]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	4998      	ldr	r1, [pc, #608]	; (8001218 <runBlockOut+0xf44>)
 8000fb8:	4603      	mov	r3, r0
 8000fba:	009b      	lsls	r3, r3, #2
 8000fbc:	4403      	add	r3, r0
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	440b      	add	r3, r1
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	f6ff af69 	blt.w	8000e9e <runBlockOut+0xbca>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000fcc:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000fda:	f997 2036 	ldrsb.w	r2, [r7, #54]	; 0x36
 8000fde:	4b8d      	ldr	r3, [pc, #564]	; (8001214 <runBlockOut+0xf40>)
 8000fe0:	f993 3000 	ldrsb.w	r3, [r3]
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	498c      	ldr	r1, [pc, #560]	; (8001218 <runBlockOut+0xf44>)
 8000fe8:	4603      	mov	r3, r0
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	4403      	add	r3, r0
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	440b      	add	r3, r1
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	f6ff af4d 	blt.w	8000e96 <runBlockOut+0xbc2>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000ffc:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001000:	b2db      	uxtb	r3, r3
 8001002:	3301      	adds	r3, #1
 8001004:	b2db      	uxtb	r3, r3
 8001006:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800100a:	f997 2037 	ldrsb.w	r2, [r7, #55]	; 0x37
 800100e:	4b81      	ldr	r3, [pc, #516]	; (8001214 <runBlockOut+0xf40>)
 8001010:	f993 3000 	ldrsb.w	r3, [r3]
 8001014:	4618      	mov	r0, r3
 8001016:	4980      	ldr	r1, [pc, #512]	; (8001218 <runBlockOut+0xf44>)
 8001018:	4603      	mov	r3, r0
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	4403      	add	r3, r0
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	440b      	add	r3, r1
 8001022:	3301      	adds	r3, #1
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	429a      	cmp	r2, r3
 8001028:	f6ff af31 	blt.w	8000e8e <runBlockOut+0xbba>
				break;
 800102c:	f000 bfcf 	b.w	8001fce <runBlockOut+0x1cfa>
					if (pos_piezaX > -2){
 8001030:	4b76      	ldr	r3, [pc, #472]	; (800120c <runBlockOut+0xf38>)
 8001032:	f993 3000 	ldrsb.w	r3, [r3]
 8001036:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800103a:	f2c0 87ca 	blt.w	8001fd2 <runBlockOut+0x1cfe>
						pos_piezaX--;
 800103e:	4b73      	ldr	r3, [pc, #460]	; (800120c <runBlockOut+0xf38>)
 8001040:	f993 3000 	ldrsb.w	r3, [r3]
 8001044:	b2db      	uxtb	r3, r3
 8001046:	3b01      	subs	r3, #1
 8001048:	b2db      	uxtb	r3, r3
 800104a:	b25a      	sxtb	r2, r3
 800104c:	4b6f      	ldr	r3, [pc, #444]	; (800120c <runBlockOut+0xf38>)
 800104e:	701a      	strb	r2, [r3, #0]
						flag_updateJuego = 1;
 8001050:	4b6f      	ldr	r3, [pc, #444]	; (8001210 <runBlockOut+0xf3c>)
 8001052:	2201      	movs	r2, #1
 8001054:	701a      	strb	r2, [r3, #0]
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001056:	2300      	movs	r3, #0
 8001058:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 800105c:	e0ae      	b.n	80011bc <runBlockOut+0xee8>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800105e:	2300      	movs	r3, #0
 8001060:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8001064:	e092      	b.n	800118c <runBlockOut+0xeb8>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001066:	2300      	movs	r3, #0
 8001068:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800106c:	e076      	b.n	800115c <runBlockOut+0xe88>
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 800106e:	4b69      	ldr	r3, [pc, #420]	; (8001214 <runBlockOut+0xf40>)
 8001070:	f993 3000 	ldrsb.w	r3, [r3]
 8001074:	4619      	mov	r1, r3
 8001076:	4a68      	ldr	r2, [pc, #416]	; (8001218 <runBlockOut+0xf44>)
 8001078:	460b      	mov	r3, r1
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	440b      	add	r3, r1
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	4413      	add	r3, r2
 8001082:	3304      	adds	r3, #4
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4413      	add	r3, r2
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8001094:	4413      	add	r3, r2
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	461a      	mov	r2, r3
 800109a:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 800109e:	fa42 f303 	asr.w	r3, r2, r3
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d051      	beq.n	800114e <runBlockOut+0xe7a>
										if (i + pos_piezaX < 0){ //pregunta si la pieza se salió del cubo
 80010aa:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 80010ae:	4a57      	ldr	r2, [pc, #348]	; (800120c <runBlockOut+0xf38>)
 80010b0:	f992 2000 	ldrsb.w	r2, [r2]
 80010b4:	4413      	add	r3, r2
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	da15      	bge.n	80010e6 <runBlockOut+0xe12>
											pos_piezaX++;
 80010ba:	4b54      	ldr	r3, [pc, #336]	; (800120c <runBlockOut+0xf38>)
 80010bc:	f993 3000 	ldrsb.w	r3, [r3]
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	3301      	adds	r3, #1
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	b25a      	sxtb	r2, r3
 80010c8:	4b50      	ldr	r3, [pc, #320]	; (800120c <runBlockOut+0xf38>)
 80010ca:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 80010cc:	4b50      	ldr	r3, [pc, #320]	; (8001210 <runBlockOut+0xf3c>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
											i = 10;
 80010d2:	230a      	movs	r3, #10
 80010d4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
											j = 10;
 80010d8:	230a      	movs	r3, #10
 80010da:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
											k = 10;
 80010de:	230a      	movs	r3, #10
 80010e0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
											break; //sale del for o del case??
 80010e4:	e04b      	b.n	800117e <runBlockOut+0xeaa>
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){ //pregunta si la pieza está en una celda ocupada
 80010e6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80010ea:	4a45      	ldr	r2, [pc, #276]	; (8001200 <runBlockOut+0xf2c>)
 80010ec:	f992 2000 	ldrsb.w	r2, [r2]
 80010f0:	441a      	add	r2, r3
 80010f2:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 80010f6:	4943      	ldr	r1, [pc, #268]	; (8001204 <runBlockOut+0xf30>)
 80010f8:	f991 1000 	ldrsb.w	r1, [r1]
 80010fc:	440b      	add	r3, r1
 80010fe:	4942      	ldr	r1, [pc, #264]	; (8001208 <runBlockOut+0xf34>)
 8001100:	00d2      	lsls	r2, r2, #3
 8001102:	440a      	add	r2, r1
 8001104:	4413      	add	r3, r2
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	4619      	mov	r1, r3
 800110a:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 800110e:	4a3f      	ldr	r2, [pc, #252]	; (800120c <runBlockOut+0xf38>)
 8001110:	f992 2000 	ldrsb.w	r2, [r2]
 8001114:	4413      	add	r3, r2
 8001116:	fa41 f303 	asr.w	r3, r1, r3
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	2b00      	cmp	r3, #0
 8001120:	d015      	beq.n	800114e <runBlockOut+0xe7a>
											pos_piezaX++;
 8001122:	4b3a      	ldr	r3, [pc, #232]	; (800120c <runBlockOut+0xf38>)
 8001124:	f993 3000 	ldrsb.w	r3, [r3]
 8001128:	b2db      	uxtb	r3, r3
 800112a:	3301      	adds	r3, #1
 800112c:	b2db      	uxtb	r3, r3
 800112e:	b25a      	sxtb	r2, r3
 8001130:	4b36      	ldr	r3, [pc, #216]	; (800120c <runBlockOut+0xf38>)
 8001132:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8001134:	4b36      	ldr	r3, [pc, #216]	; (8001210 <runBlockOut+0xf3c>)
 8001136:	2200      	movs	r2, #0
 8001138:	701a      	strb	r2, [r3, #0]
											i = 10;
 800113a:	230a      	movs	r3, #10
 800113c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
											j = 10;
 8001140:	230a      	movs	r3, #10
 8001142:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
											k = 10;
 8001146:	230a      	movs	r3, #10
 8001148:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
											break; //sale del for o del case??
 800114c:	e017      	b.n	800117e <runBlockOut+0xeaa>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800114e:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8001152:	b2db      	uxtb	r3, r3
 8001154:	3301      	adds	r3, #1
 8001156:	b2db      	uxtb	r3, r3
 8001158:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800115c:	f997 2032 	ldrsb.w	r2, [r7, #50]	; 0x32
 8001160:	4b2c      	ldr	r3, [pc, #176]	; (8001214 <runBlockOut+0xf40>)
 8001162:	f993 3000 	ldrsb.w	r3, [r3]
 8001166:	4618      	mov	r0, r3
 8001168:	492b      	ldr	r1, [pc, #172]	; (8001218 <runBlockOut+0xf44>)
 800116a:	4603      	mov	r3, r0
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	4403      	add	r3, r0
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	440b      	add	r3, r1
 8001174:	3301      	adds	r3, #1
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	429a      	cmp	r2, r3
 800117a:	f6ff af78 	blt.w	800106e <runBlockOut+0xd9a>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800117e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8001182:	b2db      	uxtb	r3, r3
 8001184:	3301      	adds	r3, #1
 8001186:	b2db      	uxtb	r3, r3
 8001188:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800118c:	f997 2033 	ldrsb.w	r2, [r7, #51]	; 0x33
 8001190:	4b20      	ldr	r3, [pc, #128]	; (8001214 <runBlockOut+0xf40>)
 8001192:	f993 3000 	ldrsb.w	r3, [r3]
 8001196:	4618      	mov	r0, r3
 8001198:	491f      	ldr	r1, [pc, #124]	; (8001218 <runBlockOut+0xf44>)
 800119a:	4603      	mov	r3, r0
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	4403      	add	r3, r0
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	440b      	add	r3, r1
 80011a4:	3301      	adds	r3, #1
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	f6ff af5c 	blt.w	8001066 <runBlockOut+0xd92>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 80011ae:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	3301      	adds	r3, #1
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80011bc:	f997 2034 	ldrsb.w	r2, [r7, #52]	; 0x34
 80011c0:	4b14      	ldr	r3, [pc, #80]	; (8001214 <runBlockOut+0xf40>)
 80011c2:	f993 3000 	ldrsb.w	r3, [r3]
 80011c6:	4618      	mov	r0, r3
 80011c8:	4913      	ldr	r1, [pc, #76]	; (8001218 <runBlockOut+0xf44>)
 80011ca:	4603      	mov	r3, r0
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	4403      	add	r3, r0
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	440b      	add	r3, r1
 80011d4:	3301      	adds	r3, #1
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	429a      	cmp	r2, r3
 80011da:	f6ff af40 	blt.w	800105e <runBlockOut+0xd8a>
				break;
 80011de:	f000 bef8 	b.w	8001fd2 <runBlockOut+0x1cfe>
					flag_updateJuego = 1;
 80011e2:	4b0b      	ldr	r3, [pc, #44]	; (8001210 <runBlockOut+0xf3c>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	701a      	strb	r2, [r3, #0]
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 80011e8:	2300      	movs	r3, #0
 80011ea:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 80011ee:	e0f1      	b.n	80013d4 <runBlockOut+0x1100>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80011f0:	2300      	movs	r3, #0
 80011f2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80011f6:	e0d5      	b.n	80013a4 <runBlockOut+0x10d0>
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 80011f8:	2300      	movs	r3, #0
 80011fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80011fe:	e0b9      	b.n	8001374 <runBlockOut+0x10a0>
 8001200:	200002a2 	.word	0x200002a2
 8001204:	200002a1 	.word	0x200002a1
 8001208:	200002a8 	.word	0x200002a8
 800120c:	200002a0 	.word	0x200002a0
 8001210:	2000029d 	.word	0x2000029d
 8001214:	2000029f 	.word	0x2000029f
 8001218:	20000028 	.word	0x20000028
								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 800121c:	4bb1      	ldr	r3, [pc, #708]	; (80014e4 <runBlockOut+0x1210>)
 800121e:	f993 3000 	ldrsb.w	r3, [r3]
 8001222:	4619      	mov	r1, r3
 8001224:	4ab0      	ldr	r2, [pc, #704]	; (80014e8 <runBlockOut+0x1214>)
 8001226:	460b      	mov	r3, r1
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	440b      	add	r3, r1
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	4413      	add	r3, r2
 8001230:	3304      	adds	r3, #4
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	4413      	add	r3, r2
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8001242:	4413      	add	r3, r2
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	461a      	mov	r2, r3
 8001248:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800124c:	fa42 f303 	asr.w	r3, r2, r3
 8001250:	f003 0301 	and.w	r3, r3, #1
 8001254:	2b00      	cmp	r3, #0
 8001256:	d042      	beq.n	80012de <runBlockOut+0x100a>
									pieza[index_pieza].matrizAux[i][j] |= (0b1 << (pieza[index_pieza].lado - 1 - k) );
 8001258:	4ba2      	ldr	r3, [pc, #648]	; (80014e4 <runBlockOut+0x1210>)
 800125a:	f993 3000 	ldrsb.w	r3, [r3]
 800125e:	4619      	mov	r1, r3
 8001260:	4aa1      	ldr	r2, [pc, #644]	; (80014e8 <runBlockOut+0x1214>)
 8001262:	460b      	mov	r3, r1
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	440b      	add	r3, r1
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	4413      	add	r3, r2
 800126c:	3308      	adds	r3, #8
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	4413      	add	r3, r2
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 800127e:	4413      	add	r3, r2
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	b25a      	sxtb	r2, r3
 8001284:	4b97      	ldr	r3, [pc, #604]	; (80014e4 <runBlockOut+0x1210>)
 8001286:	f993 3000 	ldrsb.w	r3, [r3]
 800128a:	4618      	mov	r0, r3
 800128c:	4996      	ldr	r1, [pc, #600]	; (80014e8 <runBlockOut+0x1214>)
 800128e:	4603      	mov	r3, r0
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	4403      	add	r3, r0
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	440b      	add	r3, r1
 8001298:	3301      	adds	r3, #1
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	1e59      	subs	r1, r3, #1
 800129e:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 80012a2:	1acb      	subs	r3, r1, r3
 80012a4:	2101      	movs	r1, #1
 80012a6:	fa01 f303 	lsl.w	r3, r1, r3
 80012aa:	b25b      	sxtb	r3, r3
 80012ac:	4313      	orrs	r3, r2
 80012ae:	b258      	sxtb	r0, r3
 80012b0:	4b8c      	ldr	r3, [pc, #560]	; (80014e4 <runBlockOut+0x1210>)
 80012b2:	f993 3000 	ldrsb.w	r3, [r3]
 80012b6:	4619      	mov	r1, r3
 80012b8:	4a8b      	ldr	r2, [pc, #556]	; (80014e8 <runBlockOut+0x1214>)
 80012ba:	460b      	mov	r3, r1
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	440b      	add	r3, r1
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	4413      	add	r3, r2
 80012c4:	3308      	adds	r3, #8
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	4413      	add	r3, r2
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 80012d6:	4413      	add	r3, r2
 80012d8:	b2c2      	uxtb	r2, r0
 80012da:	701a      	strb	r2, [r3, #0]
 80012dc:	e043      	b.n	8001366 <runBlockOut+0x1092>
									pieza[index_pieza].matrizAux[i][j] &= ~(0b1 << (pieza[index_pieza].lado - 1 - k) );
 80012de:	4b81      	ldr	r3, [pc, #516]	; (80014e4 <runBlockOut+0x1210>)
 80012e0:	f993 3000 	ldrsb.w	r3, [r3]
 80012e4:	4619      	mov	r1, r3
 80012e6:	4a80      	ldr	r2, [pc, #512]	; (80014e8 <runBlockOut+0x1214>)
 80012e8:	460b      	mov	r3, r1
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	440b      	add	r3, r1
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	4413      	add	r3, r2
 80012f2:	3308      	adds	r3, #8
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	4413      	add	r3, r2
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8001304:	4413      	add	r3, r2
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	b25a      	sxtb	r2, r3
 800130a:	4b76      	ldr	r3, [pc, #472]	; (80014e4 <runBlockOut+0x1210>)
 800130c:	f993 3000 	ldrsb.w	r3, [r3]
 8001310:	4618      	mov	r0, r3
 8001312:	4975      	ldr	r1, [pc, #468]	; (80014e8 <runBlockOut+0x1214>)
 8001314:	4603      	mov	r3, r0
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	4403      	add	r3, r0
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	440b      	add	r3, r1
 800131e:	3301      	adds	r3, #1
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	1e59      	subs	r1, r3, #1
 8001324:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 8001328:	1acb      	subs	r3, r1, r3
 800132a:	2101      	movs	r1, #1
 800132c:	fa01 f303 	lsl.w	r3, r1, r3
 8001330:	b25b      	sxtb	r3, r3
 8001332:	43db      	mvns	r3, r3
 8001334:	b25b      	sxtb	r3, r3
 8001336:	4013      	ands	r3, r2
 8001338:	b258      	sxtb	r0, r3
 800133a:	4b6a      	ldr	r3, [pc, #424]	; (80014e4 <runBlockOut+0x1210>)
 800133c:	f993 3000 	ldrsb.w	r3, [r3]
 8001340:	4619      	mov	r1, r3
 8001342:	4a69      	ldr	r2, [pc, #420]	; (80014e8 <runBlockOut+0x1214>)
 8001344:	460b      	mov	r3, r1
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	440b      	add	r3, r1
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	4413      	add	r3, r2
 800134e:	3308      	adds	r3, #8
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001356:	009b      	lsls	r3, r3, #2
 8001358:	4413      	add	r3, r2
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8001360:	4413      	add	r3, r2
 8001362:	b2c2      	uxtb	r2, r0
 8001364:	701a      	strb	r2, [r3, #0]
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8001366:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800136a:	b2db      	uxtb	r3, r3
 800136c:	3301      	adds	r3, #1
 800136e:	b2db      	uxtb	r3, r3
 8001370:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001374:	f997 202f 	ldrsb.w	r2, [r7, #47]	; 0x2f
 8001378:	4b5a      	ldr	r3, [pc, #360]	; (80014e4 <runBlockOut+0x1210>)
 800137a:	f993 3000 	ldrsb.w	r3, [r3]
 800137e:	4618      	mov	r0, r3
 8001380:	4959      	ldr	r1, [pc, #356]	; (80014e8 <runBlockOut+0x1214>)
 8001382:	4603      	mov	r3, r0
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	4403      	add	r3, r0
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	440b      	add	r3, r1
 800138c:	3301      	adds	r3, #1
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	429a      	cmp	r2, r3
 8001392:	f6ff af43 	blt.w	800121c <runBlockOut+0xf48>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001396:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 800139a:	b2db      	uxtb	r3, r3
 800139c:	3301      	adds	r3, #1
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80013a4:	f997 2030 	ldrsb.w	r2, [r7, #48]	; 0x30
 80013a8:	4b4e      	ldr	r3, [pc, #312]	; (80014e4 <runBlockOut+0x1210>)
 80013aa:	f993 3000 	ldrsb.w	r3, [r3]
 80013ae:	4618      	mov	r0, r3
 80013b0:	494d      	ldr	r1, [pc, #308]	; (80014e8 <runBlockOut+0x1214>)
 80013b2:	4603      	mov	r3, r0
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	4403      	add	r3, r0
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	440b      	add	r3, r1
 80013bc:	3301      	adds	r3, #1
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	f6ff af19 	blt.w	80011f8 <runBlockOut+0xf24>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 80013c6:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	3301      	adds	r3, #1
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 80013d4:	f997 2031 	ldrsb.w	r2, [r7, #49]	; 0x31
 80013d8:	4b42      	ldr	r3, [pc, #264]	; (80014e4 <runBlockOut+0x1210>)
 80013da:	f993 3000 	ldrsb.w	r3, [r3]
 80013de:	4618      	mov	r0, r3
 80013e0:	4941      	ldr	r1, [pc, #260]	; (80014e8 <runBlockOut+0x1214>)
 80013e2:	4603      	mov	r3, r0
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	4403      	add	r3, r0
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	440b      	add	r3, r1
 80013ec:	3301      	adds	r3, #1
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	f6ff aefd 	blt.w	80011f0 <runBlockOut+0xf1c>
					flag_movGiroProhibido = 0;
 80013f6:	4b3d      	ldr	r3, [pc, #244]	; (80014ec <runBlockOut+0x1218>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 80013fc:	2300      	movs	r3, #0
 80013fe:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001402:	e0b4      	b.n	800156e <runBlockOut+0x129a>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001404:	2300      	movs	r3, #0
 8001406:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 800140a:	e098      	b.n	800153e <runBlockOut+0x126a>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800140c:	2300      	movs	r3, #0
 800140e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8001412:	e07c      	b.n	800150e <runBlockOut+0x123a>
								if (pieza[index_pieza].matrizAux[k][j] & (0b1 << i) ){
 8001414:	4b33      	ldr	r3, [pc, #204]	; (80014e4 <runBlockOut+0x1210>)
 8001416:	f993 3000 	ldrsb.w	r3, [r3]
 800141a:	4619      	mov	r1, r3
 800141c:	4a32      	ldr	r2, [pc, #200]	; (80014e8 <runBlockOut+0x1214>)
 800141e:	460b      	mov	r3, r1
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	440b      	add	r3, r1
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	4413      	add	r3, r2
 8001428:	3308      	adds	r3, #8
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	4413      	add	r3, r2
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 800143a:	4413      	add	r3, r2
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	461a      	mov	r2, r3
 8001440:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8001444:	fa42 f303 	asr.w	r3, r2, r3
 8001448:	f003 0301 	and.w	r3, r3, #1
 800144c:	2b00      	cmp	r3, #0
 800144e:	d057      	beq.n	8001500 <runBlockOut+0x122c>
									if ( (i + pos_piezaX < 0) || (i + pos_piezaX > 7)  ){
 8001450:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8001454:	4a26      	ldr	r2, [pc, #152]	; (80014f0 <runBlockOut+0x121c>)
 8001456:	f992 2000 	ldrsb.w	r2, [r2]
 800145a:	4413      	add	r3, r2
 800145c:	2b00      	cmp	r3, #0
 800145e:	db07      	blt.n	8001470 <runBlockOut+0x119c>
 8001460:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8001464:	4a22      	ldr	r2, [pc, #136]	; (80014f0 <runBlockOut+0x121c>)
 8001466:	f992 2000 	ldrsb.w	r2, [r2]
 800146a:	4413      	add	r3, r2
 800146c:	2b07      	cmp	r3, #7
 800146e:	dd03      	ble.n	8001478 <runBlockOut+0x11a4>
										flag_movGiroProhibido = 1;
 8001470:	4b1e      	ldr	r3, [pc, #120]	; (80014ec <runBlockOut+0x1218>)
 8001472:	2201      	movs	r2, #1
 8001474:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001476:	e05b      	b.n	8001530 <runBlockOut+0x125c>
									}else if ( (j + pos_piezaY < 0) || (j + pos_piezaY > 7)  ){
 8001478:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 800147c:	4a1d      	ldr	r2, [pc, #116]	; (80014f4 <runBlockOut+0x1220>)
 800147e:	f992 2000 	ldrsb.w	r2, [r2]
 8001482:	4413      	add	r3, r2
 8001484:	2b00      	cmp	r3, #0
 8001486:	db07      	blt.n	8001498 <runBlockOut+0x11c4>
 8001488:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 800148c:	4a19      	ldr	r2, [pc, #100]	; (80014f4 <runBlockOut+0x1220>)
 800148e:	f992 2000 	ldrsb.w	r2, [r2]
 8001492:	4413      	add	r3, r2
 8001494:	2b07      	cmp	r3, #7
 8001496:	dd03      	ble.n	80014a0 <runBlockOut+0x11cc>
										flag_movGiroProhibido = 1;
 8001498:	4b14      	ldr	r3, [pc, #80]	; (80014ec <runBlockOut+0x1218>)
 800149a:	2201      	movs	r2, #1
 800149c:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 800149e:	e047      	b.n	8001530 <runBlockOut+0x125c>
									}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 80014a0:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80014a4:	4a14      	ldr	r2, [pc, #80]	; (80014f8 <runBlockOut+0x1224>)
 80014a6:	f992 2000 	ldrsb.w	r2, [r2]
 80014aa:	441a      	add	r2, r3
 80014ac:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 80014b0:	4910      	ldr	r1, [pc, #64]	; (80014f4 <runBlockOut+0x1220>)
 80014b2:	f991 1000 	ldrsb.w	r1, [r1]
 80014b6:	440b      	add	r3, r1
 80014b8:	4910      	ldr	r1, [pc, #64]	; (80014fc <runBlockOut+0x1228>)
 80014ba:	00d2      	lsls	r2, r2, #3
 80014bc:	440a      	add	r2, r1
 80014be:	4413      	add	r3, r2
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	4619      	mov	r1, r3
 80014c4:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 80014c8:	4a09      	ldr	r2, [pc, #36]	; (80014f0 <runBlockOut+0x121c>)
 80014ca:	f992 2000 	ldrsb.w	r2, [r2]
 80014ce:	4413      	add	r3, r2
 80014d0:	fa41 f303 	asr.w	r3, r1, r3
 80014d4:	f003 0301 	and.w	r3, r3, #1
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d011      	beq.n	8001500 <runBlockOut+0x122c>
										flag_movGiroProhibido = 1;
 80014dc:	4b03      	ldr	r3, [pc, #12]	; (80014ec <runBlockOut+0x1218>)
 80014de:	2201      	movs	r2, #1
 80014e0:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 80014e2:	e025      	b.n	8001530 <runBlockOut+0x125c>
 80014e4:	2000029f 	.word	0x2000029f
 80014e8:	20000028 	.word	0x20000028
 80014ec:	20000299 	.word	0x20000299
 80014f0:	200002a0 	.word	0x200002a0
 80014f4:	200002a1 	.word	0x200002a1
 80014f8:	200002a2 	.word	0x200002a2
 80014fc:	200002a8 	.word	0x200002a8
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001500:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8001504:	b2db      	uxtb	r3, r3
 8001506:	3301      	adds	r3, #1
 8001508:	b2db      	uxtb	r3, r3
 800150a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 800150e:	f997 202c 	ldrsb.w	r2, [r7, #44]	; 0x2c
 8001512:	4b9c      	ldr	r3, [pc, #624]	; (8001784 <runBlockOut+0x14b0>)
 8001514:	f993 3000 	ldrsb.w	r3, [r3]
 8001518:	4618      	mov	r0, r3
 800151a:	499b      	ldr	r1, [pc, #620]	; (8001788 <runBlockOut+0x14b4>)
 800151c:	4603      	mov	r3, r0
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	4403      	add	r3, r0
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	440b      	add	r3, r1
 8001526:	3301      	adds	r3, #1
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	429a      	cmp	r2, r3
 800152c:	f6ff af72 	blt.w	8001414 <runBlockOut+0x1140>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001530:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001534:	b2db      	uxtb	r3, r3
 8001536:	3301      	adds	r3, #1
 8001538:	b2db      	uxtb	r3, r3
 800153a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 800153e:	f997 202d 	ldrsb.w	r2, [r7, #45]	; 0x2d
 8001542:	4b90      	ldr	r3, [pc, #576]	; (8001784 <runBlockOut+0x14b0>)
 8001544:	f993 3000 	ldrsb.w	r3, [r3]
 8001548:	4618      	mov	r0, r3
 800154a:	498f      	ldr	r1, [pc, #572]	; (8001788 <runBlockOut+0x14b4>)
 800154c:	4603      	mov	r3, r0
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	4403      	add	r3, r0
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	440b      	add	r3, r1
 8001556:	3301      	adds	r3, #1
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	429a      	cmp	r2, r3
 800155c:	f6ff af56 	blt.w	800140c <runBlockOut+0x1138>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001560:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8001564:	b2db      	uxtb	r3, r3
 8001566:	3301      	adds	r3, #1
 8001568:	b2db      	uxtb	r3, r3
 800156a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800156e:	f997 202e 	ldrsb.w	r2, [r7, #46]	; 0x2e
 8001572:	4b84      	ldr	r3, [pc, #528]	; (8001784 <runBlockOut+0x14b0>)
 8001574:	f993 3000 	ldrsb.w	r3, [r3]
 8001578:	4618      	mov	r0, r3
 800157a:	4983      	ldr	r1, [pc, #524]	; (8001788 <runBlockOut+0x14b4>)
 800157c:	4603      	mov	r3, r0
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	4403      	add	r3, r0
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	440b      	add	r3, r1
 8001586:	3301      	adds	r3, #1
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	429a      	cmp	r2, r3
 800158c:	f6ff af3a 	blt.w	8001404 <runBlockOut+0x1130>
					if (flag_movGiroProhibido != 0){
 8001590:	4b7e      	ldr	r3, [pc, #504]	; (800178c <runBlockOut+0x14b8>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d007      	beq.n	80015a8 <runBlockOut+0x12d4>
						flag_updateJuego = 0;
 8001598:	4b7d      	ldr	r3, [pc, #500]	; (8001790 <runBlockOut+0x14bc>)
 800159a:	2200      	movs	r2, #0
 800159c:	701a      	strb	r2, [r3, #0]
						flag_movGiroProhibido = 0;
 800159e:	4b7b      	ldr	r3, [pc, #492]	; (800178c <runBlockOut+0x14b8>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	701a      	strb	r2, [r3, #0]
						break;
 80015a4:	f000 bd16 	b.w	8001fd4 <runBlockOut+0x1d00>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 80015a8:	2300      	movs	r3, #0
 80015aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80015ae:	e059      	b.n	8001664 <runBlockOut+0x1390>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80015b0:	2300      	movs	r3, #0
 80015b2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80015b6:	e03e      	b.n	8001636 <runBlockOut+0x1362>
							pieza[index_pieza].matriz[k][j] = ( pieza[index_pieza].matrizAux[k][j] & pieza[index_pieza].mask );
 80015b8:	4b72      	ldr	r3, [pc, #456]	; (8001784 <runBlockOut+0x14b0>)
 80015ba:	f993 3000 	ldrsb.w	r3, [r3]
 80015be:	4619      	mov	r1, r3
 80015c0:	4a71      	ldr	r2, [pc, #452]	; (8001788 <runBlockOut+0x14b4>)
 80015c2:	460b      	mov	r3, r1
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	440b      	add	r3, r1
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	4413      	add	r3, r2
 80015cc:	3308      	adds	r3, #8
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	4413      	add	r3, r2
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80015de:	4413      	add	r3, r2
 80015e0:	7819      	ldrb	r1, [r3, #0]
 80015e2:	4b68      	ldr	r3, [pc, #416]	; (8001784 <runBlockOut+0x14b0>)
 80015e4:	f993 3000 	ldrsb.w	r3, [r3]
 80015e8:	4618      	mov	r0, r3
 80015ea:	4a67      	ldr	r2, [pc, #412]	; (8001788 <runBlockOut+0x14b4>)
 80015ec:	4603      	mov	r3, r0
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	4403      	add	r3, r0
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	4413      	add	r3, r2
 80015f6:	3310      	adds	r3, #16
 80015f8:	781a      	ldrb	r2, [r3, #0]
 80015fa:	4b62      	ldr	r3, [pc, #392]	; (8001784 <runBlockOut+0x14b0>)
 80015fc:	f993 3000 	ldrsb.w	r3, [r3]
 8001600:	461c      	mov	r4, r3
 8001602:	4861      	ldr	r0, [pc, #388]	; (8001788 <runBlockOut+0x14b4>)
 8001604:	4623      	mov	r3, r4
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	4423      	add	r3, r4
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	4403      	add	r3, r0
 800160e:	3304      	adds	r3, #4
 8001610:	6818      	ldr	r0, [r3, #0]
 8001612:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	4403      	add	r3, r0
 800161a:	6818      	ldr	r0, [r3, #0]
 800161c:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8001620:	4403      	add	r3, r0
 8001622:	400a      	ands	r2, r1
 8001624:	b2d2      	uxtb	r2, r2
 8001626:	701a      	strb	r2, [r3, #0]
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001628:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 800162c:	b2db      	uxtb	r3, r3
 800162e:	3301      	adds	r3, #1
 8001630:	b2db      	uxtb	r3, r3
 8001632:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8001636:	f997 202a 	ldrsb.w	r2, [r7, #42]	; 0x2a
 800163a:	4b52      	ldr	r3, [pc, #328]	; (8001784 <runBlockOut+0x14b0>)
 800163c:	f993 3000 	ldrsb.w	r3, [r3]
 8001640:	4618      	mov	r0, r3
 8001642:	4951      	ldr	r1, [pc, #324]	; (8001788 <runBlockOut+0x14b4>)
 8001644:	4603      	mov	r3, r0
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	4403      	add	r3, r0
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	440b      	add	r3, r1
 800164e:	3301      	adds	r3, #1
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	429a      	cmp	r2, r3
 8001654:	dbb0      	blt.n	80015b8 <runBlockOut+0x12e4>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001656:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800165a:	b2db      	uxtb	r3, r3
 800165c:	3301      	adds	r3, #1
 800165e:	b2db      	uxtb	r3, r3
 8001660:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8001664:	f997 202b 	ldrsb.w	r2, [r7, #43]	; 0x2b
 8001668:	4b46      	ldr	r3, [pc, #280]	; (8001784 <runBlockOut+0x14b0>)
 800166a:	f993 3000 	ldrsb.w	r3, [r3]
 800166e:	4618      	mov	r0, r3
 8001670:	4945      	ldr	r1, [pc, #276]	; (8001788 <runBlockOut+0x14b4>)
 8001672:	4603      	mov	r3, r0
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	4403      	add	r3, r0
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	440b      	add	r3, r1
 800167c:	3301      	adds	r3, #1
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	429a      	cmp	r2, r3
 8001682:	db95      	blt.n	80015b0 <runBlockOut+0x12dc>
				break;
 8001684:	f000 bca6 	b.w	8001fd4 <runBlockOut+0x1d00>
					flag_updateJuego = 1;
 8001688:	4b41      	ldr	r3, [pc, #260]	; (8001790 <runBlockOut+0x14bc>)
 800168a:	2201      	movs	r2, #1
 800168c:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 800168e:	2300      	movs	r3, #0
 8001690:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8001694:	e107      	b.n	80018a6 <runBlockOut+0x15d2>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001696:	2300      	movs	r3, #0
 8001698:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 800169c:	e0eb      	b.n	8001876 <runBlockOut+0x15a2>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800169e:	2300      	movs	r3, #0
 80016a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80016a4:	e0cf      	b.n	8001846 <runBlockOut+0x1572>
								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 80016a6:	4b37      	ldr	r3, [pc, #220]	; (8001784 <runBlockOut+0x14b0>)
 80016a8:	f993 3000 	ldrsb.w	r3, [r3]
 80016ac:	4619      	mov	r1, r3
 80016ae:	4a36      	ldr	r2, [pc, #216]	; (8001788 <runBlockOut+0x14b4>)
 80016b0:	460b      	mov	r3, r1
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	440b      	add	r3, r1
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	4413      	add	r3, r2
 80016ba:	3304      	adds	r3, #4
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	4413      	add	r3, r2
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80016cc:	4413      	add	r3, r2
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	461a      	mov	r2, r3
 80016d2:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80016d6:	fa42 f303 	asr.w	r3, r2, r3
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d058      	beq.n	8001794 <runBlockOut+0x14c0>
									pieza[index_pieza].matrizAux[pieza[index_pieza].lado - 1 - j][k] |= (0b1 << i);
 80016e2:	4b28      	ldr	r3, [pc, #160]	; (8001784 <runBlockOut+0x14b0>)
 80016e4:	f993 3000 	ldrsb.w	r3, [r3]
 80016e8:	4619      	mov	r1, r3
 80016ea:	4a27      	ldr	r2, [pc, #156]	; (8001788 <runBlockOut+0x14b4>)
 80016ec:	460b      	mov	r3, r1
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	440b      	add	r3, r1
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	4413      	add	r3, r2
 80016f6:	3308      	adds	r3, #8
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	4b22      	ldr	r3, [pc, #136]	; (8001784 <runBlockOut+0x14b0>)
 80016fc:	f993 3000 	ldrsb.w	r3, [r3]
 8001700:	4618      	mov	r0, r3
 8001702:	4921      	ldr	r1, [pc, #132]	; (8001788 <runBlockOut+0x14b4>)
 8001704:	4603      	mov	r3, r0
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	4403      	add	r3, r0
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	440b      	add	r3, r1
 800170e:	3301      	adds	r3, #1
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	1e59      	subs	r1, r3, #1
 8001714:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001718:	1acb      	subs	r3, r1, r3
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	4413      	add	r3, r2
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 8001724:	4413      	add	r3, r2
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	b25a      	sxtb	r2, r3
 800172a:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 800172e:	2101      	movs	r1, #1
 8001730:	fa01 f303 	lsl.w	r3, r1, r3
 8001734:	b25b      	sxtb	r3, r3
 8001736:	4313      	orrs	r3, r2
 8001738:	b25c      	sxtb	r4, r3
 800173a:	4b12      	ldr	r3, [pc, #72]	; (8001784 <runBlockOut+0x14b0>)
 800173c:	f993 3000 	ldrsb.w	r3, [r3]
 8001740:	4619      	mov	r1, r3
 8001742:	4a11      	ldr	r2, [pc, #68]	; (8001788 <runBlockOut+0x14b4>)
 8001744:	460b      	mov	r3, r1
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	440b      	add	r3, r1
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	4413      	add	r3, r2
 800174e:	3308      	adds	r3, #8
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	4b0c      	ldr	r3, [pc, #48]	; (8001784 <runBlockOut+0x14b0>)
 8001754:	f993 3000 	ldrsb.w	r3, [r3]
 8001758:	4618      	mov	r0, r3
 800175a:	490b      	ldr	r1, [pc, #44]	; (8001788 <runBlockOut+0x14b4>)
 800175c:	4603      	mov	r3, r0
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	4403      	add	r3, r0
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	440b      	add	r3, r1
 8001766:	3301      	adds	r3, #1
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	1e59      	subs	r1, r3, #1
 800176c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001770:	1acb      	subs	r3, r1, r3
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	4413      	add	r3, r2
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 800177c:	4413      	add	r3, r2
 800177e:	b2e2      	uxtb	r2, r4
 8001780:	701a      	strb	r2, [r3, #0]
 8001782:	e059      	b.n	8001838 <runBlockOut+0x1564>
 8001784:	2000029f 	.word	0x2000029f
 8001788:	20000028 	.word	0x20000028
 800178c:	20000299 	.word	0x20000299
 8001790:	2000029d 	.word	0x2000029d
									pieza[index_pieza].matrizAux[pieza[index_pieza].lado - 1 - j][k] &= ~(0b1 << i); //nunca use esta expresion para setear ceros.
 8001794:	4bb5      	ldr	r3, [pc, #724]	; (8001a6c <runBlockOut+0x1798>)
 8001796:	f993 3000 	ldrsb.w	r3, [r3]
 800179a:	4619      	mov	r1, r3
 800179c:	4ab4      	ldr	r2, [pc, #720]	; (8001a70 <runBlockOut+0x179c>)
 800179e:	460b      	mov	r3, r1
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	440b      	add	r3, r1
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4413      	add	r3, r2
 80017a8:	3308      	adds	r3, #8
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	4baf      	ldr	r3, [pc, #700]	; (8001a6c <runBlockOut+0x1798>)
 80017ae:	f993 3000 	ldrsb.w	r3, [r3]
 80017b2:	4618      	mov	r0, r3
 80017b4:	49ae      	ldr	r1, [pc, #696]	; (8001a70 <runBlockOut+0x179c>)
 80017b6:	4603      	mov	r3, r0
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	4403      	add	r3, r0
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	440b      	add	r3, r1
 80017c0:	3301      	adds	r3, #1
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	1e59      	subs	r1, r3, #1
 80017c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80017ca:	1acb      	subs	r3, r1, r3
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	4413      	add	r3, r2
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 80017d6:	4413      	add	r3, r2
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	b25a      	sxtb	r2, r3
 80017dc:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80017e0:	2101      	movs	r1, #1
 80017e2:	fa01 f303 	lsl.w	r3, r1, r3
 80017e6:	b25b      	sxtb	r3, r3
 80017e8:	43db      	mvns	r3, r3
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	4013      	ands	r3, r2
 80017ee:	b25c      	sxtb	r4, r3
 80017f0:	4b9e      	ldr	r3, [pc, #632]	; (8001a6c <runBlockOut+0x1798>)
 80017f2:	f993 3000 	ldrsb.w	r3, [r3]
 80017f6:	4619      	mov	r1, r3
 80017f8:	4a9d      	ldr	r2, [pc, #628]	; (8001a70 <runBlockOut+0x179c>)
 80017fa:	460b      	mov	r3, r1
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	440b      	add	r3, r1
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	4413      	add	r3, r2
 8001804:	3308      	adds	r3, #8
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	4b98      	ldr	r3, [pc, #608]	; (8001a6c <runBlockOut+0x1798>)
 800180a:	f993 3000 	ldrsb.w	r3, [r3]
 800180e:	4618      	mov	r0, r3
 8001810:	4997      	ldr	r1, [pc, #604]	; (8001a70 <runBlockOut+0x179c>)
 8001812:	4603      	mov	r3, r0
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	4403      	add	r3, r0
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	440b      	add	r3, r1
 800181c:	3301      	adds	r3, #1
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	1e59      	subs	r1, r3, #1
 8001822:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001826:	1acb      	subs	r3, r1, r3
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	4413      	add	r3, r2
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 8001832:	4413      	add	r3, r2
 8001834:	b2e2      	uxtb	r2, r4
 8001836:	701a      	strb	r2, [r3, #0]
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001838:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800183c:	b2db      	uxtb	r3, r3
 800183e:	3301      	adds	r3, #1
 8001840:	b2db      	uxtb	r3, r3
 8001842:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001846:	f997 2027 	ldrsb.w	r2, [r7, #39]	; 0x27
 800184a:	4b88      	ldr	r3, [pc, #544]	; (8001a6c <runBlockOut+0x1798>)
 800184c:	f993 3000 	ldrsb.w	r3, [r3]
 8001850:	4618      	mov	r0, r3
 8001852:	4987      	ldr	r1, [pc, #540]	; (8001a70 <runBlockOut+0x179c>)
 8001854:	4603      	mov	r3, r0
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	4403      	add	r3, r0
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	440b      	add	r3, r1
 800185e:	3301      	adds	r3, #1
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	429a      	cmp	r2, r3
 8001864:	f6ff af1f 	blt.w	80016a6 <runBlockOut+0x13d2>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001868:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 800186c:	b2db      	uxtb	r3, r3
 800186e:	3301      	adds	r3, #1
 8001870:	b2db      	uxtb	r3, r3
 8001872:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8001876:	f997 2028 	ldrsb.w	r2, [r7, #40]	; 0x28
 800187a:	4b7c      	ldr	r3, [pc, #496]	; (8001a6c <runBlockOut+0x1798>)
 800187c:	f993 3000 	ldrsb.w	r3, [r3]
 8001880:	4618      	mov	r0, r3
 8001882:	497b      	ldr	r1, [pc, #492]	; (8001a70 <runBlockOut+0x179c>)
 8001884:	4603      	mov	r3, r0
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	4403      	add	r3, r0
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	440b      	add	r3, r1
 800188e:	3301      	adds	r3, #1
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	429a      	cmp	r2, r3
 8001894:	f6ff af03 	blt.w	800169e <runBlockOut+0x13ca>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001898:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 800189c:	b2db      	uxtb	r3, r3
 800189e:	3301      	adds	r3, #1
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 80018a6:	f997 2029 	ldrsb.w	r2, [r7, #41]	; 0x29
 80018aa:	4b70      	ldr	r3, [pc, #448]	; (8001a6c <runBlockOut+0x1798>)
 80018ac:	f993 3000 	ldrsb.w	r3, [r3]
 80018b0:	4618      	mov	r0, r3
 80018b2:	496f      	ldr	r1, [pc, #444]	; (8001a70 <runBlockOut+0x179c>)
 80018b4:	4603      	mov	r3, r0
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	4403      	add	r3, r0
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	440b      	add	r3, r1
 80018be:	3301      	adds	r3, #1
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	f6ff aee7 	blt.w	8001696 <runBlockOut+0x13c2>
					flag_movGiroProhibido = 0;
 80018c8:	4b6a      	ldr	r3, [pc, #424]	; (8001a74 <runBlockOut+0x17a0>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 80018ce:	2300      	movs	r3, #0
 80018d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80018d4:	e0a5      	b.n	8001a22 <runBlockOut+0x174e>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80018d6:	2300      	movs	r3, #0
 80018d8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80018dc:	e089      	b.n	80019f2 <runBlockOut+0x171e>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80018de:	2300      	movs	r3, #0
 80018e0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80018e4:	e06e      	b.n	80019c4 <runBlockOut+0x16f0>
								if (pieza[index_pieza].matrizAux[k][j] & (0b1 << i) ){
 80018e6:	4b61      	ldr	r3, [pc, #388]	; (8001a6c <runBlockOut+0x1798>)
 80018e8:	f993 3000 	ldrsb.w	r3, [r3]
 80018ec:	4619      	mov	r1, r3
 80018ee:	4a60      	ldr	r2, [pc, #384]	; (8001a70 <runBlockOut+0x179c>)
 80018f0:	460b      	mov	r3, r1
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	440b      	add	r3, r1
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	4413      	add	r3, r2
 80018fa:	3308      	adds	r3, #8
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	4413      	add	r3, r2
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 800190c:	4413      	add	r3, r2
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	461a      	mov	r2, r3
 8001912:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001916:	fa42 f303 	asr.w	r3, r2, r3
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	2b00      	cmp	r3, #0
 8001920:	d049      	beq.n	80019b6 <runBlockOut+0x16e2>
									if ( (j + pos_piezaY < 0) || (j + pos_piezaY > 7)  ){
 8001922:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8001926:	4a54      	ldr	r2, [pc, #336]	; (8001a78 <runBlockOut+0x17a4>)
 8001928:	f992 2000 	ldrsb.w	r2, [r2]
 800192c:	4413      	add	r3, r2
 800192e:	2b00      	cmp	r3, #0
 8001930:	db07      	blt.n	8001942 <runBlockOut+0x166e>
 8001932:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8001936:	4a50      	ldr	r2, [pc, #320]	; (8001a78 <runBlockOut+0x17a4>)
 8001938:	f992 2000 	ldrsb.w	r2, [r2]
 800193c:	4413      	add	r3, r2
 800193e:	2b07      	cmp	r3, #7
 8001940:	dd03      	ble.n	800194a <runBlockOut+0x1676>
										flag_movGiroProhibido = 1;
 8001942:	4b4c      	ldr	r3, [pc, #304]	; (8001a74 <runBlockOut+0x17a0>)
 8001944:	2201      	movs	r2, #1
 8001946:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001948:	e04c      	b.n	80019e4 <runBlockOut+0x1710>
									}else if ( (k + pos_piezaZ < 0) || (k + pos_piezaZ > 7)  ){
 800194a:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800194e:	4a4b      	ldr	r2, [pc, #300]	; (8001a7c <runBlockOut+0x17a8>)
 8001950:	f992 2000 	ldrsb.w	r2, [r2]
 8001954:	4413      	add	r3, r2
 8001956:	2b00      	cmp	r3, #0
 8001958:	db07      	blt.n	800196a <runBlockOut+0x1696>
 800195a:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800195e:	4a47      	ldr	r2, [pc, #284]	; (8001a7c <runBlockOut+0x17a8>)
 8001960:	f992 2000 	ldrsb.w	r2, [r2]
 8001964:	4413      	add	r3, r2
 8001966:	2b07      	cmp	r3, #7
 8001968:	dd03      	ble.n	8001972 <runBlockOut+0x169e>
										flag_movGiroProhibido = 1;
 800196a:	4b42      	ldr	r3, [pc, #264]	; (8001a74 <runBlockOut+0x17a0>)
 800196c:	2201      	movs	r2, #1
 800196e:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001970:	e038      	b.n	80019e4 <runBlockOut+0x1710>
									}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 8001972:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8001976:	4a41      	ldr	r2, [pc, #260]	; (8001a7c <runBlockOut+0x17a8>)
 8001978:	f992 2000 	ldrsb.w	r2, [r2]
 800197c:	441a      	add	r2, r3
 800197e:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8001982:	493d      	ldr	r1, [pc, #244]	; (8001a78 <runBlockOut+0x17a4>)
 8001984:	f991 1000 	ldrsb.w	r1, [r1]
 8001988:	440b      	add	r3, r1
 800198a:	493d      	ldr	r1, [pc, #244]	; (8001a80 <runBlockOut+0x17ac>)
 800198c:	00d2      	lsls	r2, r2, #3
 800198e:	440a      	add	r2, r1
 8001990:	4413      	add	r3, r2
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	4619      	mov	r1, r3
 8001996:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 800199a:	4a3a      	ldr	r2, [pc, #232]	; (8001a84 <runBlockOut+0x17b0>)
 800199c:	f992 2000 	ldrsb.w	r2, [r2]
 80019a0:	4413      	add	r3, r2
 80019a2:	fa41 f303 	asr.w	r3, r1, r3
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d003      	beq.n	80019b6 <runBlockOut+0x16e2>
										flag_movGiroProhibido = 1;
 80019ae:	4b31      	ldr	r3, [pc, #196]	; (8001a74 <runBlockOut+0x17a0>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 80019b4:	e016      	b.n	80019e4 <runBlockOut+0x1710>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80019b6:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	3301      	adds	r3, #1
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80019c4:	f997 2024 	ldrsb.w	r2, [r7, #36]	; 0x24
 80019c8:	4b28      	ldr	r3, [pc, #160]	; (8001a6c <runBlockOut+0x1798>)
 80019ca:	f993 3000 	ldrsb.w	r3, [r3]
 80019ce:	4618      	mov	r0, r3
 80019d0:	4927      	ldr	r1, [pc, #156]	; (8001a70 <runBlockOut+0x179c>)
 80019d2:	4603      	mov	r3, r0
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4403      	add	r3, r0
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	440b      	add	r3, r1
 80019dc:	3301      	adds	r3, #1
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	db80      	blt.n	80018e6 <runBlockOut+0x1612>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80019e4:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	3301      	adds	r3, #1
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80019f2:	f997 2025 	ldrsb.w	r2, [r7, #37]	; 0x25
 80019f6:	4b1d      	ldr	r3, [pc, #116]	; (8001a6c <runBlockOut+0x1798>)
 80019f8:	f993 3000 	ldrsb.w	r3, [r3]
 80019fc:	4618      	mov	r0, r3
 80019fe:	491c      	ldr	r1, [pc, #112]	; (8001a70 <runBlockOut+0x179c>)
 8001a00:	4603      	mov	r3, r0
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	4403      	add	r3, r0
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	440b      	add	r3, r1
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	f6ff af65 	blt.w	80018de <runBlockOut+0x160a>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001a14:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001a22:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8001a26:	4b11      	ldr	r3, [pc, #68]	; (8001a6c <runBlockOut+0x1798>)
 8001a28:	f993 3000 	ldrsb.w	r3, [r3]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	4910      	ldr	r1, [pc, #64]	; (8001a70 <runBlockOut+0x179c>)
 8001a30:	4603      	mov	r3, r0
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	4403      	add	r3, r0
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	440b      	add	r3, r1
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	f6ff af49 	blt.w	80018d6 <runBlockOut+0x1602>
					if (flag_movGiroProhibido != 0){
 8001a44:	4b0b      	ldr	r3, [pc, #44]	; (8001a74 <runBlockOut+0x17a0>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d006      	beq.n	8001a5a <runBlockOut+0x1786>
						flag_updateJuego = 0;
 8001a4c:	4b0e      	ldr	r3, [pc, #56]	; (8001a88 <runBlockOut+0x17b4>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	701a      	strb	r2, [r3, #0]
						flag_movGiroProhibido = 0;
 8001a52:	4b08      	ldr	r3, [pc, #32]	; (8001a74 <runBlockOut+0x17a0>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	701a      	strb	r2, [r3, #0]
						break;
 8001a58:	e2bc      	b.n	8001fd4 <runBlockOut+0x1d00>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001a60:	e06a      	b.n	8001b38 <runBlockOut+0x1864>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001a62:	2300      	movs	r3, #0
 8001a64:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001a68:	e04f      	b.n	8001b0a <runBlockOut+0x1836>
 8001a6a:	bf00      	nop
 8001a6c:	2000029f 	.word	0x2000029f
 8001a70:	20000028 	.word	0x20000028
 8001a74:	20000299 	.word	0x20000299
 8001a78:	200002a1 	.word	0x200002a1
 8001a7c:	200002a2 	.word	0x200002a2
 8001a80:	200002a8 	.word	0x200002a8
 8001a84:	200002a0 	.word	0x200002a0
 8001a88:	2000029d 	.word	0x2000029d
							pieza[index_pieza].matriz[k][j] = ( pieza[index_pieza].matrizAux[k][j] & pieza[index_pieza].mask );
 8001a8c:	4bb6      	ldr	r3, [pc, #728]	; (8001d68 <runBlockOut+0x1a94>)
 8001a8e:	f993 3000 	ldrsb.w	r3, [r3]
 8001a92:	4619      	mov	r1, r3
 8001a94:	4ab5      	ldr	r2, [pc, #724]	; (8001d6c <runBlockOut+0x1a98>)
 8001a96:	460b      	mov	r3, r1
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	440b      	add	r3, r1
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	4413      	add	r3, r2
 8001aa0:	3308      	adds	r3, #8
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	4413      	add	r3, r2
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001ab2:	4413      	add	r3, r2
 8001ab4:	7819      	ldrb	r1, [r3, #0]
 8001ab6:	4bac      	ldr	r3, [pc, #688]	; (8001d68 <runBlockOut+0x1a94>)
 8001ab8:	f993 3000 	ldrsb.w	r3, [r3]
 8001abc:	4618      	mov	r0, r3
 8001abe:	4aab      	ldr	r2, [pc, #684]	; (8001d6c <runBlockOut+0x1a98>)
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	4403      	add	r3, r0
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	4413      	add	r3, r2
 8001aca:	3310      	adds	r3, #16
 8001acc:	781a      	ldrb	r2, [r3, #0]
 8001ace:	4ba6      	ldr	r3, [pc, #664]	; (8001d68 <runBlockOut+0x1a94>)
 8001ad0:	f993 3000 	ldrsb.w	r3, [r3]
 8001ad4:	461c      	mov	r4, r3
 8001ad6:	48a5      	ldr	r0, [pc, #660]	; (8001d6c <runBlockOut+0x1a98>)
 8001ad8:	4623      	mov	r3, r4
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	4423      	add	r3, r4
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	4403      	add	r3, r0
 8001ae2:	3304      	adds	r3, #4
 8001ae4:	6818      	ldr	r0, [r3, #0]
 8001ae6:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	4403      	add	r3, r0
 8001aee:	6818      	ldr	r0, [r3, #0]
 8001af0:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001af4:	4403      	add	r3, r0
 8001af6:	400a      	ands	r2, r1
 8001af8:	b2d2      	uxtb	r2, r2
 8001afa:	701a      	strb	r2, [r3, #0]
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001afc:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	3301      	adds	r3, #1
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001b0a:	f997 2022 	ldrsb.w	r2, [r7, #34]	; 0x22
 8001b0e:	4b96      	ldr	r3, [pc, #600]	; (8001d68 <runBlockOut+0x1a94>)
 8001b10:	f993 3000 	ldrsb.w	r3, [r3]
 8001b14:	4618      	mov	r0, r3
 8001b16:	4995      	ldr	r1, [pc, #596]	; (8001d6c <runBlockOut+0x1a98>)
 8001b18:	4603      	mov	r3, r0
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	4403      	add	r3, r0
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	440b      	add	r3, r1
 8001b22:	3301      	adds	r3, #1
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	dbb0      	blt.n	8001a8c <runBlockOut+0x17b8>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001b2a:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	3301      	adds	r3, #1
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001b38:	f997 2023 	ldrsb.w	r2, [r7, #35]	; 0x23
 8001b3c:	4b8a      	ldr	r3, [pc, #552]	; (8001d68 <runBlockOut+0x1a94>)
 8001b3e:	f993 3000 	ldrsb.w	r3, [r3]
 8001b42:	4618      	mov	r0, r3
 8001b44:	4989      	ldr	r1, [pc, #548]	; (8001d6c <runBlockOut+0x1a98>)
 8001b46:	4603      	mov	r3, r0
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	4403      	add	r3, r0
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	440b      	add	r3, r1
 8001b50:	3301      	adds	r3, #1
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	db84      	blt.n	8001a62 <runBlockOut+0x178e>
				break;
 8001b58:	e23c      	b.n	8001fd4 <runBlockOut+0x1d00>
					flag_updateJuego = 1;
 8001b5a:	4b85      	ldr	r3, [pc, #532]	; (8001d70 <runBlockOut+0x1a9c>)
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	701a      	strb	r2, [r3, #0]
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 8001b60:	2300      	movs	r3, #0
 8001b62:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001b66:	e0e1      	b.n	8001d2c <runBlockOut+0x1a58>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001b68:	2300      	movs	r3, #0
 8001b6a:	f887 3020 	strb.w	r3, [r7, #32]
 8001b6e:	e0c5      	b.n	8001cfc <runBlockOut+0x1a28>
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8001b70:	2300      	movs	r3, #0
 8001b72:	77fb      	strb	r3, [r7, #31]
 8001b74:	e0aa      	b.n	8001ccc <runBlockOut+0x19f8>
								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 8001b76:	4b7c      	ldr	r3, [pc, #496]	; (8001d68 <runBlockOut+0x1a94>)
 8001b78:	f993 3000 	ldrsb.w	r3, [r3]
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4a7b      	ldr	r2, [pc, #492]	; (8001d6c <runBlockOut+0x1a98>)
 8001b80:	460b      	mov	r3, r1
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	440b      	add	r3, r1
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	4413      	add	r3, r2
 8001b8a:	3304      	adds	r3, #4
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4413      	add	r3, r2
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001ba6:	fa42 f303 	asr.w	r3, r2, r3
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d042      	beq.n	8001c38 <runBlockOut+0x1964>
									pieza[index_pieza].matrizAux[k][i] |= (0b1 << (pieza[index_pieza].lado - 1 - j) );
 8001bb2:	4b6d      	ldr	r3, [pc, #436]	; (8001d68 <runBlockOut+0x1a94>)
 8001bb4:	f993 3000 	ldrsb.w	r3, [r3]
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4a6c      	ldr	r2, [pc, #432]	; (8001d6c <runBlockOut+0x1a98>)
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	440b      	add	r3, r1
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	4413      	add	r3, r2
 8001bc6:	3308      	adds	r3, #8
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	4413      	add	r3, r2
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001bd8:	4413      	add	r3, r2
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	b25a      	sxtb	r2, r3
 8001bde:	4b62      	ldr	r3, [pc, #392]	; (8001d68 <runBlockOut+0x1a94>)
 8001be0:	f993 3000 	ldrsb.w	r3, [r3]
 8001be4:	4618      	mov	r0, r3
 8001be6:	4961      	ldr	r1, [pc, #388]	; (8001d6c <runBlockOut+0x1a98>)
 8001be8:	4603      	mov	r3, r0
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	4403      	add	r3, r0
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	440b      	add	r3, r1
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	1e59      	subs	r1, r3, #1
 8001bf8:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001bfc:	1acb      	subs	r3, r1, r3
 8001bfe:	2101      	movs	r1, #1
 8001c00:	fa01 f303 	lsl.w	r3, r1, r3
 8001c04:	b25b      	sxtb	r3, r3
 8001c06:	4313      	orrs	r3, r2
 8001c08:	b258      	sxtb	r0, r3
 8001c0a:	4b57      	ldr	r3, [pc, #348]	; (8001d68 <runBlockOut+0x1a94>)
 8001c0c:	f993 3000 	ldrsb.w	r3, [r3]
 8001c10:	4619      	mov	r1, r3
 8001c12:	4a56      	ldr	r2, [pc, #344]	; (8001d6c <runBlockOut+0x1a98>)
 8001c14:	460b      	mov	r3, r1
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	440b      	add	r3, r1
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	4413      	add	r3, r2
 8001c1e:	3308      	adds	r3, #8
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	4413      	add	r3, r2
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001c30:	4413      	add	r3, r2
 8001c32:	b2c2      	uxtb	r2, r0
 8001c34:	701a      	strb	r2, [r3, #0]
 8001c36:	e043      	b.n	8001cc0 <runBlockOut+0x19ec>
									pieza[index_pieza].matrizAux[k][i] &= ~(0b1 << (pieza[index_pieza].lado - 1 - j) ); //nunca use esta expresion para setear ceros.
 8001c38:	4b4b      	ldr	r3, [pc, #300]	; (8001d68 <runBlockOut+0x1a94>)
 8001c3a:	f993 3000 	ldrsb.w	r3, [r3]
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4a4a      	ldr	r2, [pc, #296]	; (8001d6c <runBlockOut+0x1a98>)
 8001c42:	460b      	mov	r3, r1
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	440b      	add	r3, r1
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	4413      	add	r3, r2
 8001c4c:	3308      	adds	r3, #8
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	4413      	add	r3, r2
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001c5e:	4413      	add	r3, r2
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	b25a      	sxtb	r2, r3
 8001c64:	4b40      	ldr	r3, [pc, #256]	; (8001d68 <runBlockOut+0x1a94>)
 8001c66:	f993 3000 	ldrsb.w	r3, [r3]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	493f      	ldr	r1, [pc, #252]	; (8001d6c <runBlockOut+0x1a98>)
 8001c6e:	4603      	mov	r3, r0
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	4403      	add	r3, r0
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	440b      	add	r3, r1
 8001c78:	3301      	adds	r3, #1
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	1e59      	subs	r1, r3, #1
 8001c7e:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001c82:	1acb      	subs	r3, r1, r3
 8001c84:	2101      	movs	r1, #1
 8001c86:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8a:	b25b      	sxtb	r3, r3
 8001c8c:	43db      	mvns	r3, r3
 8001c8e:	b25b      	sxtb	r3, r3
 8001c90:	4013      	ands	r3, r2
 8001c92:	b258      	sxtb	r0, r3
 8001c94:	4b34      	ldr	r3, [pc, #208]	; (8001d68 <runBlockOut+0x1a94>)
 8001c96:	f993 3000 	ldrsb.w	r3, [r3]
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4a33      	ldr	r2, [pc, #204]	; (8001d6c <runBlockOut+0x1a98>)
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	440b      	add	r3, r1
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	4413      	add	r3, r2
 8001ca8:	3308      	adds	r3, #8
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	4413      	add	r3, r2
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001cba:	4413      	add	r3, r2
 8001cbc:	b2c2      	uxtb	r2, r0
 8001cbe:	701a      	strb	r2, [r3, #0]
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8001cc0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	77fb      	strb	r3, [r7, #31]
 8001ccc:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8001cd0:	4b25      	ldr	r3, [pc, #148]	; (8001d68 <runBlockOut+0x1a94>)
 8001cd2:	f993 3000 	ldrsb.w	r3, [r3]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	4924      	ldr	r1, [pc, #144]	; (8001d6c <runBlockOut+0x1a98>)
 8001cda:	4603      	mov	r3, r0
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	4403      	add	r3, r0
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	440b      	add	r3, r1
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	f6ff af44 	blt.w	8001b76 <runBlockOut+0x18a2>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001cee:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	f887 3020 	strb.w	r3, [r7, #32]
 8001cfc:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8001d00:	4b19      	ldr	r3, [pc, #100]	; (8001d68 <runBlockOut+0x1a94>)
 8001d02:	f993 3000 	ldrsb.w	r3, [r3]
 8001d06:	4618      	mov	r0, r3
 8001d08:	4918      	ldr	r1, [pc, #96]	; (8001d6c <runBlockOut+0x1a98>)
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	4403      	add	r3, r0
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	440b      	add	r3, r1
 8001d14:	3301      	adds	r3, #1
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	f6ff af29 	blt.w	8001b70 <runBlockOut+0x189c>
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 8001d1e:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	3301      	adds	r3, #1
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001d2c:	f997 2021 	ldrsb.w	r2, [r7, #33]	; 0x21
 8001d30:	4b0d      	ldr	r3, [pc, #52]	; (8001d68 <runBlockOut+0x1a94>)
 8001d32:	f993 3000 	ldrsb.w	r3, [r3]
 8001d36:	4618      	mov	r0, r3
 8001d38:	490c      	ldr	r1, [pc, #48]	; (8001d6c <runBlockOut+0x1a98>)
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	4403      	add	r3, r0
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	440b      	add	r3, r1
 8001d44:	3301      	adds	r3, #1
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	f6ff af0d 	blt.w	8001b68 <runBlockOut+0x1894>
					flag_movGiroProhibido = 0;
 8001d4e:	4b09      	ldr	r3, [pc, #36]	; (8001d74 <runBlockOut+0x1aa0>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001d54:	2300      	movs	r3, #0
 8001d56:	77bb      	strb	r3, [r7, #30]
 8001d58:	e0a9      	b.n	8001eae <runBlockOut+0x1bda>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	777b      	strb	r3, [r7, #29]
 8001d5e:	e08f      	b.n	8001e80 <runBlockOut+0x1bac>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001d60:	2300      	movs	r3, #0
 8001d62:	773b      	strb	r3, [r7, #28]
 8001d64:	e076      	b.n	8001e54 <runBlockOut+0x1b80>
 8001d66:	bf00      	nop
 8001d68:	2000029f 	.word	0x2000029f
 8001d6c:	20000028 	.word	0x20000028
 8001d70:	2000029d 	.word	0x2000029d
 8001d74:	20000299 	.word	0x20000299
								if (pieza[index_pieza].matrizAux[k][j] & (0b1 << i) ){
 8001d78:	4baf      	ldr	r3, [pc, #700]	; (8002038 <runBlockOut+0x1d64>)
 8001d7a:	f993 3000 	ldrsb.w	r3, [r3]
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4aae      	ldr	r2, [pc, #696]	; (800203c <runBlockOut+0x1d68>)
 8001d82:	460b      	mov	r3, r1
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	440b      	add	r3, r1
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	4413      	add	r3, r2
 8001d8c:	3308      	adds	r3, #8
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	4413      	add	r3, r2
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8001d9e:	4413      	add	r3, r2
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	461a      	mov	r2, r3
 8001da4:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001da8:	fa42 f303 	asr.w	r3, r2, r3
 8001dac:	f003 0301 	and.w	r3, r3, #1
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d049      	beq.n	8001e48 <runBlockOut+0x1b74>
									if ( (i+ pos_piezaX < 0) || (i + pos_piezaX > 7)  ){
 8001db4:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001db8:	4aa1      	ldr	r2, [pc, #644]	; (8002040 <runBlockOut+0x1d6c>)
 8001dba:	f992 2000 	ldrsb.w	r2, [r2]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	db07      	blt.n	8001dd4 <runBlockOut+0x1b00>
 8001dc4:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001dc8:	4a9d      	ldr	r2, [pc, #628]	; (8002040 <runBlockOut+0x1d6c>)
 8001dca:	f992 2000 	ldrsb.w	r2, [r2]
 8001dce:	4413      	add	r3, r2
 8001dd0:	2b07      	cmp	r3, #7
 8001dd2:	dd03      	ble.n	8001ddc <runBlockOut+0x1b08>
										flag_movGiroProhibido = 1;
 8001dd4:	4b9b      	ldr	r3, [pc, #620]	; (8002044 <runBlockOut+0x1d70>)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001dda:	e04b      	b.n	8001e74 <runBlockOut+0x1ba0>
									}else if ( (k + pos_piezaZ < 0) || (k + pos_piezaZ > 7)  ){
 8001ddc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001de0:	4a99      	ldr	r2, [pc, #612]	; (8002048 <runBlockOut+0x1d74>)
 8001de2:	f992 2000 	ldrsb.w	r2, [r2]
 8001de6:	4413      	add	r3, r2
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	db07      	blt.n	8001dfc <runBlockOut+0x1b28>
 8001dec:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001df0:	4a95      	ldr	r2, [pc, #596]	; (8002048 <runBlockOut+0x1d74>)
 8001df2:	f992 2000 	ldrsb.w	r2, [r2]
 8001df6:	4413      	add	r3, r2
 8001df8:	2b07      	cmp	r3, #7
 8001dfa:	dd03      	ble.n	8001e04 <runBlockOut+0x1b30>
										flag_movGiroProhibido = 1;
 8001dfc:	4b91      	ldr	r3, [pc, #580]	; (8002044 <runBlockOut+0x1d70>)
 8001dfe:	2201      	movs	r2, #1
 8001e00:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001e02:	e037      	b.n	8001e74 <runBlockOut+0x1ba0>
									}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 8001e04:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001e08:	4a8f      	ldr	r2, [pc, #572]	; (8002048 <runBlockOut+0x1d74>)
 8001e0a:	f992 2000 	ldrsb.w	r2, [r2]
 8001e0e:	441a      	add	r2, r3
 8001e10:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8001e14:	498d      	ldr	r1, [pc, #564]	; (800204c <runBlockOut+0x1d78>)
 8001e16:	f991 1000 	ldrsb.w	r1, [r1]
 8001e1a:	440b      	add	r3, r1
 8001e1c:	498c      	ldr	r1, [pc, #560]	; (8002050 <runBlockOut+0x1d7c>)
 8001e1e:	00d2      	lsls	r2, r2, #3
 8001e20:	440a      	add	r2, r1
 8001e22:	4413      	add	r3, r2
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	4619      	mov	r1, r3
 8001e28:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001e2c:	4a84      	ldr	r2, [pc, #528]	; (8002040 <runBlockOut+0x1d6c>)
 8001e2e:	f992 2000 	ldrsb.w	r2, [r2]
 8001e32:	4413      	add	r3, r2
 8001e34:	fa41 f303 	asr.w	r3, r1, r3
 8001e38:	f003 0301 	and.w	r3, r3, #1
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d003      	beq.n	8001e48 <runBlockOut+0x1b74>
										flag_movGiroProhibido = 1;
 8001e40:	4b80      	ldr	r3, [pc, #512]	; (8002044 <runBlockOut+0x1d70>)
 8001e42:	2201      	movs	r2, #1
 8001e44:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001e46:	e015      	b.n	8001e74 <runBlockOut+0x1ba0>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001e48:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	3301      	adds	r3, #1
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	773b      	strb	r3, [r7, #28]
 8001e54:	f997 201c 	ldrsb.w	r2, [r7, #28]
 8001e58:	4b77      	ldr	r3, [pc, #476]	; (8002038 <runBlockOut+0x1d64>)
 8001e5a:	f993 3000 	ldrsb.w	r3, [r3]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	4976      	ldr	r1, [pc, #472]	; (800203c <runBlockOut+0x1d68>)
 8001e62:	4603      	mov	r3, r0
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	4403      	add	r3, r0
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	440b      	add	r3, r1
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	db81      	blt.n	8001d78 <runBlockOut+0x1aa4>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001e74:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	777b      	strb	r3, [r7, #29]
 8001e80:	f997 201d 	ldrsb.w	r2, [r7, #29]
 8001e84:	4b6c      	ldr	r3, [pc, #432]	; (8002038 <runBlockOut+0x1d64>)
 8001e86:	f993 3000 	ldrsb.w	r3, [r3]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	496b      	ldr	r1, [pc, #428]	; (800203c <runBlockOut+0x1d68>)
 8001e8e:	4603      	mov	r3, r0
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	4403      	add	r3, r0
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	440b      	add	r3, r1
 8001e98:	3301      	adds	r3, #1
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	f6ff af5f 	blt.w	8001d60 <runBlockOut+0x1a8c>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001ea2:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	77bb      	strb	r3, [r7, #30]
 8001eae:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8001eb2:	4b61      	ldr	r3, [pc, #388]	; (8002038 <runBlockOut+0x1d64>)
 8001eb4:	f993 3000 	ldrsb.w	r3, [r3]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	4960      	ldr	r1, [pc, #384]	; (800203c <runBlockOut+0x1d68>)
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	4403      	add	r3, r0
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	440b      	add	r3, r1
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	f6ff af45 	blt.w	8001d5a <runBlockOut+0x1a86>
					if (flag_movGiroProhibido != 0){
 8001ed0:	4b5c      	ldr	r3, [pc, #368]	; (8002044 <runBlockOut+0x1d70>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d006      	beq.n	8001ee6 <runBlockOut+0x1c12>
						flag_updateJuego = 0;
 8001ed8:	4b5e      	ldr	r3, [pc, #376]	; (8002054 <runBlockOut+0x1d80>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	701a      	strb	r2, [r3, #0]
						flag_movGiroProhibido = 0;
 8001ede:	4b59      	ldr	r3, [pc, #356]	; (8002044 <runBlockOut+0x1d70>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	701a      	strb	r2, [r3, #0]
						break;
 8001ee4:	e076      	b.n	8001fd4 <runBlockOut+0x1d00>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	76fb      	strb	r3, [r7, #27]
 8001eea:	e056      	b.n	8001f9a <runBlockOut+0x1cc6>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001eec:	2300      	movs	r3, #0
 8001eee:	76bb      	strb	r3, [r7, #26]
 8001ef0:	e03d      	b.n	8001f6e <runBlockOut+0x1c9a>
							pieza[index_pieza].matriz[k][j] = ( pieza[index_pieza].matrizAux[k][j] & pieza[index_pieza].mask );
 8001ef2:	4b51      	ldr	r3, [pc, #324]	; (8002038 <runBlockOut+0x1d64>)
 8001ef4:	f993 3000 	ldrsb.w	r3, [r3]
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4a50      	ldr	r2, [pc, #320]	; (800203c <runBlockOut+0x1d68>)
 8001efc:	460b      	mov	r3, r1
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	440b      	add	r3, r1
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4413      	add	r3, r2
 8001f06:	3308      	adds	r3, #8
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	4413      	add	r3, r2
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001f18:	4413      	add	r3, r2
 8001f1a:	7819      	ldrb	r1, [r3, #0]
 8001f1c:	4b46      	ldr	r3, [pc, #280]	; (8002038 <runBlockOut+0x1d64>)
 8001f1e:	f993 3000 	ldrsb.w	r3, [r3]
 8001f22:	4618      	mov	r0, r3
 8001f24:	4a45      	ldr	r2, [pc, #276]	; (800203c <runBlockOut+0x1d68>)
 8001f26:	4603      	mov	r3, r0
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	4403      	add	r3, r0
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	4413      	add	r3, r2
 8001f30:	3310      	adds	r3, #16
 8001f32:	781a      	ldrb	r2, [r3, #0]
 8001f34:	4b40      	ldr	r3, [pc, #256]	; (8002038 <runBlockOut+0x1d64>)
 8001f36:	f993 3000 	ldrsb.w	r3, [r3]
 8001f3a:	461c      	mov	r4, r3
 8001f3c:	483f      	ldr	r0, [pc, #252]	; (800203c <runBlockOut+0x1d68>)
 8001f3e:	4623      	mov	r3, r4
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	4423      	add	r3, r4
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4403      	add	r3, r0
 8001f48:	3304      	adds	r3, #4
 8001f4a:	6818      	ldr	r0, [r3, #0]
 8001f4c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	4403      	add	r3, r0
 8001f54:	6818      	ldr	r0, [r3, #0]
 8001f56:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001f5a:	4403      	add	r3, r0
 8001f5c:	400a      	ands	r2, r1
 8001f5e:	b2d2      	uxtb	r2, r2
 8001f60:	701a      	strb	r2, [r3, #0]
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001f62:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	3301      	adds	r3, #1
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	76bb      	strb	r3, [r7, #26]
 8001f6e:	f997 201a 	ldrsb.w	r2, [r7, #26]
 8001f72:	4b31      	ldr	r3, [pc, #196]	; (8002038 <runBlockOut+0x1d64>)
 8001f74:	f993 3000 	ldrsb.w	r3, [r3]
 8001f78:	4618      	mov	r0, r3
 8001f7a:	4930      	ldr	r1, [pc, #192]	; (800203c <runBlockOut+0x1d68>)
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	4403      	add	r3, r0
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	440b      	add	r3, r1
 8001f86:	3301      	adds	r3, #1
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	dbb1      	blt.n	8001ef2 <runBlockOut+0x1c1e>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001f8e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	3301      	adds	r3, #1
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	76fb      	strb	r3, [r7, #27]
 8001f9a:	f997 201b 	ldrsb.w	r2, [r7, #27]
 8001f9e:	4b26      	ldr	r3, [pc, #152]	; (8002038 <runBlockOut+0x1d64>)
 8001fa0:	f993 3000 	ldrsb.w	r3, [r3]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	4925      	ldr	r1, [pc, #148]	; (800203c <runBlockOut+0x1d68>)
 8001fa8:	4603      	mov	r3, r0
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	4403      	add	r3, r0
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	440b      	add	r3, r1
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	db98      	blt.n	8001eec <runBlockOut+0x1c18>
				break;
 8001fba:	e00b      	b.n	8001fd4 <runBlockOut+0x1d00>
					flag_fuerzaCaida = 1;
 8001fbc:	4b26      	ldr	r3, [pc, #152]	; (8002058 <runBlockOut+0x1d84>)
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	701a      	strb	r2, [r3, #0]
				break;
 8001fc2:	bf00      	nop
 8001fc4:	e006      	b.n	8001fd4 <runBlockOut+0x1d00>
				break;
 8001fc6:	bf00      	nop
 8001fc8:	e004      	b.n	8001fd4 <runBlockOut+0x1d00>
				break;
 8001fca:	bf00      	nop
 8001fcc:	e002      	b.n	8001fd4 <runBlockOut+0x1d00>
				break;
 8001fce:	bf00      	nop
 8001fd0:	e000      	b.n	8001fd4 <runBlockOut+0x1d00>
				break;
 8001fd2:	bf00      	nop
						} //end if (pieza[index_pieza]...
					} //end for z
				} //end for za
			} //end for x
*/
			entradaJoystick = 0;
 8001fd4:	4b21      	ldr	r3, [pc, #132]	; (800205c <runBlockOut+0x1d88>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	701a      	strb	r2, [r3, #0]

			estatus_juego = CHECK_CAIDA;
 8001fda:	4b21      	ldr	r3, [pc, #132]	; (8002060 <runBlockOut+0x1d8c>)
 8001fdc:	2204      	movs	r2, #4
 8001fde:	701a      	strb	r2, [r3, #0]
//			estatus_juego = CHECK_PIEZA;

		break;
 8001fe0:	e2cf      	b.n	8002582 <runBlockOut+0x22ae>
		case CHECK_CAIDA:
			if ((flag_timeoutCaer != 0) || (flag_fuerzaCaida != 0)){
 8001fe2:	4b20      	ldr	r3, [pc, #128]	; (8002064 <runBlockOut+0x1d90>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d104      	bne.n	8001ff4 <runBlockOut+0x1d20>
 8001fea:	4b1b      	ldr	r3, [pc, #108]	; (8002058 <runBlockOut+0x1d84>)
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f000 823d 	beq.w	800246e <runBlockOut+0x219a>
				pos_piezaZ--;
 8001ff4:	4b14      	ldr	r3, [pc, #80]	; (8002048 <runBlockOut+0x1d74>)
 8001ff6:	f993 3000 	ldrsb.w	r3, [r3]
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	3b01      	subs	r3, #1
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	b25a      	sxtb	r2, r3
 8002002:	4b11      	ldr	r3, [pc, #68]	; (8002048 <runBlockOut+0x1d74>)
 8002004:	701a      	strb	r2, [r3, #0]
				flag_updateJuego = 1;
 8002006:	4b13      	ldr	r3, [pc, #76]	; (8002054 <runBlockOut+0x1d80>)
 8002008:	2201      	movs	r2, #1
 800200a:	701a      	strb	r2, [r3, #0]

				//comprueba ocupación
				flag_movGiroProhibido = 0;
 800200c:	4b0d      	ldr	r3, [pc, #52]	; (8002044 <runBlockOut+0x1d70>)
 800200e:	2200      	movs	r2, #0
 8002010:	701a      	strb	r2, [r3, #0]
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 8002012:	2300      	movs	r3, #0
 8002014:	767b      	strb	r3, [r7, #25]
 8002016:	e0d9      	b.n	80021cc <runBlockOut+0x1ef8>

					if (k + pos_piezaZ >= 0){ //comprueba que esté dentro del cubo el ciclo actual
 8002018:	f997 3019 	ldrsb.w	r3, [r7, #25]
 800201c:	4a0a      	ldr	r2, [pc, #40]	; (8002048 <runBlockOut+0x1d74>)
 800201e:	f992 2000 	ldrsb.w	r2, [r2]
 8002022:	4413      	add	r3, r2
 8002024:	2b00      	cmp	r3, #0
 8002026:	f2c0 8093 	blt.w	8002150 <runBlockOut+0x1e7c>

						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800202a:	2300      	movs	r3, #0
 800202c:	763b      	strb	r3, [r7, #24]
 800202e:	e07d      	b.n	800212c <runBlockOut+0x1e58>
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8002030:	2300      	movs	r3, #0
 8002032:	75fb      	strb	r3, [r7, #23]
 8002034:	e064      	b.n	8002100 <runBlockOut+0x1e2c>
 8002036:	bf00      	nop
 8002038:	2000029f 	.word	0x2000029f
 800203c:	20000028 	.word	0x20000028
 8002040:	200002a0 	.word	0x200002a0
 8002044:	20000299 	.word	0x20000299
 8002048:	200002a2 	.word	0x200002a2
 800204c:	200002a1 	.word	0x200002a1
 8002050:	200002a8 	.word	0x200002a8
 8002054:	2000029d 	.word	0x2000029d
 8002058:	2000029b 	.word	0x2000029b
 800205c:	200002a3 	.word	0x200002a3
 8002060:	2000029e 	.word	0x2000029e
 8002064:	2000029a 	.word	0x2000029a
								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 8002068:	4bab      	ldr	r3, [pc, #684]	; (8002318 <runBlockOut+0x2044>)
 800206a:	f993 3000 	ldrsb.w	r3, [r3]
 800206e:	4619      	mov	r1, r3
 8002070:	4aaa      	ldr	r2, [pc, #680]	; (800231c <runBlockOut+0x2048>)
 8002072:	460b      	mov	r3, r1
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	440b      	add	r3, r1
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	4413      	add	r3, r2
 800207c:	3304      	adds	r3, #4
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	4413      	add	r3, r2
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	f997 3018 	ldrsb.w	r3, [r7, #24]
 800208e:	4413      	add	r3, r2
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	461a      	mov	r2, r3
 8002094:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002098:	fa42 f303 	asr.w	r3, r2, r3
 800209c:	f003 0301 	and.w	r3, r3, #1
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d027      	beq.n	80020f4 <runBlockOut+0x1e20>
									if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 80020a4:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80020a8:	4a9d      	ldr	r2, [pc, #628]	; (8002320 <runBlockOut+0x204c>)
 80020aa:	f992 2000 	ldrsb.w	r2, [r2]
 80020ae:	441a      	add	r2, r3
 80020b0:	f997 3018 	ldrsb.w	r3, [r7, #24]
 80020b4:	499b      	ldr	r1, [pc, #620]	; (8002324 <runBlockOut+0x2050>)
 80020b6:	f991 1000 	ldrsb.w	r1, [r1]
 80020ba:	440b      	add	r3, r1
 80020bc:	499a      	ldr	r1, [pc, #616]	; (8002328 <runBlockOut+0x2054>)
 80020be:	00d2      	lsls	r2, r2, #3
 80020c0:	440a      	add	r2, r1
 80020c2:	4413      	add	r3, r2
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	4619      	mov	r1, r3
 80020c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80020cc:	4a97      	ldr	r2, [pc, #604]	; (800232c <runBlockOut+0x2058>)
 80020ce:	f992 2000 	ldrsb.w	r2, [r2]
 80020d2:	4413      	add	r3, r2
 80020d4:	fa41 f303 	asr.w	r3, r1, r3
 80020d8:	f003 0301 	and.w	r3, r3, #1
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d009      	beq.n	80020f4 <runBlockOut+0x1e20>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 80020e0:	4b93      	ldr	r3, [pc, #588]	; (8002330 <runBlockOut+0x205c>)
 80020e2:	2201      	movs	r2, #1
 80020e4:	701a      	strb	r2, [r3, #0]
										
										i = 10;
 80020e6:	230a      	movs	r3, #10
 80020e8:	75fb      	strb	r3, [r7, #23]
										j = 10;
 80020ea:	230a      	movs	r3, #10
 80020ec:	763b      	strb	r3, [r7, #24]
										k = 10;
 80020ee:	230a      	movs	r3, #10
 80020f0:	767b      	strb	r3, [r7, #25]
										break; //sale del for o del case??
 80020f2:	e015      	b.n	8002120 <runBlockOut+0x1e4c>
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 80020f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	3301      	adds	r3, #1
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	75fb      	strb	r3, [r7, #23]
 8002100:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002104:	4b84      	ldr	r3, [pc, #528]	; (8002318 <runBlockOut+0x2044>)
 8002106:	f993 3000 	ldrsb.w	r3, [r3]
 800210a:	4618      	mov	r0, r3
 800210c:	4983      	ldr	r1, [pc, #524]	; (800231c <runBlockOut+0x2048>)
 800210e:	4603      	mov	r3, r0
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	4403      	add	r3, r0
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	440b      	add	r3, r1
 8002118:	3301      	adds	r3, #1
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	429a      	cmp	r2, r3
 800211e:	dba3      	blt.n	8002068 <runBlockOut+0x1d94>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8002120:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8002124:	b2db      	uxtb	r3, r3
 8002126:	3301      	adds	r3, #1
 8002128:	b2db      	uxtb	r3, r3
 800212a:	763b      	strb	r3, [r7, #24]
 800212c:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8002130:	4b79      	ldr	r3, [pc, #484]	; (8002318 <runBlockOut+0x2044>)
 8002132:	f993 3000 	ldrsb.w	r3, [r3]
 8002136:	4618      	mov	r0, r3
 8002138:	4978      	ldr	r1, [pc, #480]	; (800231c <runBlockOut+0x2048>)
 800213a:	4603      	mov	r3, r0
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4403      	add	r3, r0
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	440b      	add	r3, r1
 8002144:	3301      	adds	r3, #1
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	429a      	cmp	r2, r3
 800214a:	f6ff af71 	blt.w	8002030 <runBlockOut+0x1d5c>
 800214e:	e037      	b.n	80021c0 <runBlockOut+0x1eec>
							} //end for x
						} //end for za

					}else{ //si está debajo del cubo...

						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8002150:	2300      	movs	r3, #0
 8002152:	75bb      	strb	r3, [r7, #22]
 8002154:	e024      	b.n	80021a0 <runBlockOut+0x1ecc>
							if ( pieza[index_pieza].matriz[k][j] != 0  ){
 8002156:	4b70      	ldr	r3, [pc, #448]	; (8002318 <runBlockOut+0x2044>)
 8002158:	f993 3000 	ldrsb.w	r3, [r3]
 800215c:	4619      	mov	r1, r3
 800215e:	4a6f      	ldr	r2, [pc, #444]	; (800231c <runBlockOut+0x2048>)
 8002160:	460b      	mov	r3, r1
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	440b      	add	r3, r1
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	4413      	add	r3, r2
 800216a:	3304      	adds	r3, #4
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	4413      	add	r3, r2
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800217c:	4413      	add	r3, r2
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d007      	beq.n	8002194 <runBlockOut+0x1ec0>
								//anula el movimiento
								flag_movGiroProhibido = 1;
 8002184:	4b6a      	ldr	r3, [pc, #424]	; (8002330 <runBlockOut+0x205c>)
 8002186:	2201      	movs	r2, #1
 8002188:	701a      	strb	r2, [r3, #0]
								j = 10;
 800218a:	230a      	movs	r3, #10
 800218c:	75bb      	strb	r3, [r7, #22]
								k = 10;
 800218e:	230a      	movs	r3, #10
 8002190:	767b      	strb	r3, [r7, #25]
								break; //sale del for o del case??
 8002192:	e015      	b.n	80021c0 <runBlockOut+0x1eec>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8002194:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002198:	b2db      	uxtb	r3, r3
 800219a:	3301      	adds	r3, #1
 800219c:	b2db      	uxtb	r3, r3
 800219e:	75bb      	strb	r3, [r7, #22]
 80021a0:	f997 2016 	ldrsb.w	r2, [r7, #22]
 80021a4:	4b5c      	ldr	r3, [pc, #368]	; (8002318 <runBlockOut+0x2044>)
 80021a6:	f993 3000 	ldrsb.w	r3, [r3]
 80021aa:	4618      	mov	r0, r3
 80021ac:	495b      	ldr	r1, [pc, #364]	; (800231c <runBlockOut+0x2048>)
 80021ae:	4603      	mov	r3, r0
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	4403      	add	r3, r0
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	440b      	add	r3, r1
 80021b8:	3301      	adds	r3, #1
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	429a      	cmp	r2, r3
 80021be:	dbca      	blt.n	8002156 <runBlockOut+0x1e82>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 80021c0:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	3301      	adds	r3, #1
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	767b      	strb	r3, [r7, #25]
 80021cc:	f997 2019 	ldrsb.w	r2, [r7, #25]
 80021d0:	4b51      	ldr	r3, [pc, #324]	; (8002318 <runBlockOut+0x2044>)
 80021d2:	f993 3000 	ldrsb.w	r3, [r3]
 80021d6:	4618      	mov	r0, r3
 80021d8:	4950      	ldr	r1, [pc, #320]	; (800231c <runBlockOut+0x2048>)
 80021da:	4603      	mov	r3, r0
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	4403      	add	r3, r0
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	440b      	add	r3, r1
 80021e4:	3301      	adds	r3, #1
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	f6ff af15 	blt.w	8002018 <runBlockOut+0x1d44>
//						} //end for za
//					} //end for x
//					flag_movGiroProhibido = 0;
//				} //end if (flag_movGiroProhibido != 0)

				if (flag_movGiroProhibido != 0){
 80021ee:	4b50      	ldr	r3, [pc, #320]	; (8002330 <runBlockOut+0x205c>)
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	f000 8138 	beq.w	8002468 <runBlockOut+0x2194>
					pos_piezaZ++;
 80021f8:	4b49      	ldr	r3, [pc, #292]	; (8002320 <runBlockOut+0x204c>)
 80021fa:	f993 3000 	ldrsb.w	r3, [r3]
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	3301      	adds	r3, #1
 8002202:	b2db      	uxtb	r3, r3
 8002204:	b25a      	sxtb	r2, r3
 8002206:	4b46      	ldr	r3, [pc, #280]	; (8002320 <runBlockOut+0x204c>)
 8002208:	701a      	strb	r2, [r3, #0]
					flag_pieza = 0;
 800220a:	4b4a      	ldr	r3, [pc, #296]	; (8002334 <runBlockOut+0x2060>)
 800220c:	2200      	movs	r2, #0
 800220e:	701a      	strb	r2, [r3, #0]
					flag_fuerzaCaida = 0;
 8002210:	4b49      	ldr	r3, [pc, #292]	; (8002338 <runBlockOut+0x2064>)
 8002212:	2200      	movs	r2, #0
 8002214:	701a      	strb	r2, [r3, #0]
					//llena la matriz de ocupacion
					if (pos_piezaX >= 0){
 8002216:	4b45      	ldr	r3, [pc, #276]	; (800232c <runBlockOut+0x2058>)
 8002218:	f993 3000 	ldrsb.w	r3, [r3]
 800221c:	2b00      	cmp	r3, #0
 800221e:	db75      	blt.n	800230c <runBlockOut+0x2038>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8002220:	2300      	movs	r3, #0
 8002222:	757b      	strb	r3, [r7, #21]
 8002224:	e061      	b.n	80022ea <runBlockOut+0x2016>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8002226:	2300      	movs	r3, #0
 8002228:	753b      	strb	r3, [r7, #20]
 800222a:	e048      	b.n	80022be <runBlockOut+0x1fea>
								ocupacion[k + pos_piezaZ][j + pos_piezaY] |= ( pieza[index_pieza].matriz[k][j] << pos_piezaX);
 800222c:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002230:	4a3b      	ldr	r2, [pc, #236]	; (8002320 <runBlockOut+0x204c>)
 8002232:	f992 2000 	ldrsb.w	r2, [r2]
 8002236:	441a      	add	r2, r3
 8002238:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800223c:	4939      	ldr	r1, [pc, #228]	; (8002324 <runBlockOut+0x2050>)
 800223e:	f991 1000 	ldrsb.w	r1, [r1]
 8002242:	440b      	add	r3, r1
 8002244:	4938      	ldr	r1, [pc, #224]	; (8002328 <runBlockOut+0x2054>)
 8002246:	00d2      	lsls	r2, r2, #3
 8002248:	440a      	add	r2, r1
 800224a:	4413      	add	r3, r2
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	b25a      	sxtb	r2, r3
 8002250:	4b31      	ldr	r3, [pc, #196]	; (8002318 <runBlockOut+0x2044>)
 8002252:	f993 3000 	ldrsb.w	r3, [r3]
 8002256:	4618      	mov	r0, r3
 8002258:	4930      	ldr	r1, [pc, #192]	; (800231c <runBlockOut+0x2048>)
 800225a:	4603      	mov	r3, r0
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	4403      	add	r3, r0
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	440b      	add	r3, r1
 8002264:	3304      	adds	r3, #4
 8002266:	6819      	ldr	r1, [r3, #0]
 8002268:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	440b      	add	r3, r1
 8002270:	6819      	ldr	r1, [r3, #0]
 8002272:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8002276:	440b      	add	r3, r1
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	4619      	mov	r1, r3
 800227c:	4b2b      	ldr	r3, [pc, #172]	; (800232c <runBlockOut+0x2058>)
 800227e:	f993 3000 	ldrsb.w	r3, [r3]
 8002282:	fa01 f303 	lsl.w	r3, r1, r3
 8002286:	b25b      	sxtb	r3, r3
 8002288:	4313      	orrs	r3, r2
 800228a:	b258      	sxtb	r0, r3
 800228c:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002290:	4a23      	ldr	r2, [pc, #140]	; (8002320 <runBlockOut+0x204c>)
 8002292:	f992 2000 	ldrsb.w	r2, [r2]
 8002296:	441a      	add	r2, r3
 8002298:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800229c:	4921      	ldr	r1, [pc, #132]	; (8002324 <runBlockOut+0x2050>)
 800229e:	f991 1000 	ldrsb.w	r1, [r1]
 80022a2:	440b      	add	r3, r1
 80022a4:	b2c0      	uxtb	r0, r0
 80022a6:	4920      	ldr	r1, [pc, #128]	; (8002328 <runBlockOut+0x2054>)
 80022a8:	00d2      	lsls	r2, r2, #3
 80022aa:	440a      	add	r2, r1
 80022ac:	4413      	add	r3, r2
 80022ae:	4602      	mov	r2, r0
 80022b0:	701a      	strb	r2, [r3, #0]
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80022b2:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	3301      	adds	r3, #1
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	753b      	strb	r3, [r7, #20]
 80022be:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80022c2:	4b15      	ldr	r3, [pc, #84]	; (8002318 <runBlockOut+0x2044>)
 80022c4:	f993 3000 	ldrsb.w	r3, [r3]
 80022c8:	4618      	mov	r0, r3
 80022ca:	4914      	ldr	r1, [pc, #80]	; (800231c <runBlockOut+0x2048>)
 80022cc:	4603      	mov	r3, r0
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	4403      	add	r3, r0
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	440b      	add	r3, r1
 80022d6:	3301      	adds	r3, #1
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	429a      	cmp	r2, r3
 80022dc:	dba6      	blt.n	800222c <runBlockOut+0x1f58>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 80022de:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	3301      	adds	r3, #1
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	757b      	strb	r3, [r7, #21]
 80022ea:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80022ee:	4b0a      	ldr	r3, [pc, #40]	; (8002318 <runBlockOut+0x2044>)
 80022f0:	f993 3000 	ldrsb.w	r3, [r3]
 80022f4:	4618      	mov	r0, r3
 80022f6:	4909      	ldr	r1, [pc, #36]	; (800231c <runBlockOut+0x2048>)
 80022f8:	4603      	mov	r3, r0
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	4403      	add	r3, r0
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	440b      	add	r3, r1
 8002302:	3301      	adds	r3, #1
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	429a      	cmp	r2, r3
 8002308:	db8d      	blt.n	8002226 <runBlockOut+0x1f52>
 800230a:	e0aa      	b.n	8002462 <runBlockOut+0x218e>
							} //end for z
						} //end for x
					}else{
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 800230c:	2300      	movs	r3, #0
 800230e:	74fb      	strb	r3, [r7, #19]
 8002310:	e096      	b.n	8002440 <runBlockOut+0x216c>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8002312:	2300      	movs	r3, #0
 8002314:	74bb      	strb	r3, [r7, #18]
 8002316:	e07d      	b.n	8002414 <runBlockOut+0x2140>
 8002318:	2000029f 	.word	0x2000029f
 800231c:	20000028 	.word	0x20000028
 8002320:	200002a2 	.word	0x200002a2
 8002324:	200002a1 	.word	0x200002a1
 8002328:	200002a8 	.word	0x200002a8
 800232c:	200002a0 	.word	0x200002a0
 8002330:	20000299 	.word	0x20000299
 8002334:	20000298 	.word	0x20000298
 8002338:	2000029b 	.word	0x2000029b
								pieza[index_pieza].matriz[k][j] >>= 1; //porque pos_piezaX solo llega hasta -1
 800233c:	4ba5      	ldr	r3, [pc, #660]	; (80025d4 <runBlockOut+0x2300>)
 800233e:	f993 3000 	ldrsb.w	r3, [r3]
 8002342:	4619      	mov	r1, r3
 8002344:	4aa4      	ldr	r2, [pc, #656]	; (80025d8 <runBlockOut+0x2304>)
 8002346:	460b      	mov	r3, r1
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	440b      	add	r3, r1
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	4413      	add	r3, r2
 8002350:	3304      	adds	r3, #4
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	4413      	add	r3, r2
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002362:	4413      	add	r3, r2
 8002364:	781a      	ldrb	r2, [r3, #0]
 8002366:	4b9b      	ldr	r3, [pc, #620]	; (80025d4 <runBlockOut+0x2300>)
 8002368:	f993 3000 	ldrsb.w	r3, [r3]
 800236c:	4618      	mov	r0, r3
 800236e:	499a      	ldr	r1, [pc, #616]	; (80025d8 <runBlockOut+0x2304>)
 8002370:	4603      	mov	r3, r0
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	4403      	add	r3, r0
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	440b      	add	r3, r1
 800237a:	3304      	adds	r3, #4
 800237c:	6819      	ldr	r1, [r3, #0]
 800237e:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	440b      	add	r3, r1
 8002386:	6819      	ldr	r1, [r3, #0]
 8002388:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800238c:	440b      	add	r3, r1
 800238e:	0852      	lsrs	r2, r2, #1
 8002390:	b2d2      	uxtb	r2, r2
 8002392:	701a      	strb	r2, [r3, #0]
								ocupacion[k + pos_piezaZ][j + pos_piezaY] |= ( pieza[index_pieza].matriz[k][j] );
 8002394:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002398:	4a90      	ldr	r2, [pc, #576]	; (80025dc <runBlockOut+0x2308>)
 800239a:	f992 2000 	ldrsb.w	r2, [r2]
 800239e:	441a      	add	r2, r3
 80023a0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80023a4:	498e      	ldr	r1, [pc, #568]	; (80025e0 <runBlockOut+0x230c>)
 80023a6:	f991 1000 	ldrsb.w	r1, [r1]
 80023aa:	440b      	add	r3, r1
 80023ac:	498d      	ldr	r1, [pc, #564]	; (80025e4 <runBlockOut+0x2310>)
 80023ae:	00d2      	lsls	r2, r2, #3
 80023b0:	440a      	add	r2, r1
 80023b2:	4413      	add	r3, r2
 80023b4:	7818      	ldrb	r0, [r3, #0]
 80023b6:	4b87      	ldr	r3, [pc, #540]	; (80025d4 <runBlockOut+0x2300>)
 80023b8:	f993 3000 	ldrsb.w	r3, [r3]
 80023bc:	4619      	mov	r1, r3
 80023be:	4a86      	ldr	r2, [pc, #536]	; (80025d8 <runBlockOut+0x2304>)
 80023c0:	460b      	mov	r3, r1
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	440b      	add	r3, r1
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	4413      	add	r3, r2
 80023ca:	3304      	adds	r3, #4
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	4413      	add	r3, r2
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80023dc:	4413      	add	r3, r2
 80023de:	7819      	ldrb	r1, [r3, #0]
 80023e0:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80023e4:	4a7d      	ldr	r2, [pc, #500]	; (80025dc <runBlockOut+0x2308>)
 80023e6:	f992 2000 	ldrsb.w	r2, [r2]
 80023ea:	441a      	add	r2, r3
 80023ec:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80023f0:	4c7b      	ldr	r4, [pc, #492]	; (80025e0 <runBlockOut+0x230c>)
 80023f2:	f994 4000 	ldrsb.w	r4, [r4]
 80023f6:	4423      	add	r3, r4
 80023f8:	4301      	orrs	r1, r0
 80023fa:	b2c8      	uxtb	r0, r1
 80023fc:	4979      	ldr	r1, [pc, #484]	; (80025e4 <runBlockOut+0x2310>)
 80023fe:	00d2      	lsls	r2, r2, #3
 8002400:	440a      	add	r2, r1
 8002402:	4413      	add	r3, r2
 8002404:	4602      	mov	r2, r0
 8002406:	701a      	strb	r2, [r3, #0]
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8002408:	f997 3012 	ldrsb.w	r3, [r7, #18]
 800240c:	b2db      	uxtb	r3, r3
 800240e:	3301      	adds	r3, #1
 8002410:	b2db      	uxtb	r3, r3
 8002412:	74bb      	strb	r3, [r7, #18]
 8002414:	f997 2012 	ldrsb.w	r2, [r7, #18]
 8002418:	4b6e      	ldr	r3, [pc, #440]	; (80025d4 <runBlockOut+0x2300>)
 800241a:	f993 3000 	ldrsb.w	r3, [r3]
 800241e:	4618      	mov	r0, r3
 8002420:	496d      	ldr	r1, [pc, #436]	; (80025d8 <runBlockOut+0x2304>)
 8002422:	4603      	mov	r3, r0
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	4403      	add	r3, r0
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	440b      	add	r3, r1
 800242c:	3301      	adds	r3, #1
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	429a      	cmp	r2, r3
 8002432:	db83      	blt.n	800233c <runBlockOut+0x2068>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8002434:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8002438:	b2db      	uxtb	r3, r3
 800243a:	3301      	adds	r3, #1
 800243c:	b2db      	uxtb	r3, r3
 800243e:	74fb      	strb	r3, [r7, #19]
 8002440:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8002444:	4b63      	ldr	r3, [pc, #396]	; (80025d4 <runBlockOut+0x2300>)
 8002446:	f993 3000 	ldrsb.w	r3, [r3]
 800244a:	4618      	mov	r0, r3
 800244c:	4962      	ldr	r1, [pc, #392]	; (80025d8 <runBlockOut+0x2304>)
 800244e:	4603      	mov	r3, r0
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	4403      	add	r3, r0
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	440b      	add	r3, r1
 8002458:	3301      	adds	r3, #1
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	429a      	cmp	r2, r3
 800245e:	f6ff af58 	blt.w	8002312 <runBlockOut+0x203e>
//						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
//							ocupacion[k + pos_piezaZ][j + pos_piezaY] |= ( pieza[index_pieza].matriz[k][j] << pos_piezaX);
//						} //end for z
//					} //end for x

					flag_movGiroProhibido = 0;
 8002462:	4b61      	ldr	r3, [pc, #388]	; (80025e8 <runBlockOut+0x2314>)
 8002464:	2200      	movs	r2, #0
 8002466:	701a      	strb	r2, [r3, #0]
				} //end if (flag_movGiroProhibido != 0)

				flag_timeoutCaer = 0;
 8002468:	4b60      	ldr	r3, [pc, #384]	; (80025ec <runBlockOut+0x2318>)
 800246a:	2200      	movs	r2, #0
 800246c:	701a      	strb	r2, [r3, #0]
			} //end if flag_timeoutCaer != 0

			estatus_juego = CHECK_PISO_LLENO;
 800246e:	4b60      	ldr	r3, [pc, #384]	; (80025f0 <runBlockOut+0x231c>)
 8002470:	2205      	movs	r2, #5
 8002472:	701a      	strb	r2, [r3, #0]
//			estatus_juego = CHECK_PIEZA;
		break;
 8002474:	e085      	b.n	8002582 <runBlockOut+0x22ae>
		case CHECK_PISO_LLENO:
			completaPiso = 0;
 8002476:	4b5f      	ldr	r3, [pc, #380]	; (80025f4 <runBlockOut+0x2320>)
 8002478:	2200      	movs	r2, #0
 800247a:	701a      	strb	r2, [r3, #0]

			for (int8_t k = 0; k < 8; k++){
 800247c:	2300      	movs	r3, #0
 800247e:	747b      	strb	r3, [r7, #17]
 8002480:	e075      	b.n	800256e <runBlockOut+0x229a>

				for (int8_t j = 0; j < 8; j++){
 8002482:	2300      	movs	r3, #0
 8002484:	743b      	strb	r3, [r7, #16]
 8002486:	e01c      	b.n	80024c2 <runBlockOut+0x21ee>
					if (ocupacion[k][j] == 0xFF){
 8002488:	f997 2011 	ldrsb.w	r2, [r7, #17]
 800248c:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8002490:	4954      	ldr	r1, [pc, #336]	; (80025e4 <runBlockOut+0x2310>)
 8002492:	00d2      	lsls	r2, r2, #3
 8002494:	440a      	add	r2, r1
 8002496:	4413      	add	r3, r2
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	2bff      	cmp	r3, #255	; 0xff
 800249c:	d106      	bne.n	80024ac <runBlockOut+0x21d8>
						completaPiso++;
 800249e:	4b55      	ldr	r3, [pc, #340]	; (80025f4 <runBlockOut+0x2320>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	3301      	adds	r3, #1
 80024a4:	b2da      	uxtb	r2, r3
 80024a6:	4b53      	ldr	r3, [pc, #332]	; (80025f4 <runBlockOut+0x2320>)
 80024a8:	701a      	strb	r2, [r3, #0]
 80024aa:	e004      	b.n	80024b6 <runBlockOut+0x21e2>
					}else{
						completaPiso = 0;
 80024ac:	4b51      	ldr	r3, [pc, #324]	; (80025f4 <runBlockOut+0x2320>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	701a      	strb	r2, [r3, #0]
						j = 8; //asquerosidad para terminar el bucle
 80024b2:	2308      	movs	r3, #8
 80024b4:	743b      	strb	r3, [r7, #16]
				for (int8_t j = 0; j < 8; j++){
 80024b6:	f997 3010 	ldrsb.w	r3, [r7, #16]
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	3301      	adds	r3, #1
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	743b      	strb	r3, [r7, #16]
 80024c2:	f997 3010 	ldrsb.w	r3, [r7, #16]
 80024c6:	2b07      	cmp	r3, #7
 80024c8:	ddde      	ble.n	8002488 <runBlockOut+0x21b4>
					} //end if (ocupacion[ka][j] == 0xFF)
				} //end for j

				 if (completaPiso == 8){
 80024ca:	4b4a      	ldr	r3, [pc, #296]	; (80025f4 <runBlockOut+0x2320>)
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	2b08      	cmp	r3, #8
 80024d0:	d147      	bne.n	8002562 <runBlockOut+0x228e>

					 flag_updateJuego = 1;
 80024d2:	4b49      	ldr	r3, [pc, #292]	; (80025f8 <runBlockOut+0x2324>)
 80024d4:	2201      	movs	r2, #1
 80024d6:	701a      	strb	r2, [r3, #0]

					 for (int8_t k = 0; k < 7; k++){
 80024d8:	2300      	movs	r3, #0
 80024da:	73fb      	strb	r3, [r7, #15]
 80024dc:	e026      	b.n	800252c <runBlockOut+0x2258>
						 for (int8_t j = 0; j < 8; j++){
 80024de:	2300      	movs	r3, #0
 80024e0:	73bb      	strb	r3, [r7, #14]
 80024e2:	e019      	b.n	8002518 <runBlockOut+0x2244>
							 ocupacion[k][j] = ocupacion[k + 1][j];
 80024e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024e8:	1c58      	adds	r0, r3, #1
 80024ea:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80024ee:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80024f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024f6:	4c3b      	ldr	r4, [pc, #236]	; (80025e4 <runBlockOut+0x2310>)
 80024f8:	00c0      	lsls	r0, r0, #3
 80024fa:	4420      	add	r0, r4
 80024fc:	4401      	add	r1, r0
 80024fe:	7808      	ldrb	r0, [r1, #0]
 8002500:	4938      	ldr	r1, [pc, #224]	; (80025e4 <runBlockOut+0x2310>)
 8002502:	00d2      	lsls	r2, r2, #3
 8002504:	440a      	add	r2, r1
 8002506:	4413      	add	r3, r2
 8002508:	4602      	mov	r2, r0
 800250a:	701a      	strb	r2, [r3, #0]
						 for (int8_t j = 0; j < 8; j++){
 800250c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002510:	b2db      	uxtb	r3, r3
 8002512:	3301      	adds	r3, #1
 8002514:	b2db      	uxtb	r3, r3
 8002516:	73bb      	strb	r3, [r7, #14]
 8002518:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800251c:	2b07      	cmp	r3, #7
 800251e:	dde1      	ble.n	80024e4 <runBlockOut+0x2210>
					 for (int8_t k = 0; k < 7; k++){
 8002520:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002524:	b2db      	uxtb	r3, r3
 8002526:	3301      	adds	r3, #1
 8002528:	b2db      	uxtb	r3, r3
 800252a:	73fb      	strb	r3, [r7, #15]
 800252c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002530:	2b06      	cmp	r3, #6
 8002532:	ddd4      	ble.n	80024de <runBlockOut+0x220a>
						 } //end for j
					 } //end for k

					 for (int8_t j = 0; j < 8; j++){
 8002534:	2300      	movs	r3, #0
 8002536:	737b      	strb	r3, [r7, #13]
 8002538:	e00c      	b.n	8002554 <runBlockOut+0x2280>
						 ocupacion[7][j] = 0;
 800253a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800253e:	4a29      	ldr	r2, [pc, #164]	; (80025e4 <runBlockOut+0x2310>)
 8002540:	4413      	add	r3, r2
 8002542:	2200      	movs	r2, #0
 8002544:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
					 for (int8_t j = 0; j < 8; j++){
 8002548:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800254c:	b2db      	uxtb	r3, r3
 800254e:	3301      	adds	r3, #1
 8002550:	b2db      	uxtb	r3, r3
 8002552:	737b      	strb	r3, [r7, #13]
 8002554:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002558:	2b07      	cmp	r3, #7
 800255a:	ddee      	ble.n	800253a <runBlockOut+0x2266>
					 } //end for j

					 completaPiso = 0;
 800255c:	4b25      	ldr	r3, [pc, #148]	; (80025f4 <runBlockOut+0x2320>)
 800255e:	2200      	movs	r2, #0
 8002560:	701a      	strb	r2, [r3, #0]
			for (int8_t k = 0; k < 8; k++){
 8002562:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8002566:	b2db      	uxtb	r3, r3
 8002568:	3301      	adds	r3, #1
 800256a:	b2db      	uxtb	r3, r3
 800256c:	747b      	strb	r3, [r7, #17]
 800256e:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8002572:	2b07      	cmp	r3, #7
 8002574:	dd85      	ble.n	8002482 <runBlockOut+0x21ae>
				 } //end if (completaPiso == 8)
			} //end for j

			estatus_juego = CHECK_PIEZA;
 8002576:	4b1e      	ldr	r3, [pc, #120]	; (80025f0 <runBlockOut+0x231c>)
 8002578:	2202      	movs	r2, #2
 800257a:	701a      	strb	r2, [r3, #0]
		default:
		break;
 800257c:	bf00      	nop
 800257e:	e000      	b.n	8002582 <runBlockOut+0x22ae>
		break;
 8002580:	bf00      	nop
	} //end switch estatus_juego

	if (flag_updateJuego != 0){
 8002582:	4b1d      	ldr	r3, [pc, #116]	; (80025f8 <runBlockOut+0x2324>)
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	2b00      	cmp	r3, #0
 8002588:	f000 811f 	beq.w	80027ca <runBlockOut+0x24f6>

		//limpia el cubo
		for (uint8_t k = 0; k < 8; k++){
 800258c:	2300      	movs	r3, #0
 800258e:	733b      	strb	r3, [r7, #12]
 8002590:	e013      	b.n	80025ba <runBlockOut+0x22e6>
			for (uint8_t j = 0; j < 8; j++){
 8002592:	2300      	movs	r3, #0
 8002594:	72fb      	strb	r3, [r7, #11]
 8002596:	e00a      	b.n	80025ae <runBlockOut+0x22da>
				cube[k][j] =0;
 8002598:	7b3a      	ldrb	r2, [r7, #12]
 800259a:	7afb      	ldrb	r3, [r7, #11]
 800259c:	4917      	ldr	r1, [pc, #92]	; (80025fc <runBlockOut+0x2328>)
 800259e:	00d2      	lsls	r2, r2, #3
 80025a0:	440a      	add	r2, r1
 80025a2:	4413      	add	r3, r2
 80025a4:	2200      	movs	r2, #0
 80025a6:	701a      	strb	r2, [r3, #0]
			for (uint8_t j = 0; j < 8; j++){
 80025a8:	7afb      	ldrb	r3, [r7, #11]
 80025aa:	3301      	adds	r3, #1
 80025ac:	72fb      	strb	r3, [r7, #11]
 80025ae:	7afb      	ldrb	r3, [r7, #11]
 80025b0:	2b07      	cmp	r3, #7
 80025b2:	d9f1      	bls.n	8002598 <runBlockOut+0x22c4>
		for (uint8_t k = 0; k < 8; k++){
 80025b4:	7b3b      	ldrb	r3, [r7, #12]
 80025b6:	3301      	adds	r3, #1
 80025b8:	733b      	strb	r3, [r7, #12]
 80025ba:	7b3b      	ldrb	r3, [r7, #12]
 80025bc:	2b07      	cmp	r3, #7
 80025be:	d9e8      	bls.n	8002592 <runBlockOut+0x22be>
			} //end for j
		} //end for k

		//imprime matriz de ocupacion
		for (uint8_t i = 0; i < 8; i++){
 80025c0:	2300      	movs	r3, #0
 80025c2:	72bb      	strb	r3, [r7, #10]
 80025c4:	e056      	b.n	8002674 <runBlockOut+0x23a0>
			for (uint8_t k = 0; k < 8; k++){
 80025c6:	2300      	movs	r3, #0
 80025c8:	727b      	strb	r3, [r7, #9]
 80025ca:	e04d      	b.n	8002668 <runBlockOut+0x2394>
				for (uint8_t j = 0; j < 8; j++){
 80025cc:	2300      	movs	r3, #0
 80025ce:	723b      	strb	r3, [r7, #8]
 80025d0:	e044      	b.n	800265c <runBlockOut+0x2388>
 80025d2:	bf00      	nop
 80025d4:	2000029f 	.word	0x2000029f
 80025d8:	20000028 	.word	0x20000028
 80025dc:	200002a2 	.word	0x200002a2
 80025e0:	200002a1 	.word	0x200002a1
 80025e4:	200002a8 	.word	0x200002a8
 80025e8:	20000299 	.word	0x20000299
 80025ec:	2000029a 	.word	0x2000029a
 80025f0:	2000029e 	.word	0x2000029e
 80025f4:	200002a4 	.word	0x200002a4
 80025f8:	2000029d 	.word	0x2000029d
 80025fc:	20000354 	.word	0x20000354
					if (ocupacion[k][j] & (0b1 << i) ){
 8002600:	7a7a      	ldrb	r2, [r7, #9]
 8002602:	7a3b      	ldrb	r3, [r7, #8]
 8002604:	4973      	ldr	r1, [pc, #460]	; (80027d4 <runBlockOut+0x2500>)
 8002606:	00d2      	lsls	r2, r2, #3
 8002608:	440a      	add	r2, r1
 800260a:	4413      	add	r3, r2
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	461a      	mov	r2, r3
 8002610:	7abb      	ldrb	r3, [r7, #10]
 8002612:	fa42 f303 	asr.w	r3, r2, r3
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	2b00      	cmp	r3, #0
 800261c:	d01b      	beq.n	8002656 <runBlockOut+0x2382>
						cube[7 - k][j] |= (0x01 << i );
 800261e:	7a7b      	ldrb	r3, [r7, #9]
 8002620:	f1c3 0207 	rsb	r2, r3, #7
 8002624:	7a3b      	ldrb	r3, [r7, #8]
 8002626:	496c      	ldr	r1, [pc, #432]	; (80027d8 <runBlockOut+0x2504>)
 8002628:	00d2      	lsls	r2, r2, #3
 800262a:	440a      	add	r2, r1
 800262c:	4413      	add	r3, r2
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	b25a      	sxtb	r2, r3
 8002632:	7abb      	ldrb	r3, [r7, #10]
 8002634:	2101      	movs	r1, #1
 8002636:	fa01 f303 	lsl.w	r3, r1, r3
 800263a:	b25b      	sxtb	r3, r3
 800263c:	4313      	orrs	r3, r2
 800263e:	b259      	sxtb	r1, r3
 8002640:	7a7b      	ldrb	r3, [r7, #9]
 8002642:	f1c3 0207 	rsb	r2, r3, #7
 8002646:	7a3b      	ldrb	r3, [r7, #8]
 8002648:	b2c8      	uxtb	r0, r1
 800264a:	4963      	ldr	r1, [pc, #396]	; (80027d8 <runBlockOut+0x2504>)
 800264c:	00d2      	lsls	r2, r2, #3
 800264e:	440a      	add	r2, r1
 8002650:	4413      	add	r3, r2
 8002652:	4602      	mov	r2, r0
 8002654:	701a      	strb	r2, [r3, #0]
				for (uint8_t j = 0; j < 8; j++){
 8002656:	7a3b      	ldrb	r3, [r7, #8]
 8002658:	3301      	adds	r3, #1
 800265a:	723b      	strb	r3, [r7, #8]
 800265c:	7a3b      	ldrb	r3, [r7, #8]
 800265e:	2b07      	cmp	r3, #7
 8002660:	d9ce      	bls.n	8002600 <runBlockOut+0x232c>
			for (uint8_t k = 0; k < 8; k++){
 8002662:	7a7b      	ldrb	r3, [r7, #9]
 8002664:	3301      	adds	r3, #1
 8002666:	727b      	strb	r3, [r7, #9]
 8002668:	7a7b      	ldrb	r3, [r7, #9]
 800266a:	2b07      	cmp	r3, #7
 800266c:	d9ae      	bls.n	80025cc <runBlockOut+0x22f8>
		for (uint8_t i = 0; i < 8; i++){
 800266e:	7abb      	ldrb	r3, [r7, #10]
 8002670:	3301      	adds	r3, #1
 8002672:	72bb      	strb	r3, [r7, #10]
 8002674:	7abb      	ldrb	r3, [r7, #10]
 8002676:	2b07      	cmp	r3, #7
 8002678:	d9a5      	bls.n	80025c6 <runBlockOut+0x22f2>
					} //end if ocupacion...
				} //end for j
			} //end for ja
		} //end for i

		if (flag_pieza != 0){
 800267a:	4b58      	ldr	r3, [pc, #352]	; (80027dc <runBlockOut+0x2508>)
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	2b00      	cmp	r3, #0
 8002680:	f000 80a0 	beq.w	80027c4 <runBlockOut+0x24f0>
			//dibuja la pieza
			for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8002684:	2300      	movs	r3, #0
 8002686:	71fb      	strb	r3, [r7, #7]
 8002688:	e08b      	b.n	80027a2 <runBlockOut+0x24ce>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800268a:	2300      	movs	r3, #0
 800268c:	71bb      	strb	r3, [r7, #6]
 800268e:	e071      	b.n	8002774 <runBlockOut+0x24a0>
					//pieza[index_pieza].matriz[ka][j] = pieza[index_pieza].matrizAux[ka][j];
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8002690:	2300      	movs	r3, #0
 8002692:	717b      	strb	r3, [r7, #5]
 8002694:	e058      	b.n	8002748 <runBlockOut+0x2474>
						if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 8002696:	4b52      	ldr	r3, [pc, #328]	; (80027e0 <runBlockOut+0x250c>)
 8002698:	f993 3000 	ldrsb.w	r3, [r3]
 800269c:	4619      	mov	r1, r3
 800269e:	4a51      	ldr	r2, [pc, #324]	; (80027e4 <runBlockOut+0x2510>)
 80026a0:	460b      	mov	r3, r1
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	440b      	add	r3, r1
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	4413      	add	r3, r2
 80026aa:	3304      	adds	r3, #4
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	4413      	add	r3, r2
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026bc:	4413      	add	r3, r2
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	461a      	mov	r2, r3
 80026c2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80026c6:	fa42 f303 	asr.w	r3, r2, r3
 80026ca:	f003 0301 	and.w	r3, r3, #1
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d034      	beq.n	800273c <runBlockOut+0x2468>
							cube[7 - k - pos_piezaZ][j + pos_piezaY] |= (0x01 << (i + pos_piezaX) );
 80026d2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80026d6:	f1c3 0307 	rsb	r3, r3, #7
 80026da:	4a43      	ldr	r2, [pc, #268]	; (80027e8 <runBlockOut+0x2514>)
 80026dc:	f992 2000 	ldrsb.w	r2, [r2]
 80026e0:	1a9a      	subs	r2, r3, r2
 80026e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e6:	4941      	ldr	r1, [pc, #260]	; (80027ec <runBlockOut+0x2518>)
 80026e8:	f991 1000 	ldrsb.w	r1, [r1]
 80026ec:	440b      	add	r3, r1
 80026ee:	493a      	ldr	r1, [pc, #232]	; (80027d8 <runBlockOut+0x2504>)
 80026f0:	00d2      	lsls	r2, r2, #3
 80026f2:	440a      	add	r2, r1
 80026f4:	4413      	add	r3, r2
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	b25a      	sxtb	r2, r3
 80026fa:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80026fe:	493c      	ldr	r1, [pc, #240]	; (80027f0 <runBlockOut+0x251c>)
 8002700:	f991 1000 	ldrsb.w	r1, [r1]
 8002704:	440b      	add	r3, r1
 8002706:	2101      	movs	r1, #1
 8002708:	fa01 f303 	lsl.w	r3, r1, r3
 800270c:	b25b      	sxtb	r3, r3
 800270e:	4313      	orrs	r3, r2
 8002710:	b258      	sxtb	r0, r3
 8002712:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002716:	f1c3 0307 	rsb	r3, r3, #7
 800271a:	4a33      	ldr	r2, [pc, #204]	; (80027e8 <runBlockOut+0x2514>)
 800271c:	f992 2000 	ldrsb.w	r2, [r2]
 8002720:	1a9a      	subs	r2, r3, r2
 8002722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002726:	4931      	ldr	r1, [pc, #196]	; (80027ec <runBlockOut+0x2518>)
 8002728:	f991 1000 	ldrsb.w	r1, [r1]
 800272c:	440b      	add	r3, r1
 800272e:	b2c0      	uxtb	r0, r0
 8002730:	4929      	ldr	r1, [pc, #164]	; (80027d8 <runBlockOut+0x2504>)
 8002732:	00d2      	lsls	r2, r2, #3
 8002734:	440a      	add	r2, r1
 8002736:	4413      	add	r3, r2
 8002738:	4602      	mov	r2, r0
 800273a:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 800273c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002740:	b2db      	uxtb	r3, r3
 8002742:	3301      	adds	r3, #1
 8002744:	b2db      	uxtb	r3, r3
 8002746:	717b      	strb	r3, [r7, #5]
 8002748:	f997 2005 	ldrsb.w	r2, [r7, #5]
 800274c:	4b24      	ldr	r3, [pc, #144]	; (80027e0 <runBlockOut+0x250c>)
 800274e:	f993 3000 	ldrsb.w	r3, [r3]
 8002752:	4618      	mov	r0, r3
 8002754:	4923      	ldr	r1, [pc, #140]	; (80027e4 <runBlockOut+0x2510>)
 8002756:	4603      	mov	r3, r0
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	4403      	add	r3, r0
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	440b      	add	r3, r1
 8002760:	3301      	adds	r3, #1
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	db96      	blt.n	8002696 <runBlockOut+0x23c2>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8002768:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800276c:	b2db      	uxtb	r3, r3
 800276e:	3301      	adds	r3, #1
 8002770:	b2db      	uxtb	r3, r3
 8002772:	71bb      	strb	r3, [r7, #6]
 8002774:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8002778:	4b19      	ldr	r3, [pc, #100]	; (80027e0 <runBlockOut+0x250c>)
 800277a:	f993 3000 	ldrsb.w	r3, [r3]
 800277e:	4618      	mov	r0, r3
 8002780:	4918      	ldr	r1, [pc, #96]	; (80027e4 <runBlockOut+0x2510>)
 8002782:	4603      	mov	r3, r0
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	4403      	add	r3, r0
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	440b      	add	r3, r1
 800278c:	3301      	adds	r3, #1
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	429a      	cmp	r2, r3
 8002792:	f6ff af7d 	blt.w	8002690 <runBlockOut+0x23bc>
			for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8002796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279a:	b2db      	uxtb	r3, r3
 800279c:	3301      	adds	r3, #1
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	71fb      	strb	r3, [r7, #7]
 80027a2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80027a6:	4b0e      	ldr	r3, [pc, #56]	; (80027e0 <runBlockOut+0x250c>)
 80027a8:	f993 3000 	ldrsb.w	r3, [r3]
 80027ac:	4618      	mov	r0, r3
 80027ae:	490d      	ldr	r1, [pc, #52]	; (80027e4 <runBlockOut+0x2510>)
 80027b0:	4603      	mov	r3, r0
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	4403      	add	r3, r0
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	440b      	add	r3, r1
 80027ba:	3301      	adds	r3, #1
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	429a      	cmp	r2, r3
 80027c0:	f6ff af63 	blt.w	800268a <runBlockOut+0x23b6>
					} //end for z
				} //end for za
			} //end for x
		} //end if flag_pieza

		flag_updateJuego = 0;
 80027c4:	4b0b      	ldr	r3, [pc, #44]	; (80027f4 <runBlockOut+0x2520>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	701a      	strb	r2, [r3, #0]

	} //end if flag_updateJuego
} //end runBlockOut()
 80027ca:	bf00      	nop
 80027cc:	3754      	adds	r7, #84	; 0x54
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd90      	pop	{r4, r7, pc}
 80027d2:	bf00      	nop
 80027d4:	200002a8 	.word	0x200002a8
 80027d8:	20000354 	.word	0x20000354
 80027dc:	20000298 	.word	0x20000298
 80027e0:	2000029f 	.word	0x2000029f
 80027e4:	20000028 	.word	0x20000028
 80027e8:	200002a2 	.word	0x200002a2
 80027ec:	200002a1 	.word	0x200002a1
 80027f0:	200002a0 	.word	0x200002a0
 80027f4:	2000029d 	.word	0x2000029d

080027f8 <lecturaTeclas>:
#include "botones_lfs.h"

uint8_t read_boton[4] = {1, 1, 1, 1};
uint8_t last_boton[4] = {1, 1, 1, 1};

void lecturaTeclas (void){
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
	read_boton[IN_UP] = HAL_GPIO_ReadPin(IN_UP_GPIO_Port, IN_UP_Pin);
 80027fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002800:	4811      	ldr	r0, [pc, #68]	; (8002848 <lecturaTeclas+0x50>)
 8002802:	f003 fd85 	bl	8006310 <HAL_GPIO_ReadPin>
 8002806:	4603      	mov	r3, r0
 8002808:	461a      	mov	r2, r3
 800280a:	4b10      	ldr	r3, [pc, #64]	; (800284c <lecturaTeclas+0x54>)
 800280c:	701a      	strb	r2, [r3, #0]
	read_boton[IN_DOWN] = HAL_GPIO_ReadPin(IN_DOWN_GPIO_Port, IN_DOWN_Pin);
 800280e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002812:	480d      	ldr	r0, [pc, #52]	; (8002848 <lecturaTeclas+0x50>)
 8002814:	f003 fd7c 	bl	8006310 <HAL_GPIO_ReadPin>
 8002818:	4603      	mov	r3, r0
 800281a:	461a      	mov	r2, r3
 800281c:	4b0b      	ldr	r3, [pc, #44]	; (800284c <lecturaTeclas+0x54>)
 800281e:	705a      	strb	r2, [r3, #1]
	read_boton[IN_LEFT] = HAL_GPIO_ReadPin(IN_LEFT_GPIO_Port, IN_LEFT_Pin);
 8002820:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002824:	4808      	ldr	r0, [pc, #32]	; (8002848 <lecturaTeclas+0x50>)
 8002826:	f003 fd73 	bl	8006310 <HAL_GPIO_ReadPin>
 800282a:	4603      	mov	r3, r0
 800282c:	461a      	mov	r2, r3
 800282e:	4b07      	ldr	r3, [pc, #28]	; (800284c <lecturaTeclas+0x54>)
 8002830:	709a      	strb	r2, [r3, #2]
	read_boton[IN_RIGHT] = HAL_GPIO_ReadPin(IN_RIGHT_GPIO_Port, IN_RIGHT_Pin);
 8002832:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002836:	4804      	ldr	r0, [pc, #16]	; (8002848 <lecturaTeclas+0x50>)
 8002838:	f003 fd6a 	bl	8006310 <HAL_GPIO_ReadPin>
 800283c:	4603      	mov	r3, r0
 800283e:	461a      	mov	r2, r3
 8002840:	4b02      	ldr	r3, [pc, #8]	; (800284c <lecturaTeclas+0x54>)
 8002842:	70da      	strb	r2, [r3, #3]
} //end lecturaTeclas ()
 8002844:	bf00      	nop
 8002846:	bd80      	pop	{r7, pc}
 8002848:	40010c00 	.word	0x40010c00
 800284c:	20000104 	.word	0x20000104

08002850 <update_teclas>:

void update_teclas (void){
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
	last_boton [IN_UP] = read_boton[IN_UP];
 8002854:	4b09      	ldr	r3, [pc, #36]	; (800287c <update_teclas+0x2c>)
 8002856:	781a      	ldrb	r2, [r3, #0]
 8002858:	4b09      	ldr	r3, [pc, #36]	; (8002880 <update_teclas+0x30>)
 800285a:	701a      	strb	r2, [r3, #0]
	last_boton [IN_DOWN] = read_boton[IN_DOWN];
 800285c:	4b07      	ldr	r3, [pc, #28]	; (800287c <update_teclas+0x2c>)
 800285e:	785a      	ldrb	r2, [r3, #1]
 8002860:	4b07      	ldr	r3, [pc, #28]	; (8002880 <update_teclas+0x30>)
 8002862:	705a      	strb	r2, [r3, #1]
	last_boton [IN_LEFT] = read_boton[IN_LEFT];
 8002864:	4b05      	ldr	r3, [pc, #20]	; (800287c <update_teclas+0x2c>)
 8002866:	789a      	ldrb	r2, [r3, #2]
 8002868:	4b05      	ldr	r3, [pc, #20]	; (8002880 <update_teclas+0x30>)
 800286a:	709a      	strb	r2, [r3, #2]
	last_boton [IN_RIGHT] = read_boton[IN_RIGHT];
 800286c:	4b03      	ldr	r3, [pc, #12]	; (800287c <update_teclas+0x2c>)
 800286e:	78da      	ldrb	r2, [r3, #3]
 8002870:	4b03      	ldr	r3, [pc, #12]	; (8002880 <update_teclas+0x30>)
 8002872:	70da      	strb	r2, [r3, #3]
} //end update_teclas ()
 8002874:	bf00      	nop
 8002876:	46bd      	mov	sp, r7
 8002878:	bc80      	pop	{r7}
 800287a:	4770      	bx	lr
 800287c:	20000104 	.word	0x20000104
 8002880:	20000108 	.word	0x20000108

08002884 <getStatBoton>:

T_INPUT getStatBoton (T_POS_INPUT b){
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	4603      	mov	r3, r0
 800288c:	71fb      	strb	r3, [r7, #7]
	if (read_boton[b] != 0){
 800288e:	79fb      	ldrb	r3, [r7, #7]
 8002890:	4a0c      	ldr	r2, [pc, #48]	; (80028c4 <getStatBoton+0x40>)
 8002892:	5cd3      	ldrb	r3, [r2, r3]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d008      	beq.n	80028aa <getStatBoton+0x26>
		if (last_boton[b] != 0){
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	4a0b      	ldr	r2, [pc, #44]	; (80028c8 <getStatBoton+0x44>)
 800289c:	5cd3      	ldrb	r3, [r2, r3]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <getStatBoton+0x22>
			return HIGH_L;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e009      	b.n	80028ba <getStatBoton+0x36>
		}else{
			return RISE;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e007      	b.n	80028ba <getStatBoton+0x36>
		}
	}else{
		if (last_boton[b] != 0){
 80028aa:	79fb      	ldrb	r3, [r7, #7]
 80028ac:	4a06      	ldr	r2, [pc, #24]	; (80028c8 <getStatBoton+0x44>)
 80028ae:	5cd3      	ldrb	r3, [r2, r3]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <getStatBoton+0x34>
			return FALL;
 80028b4:	2302      	movs	r3, #2
 80028b6:	e000      	b.n	80028ba <getStatBoton+0x36>
		}else{
			return LOW_L;
 80028b8:	2300      	movs	r3, #0
		}
	}
} //end getStatBoton ()
 80028ba:	4618      	mov	r0, r3
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	bc80      	pop	{r7}
 80028c2:	4770      	bx	lr
 80028c4:	20000104 	.word	0x20000104
 80028c8:	20000108 	.word	0x20000108

080028cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b088      	sub	sp, #32
 80028d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d2:	f107 0310 	add.w	r3, r7, #16
 80028d6:	2200      	movs	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]
 80028da:	605a      	str	r2, [r3, #4]
 80028dc:	609a      	str	r2, [r3, #8]
 80028de:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028e0:	4b3d      	ldr	r3, [pc, #244]	; (80029d8 <MX_GPIO_Init+0x10c>)
 80028e2:	699b      	ldr	r3, [r3, #24]
 80028e4:	4a3c      	ldr	r2, [pc, #240]	; (80029d8 <MX_GPIO_Init+0x10c>)
 80028e6:	f043 0310 	orr.w	r3, r3, #16
 80028ea:	6193      	str	r3, [r2, #24]
 80028ec:	4b3a      	ldr	r3, [pc, #232]	; (80029d8 <MX_GPIO_Init+0x10c>)
 80028ee:	699b      	ldr	r3, [r3, #24]
 80028f0:	f003 0310 	and.w	r3, r3, #16
 80028f4:	60fb      	str	r3, [r7, #12]
 80028f6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028f8:	4b37      	ldr	r3, [pc, #220]	; (80029d8 <MX_GPIO_Init+0x10c>)
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	4a36      	ldr	r2, [pc, #216]	; (80029d8 <MX_GPIO_Init+0x10c>)
 80028fe:	f043 0320 	orr.w	r3, r3, #32
 8002902:	6193      	str	r3, [r2, #24]
 8002904:	4b34      	ldr	r3, [pc, #208]	; (80029d8 <MX_GPIO_Init+0x10c>)
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	f003 0320 	and.w	r3, r3, #32
 800290c:	60bb      	str	r3, [r7, #8]
 800290e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002910:	4b31      	ldr	r3, [pc, #196]	; (80029d8 <MX_GPIO_Init+0x10c>)
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	4a30      	ldr	r2, [pc, #192]	; (80029d8 <MX_GPIO_Init+0x10c>)
 8002916:	f043 0304 	orr.w	r3, r3, #4
 800291a:	6193      	str	r3, [r2, #24]
 800291c:	4b2e      	ldr	r3, [pc, #184]	; (80029d8 <MX_GPIO_Init+0x10c>)
 800291e:	699b      	ldr	r3, [r3, #24]
 8002920:	f003 0304 	and.w	r3, r3, #4
 8002924:	607b      	str	r3, [r7, #4]
 8002926:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002928:	4b2b      	ldr	r3, [pc, #172]	; (80029d8 <MX_GPIO_Init+0x10c>)
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	4a2a      	ldr	r2, [pc, #168]	; (80029d8 <MX_GPIO_Init+0x10c>)
 800292e:	f043 0308 	orr.w	r3, r3, #8
 8002932:	6193      	str	r3, [r2, #24]
 8002934:	4b28      	ldr	r3, [pc, #160]	; (80029d8 <MX_GPIO_Init+0x10c>)
 8002936:	699b      	ldr	r3, [r3, #24]
 8002938:	f003 0308 	and.w	r3, r3, #8
 800293c:	603b      	str	r3, [r7, #0]
 800293e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002940:	2200      	movs	r2, #0
 8002942:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002946:	4825      	ldr	r0, [pc, #148]	; (80029dc <MX_GPIO_Init+0x110>)
 8002948:	f003 fcf9 	bl	800633e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_LED1_Pin|OUT_LED2_Pin, GPIO_PIN_RESET);
 800294c:	2200      	movs	r2, #0
 800294e:	2103      	movs	r1, #3
 8002950:	4823      	ldr	r0, [pc, #140]	; (80029e0 <MX_GPIO_Init+0x114>)
 8002952:	f003 fcf4 	bl	800633e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_STORE_GPIO_Port, OUT_STORE_Pin, GPIO_PIN_RESET);
 8002956:	2200      	movs	r2, #0
 8002958:	2101      	movs	r1, #1
 800295a:	4822      	ldr	r0, [pc, #136]	; (80029e4 <MX_GPIO_Init+0x118>)
 800295c:	f003 fcef 	bl	800633e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002960:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002964:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002966:	2301      	movs	r3, #1
 8002968:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296a:	2300      	movs	r3, #0
 800296c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800296e:	2302      	movs	r3, #2
 8002970:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002972:	f107 0310 	add.w	r3, r7, #16
 8002976:	4619      	mov	r1, r3
 8002978:	4818      	ldr	r0, [pc, #96]	; (80029dc <MX_GPIO_Init+0x110>)
 800297a:	f003 fb45 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin;
 800297e:	2303      	movs	r3, #3
 8002980:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002982:	2301      	movs	r3, #1
 8002984:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002986:	2300      	movs	r3, #0
 8002988:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800298a:	2302      	movs	r3, #2
 800298c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800298e:	f107 0310 	add.w	r3, r7, #16
 8002992:	4619      	mov	r1, r3
 8002994:	4812      	ldr	r0, [pc, #72]	; (80029e0 <MX_GPIO_Init+0x114>)
 8002996:	f003 fb37 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_STORE_Pin;
 800299a:	2301      	movs	r3, #1
 800299c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800299e:	2301      	movs	r3, #1
 80029a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a2:	2300      	movs	r3, #0
 80029a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a6:	2302      	movs	r3, #2
 80029a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OUT_STORE_GPIO_Port, &GPIO_InitStruct);
 80029aa:	f107 0310 	add.w	r3, r7, #16
 80029ae:	4619      	mov	r1, r3
 80029b0:	480c      	ldr	r0, [pc, #48]	; (80029e4 <MX_GPIO_Init+0x118>)
 80029b2:	f003 fb29 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = IN_UP_Pin|IN_DOWN_Pin|IN_LEFT_Pin|IN_RIGHT_Pin;
 80029b6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80029ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029c0:	2301      	movs	r3, #1
 80029c2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029c4:	f107 0310 	add.w	r3, r7, #16
 80029c8:	4619      	mov	r1, r3
 80029ca:	4806      	ldr	r0, [pc, #24]	; (80029e4 <MX_GPIO_Init+0x118>)
 80029cc:	f003 fb1c 	bl	8006008 <HAL_GPIO_Init>

}
 80029d0:	bf00      	nop
 80029d2:	3720      	adds	r7, #32
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	40021000 	.word	0x40021000
 80029dc:	40011000 	.word	0x40011000
 80029e0:	40010800 	.word	0x40010800
 80029e4:	40010c00 	.word	0x40010c00

080029e8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80029ec:	4b12      	ldr	r3, [pc, #72]	; (8002a38 <MX_I2C1_Init+0x50>)
 80029ee:	4a13      	ldr	r2, [pc, #76]	; (8002a3c <MX_I2C1_Init+0x54>)
 80029f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80029f2:	4b11      	ldr	r3, [pc, #68]	; (8002a38 <MX_I2C1_Init+0x50>)
 80029f4:	4a12      	ldr	r2, [pc, #72]	; (8002a40 <MX_I2C1_Init+0x58>)
 80029f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80029f8:	4b0f      	ldr	r3, [pc, #60]	; (8002a38 <MX_I2C1_Init+0x50>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80029fe:	4b0e      	ldr	r3, [pc, #56]	; (8002a38 <MX_I2C1_Init+0x50>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a04:	4b0c      	ldr	r3, [pc, #48]	; (8002a38 <MX_I2C1_Init+0x50>)
 8002a06:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a0a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a0c:	4b0a      	ldr	r3, [pc, #40]	; (8002a38 <MX_I2C1_Init+0x50>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002a12:	4b09      	ldr	r3, [pc, #36]	; (8002a38 <MX_I2C1_Init+0x50>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a18:	4b07      	ldr	r3, [pc, #28]	; (8002a38 <MX_I2C1_Init+0x50>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a1e:	4b06      	ldr	r3, [pc, #24]	; (8002a38 <MX_I2C1_Init+0x50>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a24:	4804      	ldr	r0, [pc, #16]	; (8002a38 <MX_I2C1_Init+0x50>)
 8002a26:	f003 fca3 	bl	8006370 <HAL_I2C_Init>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002a30:	f002 fa34 	bl	8004e9c <Error_Handler>
  }

}
 8002a34:	bf00      	nop
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	20000300 	.word	0x20000300
 8002a3c:	40005400 	.word	0x40005400
 8002a40:	000186a0 	.word	0x000186a0

08002a44 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b088      	sub	sp, #32
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4c:	f107 0310 	add.w	r3, r7, #16
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	605a      	str	r2, [r3, #4]
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a15      	ldr	r2, [pc, #84]	; (8002ab4 <HAL_I2C_MspInit+0x70>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d123      	bne.n	8002aac <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a64:	4b14      	ldr	r3, [pc, #80]	; (8002ab8 <HAL_I2C_MspInit+0x74>)
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	4a13      	ldr	r2, [pc, #76]	; (8002ab8 <HAL_I2C_MspInit+0x74>)
 8002a6a:	f043 0308 	orr.w	r3, r3, #8
 8002a6e:	6193      	str	r3, [r2, #24]
 8002a70:	4b11      	ldr	r3, [pc, #68]	; (8002ab8 <HAL_I2C_MspInit+0x74>)
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	f003 0308 	and.w	r3, r3, #8
 8002a78:	60fb      	str	r3, [r7, #12]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a7c:	23c0      	movs	r3, #192	; 0xc0
 8002a7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a80:	2312      	movs	r3, #18
 8002a82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a84:	2303      	movs	r3, #3
 8002a86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a88:	f107 0310 	add.w	r3, r7, #16
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	480b      	ldr	r0, [pc, #44]	; (8002abc <HAL_I2C_MspInit+0x78>)
 8002a90:	f003 faba 	bl	8006008 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a94:	4b08      	ldr	r3, [pc, #32]	; (8002ab8 <HAL_I2C_MspInit+0x74>)
 8002a96:	69db      	ldr	r3, [r3, #28]
 8002a98:	4a07      	ldr	r2, [pc, #28]	; (8002ab8 <HAL_I2C_MspInit+0x74>)
 8002a9a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a9e:	61d3      	str	r3, [r2, #28]
 8002aa0:	4b05      	ldr	r3, [pc, #20]	; (8002ab8 <HAL_I2C_MspInit+0x74>)
 8002aa2:	69db      	ldr	r3, [r3, #28]
 8002aa4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002aa8:	60bb      	str	r3, [r7, #8]
 8002aaa:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002aac:	bf00      	nop
 8002aae:	3720      	adds	r7, #32
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	40005400 	.word	0x40005400
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	40010c00 	.word	0x40010c00

08002ac0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ac0:	b5b0      	push	{r4, r5, r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ac4:	f002 fd2e 	bl	8005524 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ac8:	f000 fc36 	bl	8003338 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002acc:	f7ff fefe 	bl	80028cc <MX_GPIO_Init>
  MX_I2C1_Init();
 8002ad0:	f7ff ff8a 	bl	80029e8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002ad4:	f002 f9e8 	bl	8004ea8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002ad8:	f002 fc80 	bl	80053dc <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002adc:	f7fd fb80 	bl	80001e0 <MX_ADC1_Init>
  MX_TIM2_Init();
 8002ae0:	f002 fba2 	bl	8005228 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002ae4:	f002 fbec 	bl	80052c0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  spi_74HC595_init(&hspi1, OUT_STORE_GPIO_Port, OUT_STORE_Pin);
 8002ae8:	2201      	movs	r2, #1
 8002aea:	49a9      	ldr	r1, [pc, #676]	; (8002d90 <main+0x2d0>)
 8002aec:	48a9      	ldr	r0, [pc, #676]	; (8002d94 <main+0x2d4>)
 8002aee:	f7fd fb2d 	bl	800014c <spi_74HC595_init>

  loading = 1;
 8002af2:	4ba9      	ldr	r3, [pc, #676]	; (8002d98 <main+0x2d8>)
 8002af4:	2201      	movs	r2, #1
 8002af6:	701a      	strb	r2, [r3, #0]
  randomTimer = 0;
 8002af8:	49a8      	ldr	r1, [pc, #672]	; (8002d9c <main+0x2dc>)
 8002afa:	f04f 0200 	mov.w	r2, #0
 8002afe:	f04f 0300 	mov.w	r3, #0
 8002b02:	e9c1 2300 	strd	r2, r3, [r1]
//  currentEffect = RAIN;

  HAL_ADC_Start(&hadc1);
 8002b06:	48a6      	ldr	r0, [pc, #664]	; (8002da0 <main+0x2e0>)
 8002b08:	f002 fe46 	bl	8005798 <HAL_ADC_Start>
  randomSeed = (uint16_t) HAL_ADC_GetValue(&hadc1);
 8002b0c:	48a4      	ldr	r0, [pc, #656]	; (8002da0 <main+0x2e0>)
 8002b0e:	f002 ff1d 	bl	800594c <HAL_ADC_GetValue>
 8002b12:	4603      	mov	r3, r0
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	4ba3      	ldr	r3, [pc, #652]	; (8002da4 <main+0x2e4>)
 8002b18:	801a      	strh	r2, [r3, #0]
  srand(randomSeed);
 8002b1a:	4ba2      	ldr	r3, [pc, #648]	; (8002da4 <main+0x2e4>)
 8002b1c:	881b      	ldrh	r3, [r3, #0]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f005 fe0c 	bl	800873c <srand>
  HAL_ADC_Stop(&hadc1);
 8002b24:	489e      	ldr	r0, [pc, #632]	; (8002da0 <main+0x2e0>)
 8002b26:	f002 fee5 	bl	80058f4 <HAL_ADC_Stop>
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	2101      	movs	r1, #1
 8002b2e:	489e      	ldr	r0, [pc, #632]	; (8002da8 <main+0x2e8>)
 8002b30:	f003 fc05 	bl	800633e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 8002b34:	2201      	movs	r2, #1
 8002b36:	2102      	movs	r1, #2
 8002b38:	489b      	ldr	r0, [pc, #620]	; (8002da8 <main+0x2e8>)
 8002b3a:	f003 fc00 	bl	800633e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b44:	4899      	ldr	r0, [pc, #612]	; (8002dac <main+0x2ec>)
 8002b46:	f003 fbfa 	bl	800633e <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim2); // frecuencia de refresco
 8002b4a:	4899      	ldr	r0, [pc, #612]	; (8002db0 <main+0x2f0>)
 8002b4c:	f004 fcda 	bl	8007504 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3); // sincronizmo (10 * ms)
 8002b50:	4898      	ldr	r0, [pc, #608]	; (8002db4 <main+0x2f4>)
 8002b52:	f004 fcd7 	bl	8007504 <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 8002b56:	2201      	movs	r2, #1
 8002b58:	4997      	ldr	r1, [pc, #604]	; (8002db8 <main+0x2f8>)
 8002b5a:	4898      	ldr	r0, [pc, #608]	; (8002dbc <main+0x2fc>)
 8002b5c:	f005 f8c9 	bl	8007cf2 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  update_teclas();
 8002b60:	f7ff fe76 	bl	8002850 <update_teclas>
//	  check_menu();

	  if (flag_tim3 != 0){
 8002b64:	4b96      	ldr	r3, [pc, #600]	; (8002dc0 <main+0x300>)
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d03d      	beq.n	8002be8 <main+0x128>
		  if (antiRebote != 0){ //para leer cada 20 ms.
 8002b6c:	4b95      	ldr	r3, [pc, #596]	; (8002dc4 <main+0x304>)
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d006      	beq.n	8002b82 <main+0xc2>
			  antiRebote--;
 8002b74:	4b93      	ldr	r3, [pc, #588]	; (8002dc4 <main+0x304>)
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	b2da      	uxtb	r2, r3
 8002b7c:	4b91      	ldr	r3, [pc, #580]	; (8002dc4 <main+0x304>)
 8002b7e:	701a      	strb	r2, [r3, #0]
 8002b80:	e004      	b.n	8002b8c <main+0xcc>
		  }else{
			  lecturaTeclas();
 8002b82:	f7ff fe39 	bl	80027f8 <lecturaTeclas>

			  antiRebote = 1;
 8002b86:	4b8f      	ldr	r3, [pc, #572]	; (8002dc4 <main+0x304>)
 8002b88:	2201      	movs	r2, #1
 8002b8a:	701a      	strb	r2, [r3, #0]
		  } //end if antiRebote

		  if (flag_uart != 0){
 8002b8c:	4b8e      	ldr	r3, [pc, #568]	; (8002dc8 <main+0x308>)
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d00b      	beq.n	8002bac <main+0xec>
			  entradaJoystick = (char)rxChar;
 8002b94:	4b88      	ldr	r3, [pc, #544]	; (8002db8 <main+0x2f8>)
 8002b96:	781a      	ldrb	r2, [r3, #0]
 8002b98:	4b8c      	ldr	r3, [pc, #560]	; (8002dcc <main+0x30c>)
 8002b9a:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	4986      	ldr	r1, [pc, #536]	; (8002db8 <main+0x2f8>)
 8002ba0:	4886      	ldr	r0, [pc, #536]	; (8002dbc <main+0x2fc>)
 8002ba2:	f005 f8a6 	bl	8007cf2 <HAL_UART_Receive_IT>
			  flag_uart = 0;
 8002ba6:	4b88      	ldr	r3, [pc, #544]	; (8002dc8 <main+0x308>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	701a      	strb	r2, [r3, #0]
		  } //end if flag_uart

		  if (periodo_blockOut != 0){
 8002bac:	4b88      	ldr	r3, [pc, #544]	; (8002dd0 <main+0x310>)
 8002bae:	881b      	ldrh	r3, [r3, #0]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d006      	beq.n	8002bc2 <main+0x102>
			  periodo_blockOut--;
 8002bb4:	4b86      	ldr	r3, [pc, #536]	; (8002dd0 <main+0x310>)
 8002bb6:	881b      	ldrh	r3, [r3, #0]
 8002bb8:	3b01      	subs	r3, #1
 8002bba:	b29a      	uxth	r2, r3
 8002bbc:	4b84      	ldr	r3, [pc, #528]	; (8002dd0 <main+0x310>)
 8002bbe:	801a      	strh	r2, [r3, #0]
 8002bc0:	e005      	b.n	8002bce <main+0x10e>
		  }else{
			  periodo_blockOut = 150;
 8002bc2:	4b83      	ldr	r3, [pc, #524]	; (8002dd0 <main+0x310>)
 8002bc4:	2296      	movs	r2, #150	; 0x96
 8002bc6:	801a      	strh	r2, [r3, #0]
			  flag_timeoutCaer = 1;
 8002bc8:	4b82      	ldr	r3, [pc, #520]	; (8002dd4 <main+0x314>)
 8002bca:	2201      	movs	r2, #1
 8002bcc:	701a      	strb	r2, [r3, #0]
		  } //end if periodo_blockout

		  if (periodo_demo != 0){
 8002bce:	4b82      	ldr	r3, [pc, #520]	; (8002dd8 <main+0x318>)
 8002bd0:	881b      	ldrh	r3, [r3, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d005      	beq.n	8002be2 <main+0x122>
			  periodo_demo--;
 8002bd6:	4b80      	ldr	r3, [pc, #512]	; (8002dd8 <main+0x318>)
 8002bd8:	881b      	ldrh	r3, [r3, #0]
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	b29a      	uxth	r2, r3
 8002bde:	4b7e      	ldr	r3, [pc, #504]	; (8002dd8 <main+0x318>)
 8002be0:	801a      	strh	r2, [r3, #0]
		  } //end if periodo_demo


		  flag_tim3 = 0;
 8002be2:	4b77      	ldr	r3, [pc, #476]	; (8002dc0 <main+0x300>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	701a      	strb	r2, [r3, #0]
	  } //end if flag_tim3

	  randomTimer++;
 8002be8:	4b6c      	ldr	r3, [pc, #432]	; (8002d9c <main+0x2dc>)
 8002bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bee:	1c54      	adds	r4, r2, #1
 8002bf0:	f143 0500 	adc.w	r5, r3, #0
 8002bf4:	4b69      	ldr	r3, [pc, #420]	; (8002d9c <main+0x2dc>)
 8002bf6:	e9c3 4500 	strd	r4, r5, [r3]

	  if (flag_demo != 0){
 8002bfa:	4b78      	ldr	r3, [pc, #480]	; (8002ddc <main+0x31c>)
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d066      	beq.n	8002cd0 <main+0x210>
		  if (!periodo_demo){
 8002c02:	4b75      	ldr	r3, [pc, #468]	; (8002dd8 <main+0x318>)
 8002c04:	881b      	ldrh	r3, [r3, #0]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d162      	bne.n	8002cd0 <main+0x210>

			  currentEffect++;
 8002c0a:	4b75      	ldr	r3, [pc, #468]	; (8002de0 <main+0x320>)
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	3301      	adds	r3, #1
 8002c10:	b2da      	uxtb	r2, r3
 8002c12:	4b73      	ldr	r3, [pc, #460]	; (8002de0 <main+0x320>)
 8002c14:	701a      	strb	r2, [r3, #0]
			  if (currentEffect >= TOTAL_EFFECTS) {
 8002c16:	4b72      	ldr	r3, [pc, #456]	; (8002de0 <main+0x320>)
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	2b0b      	cmp	r3, #11
 8002c1c:	d902      	bls.n	8002c24 <main+0x164>
				  currentEffect = RAIN;
 8002c1e:	4b70      	ldr	r3, [pc, #448]	; (8002de0 <main+0x320>)
 8002c20:	2201      	movs	r2, #1
 8002c22:	701a      	strb	r2, [r3, #0]
			  }

			  switch (currentEffect) {
 8002c24:	4b6e      	ldr	r3, [pc, #440]	; (8002de0 <main+0x320>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	3b01      	subs	r3, #1
 8002c2a:	2b0a      	cmp	r3, #10
 8002c2c:	d852      	bhi.n	8002cd4 <main+0x214>
 8002c2e:	a201      	add	r2, pc, #4	; (adr r2, 8002c34 <main+0x174>)
 8002c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c34:	08002c61 	.word	0x08002c61
 8002c38:	08002c6b 	.word	0x08002c6b
 8002c3c:	08002c75 	.word	0x08002c75
 8002c40:	08002c7f 	.word	0x08002c7f
 8002c44:	08002c89 	.word	0x08002c89
 8002c48:	08002c93 	.word	0x08002c93
 8002c4c:	08002c9d 	.word	0x08002c9d
 8002c50:	08002ca7 	.word	0x08002ca7
 8002c54:	08002ca7 	.word	0x08002ca7
 8002c58:	08002cb7 	.word	0x08002cb7
 8002c5c:	08002cc1 	.word	0x08002cc1
				  case RAIN:
					  periodo_demo = 600;
 8002c60:	4b5d      	ldr	r3, [pc, #372]	; (8002dd8 <main+0x318>)
 8002c62:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002c66:	801a      	strh	r2, [r3, #0]
				  break;
 8002c68:	e035      	b.n	8002cd6 <main+0x216>
				  case PLANE_BOING:
					  periodo_demo = 600;
 8002c6a:	4b5b      	ldr	r3, [pc, #364]	; (8002dd8 <main+0x318>)
 8002c6c:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002c70:	801a      	strh	r2, [r3, #0]
				  break;
 8002c72:	e030      	b.n	8002cd6 <main+0x216>
				  case SEND_VOXELS:
					  periodo_demo = 600;
 8002c74:	4b58      	ldr	r3, [pc, #352]	; (8002dd8 <main+0x318>)
 8002c76:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002c7a:	801a      	strh	r2, [r3, #0]
				  break;
 8002c7c:	e02b      	b.n	8002cd6 <main+0x216>
				  case WOOP_WOOP:
					  periodo_demo = 600;
 8002c7e:	4b56      	ldr	r3, [pc, #344]	; (8002dd8 <main+0x318>)
 8002c80:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002c84:	801a      	strh	r2, [r3, #0]
				  break;
 8002c86:	e026      	b.n	8002cd6 <main+0x216>
				  case CUBE_JUMP:
					  periodo_demo = 600;
 8002c88:	4b53      	ldr	r3, [pc, #332]	; (8002dd8 <main+0x318>)
 8002c8a:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002c8e:	801a      	strh	r2, [r3, #0]
				  break;
 8002c90:	e021      	b.n	8002cd6 <main+0x216>
				  case FIREWORKS:
					  periodo_demo = 600;
 8002c92:	4b51      	ldr	r3, [pc, #324]	; (8002dd8 <main+0x318>)
 8002c94:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002c98:	801a      	strh	r2, [r3, #0]
				  break;
 8002c9a:	e01c      	b.n	8002cd6 <main+0x216>
				  case GLOW:
					  periodo_demo = 600;
 8002c9c:	4b4e      	ldr	r3, [pc, #312]	; (8002dd8 <main+0x318>)
 8002c9e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002ca2:	801a      	strh	r2, [r3, #0]
				  break;
 8002ca4:	e017      	b.n	8002cd6 <main+0x216>
				  case DEMO:
				  case BLOCKOUT:
					  currentEffect = TEXT;
 8002ca6:	4b4e      	ldr	r3, [pc, #312]	; (8002de0 <main+0x320>)
 8002ca8:	220a      	movs	r2, #10
 8002caa:	701a      	strb	r2, [r3, #0]
					  periodo_demo = 5100;
 8002cac:	4b4a      	ldr	r3, [pc, #296]	; (8002dd8 <main+0x318>)
 8002cae:	f241 32ec 	movw	r2, #5100	; 0x13ec
 8002cb2:	801a      	strh	r2, [r3, #0]
				  break;
 8002cb4:	e00f      	b.n	8002cd6 <main+0x216>
				  break;
				  case TEXT:
					  periodo_demo = 5100;
 8002cb6:	4b48      	ldr	r3, [pc, #288]	; (8002dd8 <main+0x318>)
 8002cb8:	f241 32ec 	movw	r2, #5100	; 0x13ec
 8002cbc:	801a      	strh	r2, [r3, #0]
				  break;
 8002cbe:	e00a      	b.n	8002cd6 <main+0x216>
				  case LIT:
					  currentEffect = RAIN;
 8002cc0:	4b47      	ldr	r3, [pc, #284]	; (8002de0 <main+0x320>)
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	701a      	strb	r2, [r3, #0]
					  periodo_demo = 600;
 8002cc6:	4b44      	ldr	r3, [pc, #272]	; (8002dd8 <main+0x318>)
 8002cc8:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002ccc:	801a      	strh	r2, [r3, #0]
				  break;
 8002cce:	e002      	b.n	8002cd6 <main+0x216>
				  default:
				  break;
			  } //end switch currentEffect
		  } //end if !periodo_demo
 8002cd0:	bf00      	nop
 8002cd2:	e000      	b.n	8002cd6 <main+0x216>
				  break;
 8002cd4:	bf00      	nop
	  } //end if flag_demo

	  if (currentEffect != BLOCKOUT){
 8002cd6:	4b42      	ldr	r3, [pc, #264]	; (8002de0 <main+0x320>)
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	2b09      	cmp	r3, #9
 8002cdc:	d009      	beq.n	8002cf2 <main+0x232>
		  if (entradaJoystick == '4'){
 8002cde:	4b3b      	ldr	r3, [pc, #236]	; (8002dcc <main+0x30c>)
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	2b34      	cmp	r3, #52	; 0x34
 8002ce4:	d105      	bne.n	8002cf2 <main+0x232>
			  currentEffect = BLOCKOUT;
 8002ce6:	4b3e      	ldr	r3, [pc, #248]	; (8002de0 <main+0x320>)
 8002ce8:	2209      	movs	r2, #9
 8002cea:	701a      	strb	r2, [r3, #0]
			  entradaJoystick = 0;
 8002cec:	4b37      	ldr	r3, [pc, #220]	; (8002dcc <main+0x30c>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  if (getStatBoton(IN_UP) == FALL){ //UP
 8002cf2:	2000      	movs	r0, #0
 8002cf4:	f7ff fdc6 	bl	8002884 <getStatBoton>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d176      	bne.n	8002dec <main+0x32c>
		  clearCube();
 8002cfe:	f002 f879 	bl	8004df4 <clearCube>
		  loading = 1;
 8002d02:	4b25      	ldr	r3, [pc, #148]	; (8002d98 <main+0x2d8>)
 8002d04:	2201      	movs	r2, #1
 8002d06:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 8002d08:	4b36      	ldr	r3, [pc, #216]	; (8002de4 <main+0x324>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	801a      	strh	r2, [r3, #0]
		  currentEffect++;
 8002d0e:	4b34      	ldr	r3, [pc, #208]	; (8002de0 <main+0x320>)
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	3301      	adds	r3, #1
 8002d14:	b2da      	uxtb	r2, r3
 8002d16:	4b32      	ldr	r3, [pc, #200]	; (8002de0 <main+0x320>)
 8002d18:	701a      	strb	r2, [r3, #0]
		  if (currentEffect >= TOTAL_EFFECTS) {
 8002d1a:	4b31      	ldr	r3, [pc, #196]	; (8002de0 <main+0x320>)
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	2b0b      	cmp	r3, #11
 8002d20:	d902      	bls.n	8002d28 <main+0x268>
			  currentEffect = RAIN;
 8002d22:	4b2f      	ldr	r3, [pc, #188]	; (8002de0 <main+0x320>)
 8002d24:	2201      	movs	r2, #1
 8002d26:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 8002d28:	4b1c      	ldr	r3, [pc, #112]	; (8002d9c <main+0x2dc>)
 8002d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	4618      	mov	r0, r3
 8002d32:	f005 fd03 	bl	800873c <srand>
		  randomTimer = 0;
 8002d36:	4919      	ldr	r1, [pc, #100]	; (8002d9c <main+0x2dc>)
 8002d38:	f04f 0200 	mov.w	r2, #0
 8002d3c:	f04f 0300 	mov.w	r3, #0
 8002d40:	e9c1 2300 	strd	r2, r3, [r1]
		  flag_demo = 0;
 8002d44:	4b25      	ldr	r3, [pc, #148]	; (8002ddc <main+0x31c>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	701a      	strb	r2, [r3, #0]
//		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
//		  HAL_Delay(500);
//		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
//		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off

		  switch (currentEffect) {
 8002d4a:	4b25      	ldr	r3, [pc, #148]	; (8002de0 <main+0x320>)
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	2b0a      	cmp	r3, #10
 8002d52:	d84d      	bhi.n	8002df0 <main+0x330>
 8002d54:	a201      	add	r2, pc, #4	; (adr r2, 8002d5c <main+0x29c>)
 8002d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d5a:	bf00      	nop
 8002d5c:	08002df1 	.word	0x08002df1
 8002d60:	08002df1 	.word	0x08002df1
 8002d64:	08002df1 	.word	0x08002df1
 8002d68:	08002df1 	.word	0x08002df1
 8002d6c:	08002df1 	.word	0x08002df1
 8002d70:	08002df1 	.word	0x08002df1
 8002d74:	08002df1 	.word	0x08002df1
 8002d78:	08002df1 	.word	0x08002df1
 8002d7c:	08002d89 	.word	0x08002d89
 8002d80:	08002df1 	.word	0x08002df1
 8002d84:	08002df1 	.word	0x08002df1
			  case CUBE_JUMP: break;
			  case FIREWORKS: break;
			  case GLOW: break;
			  case DEMO: break;
			  case BLOCKOUT:
				  estatus_juego = JUEGO_IDLE;
 8002d88:	4b17      	ldr	r3, [pc, #92]	; (8002de8 <main+0x328>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	701a      	strb	r2, [r3, #0]
			  break;
 8002d8e:	e030      	b.n	8002df2 <main+0x332>
 8002d90:	40010c00 	.word	0x40010c00
 8002d94:	20000518 	.word	0x20000518
 8002d98:	200003b2 	.word	0x200003b2
 8002d9c:	200003a8 	.word	0x200003a8
 8002da0:	20000268 	.word	0x20000268
 8002da4:	200003b0 	.word	0x200003b0
 8002da8:	40010800 	.word	0x40010800
 8002dac:	40011000 	.word	0x40011000
 8002db0:	20000574 	.word	0x20000574
 8002db4:	200005bc 	.word	0x200005bc
 8002db8:	200003b4 	.word	0x200003b4
 8002dbc:	20000604 	.word	0x20000604
 8002dc0:	200003b3 	.word	0x200003b3
 8002dc4:	200001c9 	.word	0x200001c9
 8002dc8:	200003b5 	.word	0x200003b5
 8002dcc:	200002a3 	.word	0x200002a3
 8002dd0:	200001ca 	.word	0x200001ca
 8002dd4:	2000029a 	.word	0x2000029a
 8002dd8:	20000512 	.word	0x20000512
 8002ddc:	20000514 	.word	0x20000514
 8002de0:	200001c8 	.word	0x200001c8
 8002de4:	200003a0 	.word	0x200003a0
 8002de8:	2000029e 	.word	0x2000029e
			  case TEXT: break;
			  case LIT: break;
			  default: break;
		  } //end switch currentEffect

	  } //end if getStatBoton...
 8002dec:	bf00      	nop
 8002dee:	e000      	b.n	8002df2 <main+0x332>
			  default: break;
 8002df0:	bf00      	nop

	  if (getStatBoton(IN_DOWN) == FALL){ //DOWN
 8002df2:	2001      	movs	r0, #1
 8002df4:	f7ff fd46 	bl	8002884 <getStatBoton>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d148      	bne.n	8002e90 <main+0x3d0>
		  clearCube();
 8002dfe:	f001 fff9 	bl	8004df4 <clearCube>
		  loading = 1;
 8002e02:	4b98      	ldr	r3, [pc, #608]	; (8003064 <main+0x5a4>)
 8002e04:	2201      	movs	r2, #1
 8002e06:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 8002e08:	4b97      	ldr	r3, [pc, #604]	; (8003068 <main+0x5a8>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	801a      	strh	r2, [r3, #0]
		  currentEffect--;
 8002e0e:	4b97      	ldr	r3, [pc, #604]	; (800306c <main+0x5ac>)
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	3b01      	subs	r3, #1
 8002e14:	b2da      	uxtb	r2, r3
 8002e16:	4b95      	ldr	r3, [pc, #596]	; (800306c <main+0x5ac>)
 8002e18:	701a      	strb	r2, [r3, #0]
		  if (currentEffect == NULL_EFECT) {
 8002e1a:	4b94      	ldr	r3, [pc, #592]	; (800306c <main+0x5ac>)
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d102      	bne.n	8002e28 <main+0x368>
			  currentEffect = TOTAL_EFFECTS - 1;
 8002e22:	4b92      	ldr	r3, [pc, #584]	; (800306c <main+0x5ac>)
 8002e24:	220b      	movs	r2, #11
 8002e26:	701a      	strb	r2, [r3, #0]
		  }

		  srand(randomTimer);
 8002e28:	4b91      	ldr	r3, [pc, #580]	; (8003070 <main+0x5b0>)
 8002e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e2e:	4613      	mov	r3, r2
 8002e30:	4618      	mov	r0, r3
 8002e32:	f005 fc83 	bl	800873c <srand>
		  randomTimer = 0;
 8002e36:	498e      	ldr	r1, [pc, #568]	; (8003070 <main+0x5b0>)
 8002e38:	f04f 0200 	mov.w	r2, #0
 8002e3c:	f04f 0300 	mov.w	r3, #0
 8002e40:	e9c1 2300 	strd	r2, r3, [r1]
		  flag_demo = 0;
 8002e44:	4b8b      	ldr	r3, [pc, #556]	; (8003074 <main+0x5b4>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	701a      	strb	r2, [r3, #0]
//		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
//		  HAL_Delay(500);
//		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
//		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off

		  switch (currentEffect) {
 8002e4a:	4b88      	ldr	r3, [pc, #544]	; (800306c <main+0x5ac>)
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	3b01      	subs	r3, #1
 8002e50:	2b0a      	cmp	r3, #10
 8002e52:	d81f      	bhi.n	8002e94 <main+0x3d4>
 8002e54:	a201      	add	r2, pc, #4	; (adr r2, 8002e5c <main+0x39c>)
 8002e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e5a:	bf00      	nop
 8002e5c:	08002e95 	.word	0x08002e95
 8002e60:	08002e95 	.word	0x08002e95
 8002e64:	08002e95 	.word	0x08002e95
 8002e68:	08002e95 	.word	0x08002e95
 8002e6c:	08002e95 	.word	0x08002e95
 8002e70:	08002e95 	.word	0x08002e95
 8002e74:	08002e95 	.word	0x08002e95
 8002e78:	08002e95 	.word	0x08002e95
 8002e7c:	08002e89 	.word	0x08002e89
 8002e80:	08002e95 	.word	0x08002e95
 8002e84:	08002e95 	.word	0x08002e95
			  case CUBE_JUMP: break;
			  case FIREWORKS: break;
			  case GLOW: break;
			  case DEMO: break;
			  case BLOCKOUT:
				  estatus_juego = JUEGO_IDLE;
 8002e88:	4b7b      	ldr	r3, [pc, #492]	; (8003078 <main+0x5b8>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	701a      	strb	r2, [r3, #0]
			  break;
 8002e8e:	e002      	b.n	8002e96 <main+0x3d6>
			  case TEXT: break;
			  case LIT: break;
			  default: break;
		  } //end switch currentEffect

	  } //end if getStatBoton...
 8002e90:	bf00      	nop
 8002e92:	e000      	b.n	8002e96 <main+0x3d6>
			  default: break;
 8002e94:	bf00      	nop

	  if (getStatBoton(IN_LEFT) == FALL){ //UP
 8002e96:	2002      	movs	r0, #2
 8002e98:	f7ff fcf4 	bl	8002884 <getStatBoton>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	f040 80de 	bne.w	8003060 <main+0x5a0>
		  switch (currentEffect) {
 8002ea4:	4b71      	ldr	r3, [pc, #452]	; (800306c <main+0x5ac>)
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	2b09      	cmp	r3, #9
 8002eac:	f200 80f8 	bhi.w	80030a0 <main+0x5e0>
 8002eb0:	a201      	add	r2, pc, #4	; (adr r2, 8002eb8 <main+0x3f8>)
 8002eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eb6:	bf00      	nop
 8002eb8:	08002ee1 	.word	0x08002ee1
 8002ebc:	08002f11 	.word	0x08002f11
 8002ec0:	08002f41 	.word	0x08002f41
 8002ec4:	08002f71 	.word	0x08002f71
 8002ec8:	08002fa1 	.word	0x08002fa1
 8002ecc:	08002fd1 	.word	0x08002fd1
 8002ed0:	08003001 	.word	0x08003001
 8002ed4:	080030a1 	.word	0x080030a1
 8002ed8:	080030a1 	.word	0x080030a1
 8002edc:	08003031 	.word	0x08003031
			  case RAIN:
				  if (RAIN_TIME < (0xFFFE - STEP_TIME)){
 8002ee0:	4b66      	ldr	r3, [pc, #408]	; (800307c <main+0x5bc>)
 8002ee2:	881b      	ldrh	r3, [r3, #0]
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	4b66      	ldr	r3, [pc, #408]	; (8003080 <main+0x5c0>)
 8002ee8:	881b      	ldrh	r3, [r3, #0]
 8002eea:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8002eee:	33fe      	adds	r3, #254	; 0xfe
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	da08      	bge.n	8002f06 <main+0x446>
					  RAIN_TIME += STEP_TIME;
 8002ef4:	4b61      	ldr	r3, [pc, #388]	; (800307c <main+0x5bc>)
 8002ef6:	881a      	ldrh	r2, [r3, #0]
 8002ef8:	4b61      	ldr	r3, [pc, #388]	; (8003080 <main+0x5c0>)
 8002efa:	881b      	ldrh	r3, [r3, #0]
 8002efc:	4413      	add	r3, r2
 8002efe:	b29a      	uxth	r2, r3
 8002f00:	4b5e      	ldr	r3, [pc, #376]	; (800307c <main+0x5bc>)
 8002f02:	801a      	strh	r2, [r3, #0]
				  }else{
					  RAIN_TIME = 0xFFFF;
				  }
				  break;
 8002f04:	e0cd      	b.n	80030a2 <main+0x5e2>
					  RAIN_TIME = 0xFFFF;
 8002f06:	4b5d      	ldr	r3, [pc, #372]	; (800307c <main+0x5bc>)
 8002f08:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f0c:	801a      	strh	r2, [r3, #0]
				  break;
 8002f0e:	e0c8      	b.n	80030a2 <main+0x5e2>
			  case PLANE_BOING:
				  if (PLANE_BOING_TIME < (0xFFFE - STEP_TIME)){
 8002f10:	4b5c      	ldr	r3, [pc, #368]	; (8003084 <main+0x5c4>)
 8002f12:	881b      	ldrh	r3, [r3, #0]
 8002f14:	461a      	mov	r2, r3
 8002f16:	4b5a      	ldr	r3, [pc, #360]	; (8003080 <main+0x5c0>)
 8002f18:	881b      	ldrh	r3, [r3, #0]
 8002f1a:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8002f1e:	33fe      	adds	r3, #254	; 0xfe
 8002f20:	429a      	cmp	r2, r3
 8002f22:	da08      	bge.n	8002f36 <main+0x476>
					  PLANE_BOING_TIME += STEP_TIME;
 8002f24:	4b57      	ldr	r3, [pc, #348]	; (8003084 <main+0x5c4>)
 8002f26:	881a      	ldrh	r2, [r3, #0]
 8002f28:	4b55      	ldr	r3, [pc, #340]	; (8003080 <main+0x5c0>)
 8002f2a:	881b      	ldrh	r3, [r3, #0]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	b29a      	uxth	r2, r3
 8002f30:	4b54      	ldr	r3, [pc, #336]	; (8003084 <main+0x5c4>)
 8002f32:	801a      	strh	r2, [r3, #0]
				  }else{
					  PLANE_BOING_TIME = 0xFFFF;
				  }
				  break;
 8002f34:	e0b5      	b.n	80030a2 <main+0x5e2>
					  PLANE_BOING_TIME = 0xFFFF;
 8002f36:	4b53      	ldr	r3, [pc, #332]	; (8003084 <main+0x5c4>)
 8002f38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f3c:	801a      	strh	r2, [r3, #0]
				  break;
 8002f3e:	e0b0      	b.n	80030a2 <main+0x5e2>
			  case SEND_VOXELS:
				  if (SEND_VOXELS_TIME < (0xFFFE - STEP_TIME)){
 8002f40:	4b51      	ldr	r3, [pc, #324]	; (8003088 <main+0x5c8>)
 8002f42:	881b      	ldrh	r3, [r3, #0]
 8002f44:	461a      	mov	r2, r3
 8002f46:	4b4e      	ldr	r3, [pc, #312]	; (8003080 <main+0x5c0>)
 8002f48:	881b      	ldrh	r3, [r3, #0]
 8002f4a:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8002f4e:	33fe      	adds	r3, #254	; 0xfe
 8002f50:	429a      	cmp	r2, r3
 8002f52:	da08      	bge.n	8002f66 <main+0x4a6>
					  SEND_VOXELS_TIME += STEP_TIME;
 8002f54:	4b4c      	ldr	r3, [pc, #304]	; (8003088 <main+0x5c8>)
 8002f56:	881a      	ldrh	r2, [r3, #0]
 8002f58:	4b49      	ldr	r3, [pc, #292]	; (8003080 <main+0x5c0>)
 8002f5a:	881b      	ldrh	r3, [r3, #0]
 8002f5c:	4413      	add	r3, r2
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	4b49      	ldr	r3, [pc, #292]	; (8003088 <main+0x5c8>)
 8002f62:	801a      	strh	r2, [r3, #0]
				  }else{
					  SEND_VOXELS_TIME= 0xFFFF;
				  }
				  break;
 8002f64:	e09d      	b.n	80030a2 <main+0x5e2>
					  SEND_VOXELS_TIME= 0xFFFF;
 8002f66:	4b48      	ldr	r3, [pc, #288]	; (8003088 <main+0x5c8>)
 8002f68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f6c:	801a      	strh	r2, [r3, #0]
				  break;
 8002f6e:	e098      	b.n	80030a2 <main+0x5e2>
			  case WOOP_WOOP:
				  if (WOOP_WOOP_TIME < (0xFFFE - STEP_TIME)){
 8002f70:	4b46      	ldr	r3, [pc, #280]	; (800308c <main+0x5cc>)
 8002f72:	881b      	ldrh	r3, [r3, #0]
 8002f74:	461a      	mov	r2, r3
 8002f76:	4b42      	ldr	r3, [pc, #264]	; (8003080 <main+0x5c0>)
 8002f78:	881b      	ldrh	r3, [r3, #0]
 8002f7a:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8002f7e:	33fe      	adds	r3, #254	; 0xfe
 8002f80:	429a      	cmp	r2, r3
 8002f82:	da08      	bge.n	8002f96 <main+0x4d6>
					  WOOP_WOOP_TIME+= STEP_TIME;
 8002f84:	4b41      	ldr	r3, [pc, #260]	; (800308c <main+0x5cc>)
 8002f86:	881a      	ldrh	r2, [r3, #0]
 8002f88:	4b3d      	ldr	r3, [pc, #244]	; (8003080 <main+0x5c0>)
 8002f8a:	881b      	ldrh	r3, [r3, #0]
 8002f8c:	4413      	add	r3, r2
 8002f8e:	b29a      	uxth	r2, r3
 8002f90:	4b3e      	ldr	r3, [pc, #248]	; (800308c <main+0x5cc>)
 8002f92:	801a      	strh	r2, [r3, #0]
				  }else{
					  WOOP_WOOP_TIME= 0xFFFF;
				  }
				  break;
 8002f94:	e085      	b.n	80030a2 <main+0x5e2>
					  WOOP_WOOP_TIME= 0xFFFF;
 8002f96:	4b3d      	ldr	r3, [pc, #244]	; (800308c <main+0x5cc>)
 8002f98:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f9c:	801a      	strh	r2, [r3, #0]
				  break;
 8002f9e:	e080      	b.n	80030a2 <main+0x5e2>
			  case CUBE_JUMP:
				  if (RAIN_TIME < (0xFFFE - STEP_TIME)){
 8002fa0:	4b36      	ldr	r3, [pc, #216]	; (800307c <main+0x5bc>)
 8002fa2:	881b      	ldrh	r3, [r3, #0]
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	4b36      	ldr	r3, [pc, #216]	; (8003080 <main+0x5c0>)
 8002fa8:	881b      	ldrh	r3, [r3, #0]
 8002faa:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8002fae:	33fe      	adds	r3, #254	; 0xfe
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	da08      	bge.n	8002fc6 <main+0x506>
					  CUBE_JUMP_TIME += STEP_TIME;
 8002fb4:	4b36      	ldr	r3, [pc, #216]	; (8003090 <main+0x5d0>)
 8002fb6:	881a      	ldrh	r2, [r3, #0]
 8002fb8:	4b31      	ldr	r3, [pc, #196]	; (8003080 <main+0x5c0>)
 8002fba:	881b      	ldrh	r3, [r3, #0]
 8002fbc:	4413      	add	r3, r2
 8002fbe:	b29a      	uxth	r2, r3
 8002fc0:	4b33      	ldr	r3, [pc, #204]	; (8003090 <main+0x5d0>)
 8002fc2:	801a      	strh	r2, [r3, #0]
				  }else{
					  CUBE_JUMP_TIME = 0xFFFF;
				  }
				  break;
 8002fc4:	e06d      	b.n	80030a2 <main+0x5e2>
					  CUBE_JUMP_TIME = 0xFFFF;
 8002fc6:	4b32      	ldr	r3, [pc, #200]	; (8003090 <main+0x5d0>)
 8002fc8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002fcc:	801a      	strh	r2, [r3, #0]
				  break;
 8002fce:	e068      	b.n	80030a2 <main+0x5e2>
			  case FIREWORKS:
				  if (FIREWORK_TIME < (0xFFFE - STEP_TIME)){
 8002fd0:	4b30      	ldr	r3, [pc, #192]	; (8003094 <main+0x5d4>)
 8002fd2:	881b      	ldrh	r3, [r3, #0]
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	4b2a      	ldr	r3, [pc, #168]	; (8003080 <main+0x5c0>)
 8002fd8:	881b      	ldrh	r3, [r3, #0]
 8002fda:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8002fde:	33fe      	adds	r3, #254	; 0xfe
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	da08      	bge.n	8002ff6 <main+0x536>
					  FIREWORK_TIME += STEP_TIME;
 8002fe4:	4b2b      	ldr	r3, [pc, #172]	; (8003094 <main+0x5d4>)
 8002fe6:	881a      	ldrh	r2, [r3, #0]
 8002fe8:	4b25      	ldr	r3, [pc, #148]	; (8003080 <main+0x5c0>)
 8002fea:	881b      	ldrh	r3, [r3, #0]
 8002fec:	4413      	add	r3, r2
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	4b28      	ldr	r3, [pc, #160]	; (8003094 <main+0x5d4>)
 8002ff2:	801a      	strh	r2, [r3, #0]
				  }else{
					  FIREWORK_TIME = 0xFFFF;
				  }
				  break;
 8002ff4:	e055      	b.n	80030a2 <main+0x5e2>
					  FIREWORK_TIME = 0xFFFF;
 8002ff6:	4b27      	ldr	r3, [pc, #156]	; (8003094 <main+0x5d4>)
 8002ff8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ffc:	801a      	strh	r2, [r3, #0]
				  break;
 8002ffe:	e050      	b.n	80030a2 <main+0x5e2>
			  case GLOW:
				  if (GLOW_TIME < (0xFFFE - STEP_TIME)){
 8003000:	4b25      	ldr	r3, [pc, #148]	; (8003098 <main+0x5d8>)
 8003002:	881b      	ldrh	r3, [r3, #0]
 8003004:	461a      	mov	r2, r3
 8003006:	4b1e      	ldr	r3, [pc, #120]	; (8003080 <main+0x5c0>)
 8003008:	881b      	ldrh	r3, [r3, #0]
 800300a:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800300e:	33fe      	adds	r3, #254	; 0xfe
 8003010:	429a      	cmp	r2, r3
 8003012:	da08      	bge.n	8003026 <main+0x566>
					  GLOW_TIME+= STEP_TIME;
 8003014:	4b20      	ldr	r3, [pc, #128]	; (8003098 <main+0x5d8>)
 8003016:	881a      	ldrh	r2, [r3, #0]
 8003018:	4b19      	ldr	r3, [pc, #100]	; (8003080 <main+0x5c0>)
 800301a:	881b      	ldrh	r3, [r3, #0]
 800301c:	4413      	add	r3, r2
 800301e:	b29a      	uxth	r2, r3
 8003020:	4b1d      	ldr	r3, [pc, #116]	; (8003098 <main+0x5d8>)
 8003022:	801a      	strh	r2, [r3, #0]
				  }else{
					  GLOW_TIME = 0xFFFF;
				  }
				  break;
 8003024:	e03d      	b.n	80030a2 <main+0x5e2>
					  GLOW_TIME = 0xFFFF;
 8003026:	4b1c      	ldr	r3, [pc, #112]	; (8003098 <main+0x5d8>)
 8003028:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800302c:	801a      	strh	r2, [r3, #0]
				  break;
 800302e:	e038      	b.n	80030a2 <main+0x5e2>
			  case TEXT:
				  if (TEXT_TIME < (0xFFFE - STEP_TIME)){
 8003030:	4b1a      	ldr	r3, [pc, #104]	; (800309c <main+0x5dc>)
 8003032:	881b      	ldrh	r3, [r3, #0]
 8003034:	461a      	mov	r2, r3
 8003036:	4b12      	ldr	r3, [pc, #72]	; (8003080 <main+0x5c0>)
 8003038:	881b      	ldrh	r3, [r3, #0]
 800303a:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800303e:	33fe      	adds	r3, #254	; 0xfe
 8003040:	429a      	cmp	r2, r3
 8003042:	da08      	bge.n	8003056 <main+0x596>
					  TEXT_TIME+= STEP_TIME;
 8003044:	4b15      	ldr	r3, [pc, #84]	; (800309c <main+0x5dc>)
 8003046:	881a      	ldrh	r2, [r3, #0]
 8003048:	4b0d      	ldr	r3, [pc, #52]	; (8003080 <main+0x5c0>)
 800304a:	881b      	ldrh	r3, [r3, #0]
 800304c:	4413      	add	r3, r2
 800304e:	b29a      	uxth	r2, r3
 8003050:	4b12      	ldr	r3, [pc, #72]	; (800309c <main+0x5dc>)
 8003052:	801a      	strh	r2, [r3, #0]
				  }else{
					  TEXT_TIME= 0xFFFF;
				  }
				  break;
 8003054:	e025      	b.n	80030a2 <main+0x5e2>
					  TEXT_TIME= 0xFFFF;
 8003056:	4b11      	ldr	r3, [pc, #68]	; (800309c <main+0x5dc>)
 8003058:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800305c:	801a      	strh	r2, [r3, #0]
				  break;
 800305e:	e020      	b.n	80030a2 <main+0x5e2>
			  default:
				  break;
		  } //end switch currentEffect
	  }//end if getStatBoton...
 8003060:	bf00      	nop
 8003062:	e01e      	b.n	80030a2 <main+0x5e2>
 8003064:	200003b2 	.word	0x200003b2
 8003068:	200003a0 	.word	0x200003a0
 800306c:	200001c8 	.word	0x200001c8
 8003070:	200003a8 	.word	0x200003a8
 8003074:	20000514 	.word	0x20000514
 8003078:	2000029e 	.word	0x2000029e
 800307c:	2000010c 	.word	0x2000010c
 8003080:	2000011c 	.word	0x2000011c
 8003084:	2000010e 	.word	0x2000010e
 8003088:	20000110 	.word	0x20000110
 800308c:	20000112 	.word	0x20000112
 8003090:	20000114 	.word	0x20000114
 8003094:	2000011a 	.word	0x2000011a
 8003098:	20000116 	.word	0x20000116
 800309c:	20000118 	.word	0x20000118
				  break;
 80030a0:	bf00      	nop

	  if (getStatBoton(IN_RIGHT) == FALL){ //UP
 80030a2:	2003      	movs	r0, #3
 80030a4:	f7ff fbee 	bl	8002884 <getStatBoton>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	f040 80ce 	bne.w	800324c <main+0x78c>
		  switch (currentEffect) {
 80030b0:	4b93      	ldr	r3, [pc, #588]	; (8003300 <main+0x840>)
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	3b01      	subs	r3, #1
 80030b6:	2b09      	cmp	r3, #9
 80030b8:	f200 80ca 	bhi.w	8003250 <main+0x790>
 80030bc:	a201      	add	r2, pc, #4	; (adr r2, 80030c4 <main+0x604>)
 80030be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c2:	bf00      	nop
 80030c4:	080030ed 	.word	0x080030ed
 80030c8:	08003119 	.word	0x08003119
 80030cc:	08003145 	.word	0x08003145
 80030d0:	08003171 	.word	0x08003171
 80030d4:	0800319d 	.word	0x0800319d
 80030d8:	080031c9 	.word	0x080031c9
 80030dc:	080031f5 	.word	0x080031f5
 80030e0:	08003251 	.word	0x08003251
 80030e4:	08003251 	.word	0x08003251
 80030e8:	08003221 	.word	0x08003221
			  case RAIN:
				  if (RAIN_TIME > STEP_TIME + 0X1){
 80030ec:	4b85      	ldr	r3, [pc, #532]	; (8003304 <main+0x844>)
 80030ee:	881b      	ldrh	r3, [r3, #0]
 80030f0:	461a      	mov	r2, r3
 80030f2:	4b85      	ldr	r3, [pc, #532]	; (8003308 <main+0x848>)
 80030f4:	881b      	ldrh	r3, [r3, #0]
 80030f6:	3301      	adds	r3, #1
 80030f8:	429a      	cmp	r2, r3
 80030fa:	dd08      	ble.n	800310e <main+0x64e>
					  RAIN_TIME -= STEP_TIME;
 80030fc:	4b81      	ldr	r3, [pc, #516]	; (8003304 <main+0x844>)
 80030fe:	881a      	ldrh	r2, [r3, #0]
 8003100:	4b81      	ldr	r3, [pc, #516]	; (8003308 <main+0x848>)
 8003102:	881b      	ldrh	r3, [r3, #0]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	b29a      	uxth	r2, r3
 8003108:	4b7e      	ldr	r3, [pc, #504]	; (8003304 <main+0x844>)
 800310a:	801a      	strh	r2, [r3, #0]
				  }else{
					  RAIN_TIME = STEP_TIME;
				  }
				  break;
 800310c:	e0a1      	b.n	8003252 <main+0x792>
					  RAIN_TIME = STEP_TIME;
 800310e:	4b7e      	ldr	r3, [pc, #504]	; (8003308 <main+0x848>)
 8003110:	881a      	ldrh	r2, [r3, #0]
 8003112:	4b7c      	ldr	r3, [pc, #496]	; (8003304 <main+0x844>)
 8003114:	801a      	strh	r2, [r3, #0]
				  break;
 8003116:	e09c      	b.n	8003252 <main+0x792>
			  case PLANE_BOING:
				  if (PLANE_BOING_TIME > STEP_TIME + 0X1){
 8003118:	4b7c      	ldr	r3, [pc, #496]	; (800330c <main+0x84c>)
 800311a:	881b      	ldrh	r3, [r3, #0]
 800311c:	461a      	mov	r2, r3
 800311e:	4b7a      	ldr	r3, [pc, #488]	; (8003308 <main+0x848>)
 8003120:	881b      	ldrh	r3, [r3, #0]
 8003122:	3301      	adds	r3, #1
 8003124:	429a      	cmp	r2, r3
 8003126:	dd08      	ble.n	800313a <main+0x67a>
					  PLANE_BOING_TIME -= STEP_TIME;
 8003128:	4b78      	ldr	r3, [pc, #480]	; (800330c <main+0x84c>)
 800312a:	881a      	ldrh	r2, [r3, #0]
 800312c:	4b76      	ldr	r3, [pc, #472]	; (8003308 <main+0x848>)
 800312e:	881b      	ldrh	r3, [r3, #0]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	b29a      	uxth	r2, r3
 8003134:	4b75      	ldr	r3, [pc, #468]	; (800330c <main+0x84c>)
 8003136:	801a      	strh	r2, [r3, #0]
				  }else{
					  PLANE_BOING_TIME = STEP_TIME;
				  }
				  break;
 8003138:	e08b      	b.n	8003252 <main+0x792>
					  PLANE_BOING_TIME = STEP_TIME;
 800313a:	4b73      	ldr	r3, [pc, #460]	; (8003308 <main+0x848>)
 800313c:	881a      	ldrh	r2, [r3, #0]
 800313e:	4b73      	ldr	r3, [pc, #460]	; (800330c <main+0x84c>)
 8003140:	801a      	strh	r2, [r3, #0]
				  break;
 8003142:	e086      	b.n	8003252 <main+0x792>
			  case SEND_VOXELS:
				  if (SEND_VOXELS_TIME > STEP_TIME + 0X1){
 8003144:	4b72      	ldr	r3, [pc, #456]	; (8003310 <main+0x850>)
 8003146:	881b      	ldrh	r3, [r3, #0]
 8003148:	461a      	mov	r2, r3
 800314a:	4b6f      	ldr	r3, [pc, #444]	; (8003308 <main+0x848>)
 800314c:	881b      	ldrh	r3, [r3, #0]
 800314e:	3301      	adds	r3, #1
 8003150:	429a      	cmp	r2, r3
 8003152:	dd08      	ble.n	8003166 <main+0x6a6>
					  SEND_VOXELS_TIME -= STEP_TIME;
 8003154:	4b6e      	ldr	r3, [pc, #440]	; (8003310 <main+0x850>)
 8003156:	881a      	ldrh	r2, [r3, #0]
 8003158:	4b6b      	ldr	r3, [pc, #428]	; (8003308 <main+0x848>)
 800315a:	881b      	ldrh	r3, [r3, #0]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	b29a      	uxth	r2, r3
 8003160:	4b6b      	ldr	r3, [pc, #428]	; (8003310 <main+0x850>)
 8003162:	801a      	strh	r2, [r3, #0]
				  }else{
					  SEND_VOXELS_TIME= STEP_TIME;
				  }
				  break;
 8003164:	e075      	b.n	8003252 <main+0x792>
					  SEND_VOXELS_TIME= STEP_TIME;
 8003166:	4b68      	ldr	r3, [pc, #416]	; (8003308 <main+0x848>)
 8003168:	881a      	ldrh	r2, [r3, #0]
 800316a:	4b69      	ldr	r3, [pc, #420]	; (8003310 <main+0x850>)
 800316c:	801a      	strh	r2, [r3, #0]
				  break;
 800316e:	e070      	b.n	8003252 <main+0x792>
			  case WOOP_WOOP:
				  if (WOOP_WOOP_TIME > STEP_TIME + 0X1){
 8003170:	4b68      	ldr	r3, [pc, #416]	; (8003314 <main+0x854>)
 8003172:	881b      	ldrh	r3, [r3, #0]
 8003174:	461a      	mov	r2, r3
 8003176:	4b64      	ldr	r3, [pc, #400]	; (8003308 <main+0x848>)
 8003178:	881b      	ldrh	r3, [r3, #0]
 800317a:	3301      	adds	r3, #1
 800317c:	429a      	cmp	r2, r3
 800317e:	dd08      	ble.n	8003192 <main+0x6d2>
					  WOOP_WOOP_TIME-= STEP_TIME;
 8003180:	4b64      	ldr	r3, [pc, #400]	; (8003314 <main+0x854>)
 8003182:	881a      	ldrh	r2, [r3, #0]
 8003184:	4b60      	ldr	r3, [pc, #384]	; (8003308 <main+0x848>)
 8003186:	881b      	ldrh	r3, [r3, #0]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	b29a      	uxth	r2, r3
 800318c:	4b61      	ldr	r3, [pc, #388]	; (8003314 <main+0x854>)
 800318e:	801a      	strh	r2, [r3, #0]
				  }else{
					  WOOP_WOOP_TIME= STEP_TIME;
				  }
				  break;
 8003190:	e05f      	b.n	8003252 <main+0x792>
					  WOOP_WOOP_TIME= STEP_TIME;
 8003192:	4b5d      	ldr	r3, [pc, #372]	; (8003308 <main+0x848>)
 8003194:	881a      	ldrh	r2, [r3, #0]
 8003196:	4b5f      	ldr	r3, [pc, #380]	; (8003314 <main+0x854>)
 8003198:	801a      	strh	r2, [r3, #0]
				  break;
 800319a:	e05a      	b.n	8003252 <main+0x792>
			  case CUBE_JUMP:
				  if (RAIN_TIME > STEP_TIME + 0X1){
 800319c:	4b59      	ldr	r3, [pc, #356]	; (8003304 <main+0x844>)
 800319e:	881b      	ldrh	r3, [r3, #0]
 80031a0:	461a      	mov	r2, r3
 80031a2:	4b59      	ldr	r3, [pc, #356]	; (8003308 <main+0x848>)
 80031a4:	881b      	ldrh	r3, [r3, #0]
 80031a6:	3301      	adds	r3, #1
 80031a8:	429a      	cmp	r2, r3
 80031aa:	dd08      	ble.n	80031be <main+0x6fe>
					  CUBE_JUMP_TIME -= STEP_TIME;
 80031ac:	4b5a      	ldr	r3, [pc, #360]	; (8003318 <main+0x858>)
 80031ae:	881a      	ldrh	r2, [r3, #0]
 80031b0:	4b55      	ldr	r3, [pc, #340]	; (8003308 <main+0x848>)
 80031b2:	881b      	ldrh	r3, [r3, #0]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	4b57      	ldr	r3, [pc, #348]	; (8003318 <main+0x858>)
 80031ba:	801a      	strh	r2, [r3, #0]
				  }else{
					  CUBE_JUMP_TIME = STEP_TIME;
				  }
				  break;
 80031bc:	e049      	b.n	8003252 <main+0x792>
					  CUBE_JUMP_TIME = STEP_TIME;
 80031be:	4b52      	ldr	r3, [pc, #328]	; (8003308 <main+0x848>)
 80031c0:	881a      	ldrh	r2, [r3, #0]
 80031c2:	4b55      	ldr	r3, [pc, #340]	; (8003318 <main+0x858>)
 80031c4:	801a      	strh	r2, [r3, #0]
				  break;
 80031c6:	e044      	b.n	8003252 <main+0x792>
			  case FIREWORKS:
				  if (FIREWORK_TIME > STEP_TIME + 0X1){
 80031c8:	4b54      	ldr	r3, [pc, #336]	; (800331c <main+0x85c>)
 80031ca:	881b      	ldrh	r3, [r3, #0]
 80031cc:	461a      	mov	r2, r3
 80031ce:	4b4e      	ldr	r3, [pc, #312]	; (8003308 <main+0x848>)
 80031d0:	881b      	ldrh	r3, [r3, #0]
 80031d2:	3301      	adds	r3, #1
 80031d4:	429a      	cmp	r2, r3
 80031d6:	dd08      	ble.n	80031ea <main+0x72a>
					  FIREWORK_TIME -= STEP_TIME;
 80031d8:	4b50      	ldr	r3, [pc, #320]	; (800331c <main+0x85c>)
 80031da:	881a      	ldrh	r2, [r3, #0]
 80031dc:	4b4a      	ldr	r3, [pc, #296]	; (8003308 <main+0x848>)
 80031de:	881b      	ldrh	r3, [r3, #0]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	b29a      	uxth	r2, r3
 80031e4:	4b4d      	ldr	r3, [pc, #308]	; (800331c <main+0x85c>)
 80031e6:	801a      	strh	r2, [r3, #0]
				  }else{
					  FIREWORK_TIME = STEP_TIME;
				  }
				  break;
 80031e8:	e033      	b.n	8003252 <main+0x792>
					  FIREWORK_TIME = STEP_TIME;
 80031ea:	4b47      	ldr	r3, [pc, #284]	; (8003308 <main+0x848>)
 80031ec:	881a      	ldrh	r2, [r3, #0]
 80031ee:	4b4b      	ldr	r3, [pc, #300]	; (800331c <main+0x85c>)
 80031f0:	801a      	strh	r2, [r3, #0]
				  break;
 80031f2:	e02e      	b.n	8003252 <main+0x792>
			  case GLOW:
				  if (GLOW_TIME > STEP_TIME + 0X1){
 80031f4:	4b4a      	ldr	r3, [pc, #296]	; (8003320 <main+0x860>)
 80031f6:	881b      	ldrh	r3, [r3, #0]
 80031f8:	461a      	mov	r2, r3
 80031fa:	4b43      	ldr	r3, [pc, #268]	; (8003308 <main+0x848>)
 80031fc:	881b      	ldrh	r3, [r3, #0]
 80031fe:	3301      	adds	r3, #1
 8003200:	429a      	cmp	r2, r3
 8003202:	dd08      	ble.n	8003216 <main+0x756>
					  GLOW_TIME-= STEP_TIME;
 8003204:	4b46      	ldr	r3, [pc, #280]	; (8003320 <main+0x860>)
 8003206:	881a      	ldrh	r2, [r3, #0]
 8003208:	4b3f      	ldr	r3, [pc, #252]	; (8003308 <main+0x848>)
 800320a:	881b      	ldrh	r3, [r3, #0]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	b29a      	uxth	r2, r3
 8003210:	4b43      	ldr	r3, [pc, #268]	; (8003320 <main+0x860>)
 8003212:	801a      	strh	r2, [r3, #0]
				  }else{
					  GLOW_TIME = STEP_TIME;
				  }
				  break;
 8003214:	e01d      	b.n	8003252 <main+0x792>
					  GLOW_TIME = STEP_TIME;
 8003216:	4b3c      	ldr	r3, [pc, #240]	; (8003308 <main+0x848>)
 8003218:	881a      	ldrh	r2, [r3, #0]
 800321a:	4b41      	ldr	r3, [pc, #260]	; (8003320 <main+0x860>)
 800321c:	801a      	strh	r2, [r3, #0]
				  break;
 800321e:	e018      	b.n	8003252 <main+0x792>
			  case TEXT:
				  if (TEXT_TIME > STEP_TIME + 0X1){
 8003220:	4b40      	ldr	r3, [pc, #256]	; (8003324 <main+0x864>)
 8003222:	881b      	ldrh	r3, [r3, #0]
 8003224:	461a      	mov	r2, r3
 8003226:	4b38      	ldr	r3, [pc, #224]	; (8003308 <main+0x848>)
 8003228:	881b      	ldrh	r3, [r3, #0]
 800322a:	3301      	adds	r3, #1
 800322c:	429a      	cmp	r2, r3
 800322e:	dd08      	ble.n	8003242 <main+0x782>
					  TEXT_TIME-= STEP_TIME;
 8003230:	4b3c      	ldr	r3, [pc, #240]	; (8003324 <main+0x864>)
 8003232:	881a      	ldrh	r2, [r3, #0]
 8003234:	4b34      	ldr	r3, [pc, #208]	; (8003308 <main+0x848>)
 8003236:	881b      	ldrh	r3, [r3, #0]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	b29a      	uxth	r2, r3
 800323c:	4b39      	ldr	r3, [pc, #228]	; (8003324 <main+0x864>)
 800323e:	801a      	strh	r2, [r3, #0]
				  }else{
					  TEXT_TIME= STEP_TIME;
				  }
				  break;
 8003240:	e007      	b.n	8003252 <main+0x792>
					  TEXT_TIME= STEP_TIME;
 8003242:	4b31      	ldr	r3, [pc, #196]	; (8003308 <main+0x848>)
 8003244:	881a      	ldrh	r2, [r3, #0]
 8003246:	4b37      	ldr	r3, [pc, #220]	; (8003324 <main+0x864>)
 8003248:	801a      	strh	r2, [r3, #0]
				  break;
 800324a:	e002      	b.n	8003252 <main+0x792>
			  default:
				  break;
		  } //end switch currentEffect
	  }//end if getStatBoton...
 800324c:	bf00      	nop
 800324e:	e000      	b.n	8003252 <main+0x792>
				  break;
 8003250:	bf00      	nop

	  switch (currentEffect) {
 8003252:	4b2b      	ldr	r3, [pc, #172]	; (8003300 <main+0x840>)
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	3b01      	subs	r3, #1
 8003258:	2b0a      	cmp	r3, #10
 800325a:	d844      	bhi.n	80032e6 <main+0x826>
 800325c:	a201      	add	r2, pc, #4	; (adr r2, 8003264 <main+0x7a4>)
 800325e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003262:	bf00      	nop
 8003264:	08003291 	.word	0x08003291
 8003268:	08003297 	.word	0x08003297
 800326c:	0800329d 	.word	0x0800329d
 8003270:	080032a3 	.word	0x080032a3
 8003274:	080032a9 	.word	0x080032a9
 8003278:	080032af 	.word	0x080032af
 800327c:	080032b5 	.word	0x080032b5
 8003280:	080032bb 	.word	0x080032bb
 8003284:	080032d1 	.word	0x080032d1
 8003288:	080032d7 	.word	0x080032d7
 800328c:	080032e1 	.word	0x080032e1
		  case RAIN: rain(); break;
 8003290:	f000 f8ec 	bl	800346c <rain>
 8003294:	e029      	b.n	80032ea <main+0x82a>
		  case PLANE_BOING: planeBoing(); break;
 8003296:	f000 f947 	bl	8003528 <planeBoing>
 800329a:	e026      	b.n	80032ea <main+0x82a>
		  case SEND_VOXELS: sendVoxels(); break;
 800329c:	f000 fa0a 	bl	80036b4 <sendVoxels>
 80032a0:	e023      	b.n	80032ea <main+0x82a>
		  case WOOP_WOOP: woopWoop(); break;
 80032a2:	f000 fae7 	bl	8003874 <woopWoop>
 80032a6:	e020      	b.n	80032ea <main+0x82a>
		  case CUBE_JUMP: cubeJump(); break;
 80032a8:	f001 f908 	bl	80044bc <cubeJump>
 80032ac:	e01d      	b.n	80032ea <main+0x82a>
		  case FIREWORKS: fireWork(); break;
 80032ae:	f000 fd3d 	bl	8003d2c <fireWork>
 80032b2:	e01a      	b.n	80032ea <main+0x82a>
		  case GLOW: glow(); break;
 80032b4:	f000 fb44 	bl	8003940 <glow>
 80032b8:	e017      	b.n	80032ea <main+0x82a>
		  case DEMO: //demo();
			  flag_demo = 1;
 80032ba:	4b1b      	ldr	r3, [pc, #108]	; (8003328 <main+0x868>)
 80032bc:	2201      	movs	r2, #1
 80032be:	701a      	strb	r2, [r3, #0]
			  periodo_demo = 5100;
 80032c0:	4b1a      	ldr	r3, [pc, #104]	; (800332c <main+0x86c>)
 80032c2:	f241 32ec 	movw	r2, #5100	; 0x13ec
 80032c6:	801a      	strh	r2, [r3, #0]
			  currentEffect = TEXT;
 80032c8:	4b0d      	ldr	r3, [pc, #52]	; (8003300 <main+0x840>)
 80032ca:	220a      	movs	r2, #10
 80032cc:	701a      	strb	r2, [r3, #0]
		  break;
 80032ce:	e00c      	b.n	80032ea <main+0x82a>
		  case BLOCKOUT: runBlockOut(); break;
 80032d0:	f7fd f800 	bl	80002d4 <runBlockOut>
 80032d4:	e009      	b.n	80032ea <main+0x82a>
		  case TEXT: text("GRAVEDADCER0OAN0S", 17); break;
 80032d6:	2111      	movs	r1, #17
 80032d8:	4815      	ldr	r0, [pc, #84]	; (8003330 <main+0x870>)
 80032da:	f000 fc15 	bl	8003b08 <text>
 80032de:	e004      	b.n	80032ea <main+0x82a>
		  case LIT: lit(); break;
 80032e0:	f001 f8be 	bl	8004460 <lit>
 80032e4:	e001      	b.n	80032ea <main+0x82a>
		  default: cubeJump();
 80032e6:	f001 f8e9 	bl	80044bc <cubeJump>
//	  testBlockOut();
//	  lightCube();
//	  runBlockOut();
//	  demo();

	  if (flag_nextLevel != 0){
 80032ea:	4b12      	ldr	r3, [pc, #72]	; (8003334 <main+0x874>)
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	f43f ac36 	beq.w	8002b60 <main+0xa0>
		  renderCube();
 80032f4:	f000 f87c 	bl	80033f0 <renderCube>
		  flag_nextLevel = 0;
 80032f8:	4b0e      	ldr	r3, [pc, #56]	; (8003334 <main+0x874>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	701a      	strb	r2, [r3, #0]
	  update_teclas();
 80032fe:	e42f      	b.n	8002b60 <main+0xa0>
 8003300:	200001c8 	.word	0x200001c8
 8003304:	2000010c 	.word	0x2000010c
 8003308:	2000011c 	.word	0x2000011c
 800330c:	2000010e 	.word	0x2000010e
 8003310:	20000110 	.word	0x20000110
 8003314:	20000112 	.word	0x20000112
 8003318:	20000114 	.word	0x20000114
 800331c:	2000011a 	.word	0x2000011a
 8003320:	20000116 	.word	0x20000116
 8003324:	20000118 	.word	0x20000118
 8003328:	20000514 	.word	0x20000514
 800332c:	20000512 	.word	0x20000512
 8003330:	08009664 	.word	0x08009664
 8003334:	2000039e 	.word	0x2000039e

08003338 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b094      	sub	sp, #80	; 0x50
 800333c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800333e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003342:	2228      	movs	r2, #40	; 0x28
 8003344:	2100      	movs	r1, #0
 8003346:	4618      	mov	r0, r3
 8003348:	f005 f914 	bl	8008574 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800334c:	f107 0314 	add.w	r3, r7, #20
 8003350:	2200      	movs	r2, #0
 8003352:	601a      	str	r2, [r3, #0]
 8003354:	605a      	str	r2, [r3, #4]
 8003356:	609a      	str	r2, [r3, #8]
 8003358:	60da      	str	r2, [r3, #12]
 800335a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800335c:	1d3b      	adds	r3, r7, #4
 800335e:	2200      	movs	r2, #0
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	605a      	str	r2, [r3, #4]
 8003364:	609a      	str	r2, [r3, #8]
 8003366:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003368:	2301      	movs	r3, #1
 800336a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800336c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003370:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003372:	2300      	movs	r3, #0
 8003374:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003376:	2301      	movs	r3, #1
 8003378:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800337a:	2302      	movs	r3, #2
 800337c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800337e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003382:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003384:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003388:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800338a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800338e:	4618      	mov	r0, r3
 8003390:	f003 f932 	bl	80065f8 <HAL_RCC_OscConfig>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800339a:	f001 fd7f 	bl	8004e9c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800339e:	230f      	movs	r3, #15
 80033a0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80033a2:	2302      	movs	r3, #2
 80033a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80033a6:	2300      	movs	r3, #0
 80033a8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80033aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033ae:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80033b0:	2300      	movs	r3, #0
 80033b2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80033b4:	f107 0314 	add.w	r3, r7, #20
 80033b8:	2102      	movs	r1, #2
 80033ba:	4618      	mov	r0, r3
 80033bc:	f003 fb9e 	bl	8006afc <HAL_RCC_ClockConfig>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d001      	beq.n	80033ca <SystemClock_Config+0x92>
  {
    Error_Handler();
 80033c6:	f001 fd69 	bl	8004e9c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80033ca:	2302      	movs	r3, #2
 80033cc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80033ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033d2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033d4:	1d3b      	adds	r3, r7, #4
 80033d6:	4618      	mov	r0, r3
 80033d8:	f003 fd28 	bl	8006e2c <HAL_RCCEx_PeriphCLKConfig>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d001      	beq.n	80033e6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80033e2:	f001 fd5b 	bl	8004e9c <Error_Handler>
  }
}
 80033e6:	bf00      	nop
 80033e8:	3750      	adds	r7, #80	; 0x50
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
	...

080033f0 <renderCube>:

/* USER CODE BEGIN 4 */

void renderCube (void) {
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
      SPI.transfer(cube[i][j]);
    }
    digitalWrite(SS, HIGH);
  }*/

	cube_vector[0] = (uint8_t) (0x01 << cube_level);
 80033f6:	4b1a      	ldr	r3, [pc, #104]	; (8003460 <renderCube+0x70>)
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	461a      	mov	r2, r3
 80033fc:	2301      	movs	r3, #1
 80033fe:	4093      	lsls	r3, r2
 8003400:	b2da      	uxtb	r2, r3
 8003402:	4b18      	ldr	r3, [pc, #96]	; (8003464 <renderCube+0x74>)
 8003404:	701a      	strb	r2, [r3, #0]

	for (uint8_t j = 0; j < 8; j++) {
 8003406:	2300      	movs	r3, #0
 8003408:	71fb      	strb	r3, [r7, #7]
 800340a:	e00f      	b.n	800342c <renderCube+0x3c>
		cube_vector[j+1] = cube[cube_level][j];
 800340c:	4b14      	ldr	r3, [pc, #80]	; (8003460 <renderCube+0x70>)
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	4619      	mov	r1, r3
 8003412:	79fa      	ldrb	r2, [r7, #7]
 8003414:	79fb      	ldrb	r3, [r7, #7]
 8003416:	3301      	adds	r3, #1
 8003418:	4813      	ldr	r0, [pc, #76]	; (8003468 <renderCube+0x78>)
 800341a:	00c9      	lsls	r1, r1, #3
 800341c:	4401      	add	r1, r0
 800341e:	440a      	add	r2, r1
 8003420:	7811      	ldrb	r1, [r2, #0]
 8003422:	4a10      	ldr	r2, [pc, #64]	; (8003464 <renderCube+0x74>)
 8003424:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 8; j++) {
 8003426:	79fb      	ldrb	r3, [r7, #7]
 8003428:	3301      	adds	r3, #1
 800342a:	71fb      	strb	r3, [r7, #7]
 800342c:	79fb      	ldrb	r3, [r7, #7]
 800342e:	2b07      	cmp	r3, #7
 8003430:	d9ec      	bls.n	800340c <renderCube+0x1c>
	} //end for j

	spi_74HC595_Transmit(cube_vector, sizeof(cube_vector));
 8003432:	2109      	movs	r1, #9
 8003434:	480b      	ldr	r0, [pc, #44]	; (8003464 <renderCube+0x74>)
 8003436:	f7fc feab 	bl	8000190 <spi_74HC595_Transmit>
	cube_level++;
 800343a:	4b09      	ldr	r3, [pc, #36]	; (8003460 <renderCube+0x70>)
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	3301      	adds	r3, #1
 8003440:	b2da      	uxtb	r2, r3
 8003442:	4b07      	ldr	r3, [pc, #28]	; (8003460 <renderCube+0x70>)
 8003444:	701a      	strb	r2, [r3, #0]
	if (cube_level == 8){
 8003446:	4b06      	ldr	r3, [pc, #24]	; (8003460 <renderCube+0x70>)
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	2b08      	cmp	r3, #8
 800344c:	d102      	bne.n	8003454 <renderCube+0x64>
		cube_level = 0;
 800344e:	4b04      	ldr	r3, [pc, #16]	; (8003460 <renderCube+0x70>)
 8003450:	2200      	movs	r2, #0
 8003452:	701a      	strb	r2, [r3, #0]
	}
	__NOP();
 8003454:	bf00      	nop

} //end renderCube()
 8003456:	bf00      	nop
 8003458:	3708      	adds	r7, #8
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	2000039d 	.word	0x2000039d
 8003464:	20000394 	.word	0x20000394
 8003468:	20000354 	.word	0x20000354

0800346c <rain>:

void rain (void) {
 800346c:	b590      	push	{r4, r7, lr}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
  if (loading != 0) {
 8003472:	4b29      	ldr	r3, [pc, #164]	; (8003518 <rain+0xac>)
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d004      	beq.n	8003484 <rain+0x18>
    clearCube();
 800347a:	f001 fcbb 	bl	8004df4 <clearCube>
    loading = 0;
 800347e:	4b26      	ldr	r3, [pc, #152]	; (8003518 <rain+0xac>)
 8003480:	2200      	movs	r2, #0
 8003482:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 8003484:	4b25      	ldr	r3, [pc, #148]	; (800351c <rain+0xb0>)
 8003486:	881b      	ldrh	r3, [r3, #0]
 8003488:	3301      	adds	r3, #1
 800348a:	b29a      	uxth	r2, r3
 800348c:	4b23      	ldr	r3, [pc, #140]	; (800351c <rain+0xb0>)
 800348e:	801a      	strh	r2, [r3, #0]
  if (timer > RAIN_TIME) {
 8003490:	4b22      	ldr	r3, [pc, #136]	; (800351c <rain+0xb0>)
 8003492:	881a      	ldrh	r2, [r3, #0]
 8003494:	4b22      	ldr	r3, [pc, #136]	; (8003520 <rain+0xb4>)
 8003496:	881b      	ldrh	r3, [r3, #0]
 8003498:	429a      	cmp	r2, r3
 800349a:	d939      	bls.n	8003510 <rain+0xa4>
    timer = 0;
 800349c:	4b1f      	ldr	r3, [pc, #124]	; (800351c <rain+0xb0>)
 800349e:	2200      	movs	r2, #0
 80034a0:	801a      	strh	r2, [r3, #0]
    shift(NEG_Y);
 80034a2:	2005      	movs	r0, #5
 80034a4:	f001 fa8a 	bl	80049bc <shift>
    uint8_t numDrops = rand() % 5;
 80034a8:	f005 f976 	bl	8008798 <rand>
 80034ac:	4602      	mov	r2, r0
 80034ae:	4b1d      	ldr	r3, [pc, #116]	; (8003524 <rain+0xb8>)
 80034b0:	fb83 1302 	smull	r1, r3, r3, r2
 80034b4:	1059      	asrs	r1, r3, #1
 80034b6:	17d3      	asrs	r3, r2, #31
 80034b8:	1ac9      	subs	r1, r1, r3
 80034ba:	460b      	mov	r3, r1
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	440b      	add	r3, r1
 80034c0:	1ad1      	subs	r1, r2, r3
 80034c2:	460b      	mov	r3, r1
 80034c4:	71bb      	strb	r3, [r7, #6]
    for (uint8_t i = 0; i < numDrops; i++) {
 80034c6:	2300      	movs	r3, #0
 80034c8:	71fb      	strb	r3, [r7, #7]
 80034ca:	e01d      	b.n	8003508 <rain+0x9c>
      setVoxel(rand() % 8, 7, rand() % 8);
 80034cc:	f005 f964 	bl	8008798 <rand>
 80034d0:	4603      	mov	r3, r0
 80034d2:	425a      	negs	r2, r3
 80034d4:	f003 0307 	and.w	r3, r3, #7
 80034d8:	f002 0207 	and.w	r2, r2, #7
 80034dc:	bf58      	it	pl
 80034de:	4253      	negpl	r3, r2
 80034e0:	b2dc      	uxtb	r4, r3
 80034e2:	f005 f959 	bl	8008798 <rand>
 80034e6:	4603      	mov	r3, r0
 80034e8:	425a      	negs	r2, r3
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	f002 0207 	and.w	r2, r2, #7
 80034f2:	bf58      	it	pl
 80034f4:	4253      	negpl	r3, r2
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	461a      	mov	r2, r3
 80034fa:	2107      	movs	r1, #7
 80034fc:	4620      	mov	r0, r4
 80034fe:	f001 f995 	bl	800482c <setVoxel>
    for (uint8_t i = 0; i < numDrops; i++) {
 8003502:	79fb      	ldrb	r3, [r7, #7]
 8003504:	3301      	adds	r3, #1
 8003506:	71fb      	strb	r3, [r7, #7]
 8003508:	79fa      	ldrb	r2, [r7, #7]
 800350a:	79bb      	ldrb	r3, [r7, #6]
 800350c:	429a      	cmp	r2, r3
 800350e:	d3dd      	bcc.n	80034cc <rain+0x60>
    }
  }
} //end rain()
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	bd90      	pop	{r4, r7, pc}
 8003518:	200003b2 	.word	0x200003b2
 800351c:	200003a0 	.word	0x200003a0
 8003520:	2000010c 	.word	0x2000010c
 8003524:	66666667 	.word	0x66666667

08003528 <planeBoing>:

void planeBoing (void) {
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
  if (loading) {
 800352e:	4b5a      	ldr	r3, [pc, #360]	; (8003698 <planeBoing+0x170>)
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d05a      	beq.n	80035ec <planeBoing+0xc4>
    clearCube();
 8003536:	f001 fc5d 	bl	8004df4 <clearCube>
    uint8_t axis = rand() % 3;
 800353a:	f005 f92d 	bl	8008798 <rand>
 800353e:	4602      	mov	r2, r0
 8003540:	4b56      	ldr	r3, [pc, #344]	; (800369c <planeBoing+0x174>)
 8003542:	fb83 3102 	smull	r3, r1, r3, r2
 8003546:	17d3      	asrs	r3, r2, #31
 8003548:	1ac9      	subs	r1, r1, r3
 800354a:	460b      	mov	r3, r1
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	440b      	add	r3, r1
 8003550:	1ad1      	subs	r1, r2, r3
 8003552:	460b      	mov	r3, r1
 8003554:	71fb      	strb	r3, [r7, #7]
    planePosition = (rand() % 2) * 7;
 8003556:	f005 f91f 	bl	8008798 <rand>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	bfb8      	it	lt
 8003564:	425b      	neglt	r3, r3
 8003566:	b2db      	uxtb	r3, r3
 8003568:	461a      	mov	r2, r3
 800356a:	00d2      	lsls	r2, r2, #3
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	b2da      	uxtb	r2, r3
 8003570:	4b4b      	ldr	r3, [pc, #300]	; (80036a0 <planeBoing+0x178>)
 8003572:	701a      	strb	r2, [r3, #0]
    setPlane(axis, planePosition);
 8003574:	4b4a      	ldr	r3, [pc, #296]	; (80036a0 <planeBoing+0x178>)
 8003576:	781a      	ldrb	r2, [r3, #0]
 8003578:	79fb      	ldrb	r3, [r7, #7]
 800357a:	4611      	mov	r1, r2
 800357c:	4618      	mov	r0, r3
 800357e:	f001 f9e1 	bl	8004944 <setPlane>
    if (axis == XAXIS) {
 8003582:	79fb      	ldrb	r3, [r7, #7]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d10b      	bne.n	80035a0 <planeBoing+0x78>
      if (planePosition == 0) {
 8003588:	4b45      	ldr	r3, [pc, #276]	; (80036a0 <planeBoing+0x178>)
 800358a:	781b      	ldrb	r3, [r3, #0]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d103      	bne.n	8003598 <planeBoing+0x70>
        planeDirection = POS_X;
 8003590:	4b44      	ldr	r3, [pc, #272]	; (80036a4 <planeBoing+0x17c>)
 8003592:	2200      	movs	r2, #0
 8003594:	701a      	strb	r2, [r3, #0]
 8003596:	e020      	b.n	80035da <planeBoing+0xb2>
      } else {
        planeDirection = NEG_X;
 8003598:	4b42      	ldr	r3, [pc, #264]	; (80036a4 <planeBoing+0x17c>)
 800359a:	2201      	movs	r2, #1
 800359c:	701a      	strb	r2, [r3, #0]
 800359e:	e01c      	b.n	80035da <planeBoing+0xb2>
      }
    } else if (axis == YAXIS) {
 80035a0:	79fb      	ldrb	r3, [r7, #7]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d10b      	bne.n	80035be <planeBoing+0x96>
      if (planePosition == 0) {
 80035a6:	4b3e      	ldr	r3, [pc, #248]	; (80036a0 <planeBoing+0x178>)
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d103      	bne.n	80035b6 <planeBoing+0x8e>
        planeDirection = POS_Y;
 80035ae:	4b3d      	ldr	r3, [pc, #244]	; (80036a4 <planeBoing+0x17c>)
 80035b0:	2204      	movs	r2, #4
 80035b2:	701a      	strb	r2, [r3, #0]
 80035b4:	e011      	b.n	80035da <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Y;
 80035b6:	4b3b      	ldr	r3, [pc, #236]	; (80036a4 <planeBoing+0x17c>)
 80035b8:	2205      	movs	r2, #5
 80035ba:	701a      	strb	r2, [r3, #0]
 80035bc:	e00d      	b.n	80035da <planeBoing+0xb2>
      }
    } else if (axis == ZAXIS) {
 80035be:	79fb      	ldrb	r3, [r7, #7]
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d10a      	bne.n	80035da <planeBoing+0xb2>
      if (planePosition == 0) {
 80035c4:	4b36      	ldr	r3, [pc, #216]	; (80036a0 <planeBoing+0x178>)
 80035c6:	781b      	ldrb	r3, [r3, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d103      	bne.n	80035d4 <planeBoing+0xac>
        planeDirection = POS_Z;
 80035cc:	4b35      	ldr	r3, [pc, #212]	; (80036a4 <planeBoing+0x17c>)
 80035ce:	2202      	movs	r2, #2
 80035d0:	701a      	strb	r2, [r3, #0]
 80035d2:	e002      	b.n	80035da <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Z;
 80035d4:	4b33      	ldr	r3, [pc, #204]	; (80036a4 <planeBoing+0x17c>)
 80035d6:	2203      	movs	r2, #3
 80035d8:	701a      	strb	r2, [r3, #0]
      }
    }
    timer = 0;
 80035da:	4b33      	ldr	r3, [pc, #204]	; (80036a8 <planeBoing+0x180>)
 80035dc:	2200      	movs	r2, #0
 80035de:	801a      	strh	r2, [r3, #0]
    looped = 0;
 80035e0:	4b32      	ldr	r3, [pc, #200]	; (80036ac <planeBoing+0x184>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	701a      	strb	r2, [r3, #0]
    loading = 0;
 80035e6:	4b2c      	ldr	r3, [pc, #176]	; (8003698 <planeBoing+0x170>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 80035ec:	4b2e      	ldr	r3, [pc, #184]	; (80036a8 <planeBoing+0x180>)
 80035ee:	881b      	ldrh	r3, [r3, #0]
 80035f0:	3301      	adds	r3, #1
 80035f2:	b29a      	uxth	r2, r3
 80035f4:	4b2c      	ldr	r3, [pc, #176]	; (80036a8 <planeBoing+0x180>)
 80035f6:	801a      	strh	r2, [r3, #0]
  if (timer > PLANE_BOING_TIME) {
 80035f8:	4b2b      	ldr	r3, [pc, #172]	; (80036a8 <planeBoing+0x180>)
 80035fa:	881a      	ldrh	r2, [r3, #0]
 80035fc:	4b2c      	ldr	r3, [pc, #176]	; (80036b0 <planeBoing+0x188>)
 80035fe:	881b      	ldrh	r3, [r3, #0]
 8003600:	429a      	cmp	r2, r3
 8003602:	d945      	bls.n	8003690 <planeBoing+0x168>
    timer = 0;
 8003604:	4b28      	ldr	r3, [pc, #160]	; (80036a8 <planeBoing+0x180>)
 8003606:	2200      	movs	r2, #0
 8003608:	801a      	strh	r2, [r3, #0]
    shift(planeDirection);
 800360a:	4b26      	ldr	r3, [pc, #152]	; (80036a4 <planeBoing+0x17c>)
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	4618      	mov	r0, r3
 8003610:	f001 f9d4 	bl	80049bc <shift>
    if (planeDirection % 2 == 0) {
 8003614:	4b23      	ldr	r3, [pc, #140]	; (80036a4 <planeBoing+0x17c>)
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	f003 0301 	and.w	r3, r3, #1
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d11b      	bne.n	800365a <planeBoing+0x132>
      planePosition++;
 8003622:	4b1f      	ldr	r3, [pc, #124]	; (80036a0 <planeBoing+0x178>)
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	3301      	adds	r3, #1
 8003628:	b2da      	uxtb	r2, r3
 800362a:	4b1d      	ldr	r3, [pc, #116]	; (80036a0 <planeBoing+0x178>)
 800362c:	701a      	strb	r2, [r3, #0]
      if (planePosition == 7) {
 800362e:	4b1c      	ldr	r3, [pc, #112]	; (80036a0 <planeBoing+0x178>)
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	2b07      	cmp	r3, #7
 8003634:	d12c      	bne.n	8003690 <planeBoing+0x168>
        if (looped != 0) {
 8003636:	4b1d      	ldr	r3, [pc, #116]	; (80036ac <planeBoing+0x184>)
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d003      	beq.n	8003646 <planeBoing+0x11e>
          loading = 1;
 800363e:	4b16      	ldr	r3, [pc, #88]	; (8003698 <planeBoing+0x170>)
 8003640:	2201      	movs	r2, #1
 8003642:	701a      	strb	r2, [r3, #0]
          looped = 1;
        }
      }
    }
  }
} //end planeBoing()
 8003644:	e024      	b.n	8003690 <planeBoing+0x168>
          planeDirection++;
 8003646:	4b17      	ldr	r3, [pc, #92]	; (80036a4 <planeBoing+0x17c>)
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	3301      	adds	r3, #1
 800364c:	b2da      	uxtb	r2, r3
 800364e:	4b15      	ldr	r3, [pc, #84]	; (80036a4 <planeBoing+0x17c>)
 8003650:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8003652:	4b16      	ldr	r3, [pc, #88]	; (80036ac <planeBoing+0x184>)
 8003654:	2201      	movs	r2, #1
 8003656:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8003658:	e01a      	b.n	8003690 <planeBoing+0x168>
      planePosition--;
 800365a:	4b11      	ldr	r3, [pc, #68]	; (80036a0 <planeBoing+0x178>)
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	3b01      	subs	r3, #1
 8003660:	b2da      	uxtb	r2, r3
 8003662:	4b0f      	ldr	r3, [pc, #60]	; (80036a0 <planeBoing+0x178>)
 8003664:	701a      	strb	r2, [r3, #0]
      if (planePosition == 0) {
 8003666:	4b0e      	ldr	r3, [pc, #56]	; (80036a0 <planeBoing+0x178>)
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d110      	bne.n	8003690 <planeBoing+0x168>
        if (looped != 0) {
 800366e:	4b0f      	ldr	r3, [pc, #60]	; (80036ac <planeBoing+0x184>)
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d003      	beq.n	800367e <planeBoing+0x156>
          loading = 1;
 8003676:	4b08      	ldr	r3, [pc, #32]	; (8003698 <planeBoing+0x170>)
 8003678:	2201      	movs	r2, #1
 800367a:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 800367c:	e008      	b.n	8003690 <planeBoing+0x168>
          planeDirection--;
 800367e:	4b09      	ldr	r3, [pc, #36]	; (80036a4 <planeBoing+0x17c>)
 8003680:	781b      	ldrb	r3, [r3, #0]
 8003682:	3b01      	subs	r3, #1
 8003684:	b2da      	uxtb	r2, r3
 8003686:	4b07      	ldr	r3, [pc, #28]	; (80036a4 <planeBoing+0x17c>)
 8003688:	701a      	strb	r2, [r3, #0]
          looped = 1;
 800368a:	4b08      	ldr	r3, [pc, #32]	; (80036ac <planeBoing+0x184>)
 800368c:	2201      	movs	r2, #1
 800368e:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8003690:	bf00      	nop
 8003692:	3708      	adds	r7, #8
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	200003b2 	.word	0x200003b2
 800369c:	55555556 	.word	0x55555556
 80036a0:	200003b6 	.word	0x200003b6
 80036a4:	200003b7 	.word	0x200003b7
 80036a8:	200003a0 	.word	0x200003a0
 80036ac:	200003b8 	.word	0x200003b8
 80036b0:	2000010e 	.word	0x2000010e

080036b4 <sendVoxels>:

void sendVoxels() {
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
  if (loading != 0) {
 80036ba:	4b66      	ldr	r3, [pc, #408]	; (8003854 <sendVoxels+0x1a0>)
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d028      	beq.n	8003714 <sendVoxels+0x60>
    clearCube();
 80036c2:	f001 fb97 	bl	8004df4 <clearCube>
    for (uint8_t x = 0; x < 8; x++) {
 80036c6:	2300      	movs	r3, #0
 80036c8:	71fb      	strb	r3, [r7, #7]
 80036ca:	e01d      	b.n	8003708 <sendVoxels+0x54>
      for (uint8_t z = 0; z < 8; z++) {
 80036cc:	2300      	movs	r3, #0
 80036ce:	71bb      	strb	r3, [r7, #6]
 80036d0:	e014      	b.n	80036fc <sendVoxels+0x48>
        setVoxel(x, (rand() % 2) * 7, z);
 80036d2:	f005 f861 	bl	8008798 <rand>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	f003 0301 	and.w	r3, r3, #1
 80036de:	bfb8      	it	lt
 80036e0:	425b      	neglt	r3, r3
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	461a      	mov	r2, r3
 80036e6:	00d2      	lsls	r2, r2, #3
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	b2d9      	uxtb	r1, r3
 80036ec:	79ba      	ldrb	r2, [r7, #6]
 80036ee:	79fb      	ldrb	r3, [r7, #7]
 80036f0:	4618      	mov	r0, r3
 80036f2:	f001 f89b 	bl	800482c <setVoxel>
      for (uint8_t z = 0; z < 8; z++) {
 80036f6:	79bb      	ldrb	r3, [r7, #6]
 80036f8:	3301      	adds	r3, #1
 80036fa:	71bb      	strb	r3, [r7, #6]
 80036fc:	79bb      	ldrb	r3, [r7, #6]
 80036fe:	2b07      	cmp	r3, #7
 8003700:	d9e7      	bls.n	80036d2 <sendVoxels+0x1e>
    for (uint8_t x = 0; x < 8; x++) {
 8003702:	79fb      	ldrb	r3, [r7, #7]
 8003704:	3301      	adds	r3, #1
 8003706:	71fb      	strb	r3, [r7, #7]
 8003708:	79fb      	ldrb	r3, [r7, #7]
 800370a:	2b07      	cmp	r3, #7
 800370c:	d9de      	bls.n	80036cc <sendVoxels+0x18>
      }
    }
    loading = 0;
 800370e:	4b51      	ldr	r3, [pc, #324]	; (8003854 <sendVoxels+0x1a0>)
 8003710:	2200      	movs	r2, #0
 8003712:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8003714:	4b50      	ldr	r3, [pc, #320]	; (8003858 <sendVoxels+0x1a4>)
 8003716:	881b      	ldrh	r3, [r3, #0]
 8003718:	3301      	adds	r3, #1
 800371a:	b29a      	uxth	r2, r3
 800371c:	4b4e      	ldr	r3, [pc, #312]	; (8003858 <sendVoxels+0x1a4>)
 800371e:	801a      	strh	r2, [r3, #0]
  if (timer > SEND_VOXELS_TIME) {
 8003720:	4b4d      	ldr	r3, [pc, #308]	; (8003858 <sendVoxels+0x1a4>)
 8003722:	881a      	ldrh	r2, [r3, #0]
 8003724:	4b4d      	ldr	r3, [pc, #308]	; (800385c <sendVoxels+0x1a8>)
 8003726:	881b      	ldrh	r3, [r3, #0]
 8003728:	429a      	cmp	r2, r3
 800372a:	f240 808f 	bls.w	800384c <sendVoxels+0x198>
    timer = 0;
 800372e:	4b4a      	ldr	r3, [pc, #296]	; (8003858 <sendVoxels+0x1a4>)
 8003730:	2200      	movs	r2, #0
 8003732:	801a      	strh	r2, [r3, #0]
    if (!sending) {
 8003734:	4b4a      	ldr	r3, [pc, #296]	; (8003860 <sendVoxels+0x1ac>)
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d140      	bne.n	80037be <sendVoxels+0x10a>
      selX = rand() % 8;
 800373c:	f005 f82c 	bl	8008798 <rand>
 8003740:	4603      	mov	r3, r0
 8003742:	425a      	negs	r2, r3
 8003744:	f003 0307 	and.w	r3, r3, #7
 8003748:	f002 0207 	and.w	r2, r2, #7
 800374c:	bf58      	it	pl
 800374e:	4253      	negpl	r3, r2
 8003750:	b2da      	uxtb	r2, r3
 8003752:	4b44      	ldr	r3, [pc, #272]	; (8003864 <sendVoxels+0x1b0>)
 8003754:	701a      	strb	r2, [r3, #0]
      selZ = rand() % 8;
 8003756:	f005 f81f 	bl	8008798 <rand>
 800375a:	4603      	mov	r3, r0
 800375c:	425a      	negs	r2, r3
 800375e:	f003 0307 	and.w	r3, r3, #7
 8003762:	f002 0207 	and.w	r2, r2, #7
 8003766:	bf58      	it	pl
 8003768:	4253      	negpl	r3, r2
 800376a:	b2da      	uxtb	r2, r3
 800376c:	4b3e      	ldr	r3, [pc, #248]	; (8003868 <sendVoxels+0x1b4>)
 800376e:	701a      	strb	r2, [r3, #0]
      if (getVoxel(selX, 0, selZ)) {
 8003770:	4b3c      	ldr	r3, [pc, #240]	; (8003864 <sendVoxels+0x1b0>)
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	4a3c      	ldr	r2, [pc, #240]	; (8003868 <sendVoxels+0x1b4>)
 8003776:	7812      	ldrb	r2, [r2, #0]
 8003778:	2100      	movs	r1, #0
 800377a:	4618      	mov	r0, r3
 800377c:	f001 f8b6 	bl	80048ec <getVoxel>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d006      	beq.n	8003794 <sendVoxels+0xe0>
        selY = 0;
 8003786:	4b39      	ldr	r3, [pc, #228]	; (800386c <sendVoxels+0x1b8>)
 8003788:	2200      	movs	r2, #0
 800378a:	701a      	strb	r2, [r3, #0]
        sendDirection = POS_Y;
 800378c:	4b38      	ldr	r3, [pc, #224]	; (8003870 <sendVoxels+0x1bc>)
 800378e:	2204      	movs	r2, #4
 8003790:	701a      	strb	r2, [r3, #0]
 8003792:	e010      	b.n	80037b6 <sendVoxels+0x102>
      } else if (getVoxel(selX, 7, selZ)) {
 8003794:	4b33      	ldr	r3, [pc, #204]	; (8003864 <sendVoxels+0x1b0>)
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	4a33      	ldr	r2, [pc, #204]	; (8003868 <sendVoxels+0x1b4>)
 800379a:	7812      	ldrb	r2, [r2, #0]
 800379c:	2107      	movs	r1, #7
 800379e:	4618      	mov	r0, r3
 80037a0:	f001 f8a4 	bl	80048ec <getVoxel>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d005      	beq.n	80037b6 <sendVoxels+0x102>
        selY = 7;
 80037aa:	4b30      	ldr	r3, [pc, #192]	; (800386c <sendVoxels+0x1b8>)
 80037ac:	2207      	movs	r2, #7
 80037ae:	701a      	strb	r2, [r3, #0]
        sendDirection = NEG_Y;
 80037b0:	4b2f      	ldr	r3, [pc, #188]	; (8003870 <sendVoxels+0x1bc>)
 80037b2:	2205      	movs	r2, #5
 80037b4:	701a      	strb	r2, [r3, #0]
      }
      sending = 1;
 80037b6:	4b2a      	ldr	r3, [pc, #168]	; (8003860 <sendVoxels+0x1ac>)
 80037b8:	2201      	movs	r2, #1
 80037ba:	701a      	strb	r2, [r3, #0]
          sending = 0;
        }
      }
    }
  }
} //end sendVoxels()
 80037bc:	e046      	b.n	800384c <sendVoxels+0x198>
      if (sendDirection == POS_Y) {
 80037be:	4b2c      	ldr	r3, [pc, #176]	; (8003870 <sendVoxels+0x1bc>)
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	2b04      	cmp	r3, #4
 80037c4:	d121      	bne.n	800380a <sendVoxels+0x156>
        selY++;
 80037c6:	4b29      	ldr	r3, [pc, #164]	; (800386c <sendVoxels+0x1b8>)
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	3301      	adds	r3, #1
 80037cc:	b2da      	uxtb	r2, r3
 80037ce:	4b27      	ldr	r3, [pc, #156]	; (800386c <sendVoxels+0x1b8>)
 80037d0:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 80037d2:	4b24      	ldr	r3, [pc, #144]	; (8003864 <sendVoxels+0x1b0>)
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	4a25      	ldr	r2, [pc, #148]	; (800386c <sendVoxels+0x1b8>)
 80037d8:	7811      	ldrb	r1, [r2, #0]
 80037da:	4a23      	ldr	r2, [pc, #140]	; (8003868 <sendVoxels+0x1b4>)
 80037dc:	7812      	ldrb	r2, [r2, #0]
 80037de:	4618      	mov	r0, r3
 80037e0:	f001 f824 	bl	800482c <setVoxel>
        clearVoxel(selX, selY - 1, selZ);
 80037e4:	4b1f      	ldr	r3, [pc, #124]	; (8003864 <sendVoxels+0x1b0>)
 80037e6:	7818      	ldrb	r0, [r3, #0]
 80037e8:	4b20      	ldr	r3, [pc, #128]	; (800386c <sendVoxels+0x1b8>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	3b01      	subs	r3, #1
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	4a1d      	ldr	r2, [pc, #116]	; (8003868 <sendVoxels+0x1b4>)
 80037f2:	7812      	ldrb	r2, [r2, #0]
 80037f4:	4619      	mov	r1, r3
 80037f6:	f001 f849 	bl	800488c <clearVoxel>
        if (selY == 7) {
 80037fa:	4b1c      	ldr	r3, [pc, #112]	; (800386c <sendVoxels+0x1b8>)
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	2b07      	cmp	r3, #7
 8003800:	d124      	bne.n	800384c <sendVoxels+0x198>
          sending = 0;
 8003802:	4b17      	ldr	r3, [pc, #92]	; (8003860 <sendVoxels+0x1ac>)
 8003804:	2200      	movs	r2, #0
 8003806:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8003808:	e020      	b.n	800384c <sendVoxels+0x198>
        selY--;
 800380a:	4b18      	ldr	r3, [pc, #96]	; (800386c <sendVoxels+0x1b8>)
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	3b01      	subs	r3, #1
 8003810:	b2da      	uxtb	r2, r3
 8003812:	4b16      	ldr	r3, [pc, #88]	; (800386c <sendVoxels+0x1b8>)
 8003814:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8003816:	4b13      	ldr	r3, [pc, #76]	; (8003864 <sendVoxels+0x1b0>)
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	4a14      	ldr	r2, [pc, #80]	; (800386c <sendVoxels+0x1b8>)
 800381c:	7811      	ldrb	r1, [r2, #0]
 800381e:	4a12      	ldr	r2, [pc, #72]	; (8003868 <sendVoxels+0x1b4>)
 8003820:	7812      	ldrb	r2, [r2, #0]
 8003822:	4618      	mov	r0, r3
 8003824:	f001 f802 	bl	800482c <setVoxel>
        clearVoxel(selX, selY + 1, selZ);
 8003828:	4b0e      	ldr	r3, [pc, #56]	; (8003864 <sendVoxels+0x1b0>)
 800382a:	7818      	ldrb	r0, [r3, #0]
 800382c:	4b0f      	ldr	r3, [pc, #60]	; (800386c <sendVoxels+0x1b8>)
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	3301      	adds	r3, #1
 8003832:	b2db      	uxtb	r3, r3
 8003834:	4a0c      	ldr	r2, [pc, #48]	; (8003868 <sendVoxels+0x1b4>)
 8003836:	7812      	ldrb	r2, [r2, #0]
 8003838:	4619      	mov	r1, r3
 800383a:	f001 f827 	bl	800488c <clearVoxel>
        if (selY == 0) {
 800383e:	4b0b      	ldr	r3, [pc, #44]	; (800386c <sendVoxels+0x1b8>)
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d102      	bne.n	800384c <sendVoxels+0x198>
          sending = 0;
 8003846:	4b06      	ldr	r3, [pc, #24]	; (8003860 <sendVoxels+0x1ac>)
 8003848:	2200      	movs	r2, #0
 800384a:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 800384c:	bf00      	nop
 800384e:	3708      	adds	r7, #8
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	200003b2 	.word	0x200003b2
 8003858:	200003a0 	.word	0x200003a0
 800385c:	20000110 	.word	0x20000110
 8003860:	200003bd 	.word	0x200003bd
 8003864:	200003b9 	.word	0x200003b9
 8003868:	200003bb 	.word	0x200003bb
 800386c:	200003ba 	.word	0x200003ba
 8003870:	200003bc 	.word	0x200003bc

08003874 <woopWoop>:

void woopWoop() {
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
  if (loading) {
 8003878:	4b2c      	ldr	r3, [pc, #176]	; (800392c <woopWoop+0xb8>)
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d00a      	beq.n	8003896 <woopWoop+0x22>
    clearCube();
 8003880:	f001 fab8 	bl	8004df4 <clearCube>
    cubeSize = 2;
 8003884:	4b2a      	ldr	r3, [pc, #168]	; (8003930 <woopWoop+0xbc>)
 8003886:	2202      	movs	r2, #2
 8003888:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 1;
 800388a:	4b2a      	ldr	r3, [pc, #168]	; (8003934 <woopWoop+0xc0>)
 800388c:	2201      	movs	r2, #1
 800388e:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8003890:	4b26      	ldr	r3, [pc, #152]	; (800392c <woopWoop+0xb8>)
 8003892:	2200      	movs	r2, #0
 8003894:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8003896:	4b28      	ldr	r3, [pc, #160]	; (8003938 <woopWoop+0xc4>)
 8003898:	881b      	ldrh	r3, [r3, #0]
 800389a:	3301      	adds	r3, #1
 800389c:	b29a      	uxth	r2, r3
 800389e:	4b26      	ldr	r3, [pc, #152]	; (8003938 <woopWoop+0xc4>)
 80038a0:	801a      	strh	r2, [r3, #0]
  if (timer > WOOP_WOOP_TIME) {
 80038a2:	4b25      	ldr	r3, [pc, #148]	; (8003938 <woopWoop+0xc4>)
 80038a4:	881a      	ldrh	r2, [r3, #0]
 80038a6:	4b25      	ldr	r3, [pc, #148]	; (800393c <woopWoop+0xc8>)
 80038a8:	881b      	ldrh	r3, [r3, #0]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d93c      	bls.n	8003928 <woopWoop+0xb4>
    timer = 0;
 80038ae:	4b22      	ldr	r3, [pc, #136]	; (8003938 <woopWoop+0xc4>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	801a      	strh	r2, [r3, #0]
    if (cubeExpanding) {
 80038b4:	4b1f      	ldr	r3, [pc, #124]	; (8003934 <woopWoop+0xc0>)
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d00d      	beq.n	80038d8 <woopWoop+0x64>
      cubeSize += 2;
 80038bc:	4b1c      	ldr	r3, [pc, #112]	; (8003930 <woopWoop+0xbc>)
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	3302      	adds	r3, #2
 80038c2:	b2da      	uxtb	r2, r3
 80038c4:	4b1a      	ldr	r3, [pc, #104]	; (8003930 <woopWoop+0xbc>)
 80038c6:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 80038c8:	4b19      	ldr	r3, [pc, #100]	; (8003930 <woopWoop+0xbc>)
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	2b08      	cmp	r3, #8
 80038ce:	d110      	bne.n	80038f2 <woopWoop+0x7e>
        cubeExpanding = 0;
 80038d0:	4b18      	ldr	r3, [pc, #96]	; (8003934 <woopWoop+0xc0>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	701a      	strb	r2, [r3, #0]
 80038d6:	e00c      	b.n	80038f2 <woopWoop+0x7e>
      }
    } else {
      cubeSize -= 2;
 80038d8:	4b15      	ldr	r3, [pc, #84]	; (8003930 <woopWoop+0xbc>)
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	3b02      	subs	r3, #2
 80038de:	b2da      	uxtb	r2, r3
 80038e0:	4b13      	ldr	r3, [pc, #76]	; (8003930 <woopWoop+0xbc>)
 80038e2:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 2) {
 80038e4:	4b12      	ldr	r3, [pc, #72]	; (8003930 <woopWoop+0xbc>)
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	2b02      	cmp	r3, #2
 80038ea:	d102      	bne.n	80038f2 <woopWoop+0x7e>
        cubeExpanding = 1;
 80038ec:	4b11      	ldr	r3, [pc, #68]	; (8003934 <woopWoop+0xc0>)
 80038ee:	2201      	movs	r2, #1
 80038f0:	701a      	strb	r2, [r3, #0]
      }
    }
    clearCube();
 80038f2:	f001 fa7f 	bl	8004df4 <clearCube>
    drawCube(4 - cubeSize / 2, 4 - cubeSize / 2, 4 - cubeSize / 2, cubeSize);
 80038f6:	4b0e      	ldr	r3, [pc, #56]	; (8003930 <woopWoop+0xbc>)
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	085b      	lsrs	r3, r3, #1
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	f1c3 0304 	rsb	r3, r3, #4
 8003902:	b2d8      	uxtb	r0, r3
 8003904:	4b0a      	ldr	r3, [pc, #40]	; (8003930 <woopWoop+0xbc>)
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	085b      	lsrs	r3, r3, #1
 800390a:	b2db      	uxtb	r3, r3
 800390c:	f1c3 0304 	rsb	r3, r3, #4
 8003910:	b2d9      	uxtb	r1, r3
 8003912:	4b07      	ldr	r3, [pc, #28]	; (8003930 <woopWoop+0xbc>)
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	085b      	lsrs	r3, r3, #1
 8003918:	b2db      	uxtb	r3, r3
 800391a:	f1c3 0304 	rsb	r3, r3, #4
 800391e:	b2da      	uxtb	r2, r3
 8003920:	4b03      	ldr	r3, [pc, #12]	; (8003930 <woopWoop+0xbc>)
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	f001 f978 	bl	8004c18 <drawCube>
  }
} //end woopWoop()
 8003928:	bf00      	nop
 800392a:	bd80      	pop	{r7, pc}
 800392c:	200003b2 	.word	0x200003b2
 8003930:	200003be 	.word	0x200003be
 8003934:	200001cc 	.word	0x200001cc
 8003938:	200003a0 	.word	0x200003a0
 800393c:	20000112 	.word	0x20000112

08003940 <glow>:

void glow() {
 8003940:	b580      	push	{r7, lr}
 8003942:	af00      	add	r7, sp, #0
  if (loading) {
 8003944:	4b68      	ldr	r3, [pc, #416]	; (8003ae8 <glow+0x1a8>)
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d00a      	beq.n	8003962 <glow+0x22>
    clearCube();
 800394c:	f001 fa52 	bl	8004df4 <clearCube>
    glowCount = 0;
 8003950:	4b66      	ldr	r3, [pc, #408]	; (8003aec <glow+0x1ac>)
 8003952:	2200      	movs	r2, #0
 8003954:	801a      	strh	r2, [r3, #0]
    glowing = 1;
 8003956:	4b66      	ldr	r3, [pc, #408]	; (8003af0 <glow+0x1b0>)
 8003958:	2201      	movs	r2, #1
 800395a:	701a      	strb	r2, [r3, #0]
    loading = 0;
 800395c:	4b62      	ldr	r3, [pc, #392]	; (8003ae8 <glow+0x1a8>)
 800395e:	2200      	movs	r2, #0
 8003960:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8003962:	4b64      	ldr	r3, [pc, #400]	; (8003af4 <glow+0x1b4>)
 8003964:	881b      	ldrh	r3, [r3, #0]
 8003966:	3301      	adds	r3, #1
 8003968:	b29a      	uxth	r2, r3
 800396a:	4b62      	ldr	r3, [pc, #392]	; (8003af4 <glow+0x1b4>)
 800396c:	801a      	strh	r2, [r3, #0]
  if (timer > GLOW_TIME) {
 800396e:	4b61      	ldr	r3, [pc, #388]	; (8003af4 <glow+0x1b4>)
 8003970:	881a      	ldrh	r2, [r3, #0]
 8003972:	4b61      	ldr	r3, [pc, #388]	; (8003af8 <glow+0x1b8>)
 8003974:	881b      	ldrh	r3, [r3, #0]
 8003976:	429a      	cmp	r2, r3
 8003978:	f240 80b4 	bls.w	8003ae4 <glow+0x1a4>
    timer = 0;
 800397c:	4b5d      	ldr	r3, [pc, #372]	; (8003af4 <glow+0x1b4>)
 800397e:	2200      	movs	r2, #0
 8003980:	801a      	strh	r2, [r3, #0]
    if (glowing) {
 8003982:	4b5b      	ldr	r3, [pc, #364]	; (8003af0 <glow+0x1b0>)
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d05c      	beq.n	8003a44 <glow+0x104>
      if (glowCount < 448) {
 800398a:	4b58      	ldr	r3, [pc, #352]	; (8003aec <glow+0x1ac>)
 800398c:	881b      	ldrh	r3, [r3, #0]
 800398e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8003992:	d242      	bcs.n	8003a1a <glow+0xda>
        do {
        	selX = rand() % 8;
 8003994:	f004 ff00 	bl	8008798 <rand>
 8003998:	4603      	mov	r3, r0
 800399a:	425a      	negs	r2, r3
 800399c:	f003 0307 	and.w	r3, r3, #7
 80039a0:	f002 0207 	and.w	r2, r2, #7
 80039a4:	bf58      	it	pl
 80039a6:	4253      	negpl	r3, r2
 80039a8:	b2da      	uxtb	r2, r3
 80039aa:	4b54      	ldr	r3, [pc, #336]	; (8003afc <glow+0x1bc>)
 80039ac:	701a      	strb	r2, [r3, #0]
        	selY = rand() % 8;
 80039ae:	f004 fef3 	bl	8008798 <rand>
 80039b2:	4603      	mov	r3, r0
 80039b4:	425a      	negs	r2, r3
 80039b6:	f003 0307 	and.w	r3, r3, #7
 80039ba:	f002 0207 	and.w	r2, r2, #7
 80039be:	bf58      	it	pl
 80039c0:	4253      	negpl	r3, r2
 80039c2:	b2da      	uxtb	r2, r3
 80039c4:	4b4e      	ldr	r3, [pc, #312]	; (8003b00 <glow+0x1c0>)
 80039c6:	701a      	strb	r2, [r3, #0]
        	selZ = rand() % 8;
 80039c8:	f004 fee6 	bl	8008798 <rand>
 80039cc:	4603      	mov	r3, r0
 80039ce:	425a      	negs	r2, r3
 80039d0:	f003 0307 	and.w	r3, r3, #7
 80039d4:	f002 0207 	and.w	r2, r2, #7
 80039d8:	bf58      	it	pl
 80039da:	4253      	negpl	r3, r2
 80039dc:	b2da      	uxtb	r2, r3
 80039de:	4b49      	ldr	r3, [pc, #292]	; (8003b04 <glow+0x1c4>)
 80039e0:	701a      	strb	r2, [r3, #0]
        } while (getVoxel(selX, selY, selZ));
 80039e2:	4b46      	ldr	r3, [pc, #280]	; (8003afc <glow+0x1bc>)
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	4a46      	ldr	r2, [pc, #280]	; (8003b00 <glow+0x1c0>)
 80039e8:	7811      	ldrb	r1, [r2, #0]
 80039ea:	4a46      	ldr	r2, [pc, #280]	; (8003b04 <glow+0x1c4>)
 80039ec:	7812      	ldrb	r2, [r2, #0]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f000 ff7c 	bl	80048ec <getVoxel>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d1cc      	bne.n	8003994 <glow+0x54>
        setVoxel(selX, selY, selZ);
 80039fa:	4b40      	ldr	r3, [pc, #256]	; (8003afc <glow+0x1bc>)
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	4a40      	ldr	r2, [pc, #256]	; (8003b00 <glow+0x1c0>)
 8003a00:	7811      	ldrb	r1, [r2, #0]
 8003a02:	4a40      	ldr	r2, [pc, #256]	; (8003b04 <glow+0x1c4>)
 8003a04:	7812      	ldrb	r2, [r2, #0]
 8003a06:	4618      	mov	r0, r3
 8003a08:	f000 ff10 	bl	800482c <setVoxel>
        glowCount++;
 8003a0c:	4b37      	ldr	r3, [pc, #220]	; (8003aec <glow+0x1ac>)
 8003a0e:	881b      	ldrh	r3, [r3, #0]
 8003a10:	3301      	adds	r3, #1
 8003a12:	b29a      	uxth	r2, r3
 8003a14:	4b35      	ldr	r3, [pc, #212]	; (8003aec <glow+0x1ac>)
 8003a16:	801a      	strh	r2, [r3, #0]
        glowing = 1;
        glowCount = 0;
      }
    }
  }
} //end glow()
 8003a18:	e064      	b.n	8003ae4 <glow+0x1a4>
      } else if (glowCount < 512) {
 8003a1a:	4b34      	ldr	r3, [pc, #208]	; (8003aec <glow+0x1ac>)
 8003a1c:	881b      	ldrh	r3, [r3, #0]
 8003a1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a22:	d208      	bcs.n	8003a36 <glow+0xf6>
        lightCube();
 8003a24:	f001 f9c0 	bl	8004da8 <lightCube>
        glowCount++;
 8003a28:	4b30      	ldr	r3, [pc, #192]	; (8003aec <glow+0x1ac>)
 8003a2a:	881b      	ldrh	r3, [r3, #0]
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	4b2e      	ldr	r3, [pc, #184]	; (8003aec <glow+0x1ac>)
 8003a32:	801a      	strh	r2, [r3, #0]
} //end glow()
 8003a34:	e056      	b.n	8003ae4 <glow+0x1a4>
        glowing = 0;
 8003a36:	4b2e      	ldr	r3, [pc, #184]	; (8003af0 <glow+0x1b0>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8003a3c:	4b2b      	ldr	r3, [pc, #172]	; (8003aec <glow+0x1ac>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	801a      	strh	r2, [r3, #0]
} //end glow()
 8003a42:	e04f      	b.n	8003ae4 <glow+0x1a4>
      if (glowCount < 448) {
 8003a44:	4b29      	ldr	r3, [pc, #164]	; (8003aec <glow+0x1ac>)
 8003a46:	881b      	ldrh	r3, [r3, #0]
 8003a48:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8003a4c:	d242      	bcs.n	8003ad4 <glow+0x194>
          selX = rand() % 8;
 8003a4e:	f004 fea3 	bl	8008798 <rand>
 8003a52:	4603      	mov	r3, r0
 8003a54:	425a      	negs	r2, r3
 8003a56:	f003 0307 	and.w	r3, r3, #7
 8003a5a:	f002 0207 	and.w	r2, r2, #7
 8003a5e:	bf58      	it	pl
 8003a60:	4253      	negpl	r3, r2
 8003a62:	b2da      	uxtb	r2, r3
 8003a64:	4b25      	ldr	r3, [pc, #148]	; (8003afc <glow+0x1bc>)
 8003a66:	701a      	strb	r2, [r3, #0]
          selY = rand() % 8;
 8003a68:	f004 fe96 	bl	8008798 <rand>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	425a      	negs	r2, r3
 8003a70:	f003 0307 	and.w	r3, r3, #7
 8003a74:	f002 0207 	and.w	r2, r2, #7
 8003a78:	bf58      	it	pl
 8003a7a:	4253      	negpl	r3, r2
 8003a7c:	b2da      	uxtb	r2, r3
 8003a7e:	4b20      	ldr	r3, [pc, #128]	; (8003b00 <glow+0x1c0>)
 8003a80:	701a      	strb	r2, [r3, #0]
          selZ = rand() % 8;
 8003a82:	f004 fe89 	bl	8008798 <rand>
 8003a86:	4603      	mov	r3, r0
 8003a88:	425a      	negs	r2, r3
 8003a8a:	f003 0307 	and.w	r3, r3, #7
 8003a8e:	f002 0207 	and.w	r2, r2, #7
 8003a92:	bf58      	it	pl
 8003a94:	4253      	negpl	r3, r2
 8003a96:	b2da      	uxtb	r2, r3
 8003a98:	4b1a      	ldr	r3, [pc, #104]	; (8003b04 <glow+0x1c4>)
 8003a9a:	701a      	strb	r2, [r3, #0]
        } while (!getVoxel(selX, selY, selZ));
 8003a9c:	4b17      	ldr	r3, [pc, #92]	; (8003afc <glow+0x1bc>)
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	4a17      	ldr	r2, [pc, #92]	; (8003b00 <glow+0x1c0>)
 8003aa2:	7811      	ldrb	r1, [r2, #0]
 8003aa4:	4a17      	ldr	r2, [pc, #92]	; (8003b04 <glow+0x1c4>)
 8003aa6:	7812      	ldrb	r2, [r2, #0]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f000 ff1f 	bl	80048ec <getVoxel>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d0cc      	beq.n	8003a4e <glow+0x10e>
        clearVoxel(selX, selY, selZ);
 8003ab4:	4b11      	ldr	r3, [pc, #68]	; (8003afc <glow+0x1bc>)
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	4a11      	ldr	r2, [pc, #68]	; (8003b00 <glow+0x1c0>)
 8003aba:	7811      	ldrb	r1, [r2, #0]
 8003abc:	4a11      	ldr	r2, [pc, #68]	; (8003b04 <glow+0x1c4>)
 8003abe:	7812      	ldrb	r2, [r2, #0]
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f000 fee3 	bl	800488c <clearVoxel>
        glowCount++;
 8003ac6:	4b09      	ldr	r3, [pc, #36]	; (8003aec <glow+0x1ac>)
 8003ac8:	881b      	ldrh	r3, [r3, #0]
 8003aca:	3301      	adds	r3, #1
 8003acc:	b29a      	uxth	r2, r3
 8003ace:	4b07      	ldr	r3, [pc, #28]	; (8003aec <glow+0x1ac>)
 8003ad0:	801a      	strh	r2, [r3, #0]
} //end glow()
 8003ad2:	e007      	b.n	8003ae4 <glow+0x1a4>
        clearCube();
 8003ad4:	f001 f98e 	bl	8004df4 <clearCube>
        glowing = 1;
 8003ad8:	4b05      	ldr	r3, [pc, #20]	; (8003af0 <glow+0x1b0>)
 8003ada:	2201      	movs	r2, #1
 8003adc:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8003ade:	4b03      	ldr	r3, [pc, #12]	; (8003aec <glow+0x1ac>)
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	801a      	strh	r2, [r3, #0]
} //end glow()
 8003ae4:	bf00      	nop
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	200003b2 	.word	0x200003b2
 8003aec:	200003c4 	.word	0x200003c4
 8003af0:	200003c2 	.word	0x200003c2
 8003af4:	200003a0 	.word	0x200003a0
 8003af8:	20000116 	.word	0x20000116
 8003afc:	200003b9 	.word	0x200003b9
 8003b00:	200003ba 	.word	0x200003ba
 8003b04:	200003bb 	.word	0x200003bb

08003b08 <text>:

void text(char string[], uint8_t len) {
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b084      	sub	sp, #16
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	460b      	mov	r3, r1
 8003b12:	70fb      	strb	r3, [r7, #3]
	if (loading) {
 8003b14:	4b7e      	ldr	r3, [pc, #504]	; (8003d10 <text+0x208>)
 8003b16:	781b      	ldrb	r3, [r3, #0]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d00a      	beq.n	8003b32 <text+0x2a>
		clearCube();
 8003b1c:	f001 f96a 	bl	8004df4 <clearCube>
		charPosition = -1;
 8003b20:	4b7c      	ldr	r3, [pc, #496]	; (8003d14 <text+0x20c>)
 8003b22:	22ff      	movs	r2, #255	; 0xff
 8003b24:	701a      	strb	r2, [r3, #0]
		charCounter = 0;
 8003b26:	4b7c      	ldr	r3, [pc, #496]	; (8003d18 <text+0x210>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	701a      	strb	r2, [r3, #0]
		loading = 0;
 8003b2c:	4b78      	ldr	r3, [pc, #480]	; (8003d10 <text+0x208>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	701a      	strb	r2, [r3, #0]
	}
	timer++;
 8003b32:	4b7a      	ldr	r3, [pc, #488]	; (8003d1c <text+0x214>)
 8003b34:	881b      	ldrh	r3, [r3, #0]
 8003b36:	3301      	adds	r3, #1
 8003b38:	b29a      	uxth	r2, r3
 8003b3a:	4b78      	ldr	r3, [pc, #480]	; (8003d1c <text+0x214>)
 8003b3c:	801a      	strh	r2, [r3, #0]
	if (timer > TEXT_TIME) {
 8003b3e:	4b77      	ldr	r3, [pc, #476]	; (8003d1c <text+0x214>)
 8003b40:	881a      	ldrh	r2, [r3, #0]
 8003b42:	4b77      	ldr	r3, [pc, #476]	; (8003d20 <text+0x218>)
 8003b44:	881b      	ldrh	r3, [r3, #0]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	f240 80da 	bls.w	8003d00 <text+0x1f8>
		timer = 0;
 8003b4c:	4b73      	ldr	r3, [pc, #460]	; (8003d1c <text+0x214>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	801a      	strh	r2, [r3, #0]

		shift(NEG_Z);
 8003b52:	2003      	movs	r0, #3
 8003b54:	f000 ff32 	bl	80049bc <shift>
		charPosition++;
 8003b58:	4b6e      	ldr	r3, [pc, #440]	; (8003d14 <text+0x20c>)
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	3301      	adds	r3, #1
 8003b5e:	b2da      	uxtb	r2, r3
 8003b60:	4b6c      	ldr	r3, [pc, #432]	; (8003d14 <text+0x20c>)
 8003b62:	701a      	strb	r2, [r3, #0]

		if (charPosition == 7) {
 8003b64:	4b6b      	ldr	r3, [pc, #428]	; (8003d14 <text+0x20c>)
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	2b07      	cmp	r3, #7
 8003b6a:	d110      	bne.n	8003b8e <text+0x86>
			charCounter++;
 8003b6c:	4b6a      	ldr	r3, [pc, #424]	; (8003d18 <text+0x210>)
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	3301      	adds	r3, #1
 8003b72:	b2da      	uxtb	r2, r3
 8003b74:	4b68      	ldr	r3, [pc, #416]	; (8003d18 <text+0x210>)
 8003b76:	701a      	strb	r2, [r3, #0]
			if (charCounter > len - 1) {
 8003b78:	4b67      	ldr	r3, [pc, #412]	; (8003d18 <text+0x210>)
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	78fa      	ldrb	r2, [r7, #3]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d802      	bhi.n	8003b88 <text+0x80>
				charCounter = 0;
 8003b82:	4b65      	ldr	r3, [pc, #404]	; (8003d18 <text+0x210>)
 8003b84:	2200      	movs	r2, #0
 8003b86:	701a      	strb	r2, [r3, #0]
			}
			charPosition = 0;
 8003b88:	4b62      	ldr	r3, [pc, #392]	; (8003d14 <text+0x20c>)
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	701a      	strb	r2, [r3, #0]
		}

		if (charPosition == 0) {
 8003b8e:	4b61      	ldr	r3, [pc, #388]	; (8003d14 <text+0x20c>)
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	f040 80b4 	bne.w	8003d00 <text+0x1f8>

			//charSelection = string[charCounter] - '0';
			switch(string[charCounter]){
 8003b98:	4b5f      	ldr	r3, [pc, #380]	; (8003d18 <text+0x210>)
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4413      	add	r3, r2
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	3b30      	subs	r3, #48	; 0x30
 8003ba6:	2b1f      	cmp	r3, #31
 8003ba8:	f200 80ac 	bhi.w	8003d04 <text+0x1fc>
 8003bac:	a201      	add	r2, pc, #4	; (adr r2, 8003bb4 <text+0xac>)
 8003bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb2:	bf00      	nop
 8003bb4:	08003ca7 	.word	0x08003ca7
 8003bb8:	08003cc9 	.word	0x08003cc9
 8003bbc:	08003cc9 	.word	0x08003cc9
 8003bc0:	08003cc9 	.word	0x08003cc9
 8003bc4:	08003cc9 	.word	0x08003cc9
 8003bc8:	08003cc9 	.word	0x08003cc9
 8003bcc:	08003cc9 	.word	0x08003cc9
 8003bd0:	08003cc9 	.word	0x08003cc9
 8003bd4:	08003cc9 	.word	0x08003cc9
 8003bd8:	08003cc9 	.word	0x08003cc9
 8003bdc:	08003d05 	.word	0x08003d05
 8003be0:	08003d05 	.word	0x08003d05
 8003be4:	08003d05 	.word	0x08003d05
 8003be8:	08003d05 	.word	0x08003d05
 8003bec:	08003d05 	.word	0x08003d05
 8003bf0:	08003d05 	.word	0x08003d05
 8003bf4:	08003d05 	.word	0x08003d05
 8003bf8:	08003d05 	.word	0x08003d05
 8003bfc:	08003d05 	.word	0x08003d05
 8003c00:	08003d05 	.word	0x08003d05
 8003c04:	08003c35 	.word	0x08003c35
 8003c08:	08003c5b 	.word	0x08003c5b
 8003c0c:	08003d05 	.word	0x08003d05
 8003c10:	08003d05 	.word	0x08003d05
 8003c14:	08003d05 	.word	0x08003d05
 8003c18:	08003d05 	.word	0x08003d05
 8003c1c:	08003d05 	.word	0x08003d05
 8003c20:	08003d05 	.word	0x08003d05
 8003c24:	08003d05 	.word	0x08003d05
 8003c28:	08003c81 	.word	0x08003c81
 8003c2c:	08003d05 	.word	0x08003d05
 8003c30:	08003ca7 	.word	0x08003ca7
				case 'D':
					for (uint8_t i = 0; i < 8; i++) {
 8003c34:	2300      	movs	r3, #0
 8003c36:	73fb      	strb	r3, [r7, #15]
 8003c38:	e00b      	b.n	8003c52 <text+0x14a>
						cube[i][0] = characters[10][i];
 8003c3a:	7bfa      	ldrb	r2, [r7, #15]
 8003c3c:	7bfb      	ldrb	r3, [r7, #15]
 8003c3e:	4939      	ldr	r1, [pc, #228]	; (8003d24 <text+0x21c>)
 8003c40:	440a      	add	r2, r1
 8003c42:	f892 1050 	ldrb.w	r1, [r2, #80]	; 0x50
 8003c46:	4a38      	ldr	r2, [pc, #224]	; (8003d28 <text+0x220>)
 8003c48:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003c4c:	7bfb      	ldrb	r3, [r7, #15]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	73fb      	strb	r3, [r7, #15]
 8003c52:	7bfb      	ldrb	r3, [r7, #15]
 8003c54:	2b07      	cmp	r3, #7
 8003c56:	d9f0      	bls.n	8003c3a <text+0x132>
					} //end for
				break;
 8003c58:	e055      	b.n	8003d06 <text+0x1fe>
				case 'E':
					for (uint8_t i = 0; i < 8; i++) {
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	73bb      	strb	r3, [r7, #14]
 8003c5e:	e00b      	b.n	8003c78 <text+0x170>
						cube[i][0] = characters[11][i];
 8003c60:	7bba      	ldrb	r2, [r7, #14]
 8003c62:	7bbb      	ldrb	r3, [r7, #14]
 8003c64:	492f      	ldr	r1, [pc, #188]	; (8003d24 <text+0x21c>)
 8003c66:	440a      	add	r2, r1
 8003c68:	f892 1058 	ldrb.w	r1, [r2, #88]	; 0x58
 8003c6c:	4a2e      	ldr	r2, [pc, #184]	; (8003d28 <text+0x220>)
 8003c6e:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003c72:	7bbb      	ldrb	r3, [r7, #14]
 8003c74:	3301      	adds	r3, #1
 8003c76:	73bb      	strb	r3, [r7, #14]
 8003c78:	7bbb      	ldrb	r3, [r7, #14]
 8003c7a:	2b07      	cmp	r3, #7
 8003c7c:	d9f0      	bls.n	8003c60 <text+0x158>
					} //end for
				break;
 8003c7e:	e042      	b.n	8003d06 <text+0x1fe>
				case 'M':
					for (uint8_t i = 0; i < 8; i++) {
 8003c80:	2300      	movs	r3, #0
 8003c82:	737b      	strb	r3, [r7, #13]
 8003c84:	e00b      	b.n	8003c9e <text+0x196>
						cube[i][0] = characters[12][i];
 8003c86:	7b7a      	ldrb	r2, [r7, #13]
 8003c88:	7b7b      	ldrb	r3, [r7, #13]
 8003c8a:	4926      	ldr	r1, [pc, #152]	; (8003d24 <text+0x21c>)
 8003c8c:	440a      	add	r2, r1
 8003c8e:	f892 1060 	ldrb.w	r1, [r2, #96]	; 0x60
 8003c92:	4a25      	ldr	r2, [pc, #148]	; (8003d28 <text+0x220>)
 8003c94:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003c98:	7b7b      	ldrb	r3, [r7, #13]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	737b      	strb	r3, [r7, #13]
 8003c9e:	7b7b      	ldrb	r3, [r7, #13]
 8003ca0:	2b07      	cmp	r3, #7
 8003ca2:	d9f0      	bls.n	8003c86 <text+0x17e>
					} //end for
				break;
 8003ca4:	e02f      	b.n	8003d06 <text+0x1fe>
				case 'O':
				case '0':
					for (uint8_t i = 0; i < 8; i++) {
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	733b      	strb	r3, [r7, #12]
 8003caa:	e009      	b.n	8003cc0 <text+0x1b8>
						cube[i][0] = characters[0][i];
 8003cac:	7b3a      	ldrb	r2, [r7, #12]
 8003cae:	7b3b      	ldrb	r3, [r7, #12]
 8003cb0:	491c      	ldr	r1, [pc, #112]	; (8003d24 <text+0x21c>)
 8003cb2:	5c89      	ldrb	r1, [r1, r2]
 8003cb4:	4a1c      	ldr	r2, [pc, #112]	; (8003d28 <text+0x220>)
 8003cb6:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003cba:	7b3b      	ldrb	r3, [r7, #12]
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	733b      	strb	r3, [r7, #12]
 8003cc0:	7b3b      	ldrb	r3, [r7, #12]
 8003cc2:	2b07      	cmp	r3, #7
 8003cc4:	d9f2      	bls.n	8003cac <text+0x1a4>
					} //end for
				break;
 8003cc6:	e01e      	b.n	8003d06 <text+0x1fe>
				case '5':
				case '6':
				case '7':
				case '8':
				case '9':
					for (uint8_t i = 0; i < 8; i++) {
 8003cc8:	2300      	movs	r3, #0
 8003cca:	72fb      	strb	r3, [r7, #11]
 8003ccc:	e014      	b.n	8003cf8 <text+0x1f0>
						cube[i][0] = characters[string[charCounter] - '0'][i];
 8003cce:	4b12      	ldr	r3, [pc, #72]	; (8003d18 <text+0x210>)
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8003cde:	7afa      	ldrb	r2, [r7, #11]
 8003ce0:	7afb      	ldrb	r3, [r7, #11]
 8003ce2:	4810      	ldr	r0, [pc, #64]	; (8003d24 <text+0x21c>)
 8003ce4:	00c9      	lsls	r1, r1, #3
 8003ce6:	4401      	add	r1, r0
 8003ce8:	440a      	add	r2, r1
 8003cea:	7811      	ldrb	r1, [r2, #0]
 8003cec:	4a0e      	ldr	r2, [pc, #56]	; (8003d28 <text+0x220>)
 8003cee:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003cf2:	7afb      	ldrb	r3, [r7, #11]
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	72fb      	strb	r3, [r7, #11]
 8003cf8:	7afb      	ldrb	r3, [r7, #11]
 8003cfa:	2b07      	cmp	r3, #7
 8003cfc:	d9e7      	bls.n	8003cce <text+0x1c6>
					} //end for
				default:
				break;
 8003cfe:	e001      	b.n	8003d04 <text+0x1fc>
			} //end switch
		} //end if charPosition
 8003d00:	bf00      	nop
 8003d02:	e000      	b.n	8003d06 <text+0x1fe>
				break;
 8003d04:	bf00      	nop
	}
} //end text()
 8003d06:	bf00      	nop
 8003d08:	3710      	adds	r7, #16
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	200003b2 	.word	0x200003b2
 8003d14:	200003c7 	.word	0x200003c7
 8003d18:	200003c6 	.word	0x200003c6
 8003d1c:	200003a0 	.word	0x200003a0
 8003d20:	20000118 	.word	0x20000118
 8003d24:	20000120 	.word	0x20000120
 8003d28:	20000354 	.word	0x20000354

08003d2c <fireWork>:

void fireWork (void){
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b082      	sub	sp, #8
 8003d30:	af00      	add	r7, sp, #0

	if (loading != 0) {
 8003d32:	4b80      	ldr	r3, [pc, #512]	; (8003f34 <fireWork+0x208>)
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d004      	beq.n	8003d44 <fireWork+0x18>
	    clearCube();
 8003d3a:	f001 f85b 	bl	8004df4 <clearCube>
	    loading = 0;
 8003d3e:	4b7d      	ldr	r3, [pc, #500]	; (8003f34 <fireWork+0x208>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	701a      	strb	r2, [r3, #0]
	}

	timer++;
 8003d44:	4b7c      	ldr	r3, [pc, #496]	; (8003f38 <fireWork+0x20c>)
 8003d46:	881b      	ldrh	r3, [r3, #0]
 8003d48:	3301      	adds	r3, #1
 8003d4a:	b29a      	uxth	r2, r3
 8003d4c:	4b7a      	ldr	r3, [pc, #488]	; (8003f38 <fireWork+0x20c>)
 8003d4e:	801a      	strh	r2, [r3, #0]
	if (timer > FIREWORK_TIME){
 8003d50:	4b79      	ldr	r3, [pc, #484]	; (8003f38 <fireWork+0x20c>)
 8003d52:	881a      	ldrh	r2, [r3, #0]
 8003d54:	4b79      	ldr	r3, [pc, #484]	; (8003f3c <fireWork+0x210>)
 8003d56:	881b      	ldrh	r3, [r3, #0]
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	f240 836c 	bls.w	8004436 <fireWork+0x70a>

		timer = 0;
 8003d5e:	4b76      	ldr	r3, [pc, #472]	; (8003f38 <fireWork+0x20c>)
 8003d60:	2200      	movs	r2, #0
 8003d62:	801a      	strh	r2, [r3, #0]
		clearCube();
 8003d64:	f001 f846 	bl	8004df4 <clearCube>

		switch (statusFireWork){
 8003d68:	4b75      	ldr	r3, [pc, #468]	; (8003f40 <fireWork+0x214>)
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	2b03      	cmp	r3, #3
 8003d6e:	f200 8364 	bhi.w	800443a <fireWork+0x70e>
 8003d72:	a201      	add	r2, pc, #4	; (adr r2, 8003d78 <fireWork+0x4c>)
 8003d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d78:	08003d89 	.word	0x08003d89
 8003d7c:	08003de5 	.word	0x08003de5
 8003d80:	08003f23 	.word	0x08003f23
 8003d84:	0800423d 	.word	0x0800423d
			case NEW_FW:
				rocketX = 2 + (rand() % 4); //between 2 and 5.
 8003d88:	f004 fd06 	bl	8008798 <rand>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	425a      	negs	r2, r3
 8003d90:	f003 0303 	and.w	r3, r3, #3
 8003d94:	f002 0203 	and.w	r2, r2, #3
 8003d98:	bf58      	it	pl
 8003d9a:	4253      	negpl	r3, r2
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	3302      	adds	r3, #2
 8003da0:	b2da      	uxtb	r2, r3
 8003da2:	4b68      	ldr	r3, [pc, #416]	; (8003f44 <fireWork+0x218>)
 8003da4:	701a      	strb	r2, [r3, #0]
				rocketY = 2 + (rand() % 4); //between 2 and 5.
 8003da6:	f004 fcf7 	bl	8008798 <rand>
 8003daa:	4603      	mov	r3, r0
 8003dac:	425a      	negs	r2, r3
 8003dae:	f003 0303 	and.w	r3, r3, #3
 8003db2:	f002 0203 	and.w	r2, r2, #3
 8003db6:	bf58      	it	pl
 8003db8:	4253      	negpl	r3, r2
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	3302      	adds	r3, #2
 8003dbe:	b2da      	uxtb	r2, r3
 8003dc0:	4b61      	ldr	r3, [pc, #388]	; (8003f48 <fireWork+0x21c>)
 8003dc2:	701a      	strb	r2, [r3, #0]
				rocketZ = 0;
 8003dc4:	4b61      	ldr	r3, [pc, #388]	; (8003f4c <fireWork+0x220>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	701a      	strb	r2, [r3, #0]
				setVoxel(rocketX, rocketZ, rocketY);
 8003dca:	4b5e      	ldr	r3, [pc, #376]	; (8003f44 <fireWork+0x218>)
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	4a5f      	ldr	r2, [pc, #380]	; (8003f4c <fireWork+0x220>)
 8003dd0:	7811      	ldrb	r1, [r2, #0]
 8003dd2:	4a5d      	ldr	r2, [pc, #372]	; (8003f48 <fireWork+0x21c>)
 8003dd4:	7812      	ldrb	r2, [r2, #0]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f000 fd28 	bl	800482c <setVoxel>
				statusFireWork = RISING_ROCKET;
 8003ddc:	4b58      	ldr	r3, [pc, #352]	; (8003f40 <fireWork+0x214>)
 8003dde:	2201      	movs	r2, #1
 8003de0:	701a      	strb	r2, [r3, #0]
			break;
 8003de2:	e32f      	b.n	8004444 <fireWork+0x718>
			case RISING_ROCKET:
				rocketZ++;
 8003de4:	4b59      	ldr	r3, [pc, #356]	; (8003f4c <fireWork+0x220>)
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	3301      	adds	r3, #1
 8003dea:	b2da      	uxtb	r2, r3
 8003dec:	4b57      	ldr	r3, [pc, #348]	; (8003f4c <fireWork+0x220>)
 8003dee:	701a      	strb	r2, [r3, #0]
				if (rocketZ > 4){
 8003df0:	4b56      	ldr	r3, [pc, #344]	; (8003f4c <fireWork+0x220>)
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	2b04      	cmp	r3, #4
 8003df6:	f240 808a 	bls.w	8003f0e <fireWork+0x1e2>
					statusFireWork = EXPLODING;
 8003dfa:	4b51      	ldr	r3, [pc, #324]	; (8003f40 <fireWork+0x214>)
 8003dfc:	2202      	movs	r2, #2
 8003dfe:	701a      	strb	r2, [r3, #0]
//					statusFireWork = NEW_FW;
					deadParticles = 0;
 8003e00:	4b53      	ldr	r3, [pc, #332]	; (8003f50 <fireWork+0x224>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	701a      	strb	r2, [r3, #0]
					explocionCicle = 0;
 8003e06:	4b53      	ldr	r3, [pc, #332]	; (8003f54 <fireWork+0x228>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	701a      	strb	r2, [r3, #0]
					numParticles = (30 + (rand() % 10) ); //num of particles between 30 and 40.
 8003e0c:	f004 fcc4 	bl	8008798 <rand>
 8003e10:	4602      	mov	r2, r0
 8003e12:	4b51      	ldr	r3, [pc, #324]	; (8003f58 <fireWork+0x22c>)
 8003e14:	fb83 1302 	smull	r1, r3, r3, r2
 8003e18:	1099      	asrs	r1, r3, #2
 8003e1a:	17d3      	asrs	r3, r2, #31
 8003e1c:	1ac9      	subs	r1, r1, r3
 8003e1e:	460b      	mov	r3, r1
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	440b      	add	r3, r1
 8003e24:	005b      	lsls	r3, r3, #1
 8003e26:	1ad1      	subs	r1, r2, r3
 8003e28:	b2cb      	uxtb	r3, r1
 8003e2a:	331e      	adds	r3, #30
 8003e2c:	b2da      	uxtb	r2, r3
 8003e2e:	4b4b      	ldr	r3, [pc, #300]	; (8003f5c <fireWork+0x230>)
 8003e30:	701a      	strb	r2, [r3, #0]
					for(uint8_t i = 0 ; i < numParticles; i++){
 8003e32:	2300      	movs	r3, #0
 8003e34:	71fb      	strb	r3, [r7, #7]
 8003e36:	e065      	b.n	8003f04 <fireWork+0x1d8>
						particle[i].partX = rocketX;
 8003e38:	4b42      	ldr	r3, [pc, #264]	; (8003f44 <fireWork+0x218>)
 8003e3a:	781a      	ldrb	r2, [r3, #0]
 8003e3c:	79fb      	ldrb	r3, [r7, #7]
 8003e3e:	b251      	sxtb	r1, r2
 8003e40:	4a47      	ldr	r2, [pc, #284]	; (8003f60 <fireWork+0x234>)
 8003e42:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
						particle[i].partY = rocketY;
 8003e46:	4b40      	ldr	r3, [pc, #256]	; (8003f48 <fireWork+0x21c>)
 8003e48:	781a      	ldrb	r2, [r3, #0]
 8003e4a:	79fb      	ldrb	r3, [r7, #7]
 8003e4c:	b251      	sxtb	r1, r2
 8003e4e:	4a44      	ldr	r2, [pc, #272]	; (8003f60 <fireWork+0x234>)
 8003e50:	00db      	lsls	r3, r3, #3
 8003e52:	4413      	add	r3, r2
 8003e54:	460a      	mov	r2, r1
 8003e56:	705a      	strb	r2, [r3, #1]
						particle[i].partZ = rocketZ;
 8003e58:	4b3c      	ldr	r3, [pc, #240]	; (8003f4c <fireWork+0x220>)
 8003e5a:	781a      	ldrb	r2, [r3, #0]
 8003e5c:	79fb      	ldrb	r3, [r7, #7]
 8003e5e:	b251      	sxtb	r1, r2
 8003e60:	4a3f      	ldr	r2, [pc, #252]	; (8003f60 <fireWork+0x234>)
 8003e62:	00db      	lsls	r3, r3, #3
 8003e64:	4413      	add	r3, r2
 8003e66:	460a      	mov	r2, r1
 8003e68:	709a      	strb	r2, [r3, #2]
						particle[i].velX = -2 + (rand() % 5);
 8003e6a:	f004 fc95 	bl	8008798 <rand>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	4b39      	ldr	r3, [pc, #228]	; (8003f58 <fireWork+0x22c>)
 8003e72:	fb83 1302 	smull	r1, r3, r3, r2
 8003e76:	1059      	asrs	r1, r3, #1
 8003e78:	17d3      	asrs	r3, r2, #31
 8003e7a:	1ac9      	subs	r1, r1, r3
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	440b      	add	r3, r1
 8003e82:	1ad1      	subs	r1, r2, r3
 8003e84:	b2cb      	uxtb	r3, r1
 8003e86:	3b02      	subs	r3, #2
 8003e88:	b2da      	uxtb	r2, r3
 8003e8a:	79fb      	ldrb	r3, [r7, #7]
 8003e8c:	b251      	sxtb	r1, r2
 8003e8e:	4a34      	ldr	r2, [pc, #208]	; (8003f60 <fireWork+0x234>)
 8003e90:	00db      	lsls	r3, r3, #3
 8003e92:	4413      	add	r3, r2
 8003e94:	460a      	mov	r2, r1
 8003e96:	70da      	strb	r2, [r3, #3]
						particle[i].velY = -2 + (rand() % 5);
 8003e98:	f004 fc7e 	bl	8008798 <rand>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	4b2e      	ldr	r3, [pc, #184]	; (8003f58 <fireWork+0x22c>)
 8003ea0:	fb83 1302 	smull	r1, r3, r3, r2
 8003ea4:	1059      	asrs	r1, r3, #1
 8003ea6:	17d3      	asrs	r3, r2, #31
 8003ea8:	1ac9      	subs	r1, r1, r3
 8003eaa:	460b      	mov	r3, r1
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	440b      	add	r3, r1
 8003eb0:	1ad1      	subs	r1, r2, r3
 8003eb2:	b2cb      	uxtb	r3, r1
 8003eb4:	3b02      	subs	r3, #2
 8003eb6:	b2da      	uxtb	r2, r3
 8003eb8:	79fb      	ldrb	r3, [r7, #7]
 8003eba:	b251      	sxtb	r1, r2
 8003ebc:	4a28      	ldr	r2, [pc, #160]	; (8003f60 <fireWork+0x234>)
 8003ebe:	00db      	lsls	r3, r3, #3
 8003ec0:	4413      	add	r3, r2
 8003ec2:	460a      	mov	r2, r1
 8003ec4:	711a      	strb	r2, [r3, #4]
						particle[i].velZ = -1 + (rand() % 3);
 8003ec6:	f004 fc67 	bl	8008798 <rand>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	4b25      	ldr	r3, [pc, #148]	; (8003f64 <fireWork+0x238>)
 8003ece:	fb83 3102 	smull	r3, r1, r3, r2
 8003ed2:	17d3      	asrs	r3, r2, #31
 8003ed4:	1ac9      	subs	r1, r1, r3
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	005b      	lsls	r3, r3, #1
 8003eda:	440b      	add	r3, r1
 8003edc:	1ad1      	subs	r1, r2, r3
 8003ede:	b2cb      	uxtb	r3, r1
 8003ee0:	3b01      	subs	r3, #1
 8003ee2:	b2da      	uxtb	r2, r3
 8003ee4:	79fb      	ldrb	r3, [r7, #7]
 8003ee6:	b251      	sxtb	r1, r2
 8003ee8:	4a1d      	ldr	r2, [pc, #116]	; (8003f60 <fireWork+0x234>)
 8003eea:	00db      	lsls	r3, r3, #3
 8003eec:	4413      	add	r3, r2
 8003eee:	460a      	mov	r2, r1
 8003ef0:	715a      	strb	r2, [r3, #5]
						particle[i].resting = 0;
 8003ef2:	79fb      	ldrb	r3, [r7, #7]
 8003ef4:	4a1a      	ldr	r2, [pc, #104]	; (8003f60 <fireWork+0x234>)
 8003ef6:	00db      	lsls	r3, r3, #3
 8003ef8:	4413      	add	r3, r2
 8003efa:	2200      	movs	r2, #0
 8003efc:	71da      	strb	r2, [r3, #7]
					for(uint8_t i = 0 ; i < numParticles; i++){
 8003efe:	79fb      	ldrb	r3, [r7, #7]
 8003f00:	3301      	adds	r3, #1
 8003f02:	71fb      	strb	r3, [r7, #7]
 8003f04:	4b15      	ldr	r3, [pc, #84]	; (8003f5c <fireWork+0x230>)
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	79fa      	ldrb	r2, [r7, #7]
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d394      	bcc.n	8003e38 <fireWork+0x10c>
					}
				}
				setVoxel(rocketX, rocketZ, rocketY);
 8003f0e:	4b0d      	ldr	r3, [pc, #52]	; (8003f44 <fireWork+0x218>)
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	4a0e      	ldr	r2, [pc, #56]	; (8003f4c <fireWork+0x220>)
 8003f14:	7811      	ldrb	r1, [r2, #0]
 8003f16:	4a0c      	ldr	r2, [pc, #48]	; (8003f48 <fireWork+0x21c>)
 8003f18:	7812      	ldrb	r2, [r2, #0]
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f000 fc86 	bl	800482c <setVoxel>
			break;
 8003f20:	e290      	b.n	8004444 <fireWork+0x718>
			case EXPLODING:
				explocionCicle++;
 8003f22:	4b0c      	ldr	r3, [pc, #48]	; (8003f54 <fireWork+0x228>)
 8003f24:	781b      	ldrb	r3, [r3, #0]
 8003f26:	3301      	adds	r3, #1
 8003f28:	b2da      	uxtb	r2, r3
 8003f2a:	4b0a      	ldr	r3, [pc, #40]	; (8003f54 <fireWork+0x228>)
 8003f2c:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 8003f2e:	2300      	movs	r3, #0
 8003f30:	71bb      	strb	r3, [r7, #6]
 8003f32:	e174      	b.n	800421e <fireWork+0x4f2>
 8003f34:	200003b2 	.word	0x200003b2
 8003f38:	200003a0 	.word	0x200003a0
 8003f3c:	2000011a 	.word	0x2000011a
 8003f40:	200003c8 	.word	0x200003c8
 8003f44:	200003c9 	.word	0x200003c9
 8003f48:	200003ca 	.word	0x200003ca
 8003f4c:	200003cb 	.word	0x200003cb
 8003f50:	20000510 	.word	0x20000510
 8003f54:	200001cd 	.word	0x200001cd
 8003f58:	66666667 	.word	0x66666667
 8003f5c:	200003cc 	.word	0x200003cc
 8003f60:	200003d0 	.word	0x200003d0
 8003f64:	55555556 	.word	0x55555556
					particle[i].partX += particle[i].velX;
 8003f68:	79bb      	ldrb	r3, [r7, #6]
 8003f6a:	4aa2      	ldr	r2, [pc, #648]	; (80041f4 <fireWork+0x4c8>)
 8003f6c:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8003f70:	b2da      	uxtb	r2, r3
 8003f72:	79bb      	ldrb	r3, [r7, #6]
 8003f74:	499f      	ldr	r1, [pc, #636]	; (80041f4 <fireWork+0x4c8>)
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	440b      	add	r3, r1
 8003f7a:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	4413      	add	r3, r2
 8003f82:	b2da      	uxtb	r2, r3
 8003f84:	79bb      	ldrb	r3, [r7, #6]
 8003f86:	b251      	sxtb	r1, r2
 8003f88:	4a9a      	ldr	r2, [pc, #616]	; (80041f4 <fireWork+0x4c8>)
 8003f8a:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 8003f8e:	79bb      	ldrb	r3, [r7, #6]
 8003f90:	4a98      	ldr	r2, [pc, #608]	; (80041f4 <fireWork+0x4c8>)
 8003f92:	00db      	lsls	r3, r3, #3
 8003f94:	4413      	add	r3, r2
 8003f96:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003f9a:	b2da      	uxtb	r2, r3
 8003f9c:	79bb      	ldrb	r3, [r7, #6]
 8003f9e:	4995      	ldr	r1, [pc, #596]	; (80041f4 <fireWork+0x4c8>)
 8003fa0:	00db      	lsls	r3, r3, #3
 8003fa2:	440b      	add	r3, r1
 8003fa4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	4413      	add	r3, r2
 8003fac:	b2da      	uxtb	r2, r3
 8003fae:	79bb      	ldrb	r3, [r7, #6]
 8003fb0:	b251      	sxtb	r1, r2
 8003fb2:	4a90      	ldr	r2, [pc, #576]	; (80041f4 <fireWork+0x4c8>)
 8003fb4:	00db      	lsls	r3, r3, #3
 8003fb6:	4413      	add	r3, r2
 8003fb8:	460a      	mov	r2, r1
 8003fba:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 8003fbc:	79bb      	ldrb	r3, [r7, #6]
 8003fbe:	4a8d      	ldr	r2, [pc, #564]	; (80041f4 <fireWork+0x4c8>)
 8003fc0:	00db      	lsls	r3, r3, #3
 8003fc2:	4413      	add	r3, r2
 8003fc4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003fc8:	b2da      	uxtb	r2, r3
 8003fca:	79bb      	ldrb	r3, [r7, #6]
 8003fcc:	4989      	ldr	r1, [pc, #548]	; (80041f4 <fireWork+0x4c8>)
 8003fce:	00db      	lsls	r3, r3, #3
 8003fd0:	440b      	add	r3, r1
 8003fd2:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	4413      	add	r3, r2
 8003fda:	b2da      	uxtb	r2, r3
 8003fdc:	79bb      	ldrb	r3, [r7, #6]
 8003fde:	b251      	sxtb	r1, r2
 8003fe0:	4a84      	ldr	r2, [pc, #528]	; (80041f4 <fireWork+0x4c8>)
 8003fe2:	00db      	lsls	r3, r3, #3
 8003fe4:	4413      	add	r3, r2
 8003fe6:	460a      	mov	r2, r1
 8003fe8:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX < (rocketX - explocionCicle)) particle[i].partX = (rocketX - explocionCicle);
 8003fea:	79bb      	ldrb	r3, [r7, #6]
 8003fec:	4a81      	ldr	r2, [pc, #516]	; (80041f4 <fireWork+0x4c8>)
 8003fee:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	4b80      	ldr	r3, [pc, #512]	; (80041f8 <fireWork+0x4cc>)
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	4b80      	ldr	r3, [pc, #512]	; (80041fc <fireWork+0x4d0>)
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	1acb      	subs	r3, r1, r3
 8004000:	429a      	cmp	r2, r3
 8004002:	da0a      	bge.n	800401a <fireWork+0x2ee>
 8004004:	4b7c      	ldr	r3, [pc, #496]	; (80041f8 <fireWork+0x4cc>)
 8004006:	781a      	ldrb	r2, [r3, #0]
 8004008:	4b7c      	ldr	r3, [pc, #496]	; (80041fc <fireWork+0x4d0>)
 800400a:	781b      	ldrb	r3, [r3, #0]
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	b2da      	uxtb	r2, r3
 8004010:	79bb      	ldrb	r3, [r7, #6]
 8004012:	b251      	sxtb	r1, r2
 8004014:	4a77      	ldr	r2, [pc, #476]	; (80041f4 <fireWork+0x4c8>)
 8004016:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < (rocketY - explocionCicle)) particle[i].partY = (rocketY - explocionCicle);
 800401a:	79bb      	ldrb	r3, [r7, #6]
 800401c:	4a75      	ldr	r2, [pc, #468]	; (80041f4 <fireWork+0x4c8>)
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	4413      	add	r3, r2
 8004022:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8004026:	461a      	mov	r2, r3
 8004028:	4b75      	ldr	r3, [pc, #468]	; (8004200 <fireWork+0x4d4>)
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	4619      	mov	r1, r3
 800402e:	4b73      	ldr	r3, [pc, #460]	; (80041fc <fireWork+0x4d0>)
 8004030:	781b      	ldrb	r3, [r3, #0]
 8004032:	1acb      	subs	r3, r1, r3
 8004034:	429a      	cmp	r2, r3
 8004036:	da0c      	bge.n	8004052 <fireWork+0x326>
 8004038:	4b71      	ldr	r3, [pc, #452]	; (8004200 <fireWork+0x4d4>)
 800403a:	781a      	ldrb	r2, [r3, #0]
 800403c:	4b6f      	ldr	r3, [pc, #444]	; (80041fc <fireWork+0x4d0>)
 800403e:	781b      	ldrb	r3, [r3, #0]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	b2da      	uxtb	r2, r3
 8004044:	79bb      	ldrb	r3, [r7, #6]
 8004046:	b251      	sxtb	r1, r2
 8004048:	4a6a      	ldr	r2, [pc, #424]	; (80041f4 <fireWork+0x4c8>)
 800404a:	00db      	lsls	r3, r3, #3
 800404c:	4413      	add	r3, r2
 800404e:	460a      	mov	r2, r1
 8004050:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ < (rocketZ - explocionCicle)) particle[i].partZ = (rocketZ - explocionCicle);
 8004052:	79bb      	ldrb	r3, [r7, #6]
 8004054:	4a67      	ldr	r2, [pc, #412]	; (80041f4 <fireWork+0x4c8>)
 8004056:	00db      	lsls	r3, r3, #3
 8004058:	4413      	add	r3, r2
 800405a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800405e:	461a      	mov	r2, r3
 8004060:	4b68      	ldr	r3, [pc, #416]	; (8004204 <fireWork+0x4d8>)
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	4619      	mov	r1, r3
 8004066:	4b65      	ldr	r3, [pc, #404]	; (80041fc <fireWork+0x4d0>)
 8004068:	781b      	ldrb	r3, [r3, #0]
 800406a:	1acb      	subs	r3, r1, r3
 800406c:	429a      	cmp	r2, r3
 800406e:	da0c      	bge.n	800408a <fireWork+0x35e>
 8004070:	4b64      	ldr	r3, [pc, #400]	; (8004204 <fireWork+0x4d8>)
 8004072:	781a      	ldrb	r2, [r3, #0]
 8004074:	4b61      	ldr	r3, [pc, #388]	; (80041fc <fireWork+0x4d0>)
 8004076:	781b      	ldrb	r3, [r3, #0]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	b2da      	uxtb	r2, r3
 800407c:	79bb      	ldrb	r3, [r7, #6]
 800407e:	b251      	sxtb	r1, r2
 8004080:	4a5c      	ldr	r2, [pc, #368]	; (80041f4 <fireWork+0x4c8>)
 8004082:	00db      	lsls	r3, r3, #3
 8004084:	4413      	add	r3, r2
 8004086:	460a      	mov	r2, r1
 8004088:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX > (rocketX + explocionCicle)) particle[i].partX = (rocketX + explocionCicle);
 800408a:	79bb      	ldrb	r3, [r7, #6]
 800408c:	4a59      	ldr	r2, [pc, #356]	; (80041f4 <fireWork+0x4c8>)
 800408e:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8004092:	461a      	mov	r2, r3
 8004094:	4b58      	ldr	r3, [pc, #352]	; (80041f8 <fireWork+0x4cc>)
 8004096:	781b      	ldrb	r3, [r3, #0]
 8004098:	4619      	mov	r1, r3
 800409a:	4b58      	ldr	r3, [pc, #352]	; (80041fc <fireWork+0x4d0>)
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	440b      	add	r3, r1
 80040a0:	429a      	cmp	r2, r3
 80040a2:	dd0a      	ble.n	80040ba <fireWork+0x38e>
 80040a4:	4b54      	ldr	r3, [pc, #336]	; (80041f8 <fireWork+0x4cc>)
 80040a6:	781a      	ldrb	r2, [r3, #0]
 80040a8:	4b54      	ldr	r3, [pc, #336]	; (80041fc <fireWork+0x4d0>)
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	4413      	add	r3, r2
 80040ae:	b2da      	uxtb	r2, r3
 80040b0:	79bb      	ldrb	r3, [r7, #6]
 80040b2:	b251      	sxtb	r1, r2
 80040b4:	4a4f      	ldr	r2, [pc, #316]	; (80041f4 <fireWork+0x4c8>)
 80040b6:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > (rocketY + explocionCicle)) particle[i].partY = (rocketY + explocionCicle);
 80040ba:	79bb      	ldrb	r3, [r7, #6]
 80040bc:	4a4d      	ldr	r2, [pc, #308]	; (80041f4 <fireWork+0x4c8>)
 80040be:	00db      	lsls	r3, r3, #3
 80040c0:	4413      	add	r3, r2
 80040c2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80040c6:	461a      	mov	r2, r3
 80040c8:	4b4d      	ldr	r3, [pc, #308]	; (8004200 <fireWork+0x4d4>)
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	4619      	mov	r1, r3
 80040ce:	4b4b      	ldr	r3, [pc, #300]	; (80041fc <fireWork+0x4d0>)
 80040d0:	781b      	ldrb	r3, [r3, #0]
 80040d2:	440b      	add	r3, r1
 80040d4:	429a      	cmp	r2, r3
 80040d6:	dd0c      	ble.n	80040f2 <fireWork+0x3c6>
 80040d8:	4b49      	ldr	r3, [pc, #292]	; (8004200 <fireWork+0x4d4>)
 80040da:	781a      	ldrb	r2, [r3, #0]
 80040dc:	4b47      	ldr	r3, [pc, #284]	; (80041fc <fireWork+0x4d0>)
 80040de:	781b      	ldrb	r3, [r3, #0]
 80040e0:	4413      	add	r3, r2
 80040e2:	b2da      	uxtb	r2, r3
 80040e4:	79bb      	ldrb	r3, [r7, #6]
 80040e6:	b251      	sxtb	r1, r2
 80040e8:	4a42      	ldr	r2, [pc, #264]	; (80041f4 <fireWork+0x4c8>)
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	4413      	add	r3, r2
 80040ee:	460a      	mov	r2, r1
 80040f0:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ > (rocketZ + explocionCicle)) particle[i].partZ = (rocketZ + explocionCicle);
 80040f2:	79bb      	ldrb	r3, [r7, #6]
 80040f4:	4a3f      	ldr	r2, [pc, #252]	; (80041f4 <fireWork+0x4c8>)
 80040f6:	00db      	lsls	r3, r3, #3
 80040f8:	4413      	add	r3, r2
 80040fa:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80040fe:	461a      	mov	r2, r3
 8004100:	4b40      	ldr	r3, [pc, #256]	; (8004204 <fireWork+0x4d8>)
 8004102:	781b      	ldrb	r3, [r3, #0]
 8004104:	4619      	mov	r1, r3
 8004106:	4b3d      	ldr	r3, [pc, #244]	; (80041fc <fireWork+0x4d0>)
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	440b      	add	r3, r1
 800410c:	429a      	cmp	r2, r3
 800410e:	dd0c      	ble.n	800412a <fireWork+0x3fe>
 8004110:	4b3c      	ldr	r3, [pc, #240]	; (8004204 <fireWork+0x4d8>)
 8004112:	781a      	ldrb	r2, [r3, #0]
 8004114:	4b39      	ldr	r3, [pc, #228]	; (80041fc <fireWork+0x4d0>)
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	4413      	add	r3, r2
 800411a:	b2da      	uxtb	r2, r3
 800411c:	79bb      	ldrb	r3, [r7, #6]
 800411e:	b251      	sxtb	r1, r2
 8004120:	4a34      	ldr	r2, [pc, #208]	; (80041f4 <fireWork+0x4c8>)
 8004122:	00db      	lsls	r3, r3, #3
 8004124:	4413      	add	r3, r2
 8004126:	460a      	mov	r2, r1
 8004128:	709a      	strb	r2, [r3, #2]

					particle[i].velX = -2 + (rand() % 5);
 800412a:	f004 fb35 	bl	8008798 <rand>
 800412e:	4602      	mov	r2, r0
 8004130:	4b35      	ldr	r3, [pc, #212]	; (8004208 <fireWork+0x4dc>)
 8004132:	fb83 1302 	smull	r1, r3, r3, r2
 8004136:	1059      	asrs	r1, r3, #1
 8004138:	17d3      	asrs	r3, r2, #31
 800413a:	1ac9      	subs	r1, r1, r3
 800413c:	460b      	mov	r3, r1
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	440b      	add	r3, r1
 8004142:	1ad1      	subs	r1, r2, r3
 8004144:	b2cb      	uxtb	r3, r1
 8004146:	3b02      	subs	r3, #2
 8004148:	b2da      	uxtb	r2, r3
 800414a:	79bb      	ldrb	r3, [r7, #6]
 800414c:	b251      	sxtb	r1, r2
 800414e:	4a29      	ldr	r2, [pc, #164]	; (80041f4 <fireWork+0x4c8>)
 8004150:	00db      	lsls	r3, r3, #3
 8004152:	4413      	add	r3, r2
 8004154:	460a      	mov	r2, r1
 8004156:	70da      	strb	r2, [r3, #3]
					particle[i].velY = -2 + (rand() % 5);
 8004158:	f004 fb1e 	bl	8008798 <rand>
 800415c:	4602      	mov	r2, r0
 800415e:	4b2a      	ldr	r3, [pc, #168]	; (8004208 <fireWork+0x4dc>)
 8004160:	fb83 1302 	smull	r1, r3, r3, r2
 8004164:	1059      	asrs	r1, r3, #1
 8004166:	17d3      	asrs	r3, r2, #31
 8004168:	1ac9      	subs	r1, r1, r3
 800416a:	460b      	mov	r3, r1
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	440b      	add	r3, r1
 8004170:	1ad1      	subs	r1, r2, r3
 8004172:	b2cb      	uxtb	r3, r1
 8004174:	3b02      	subs	r3, #2
 8004176:	b2da      	uxtb	r2, r3
 8004178:	79bb      	ldrb	r3, [r7, #6]
 800417a:	b251      	sxtb	r1, r2
 800417c:	4a1d      	ldr	r2, [pc, #116]	; (80041f4 <fireWork+0x4c8>)
 800417e:	00db      	lsls	r3, r3, #3
 8004180:	4413      	add	r3, r2
 8004182:	460a      	mov	r2, r1
 8004184:	711a      	strb	r2, [r3, #4]
					particle[i].velZ = rand() % 2;
 8004186:	f004 fb07 	bl	8008798 <rand>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	bfb8      	it	lt
 8004194:	425b      	neglt	r3, r3
 8004196:	461a      	mov	r2, r3
 8004198:	79bb      	ldrb	r3, [r7, #6]
 800419a:	b251      	sxtb	r1, r2
 800419c:	4a15      	ldr	r2, [pc, #84]	; (80041f4 <fireWork+0x4c8>)
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	4413      	add	r3, r2
 80041a2:	460a      	mov	r2, r1
 80041a4:	715a      	strb	r2, [r3, #5]

					if(particle[i].partZ >= 0){
 80041a6:	79bb      	ldrb	r3, [r7, #6]
 80041a8:	4a12      	ldr	r2, [pc, #72]	; (80041f4 <fireWork+0x4c8>)
 80041aa:	00db      	lsls	r3, r3, #3
 80041ac:	4413      	add	r3, r2
 80041ae:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	db2a      	blt.n	800420c <fireWork+0x4e0>
						if(particle[i].partZ < 8)
 80041b6:	79bb      	ldrb	r3, [r7, #6]
 80041b8:	4a0e      	ldr	r2, [pc, #56]	; (80041f4 <fireWork+0x4c8>)
 80041ba:	00db      	lsls	r3, r3, #3
 80041bc:	4413      	add	r3, r2
 80041be:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80041c2:	2b07      	cmp	r3, #7
 80041c4:	dc28      	bgt.n	8004218 <fireWork+0x4ec>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 80041c6:	79bb      	ldrb	r3, [r7, #6]
 80041c8:	4a0a      	ldr	r2, [pc, #40]	; (80041f4 <fireWork+0x4c8>)
 80041ca:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80041ce:	b2d8      	uxtb	r0, r3
 80041d0:	79bb      	ldrb	r3, [r7, #6]
 80041d2:	4a08      	ldr	r2, [pc, #32]	; (80041f4 <fireWork+0x4c8>)
 80041d4:	00db      	lsls	r3, r3, #3
 80041d6:	4413      	add	r3, r2
 80041d8:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80041dc:	b2d9      	uxtb	r1, r3
 80041de:	79bb      	ldrb	r3, [r7, #6]
 80041e0:	4a04      	ldr	r2, [pc, #16]	; (80041f4 <fireWork+0x4c8>)
 80041e2:	00db      	lsls	r3, r3, #3
 80041e4:	4413      	add	r3, r2
 80041e6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	461a      	mov	r2, r3
 80041ee:	f000 fb1d 	bl	800482c <setVoxel>
 80041f2:	e011      	b.n	8004218 <fireWork+0x4ec>
 80041f4:	200003d0 	.word	0x200003d0
 80041f8:	200003c9 	.word	0x200003c9
 80041fc:	200001cd 	.word	0x200001cd
 8004200:	200003ca 	.word	0x200003ca
 8004204:	200003cb 	.word	0x200003cb
 8004208:	66666667 	.word	0x66666667
					}else{
						deadParticles++;
 800420c:	4b8f      	ldr	r3, [pc, #572]	; (800444c <fireWork+0x720>)
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	3301      	adds	r3, #1
 8004212:	b2da      	uxtb	r2, r3
 8004214:	4b8d      	ldr	r3, [pc, #564]	; (800444c <fireWork+0x720>)
 8004216:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 8004218:	79bb      	ldrb	r3, [r7, #6]
 800421a:	3301      	adds	r3, #1
 800421c:	71bb      	strb	r3, [r7, #6]
 800421e:	4b8c      	ldr	r3, [pc, #560]	; (8004450 <fireWork+0x724>)
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	79ba      	ldrb	r2, [r7, #6]
 8004224:	429a      	cmp	r2, r3
 8004226:	f4ff ae9f 	bcc.w	8003f68 <fireWork+0x23c>
					}
				}

				if (explocionCicle == 3){
 800422a:	4b8a      	ldr	r3, [pc, #552]	; (8004454 <fireWork+0x728>)
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	2b03      	cmp	r3, #3
 8004230:	f040 8105 	bne.w	800443e <fireWork+0x712>
					statusFireWork = FALLING;
 8004234:	4b88      	ldr	r3, [pc, #544]	; (8004458 <fireWork+0x72c>)
 8004236:	2203      	movs	r2, #3
 8004238:	701a      	strb	r2, [r3, #0]
				}

			break;
 800423a:	e100      	b.n	800443e <fireWork+0x712>
			case FALLING:
				for(uint8_t i = 0 ; i < numParticles; i++){
 800423c:	2300      	movs	r3, #0
 800423e:	717b      	strb	r3, [r7, #5]
 8004240:	e0e9      	b.n	8004416 <fireWork+0x6ea>

//					particle[i].velX--;
//					particle[i].velY--;
//					particle[i].velZ--;

					particle[i].partX += particle[i].velX;
 8004242:	797b      	ldrb	r3, [r7, #5]
 8004244:	4a85      	ldr	r2, [pc, #532]	; (800445c <fireWork+0x730>)
 8004246:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 800424a:	b2da      	uxtb	r2, r3
 800424c:	797b      	ldrb	r3, [r7, #5]
 800424e:	4983      	ldr	r1, [pc, #524]	; (800445c <fireWork+0x730>)
 8004250:	00db      	lsls	r3, r3, #3
 8004252:	440b      	add	r3, r1
 8004254:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8004258:	b2db      	uxtb	r3, r3
 800425a:	4413      	add	r3, r2
 800425c:	b2da      	uxtb	r2, r3
 800425e:	797b      	ldrb	r3, [r7, #5]
 8004260:	b251      	sxtb	r1, r2
 8004262:	4a7e      	ldr	r2, [pc, #504]	; (800445c <fireWork+0x730>)
 8004264:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 8004268:	797b      	ldrb	r3, [r7, #5]
 800426a:	4a7c      	ldr	r2, [pc, #496]	; (800445c <fireWork+0x730>)
 800426c:	00db      	lsls	r3, r3, #3
 800426e:	4413      	add	r3, r2
 8004270:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8004274:	b2da      	uxtb	r2, r3
 8004276:	797b      	ldrb	r3, [r7, #5]
 8004278:	4978      	ldr	r1, [pc, #480]	; (800445c <fireWork+0x730>)
 800427a:	00db      	lsls	r3, r3, #3
 800427c:	440b      	add	r3, r1
 800427e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8004282:	b2db      	uxtb	r3, r3
 8004284:	4413      	add	r3, r2
 8004286:	b2da      	uxtb	r2, r3
 8004288:	797b      	ldrb	r3, [r7, #5]
 800428a:	b251      	sxtb	r1, r2
 800428c:	4a73      	ldr	r2, [pc, #460]	; (800445c <fireWork+0x730>)
 800428e:	00db      	lsls	r3, r3, #3
 8004290:	4413      	add	r3, r2
 8004292:	460a      	mov	r2, r1
 8004294:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 8004296:	797b      	ldrb	r3, [r7, #5]
 8004298:	4a70      	ldr	r2, [pc, #448]	; (800445c <fireWork+0x730>)
 800429a:	00db      	lsls	r3, r3, #3
 800429c:	4413      	add	r3, r2
 800429e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80042a2:	b2da      	uxtb	r2, r3
 80042a4:	797b      	ldrb	r3, [r7, #5]
 80042a6:	496d      	ldr	r1, [pc, #436]	; (800445c <fireWork+0x730>)
 80042a8:	00db      	lsls	r3, r3, #3
 80042aa:	440b      	add	r3, r1
 80042ac:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	4413      	add	r3, r2
 80042b4:	b2da      	uxtb	r2, r3
 80042b6:	797b      	ldrb	r3, [r7, #5]
 80042b8:	b251      	sxtb	r1, r2
 80042ba:	4a68      	ldr	r2, [pc, #416]	; (800445c <fireWork+0x730>)
 80042bc:	00db      	lsls	r3, r3, #3
 80042be:	4413      	add	r3, r2
 80042c0:	460a      	mov	r2, r1
 80042c2:	709a      	strb	r2, [r3, #2]

					particle[i].velX = 0;
 80042c4:	797b      	ldrb	r3, [r7, #5]
 80042c6:	4a65      	ldr	r2, [pc, #404]	; (800445c <fireWork+0x730>)
 80042c8:	00db      	lsls	r3, r3, #3
 80042ca:	4413      	add	r3, r2
 80042cc:	2200      	movs	r2, #0
 80042ce:	70da      	strb	r2, [r3, #3]
					particle[i].velY = 0;
 80042d0:	797b      	ldrb	r3, [r7, #5]
 80042d2:	4a62      	ldr	r2, [pc, #392]	; (800445c <fireWork+0x730>)
 80042d4:	00db      	lsls	r3, r3, #3
 80042d6:	4413      	add	r3, r2
 80042d8:	2200      	movs	r2, #0
 80042da:	711a      	strb	r2, [r3, #4]
//					particle[i].velZ = 0;
					if (particle[i].velZ > -1) particle[i].velZ--;
 80042dc:	797b      	ldrb	r3, [r7, #5]
 80042de:	4a5f      	ldr	r2, [pc, #380]	; (800445c <fireWork+0x730>)
 80042e0:	00db      	lsls	r3, r3, #3
 80042e2:	4413      	add	r3, r2
 80042e4:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	db0e      	blt.n	800430a <fireWork+0x5de>
 80042ec:	797a      	ldrb	r2, [r7, #5]
 80042ee:	495b      	ldr	r1, [pc, #364]	; (800445c <fireWork+0x730>)
 80042f0:	00d3      	lsls	r3, r2, #3
 80042f2:	440b      	add	r3, r1
 80042f4:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	3b01      	subs	r3, #1
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	b258      	sxtb	r0, r3
 8004300:	4956      	ldr	r1, [pc, #344]	; (800445c <fireWork+0x730>)
 8004302:	00d3      	lsls	r3, r2, #3
 8004304:	440b      	add	r3, r1
 8004306:	4602      	mov	r2, r0
 8004308:	715a      	strb	r2, [r3, #5]

					if(particle[i].partX < 0) particle[i].partX = 0;
 800430a:	797b      	ldrb	r3, [r7, #5]
 800430c:	4a53      	ldr	r2, [pc, #332]	; (800445c <fireWork+0x730>)
 800430e:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8004312:	2b00      	cmp	r3, #0
 8004314:	da04      	bge.n	8004320 <fireWork+0x5f4>
 8004316:	797b      	ldrb	r3, [r7, #5]
 8004318:	4a50      	ldr	r2, [pc, #320]	; (800445c <fireWork+0x730>)
 800431a:	2100      	movs	r1, #0
 800431c:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < 0) particle[i].partY = 0;
 8004320:	797b      	ldrb	r3, [r7, #5]
 8004322:	4a4e      	ldr	r2, [pc, #312]	; (800445c <fireWork+0x730>)
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	4413      	add	r3, r2
 8004328:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800432c:	2b00      	cmp	r3, #0
 800432e:	da05      	bge.n	800433c <fireWork+0x610>
 8004330:	797b      	ldrb	r3, [r7, #5]
 8004332:	4a4a      	ldr	r2, [pc, #296]	; (800445c <fireWork+0x730>)
 8004334:	00db      	lsls	r3, r3, #3
 8004336:	4413      	add	r3, r2
 8004338:	2200      	movs	r2, #0
 800433a:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ < 0) particle[i].partZ = 0;
					if(particle[i].partX > 7) particle[i].partX = 7;
 800433c:	797b      	ldrb	r3, [r7, #5]
 800433e:	4a47      	ldr	r2, [pc, #284]	; (800445c <fireWork+0x730>)
 8004340:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8004344:	2b07      	cmp	r3, #7
 8004346:	dd04      	ble.n	8004352 <fireWork+0x626>
 8004348:	797b      	ldrb	r3, [r7, #5]
 800434a:	4a44      	ldr	r2, [pc, #272]	; (800445c <fireWork+0x730>)
 800434c:	2107      	movs	r1, #7
 800434e:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > 7) particle[i].partY = 7;
 8004352:	797b      	ldrb	r3, [r7, #5]
 8004354:	4a41      	ldr	r2, [pc, #260]	; (800445c <fireWork+0x730>)
 8004356:	00db      	lsls	r3, r3, #3
 8004358:	4413      	add	r3, r2
 800435a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800435e:	2b07      	cmp	r3, #7
 8004360:	dd05      	ble.n	800436e <fireWork+0x642>
 8004362:	797b      	ldrb	r3, [r7, #5]
 8004364:	4a3d      	ldr	r2, [pc, #244]	; (800445c <fireWork+0x730>)
 8004366:	00db      	lsls	r3, r3, #3
 8004368:	4413      	add	r3, r2
 800436a:	2207      	movs	r2, #7
 800436c:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ > 7) particle[i].partZ = 7;

					if(particle[i].partZ >= 0){
 800436e:	797b      	ldrb	r3, [r7, #5]
 8004370:	4a3a      	ldr	r2, [pc, #232]	; (800445c <fireWork+0x730>)
 8004372:	00db      	lsls	r3, r3, #3
 8004374:	4413      	add	r3, r2
 8004376:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800437a:	2b00      	cmp	r3, #0
 800437c:	db1e      	blt.n	80043bc <fireWork+0x690>
						if(particle[i].partZ < 8)
 800437e:	797b      	ldrb	r3, [r7, #5]
 8004380:	4a36      	ldr	r2, [pc, #216]	; (800445c <fireWork+0x730>)
 8004382:	00db      	lsls	r3, r3, #3
 8004384:	4413      	add	r3, r2
 8004386:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800438a:	2b07      	cmp	r3, #7
 800438c:	dc40      	bgt.n	8004410 <fireWork+0x6e4>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 800438e:	797b      	ldrb	r3, [r7, #5]
 8004390:	4a32      	ldr	r2, [pc, #200]	; (800445c <fireWork+0x730>)
 8004392:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8004396:	b2d8      	uxtb	r0, r3
 8004398:	797b      	ldrb	r3, [r7, #5]
 800439a:	4a30      	ldr	r2, [pc, #192]	; (800445c <fireWork+0x730>)
 800439c:	00db      	lsls	r3, r3, #3
 800439e:	4413      	add	r3, r2
 80043a0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80043a4:	b2d9      	uxtb	r1, r3
 80043a6:	797b      	ldrb	r3, [r7, #5]
 80043a8:	4a2c      	ldr	r2, [pc, #176]	; (800445c <fireWork+0x730>)
 80043aa:	00db      	lsls	r3, r3, #3
 80043ac:	4413      	add	r3, r2
 80043ae:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	461a      	mov	r2, r3
 80043b6:	f000 fa39 	bl	800482c <setVoxel>
 80043ba:	e029      	b.n	8004410 <fireWork+0x6e4>
					}else{

						if (particle[i].resting < 6){
 80043bc:	797b      	ldrb	r3, [r7, #5]
 80043be:	4a27      	ldr	r2, [pc, #156]	; (800445c <fireWork+0x730>)
 80043c0:	00db      	lsls	r3, r3, #3
 80043c2:	4413      	add	r3, r2
 80043c4:	79db      	ldrb	r3, [r3, #7]
 80043c6:	2b05      	cmp	r3, #5
 80043c8:	d81c      	bhi.n	8004404 <fireWork+0x6d8>
							setVoxel(particle[i].partX, 0, particle[i].partY);
 80043ca:	797b      	ldrb	r3, [r7, #5]
 80043cc:	4a23      	ldr	r2, [pc, #140]	; (800445c <fireWork+0x730>)
 80043ce:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80043d2:	b2d8      	uxtb	r0, r3
 80043d4:	797b      	ldrb	r3, [r7, #5]
 80043d6:	4a21      	ldr	r2, [pc, #132]	; (800445c <fireWork+0x730>)
 80043d8:	00db      	lsls	r3, r3, #3
 80043da:	4413      	add	r3, r2
 80043dc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	461a      	mov	r2, r3
 80043e4:	2100      	movs	r1, #0
 80043e6:	f000 fa21 	bl	800482c <setVoxel>
							particle[i].resting++;
 80043ea:	797a      	ldrb	r2, [r7, #5]
 80043ec:	491b      	ldr	r1, [pc, #108]	; (800445c <fireWork+0x730>)
 80043ee:	00d3      	lsls	r3, r2, #3
 80043f0:	440b      	add	r3, r1
 80043f2:	79db      	ldrb	r3, [r3, #7]
 80043f4:	3301      	adds	r3, #1
 80043f6:	b2d8      	uxtb	r0, r3
 80043f8:	4918      	ldr	r1, [pc, #96]	; (800445c <fireWork+0x730>)
 80043fa:	00d3      	lsls	r3, r2, #3
 80043fc:	440b      	add	r3, r1
 80043fe:	4602      	mov	r2, r0
 8004400:	71da      	strb	r2, [r3, #7]
 8004402:	e005      	b.n	8004410 <fireWork+0x6e4>
						}else{
							deadParticles++;
 8004404:	4b11      	ldr	r3, [pc, #68]	; (800444c <fireWork+0x720>)
 8004406:	781b      	ldrb	r3, [r3, #0]
 8004408:	3301      	adds	r3, #1
 800440a:	b2da      	uxtb	r2, r3
 800440c:	4b0f      	ldr	r3, [pc, #60]	; (800444c <fireWork+0x720>)
 800440e:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 8004410:	797b      	ldrb	r3, [r7, #5]
 8004412:	3301      	adds	r3, #1
 8004414:	717b      	strb	r3, [r7, #5]
 8004416:	4b0e      	ldr	r3, [pc, #56]	; (8004450 <fireWork+0x724>)
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	797a      	ldrb	r2, [r7, #5]
 800441c:	429a      	cmp	r2, r3
 800441e:	f4ff af10 	bcc.w	8004242 <fireWork+0x516>
						}
					}

				} //end for i

				if (deadParticles >= numParticles)
 8004422:	4b0a      	ldr	r3, [pc, #40]	; (800444c <fireWork+0x720>)
 8004424:	781a      	ldrb	r2, [r3, #0]
 8004426:	4b0a      	ldr	r3, [pc, #40]	; (8004450 <fireWork+0x724>)
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	429a      	cmp	r2, r3
 800442c:	d309      	bcc.n	8004442 <fireWork+0x716>
					statusFireWork = NEW_FW;
 800442e:	4b0a      	ldr	r3, [pc, #40]	; (8004458 <fireWork+0x72c>)
 8004430:	2200      	movs	r2, #0
 8004432:	701a      	strb	r2, [r3, #0]
			break;
 8004434:	e005      	b.n	8004442 <fireWork+0x716>
			default:
			break;
		} //end switch (statusFireWork)
	} //end if (timer > FIREWORK_TIME)
 8004436:	bf00      	nop
 8004438:	e004      	b.n	8004444 <fireWork+0x718>
			break;
 800443a:	bf00      	nop
 800443c:	e002      	b.n	8004444 <fireWork+0x718>
			break;
 800443e:	bf00      	nop
 8004440:	e000      	b.n	8004444 <fireWork+0x718>
			break;
 8004442:	bf00      	nop
} //end fireWork ()
 8004444:	bf00      	nop
 8004446:	3708      	adds	r7, #8
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	20000510 	.word	0x20000510
 8004450:	200003cc 	.word	0x200003cc
 8004454:	200001cd 	.word	0x200001cd
 8004458:	200003c8 	.word	0x200003c8
 800445c:	200003d0 	.word	0x200003d0

08004460 <lit>:

void lit() {
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
  if (loading) {
 8004466:	4b13      	ldr	r3, [pc, #76]	; (80044b4 <lit+0x54>)
 8004468:	781b      	ldrb	r3, [r3, #0]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d01e      	beq.n	80044ac <lit+0x4c>
    clearCube();
 800446e:	f000 fcc1 	bl	8004df4 <clearCube>
    for(uint8_t i=0; i<8; i++) {
 8004472:	2300      	movs	r3, #0
 8004474:	71fb      	strb	r3, [r7, #7]
 8004476:	e013      	b.n	80044a0 <lit+0x40>
      for(uint8_t j=0; j<8; j++) {
 8004478:	2300      	movs	r3, #0
 800447a:	71bb      	strb	r3, [r7, #6]
 800447c:	e00a      	b.n	8004494 <lit+0x34>
        cube[i][j] = 0xFF;
 800447e:	79fa      	ldrb	r2, [r7, #7]
 8004480:	79bb      	ldrb	r3, [r7, #6]
 8004482:	490d      	ldr	r1, [pc, #52]	; (80044b8 <lit+0x58>)
 8004484:	00d2      	lsls	r2, r2, #3
 8004486:	440a      	add	r2, r1
 8004488:	4413      	add	r3, r2
 800448a:	22ff      	movs	r2, #255	; 0xff
 800448c:	701a      	strb	r2, [r3, #0]
      for(uint8_t j=0; j<8; j++) {
 800448e:	79bb      	ldrb	r3, [r7, #6]
 8004490:	3301      	adds	r3, #1
 8004492:	71bb      	strb	r3, [r7, #6]
 8004494:	79bb      	ldrb	r3, [r7, #6]
 8004496:	2b07      	cmp	r3, #7
 8004498:	d9f1      	bls.n	800447e <lit+0x1e>
    for(uint8_t i=0; i<8; i++) {
 800449a:	79fb      	ldrb	r3, [r7, #7]
 800449c:	3301      	adds	r3, #1
 800449e:	71fb      	strb	r3, [r7, #7]
 80044a0:	79fb      	ldrb	r3, [r7, #7]
 80044a2:	2b07      	cmp	r3, #7
 80044a4:	d9e8      	bls.n	8004478 <lit+0x18>
      }
    }
    loading = 0;
 80044a6:	4b03      	ldr	r3, [pc, #12]	; (80044b4 <lit+0x54>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	701a      	strb	r2, [r3, #0]
  }
} //end lit()
 80044ac:	bf00      	nop
 80044ae:	3708      	adds	r7, #8
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	200003b2 	.word	0x200003b2
 80044b8:	20000354 	.word	0x20000354

080044bc <cubeJump>:

void cubeJump() {
 80044bc:	b580      	push	{r7, lr}
 80044be:	af00      	add	r7, sp, #0
  if (loading) {
 80044c0:	4b83      	ldr	r3, [pc, #524]	; (80046d0 <cubeJump+0x214>)
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d037      	beq.n	8004538 <cubeJump+0x7c>
    clearCube();
 80044c8:	f000 fc94 	bl	8004df4 <clearCube>
    xPos = (rand() % 2) * 7;
 80044cc:	f004 f964 	bl	8008798 <rand>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	f003 0301 	and.w	r3, r3, #1
 80044d8:	bfb8      	it	lt
 80044da:	425b      	neglt	r3, r3
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	461a      	mov	r2, r3
 80044e0:	00d2      	lsls	r2, r2, #3
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	b2da      	uxtb	r2, r3
 80044e6:	4b7b      	ldr	r3, [pc, #492]	; (80046d4 <cubeJump+0x218>)
 80044e8:	701a      	strb	r2, [r3, #0]
    yPos = (rand() % 2) * 7;
 80044ea:	f004 f955 	bl	8008798 <rand>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	bfb8      	it	lt
 80044f8:	425b      	neglt	r3, r3
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	461a      	mov	r2, r3
 80044fe:	00d2      	lsls	r2, r2, #3
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	b2da      	uxtb	r2, r3
 8004504:	4b74      	ldr	r3, [pc, #464]	; (80046d8 <cubeJump+0x21c>)
 8004506:	701a      	strb	r2, [r3, #0]
    zPos = (rand() % 2) * 7;
 8004508:	f004 f946 	bl	8008798 <rand>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	f003 0301 	and.w	r3, r3, #1
 8004514:	bfb8      	it	lt
 8004516:	425b      	neglt	r3, r3
 8004518:	b2db      	uxtb	r3, r3
 800451a:	461a      	mov	r2, r3
 800451c:	00d2      	lsls	r2, r2, #3
 800451e:	1ad3      	subs	r3, r2, r3
 8004520:	b2da      	uxtb	r2, r3
 8004522:	4b6e      	ldr	r3, [pc, #440]	; (80046dc <cubeJump+0x220>)
 8004524:	701a      	strb	r2, [r3, #0]
    cubeSize = 8;
 8004526:	4b6e      	ldr	r3, [pc, #440]	; (80046e0 <cubeJump+0x224>)
 8004528:	2208      	movs	r2, #8
 800452a:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 0;
 800452c:	4b6d      	ldr	r3, [pc, #436]	; (80046e4 <cubeJump+0x228>)
 800452e:	2200      	movs	r2, #0
 8004530:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8004532:	4b67      	ldr	r3, [pc, #412]	; (80046d0 <cubeJump+0x214>)
 8004534:	2200      	movs	r2, #0
 8004536:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8004538:	4b6b      	ldr	r3, [pc, #428]	; (80046e8 <cubeJump+0x22c>)
 800453a:	881b      	ldrh	r3, [r3, #0]
 800453c:	3301      	adds	r3, #1
 800453e:	b29a      	uxth	r2, r3
 8004540:	4b69      	ldr	r3, [pc, #420]	; (80046e8 <cubeJump+0x22c>)
 8004542:	801a      	strh	r2, [r3, #0]
  if (timer > CUBE_JUMP_TIME) {
 8004544:	4b68      	ldr	r3, [pc, #416]	; (80046e8 <cubeJump+0x22c>)
 8004546:	881a      	ldrh	r2, [r3, #0]
 8004548:	4b68      	ldr	r3, [pc, #416]	; (80046ec <cubeJump+0x230>)
 800454a:	881b      	ldrh	r3, [r3, #0]
 800454c:	429a      	cmp	r2, r3
 800454e:	f240 8160 	bls.w	8004812 <cubeJump+0x356>
    timer = 0;
 8004552:	4b65      	ldr	r3, [pc, #404]	; (80046e8 <cubeJump+0x22c>)
 8004554:	2200      	movs	r2, #0
 8004556:	801a      	strh	r2, [r3, #0]
    clearCube();
 8004558:	f000 fc4c 	bl	8004df4 <clearCube>
    if (xPos == 0 && yPos == 0 && zPos == 0) {
 800455c:	4b5d      	ldr	r3, [pc, #372]	; (80046d4 <cubeJump+0x218>)
 800455e:	781b      	ldrb	r3, [r3, #0]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d112      	bne.n	800458a <cubeJump+0xce>
 8004564:	4b5c      	ldr	r3, [pc, #368]	; (80046d8 <cubeJump+0x21c>)
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d10e      	bne.n	800458a <cubeJump+0xce>
 800456c:	4b5b      	ldr	r3, [pc, #364]	; (80046dc <cubeJump+0x220>)
 800456e:	781b      	ldrb	r3, [r3, #0]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d10a      	bne.n	800458a <cubeJump+0xce>
      drawCube(xPos, yPos, zPos, cubeSize);
 8004574:	4b57      	ldr	r3, [pc, #348]	; (80046d4 <cubeJump+0x218>)
 8004576:	7818      	ldrb	r0, [r3, #0]
 8004578:	4b57      	ldr	r3, [pc, #348]	; (80046d8 <cubeJump+0x21c>)
 800457a:	7819      	ldrb	r1, [r3, #0]
 800457c:	4b57      	ldr	r3, [pc, #348]	; (80046dc <cubeJump+0x220>)
 800457e:	781a      	ldrb	r2, [r3, #0]
 8004580:	4b57      	ldr	r3, [pc, #348]	; (80046e0 <cubeJump+0x224>)
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	f000 fb48 	bl	8004c18 <drawCube>
 8004588:	e0f7      	b.n	800477a <cubeJump+0x2be>
    } else if (xPos == 7 && yPos == 7 && zPos == 7) {
 800458a:	4b52      	ldr	r3, [pc, #328]	; (80046d4 <cubeJump+0x218>)
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	2b07      	cmp	r3, #7
 8004590:	d124      	bne.n	80045dc <cubeJump+0x120>
 8004592:	4b51      	ldr	r3, [pc, #324]	; (80046d8 <cubeJump+0x21c>)
 8004594:	781b      	ldrb	r3, [r3, #0]
 8004596:	2b07      	cmp	r3, #7
 8004598:	d120      	bne.n	80045dc <cubeJump+0x120>
 800459a:	4b50      	ldr	r3, [pc, #320]	; (80046dc <cubeJump+0x220>)
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	2b07      	cmp	r3, #7
 80045a0:	d11c      	bne.n	80045dc <cubeJump+0x120>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 80045a2:	4b4c      	ldr	r3, [pc, #304]	; (80046d4 <cubeJump+0x218>)
 80045a4:	781a      	ldrb	r2, [r3, #0]
 80045a6:	4b4e      	ldr	r3, [pc, #312]	; (80046e0 <cubeJump+0x224>)
 80045a8:	781b      	ldrb	r3, [r3, #0]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	3301      	adds	r3, #1
 80045b0:	b2d8      	uxtb	r0, r3
 80045b2:	4b49      	ldr	r3, [pc, #292]	; (80046d8 <cubeJump+0x21c>)
 80045b4:	781a      	ldrb	r2, [r3, #0]
 80045b6:	4b4a      	ldr	r3, [pc, #296]	; (80046e0 <cubeJump+0x224>)
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	3301      	adds	r3, #1
 80045c0:	b2d9      	uxtb	r1, r3
 80045c2:	4b46      	ldr	r3, [pc, #280]	; (80046dc <cubeJump+0x220>)
 80045c4:	781a      	ldrb	r2, [r3, #0]
 80045c6:	4b46      	ldr	r3, [pc, #280]	; (80046e0 <cubeJump+0x224>)
 80045c8:	781b      	ldrb	r3, [r3, #0]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	3301      	adds	r3, #1
 80045d0:	b2da      	uxtb	r2, r3
 80045d2:	4b43      	ldr	r3, [pc, #268]	; (80046e0 <cubeJump+0x224>)
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	f000 fb1f 	bl	8004c18 <drawCube>
 80045da:	e0ce      	b.n	800477a <cubeJump+0x2be>
    } else if (xPos == 7 && yPos == 0 && zPos == 0) {
 80045dc:	4b3d      	ldr	r3, [pc, #244]	; (80046d4 <cubeJump+0x218>)
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	2b07      	cmp	r3, #7
 80045e2:	d118      	bne.n	8004616 <cubeJump+0x15a>
 80045e4:	4b3c      	ldr	r3, [pc, #240]	; (80046d8 <cubeJump+0x21c>)
 80045e6:	781b      	ldrb	r3, [r3, #0]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d114      	bne.n	8004616 <cubeJump+0x15a>
 80045ec:	4b3b      	ldr	r3, [pc, #236]	; (80046dc <cubeJump+0x220>)
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d110      	bne.n	8004616 <cubeJump+0x15a>
      drawCube(xPos + 1 - cubeSize, yPos, zPos, cubeSize);
 80045f4:	4b37      	ldr	r3, [pc, #220]	; (80046d4 <cubeJump+0x218>)
 80045f6:	781a      	ldrb	r2, [r3, #0]
 80045f8:	4b39      	ldr	r3, [pc, #228]	; (80046e0 <cubeJump+0x224>)
 80045fa:	781b      	ldrb	r3, [r3, #0]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	3301      	adds	r3, #1
 8004602:	b2d8      	uxtb	r0, r3
 8004604:	4b34      	ldr	r3, [pc, #208]	; (80046d8 <cubeJump+0x21c>)
 8004606:	7819      	ldrb	r1, [r3, #0]
 8004608:	4b34      	ldr	r3, [pc, #208]	; (80046dc <cubeJump+0x220>)
 800460a:	781a      	ldrb	r2, [r3, #0]
 800460c:	4b34      	ldr	r3, [pc, #208]	; (80046e0 <cubeJump+0x224>)
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	f000 fb02 	bl	8004c18 <drawCube>
 8004614:	e0b1      	b.n	800477a <cubeJump+0x2be>
    } else if (xPos == 0 && yPos == 7 && zPos == 0) {
 8004616:	4b2f      	ldr	r3, [pc, #188]	; (80046d4 <cubeJump+0x218>)
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d118      	bne.n	8004650 <cubeJump+0x194>
 800461e:	4b2e      	ldr	r3, [pc, #184]	; (80046d8 <cubeJump+0x21c>)
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	2b07      	cmp	r3, #7
 8004624:	d114      	bne.n	8004650 <cubeJump+0x194>
 8004626:	4b2d      	ldr	r3, [pc, #180]	; (80046dc <cubeJump+0x220>)
 8004628:	781b      	ldrb	r3, [r3, #0]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d110      	bne.n	8004650 <cubeJump+0x194>
      drawCube(xPos, yPos + 1 - cubeSize, zPos, cubeSize);
 800462e:	4b29      	ldr	r3, [pc, #164]	; (80046d4 <cubeJump+0x218>)
 8004630:	7818      	ldrb	r0, [r3, #0]
 8004632:	4b29      	ldr	r3, [pc, #164]	; (80046d8 <cubeJump+0x21c>)
 8004634:	781a      	ldrb	r2, [r3, #0]
 8004636:	4b2a      	ldr	r3, [pc, #168]	; (80046e0 <cubeJump+0x224>)
 8004638:	781b      	ldrb	r3, [r3, #0]
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	b2db      	uxtb	r3, r3
 800463e:	3301      	adds	r3, #1
 8004640:	b2d9      	uxtb	r1, r3
 8004642:	4b26      	ldr	r3, [pc, #152]	; (80046dc <cubeJump+0x220>)
 8004644:	781a      	ldrb	r2, [r3, #0]
 8004646:	4b26      	ldr	r3, [pc, #152]	; (80046e0 <cubeJump+0x224>)
 8004648:	781b      	ldrb	r3, [r3, #0]
 800464a:	f000 fae5 	bl	8004c18 <drawCube>
 800464e:	e094      	b.n	800477a <cubeJump+0x2be>
    } else if (xPos == 0 && yPos == 0 && zPos == 7) {
 8004650:	4b20      	ldr	r3, [pc, #128]	; (80046d4 <cubeJump+0x218>)
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d118      	bne.n	800468a <cubeJump+0x1ce>
 8004658:	4b1f      	ldr	r3, [pc, #124]	; (80046d8 <cubeJump+0x21c>)
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d114      	bne.n	800468a <cubeJump+0x1ce>
 8004660:	4b1e      	ldr	r3, [pc, #120]	; (80046dc <cubeJump+0x220>)
 8004662:	781b      	ldrb	r3, [r3, #0]
 8004664:	2b07      	cmp	r3, #7
 8004666:	d110      	bne.n	800468a <cubeJump+0x1ce>
      drawCube(xPos, yPos, zPos + 1 - cubeSize, cubeSize);
 8004668:	4b1a      	ldr	r3, [pc, #104]	; (80046d4 <cubeJump+0x218>)
 800466a:	7818      	ldrb	r0, [r3, #0]
 800466c:	4b1a      	ldr	r3, [pc, #104]	; (80046d8 <cubeJump+0x21c>)
 800466e:	7819      	ldrb	r1, [r3, #0]
 8004670:	4b1a      	ldr	r3, [pc, #104]	; (80046dc <cubeJump+0x220>)
 8004672:	781a      	ldrb	r2, [r3, #0]
 8004674:	4b1a      	ldr	r3, [pc, #104]	; (80046e0 <cubeJump+0x224>)
 8004676:	781b      	ldrb	r3, [r3, #0]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	b2db      	uxtb	r3, r3
 800467c:	3301      	adds	r3, #1
 800467e:	b2da      	uxtb	r2, r3
 8004680:	4b17      	ldr	r3, [pc, #92]	; (80046e0 <cubeJump+0x224>)
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	f000 fac8 	bl	8004c18 <drawCube>
 8004688:	e077      	b.n	800477a <cubeJump+0x2be>
    } else if (xPos == 7 && yPos == 7 && zPos == 0) {
 800468a:	4b12      	ldr	r3, [pc, #72]	; (80046d4 <cubeJump+0x218>)
 800468c:	781b      	ldrb	r3, [r3, #0]
 800468e:	2b07      	cmp	r3, #7
 8004690:	d12e      	bne.n	80046f0 <cubeJump+0x234>
 8004692:	4b11      	ldr	r3, [pc, #68]	; (80046d8 <cubeJump+0x21c>)
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	2b07      	cmp	r3, #7
 8004698:	d12a      	bne.n	80046f0 <cubeJump+0x234>
 800469a:	4b10      	ldr	r3, [pc, #64]	; (80046dc <cubeJump+0x220>)
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d126      	bne.n	80046f0 <cubeJump+0x234>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos, cubeSize);
 80046a2:	4b0c      	ldr	r3, [pc, #48]	; (80046d4 <cubeJump+0x218>)
 80046a4:	781a      	ldrb	r2, [r3, #0]
 80046a6:	4b0e      	ldr	r3, [pc, #56]	; (80046e0 <cubeJump+0x224>)
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	1ad3      	subs	r3, r2, r3
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	3301      	adds	r3, #1
 80046b0:	b2d8      	uxtb	r0, r3
 80046b2:	4b09      	ldr	r3, [pc, #36]	; (80046d8 <cubeJump+0x21c>)
 80046b4:	781a      	ldrb	r2, [r3, #0]
 80046b6:	4b0a      	ldr	r3, [pc, #40]	; (80046e0 <cubeJump+0x224>)
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	1ad3      	subs	r3, r2, r3
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	3301      	adds	r3, #1
 80046c0:	b2d9      	uxtb	r1, r3
 80046c2:	4b06      	ldr	r3, [pc, #24]	; (80046dc <cubeJump+0x220>)
 80046c4:	781a      	ldrb	r2, [r3, #0]
 80046c6:	4b06      	ldr	r3, [pc, #24]	; (80046e0 <cubeJump+0x224>)
 80046c8:	781b      	ldrb	r3, [r3, #0]
 80046ca:	f000 faa5 	bl	8004c18 <drawCube>
 80046ce:	e054      	b.n	800477a <cubeJump+0x2be>
 80046d0:	200003b2 	.word	0x200003b2
 80046d4:	200003bf 	.word	0x200003bf
 80046d8:	200003c0 	.word	0x200003c0
 80046dc:	200003c1 	.word	0x200003c1
 80046e0:	200003be 	.word	0x200003be
 80046e4:	200001cc 	.word	0x200001cc
 80046e8:	200003a0 	.word	0x200003a0
 80046ec:	20000114 	.word	0x20000114
    } else if (xPos == 0 && yPos == 7 && zPos == 7) {
 80046f0:	4b49      	ldr	r3, [pc, #292]	; (8004818 <cubeJump+0x35c>)
 80046f2:	781b      	ldrb	r3, [r3, #0]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d11e      	bne.n	8004736 <cubeJump+0x27a>
 80046f8:	4b48      	ldr	r3, [pc, #288]	; (800481c <cubeJump+0x360>)
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	2b07      	cmp	r3, #7
 80046fe:	d11a      	bne.n	8004736 <cubeJump+0x27a>
 8004700:	4b47      	ldr	r3, [pc, #284]	; (8004820 <cubeJump+0x364>)
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	2b07      	cmp	r3, #7
 8004706:	d116      	bne.n	8004736 <cubeJump+0x27a>
      drawCube(xPos, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 8004708:	4b43      	ldr	r3, [pc, #268]	; (8004818 <cubeJump+0x35c>)
 800470a:	7818      	ldrb	r0, [r3, #0]
 800470c:	4b43      	ldr	r3, [pc, #268]	; (800481c <cubeJump+0x360>)
 800470e:	781a      	ldrb	r2, [r3, #0]
 8004710:	4b44      	ldr	r3, [pc, #272]	; (8004824 <cubeJump+0x368>)
 8004712:	781b      	ldrb	r3, [r3, #0]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	b2db      	uxtb	r3, r3
 8004718:	3301      	adds	r3, #1
 800471a:	b2d9      	uxtb	r1, r3
 800471c:	4b40      	ldr	r3, [pc, #256]	; (8004820 <cubeJump+0x364>)
 800471e:	781a      	ldrb	r2, [r3, #0]
 8004720:	4b40      	ldr	r3, [pc, #256]	; (8004824 <cubeJump+0x368>)
 8004722:	781b      	ldrb	r3, [r3, #0]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	b2db      	uxtb	r3, r3
 8004728:	3301      	adds	r3, #1
 800472a:	b2da      	uxtb	r2, r3
 800472c:	4b3d      	ldr	r3, [pc, #244]	; (8004824 <cubeJump+0x368>)
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	f000 fa72 	bl	8004c18 <drawCube>
 8004734:	e021      	b.n	800477a <cubeJump+0x2be>
    } else if (xPos == 7 && yPos == 0 && zPos == 7) {
 8004736:	4b38      	ldr	r3, [pc, #224]	; (8004818 <cubeJump+0x35c>)
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	2b07      	cmp	r3, #7
 800473c:	d11d      	bne.n	800477a <cubeJump+0x2be>
 800473e:	4b37      	ldr	r3, [pc, #220]	; (800481c <cubeJump+0x360>)
 8004740:	781b      	ldrb	r3, [r3, #0]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d119      	bne.n	800477a <cubeJump+0x2be>
 8004746:	4b36      	ldr	r3, [pc, #216]	; (8004820 <cubeJump+0x364>)
 8004748:	781b      	ldrb	r3, [r3, #0]
 800474a:	2b07      	cmp	r3, #7
 800474c:	d115      	bne.n	800477a <cubeJump+0x2be>
      drawCube(xPos + 1 - cubeSize, yPos, zPos + 1 - cubeSize, cubeSize);
 800474e:	4b32      	ldr	r3, [pc, #200]	; (8004818 <cubeJump+0x35c>)
 8004750:	781a      	ldrb	r2, [r3, #0]
 8004752:	4b34      	ldr	r3, [pc, #208]	; (8004824 <cubeJump+0x368>)
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	b2db      	uxtb	r3, r3
 800475a:	3301      	adds	r3, #1
 800475c:	b2d8      	uxtb	r0, r3
 800475e:	4b2f      	ldr	r3, [pc, #188]	; (800481c <cubeJump+0x360>)
 8004760:	7819      	ldrb	r1, [r3, #0]
 8004762:	4b2f      	ldr	r3, [pc, #188]	; (8004820 <cubeJump+0x364>)
 8004764:	781a      	ldrb	r2, [r3, #0]
 8004766:	4b2f      	ldr	r3, [pc, #188]	; (8004824 <cubeJump+0x368>)
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	b2db      	uxtb	r3, r3
 800476e:	3301      	adds	r3, #1
 8004770:	b2da      	uxtb	r2, r3
 8004772:	4b2c      	ldr	r3, [pc, #176]	; (8004824 <cubeJump+0x368>)
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	f000 fa4f 	bl	8004c18 <drawCube>
    }
    if (cubeExpanding) {
 800477a:	4b2b      	ldr	r3, [pc, #172]	; (8004828 <cubeJump+0x36c>)
 800477c:	781b      	ldrb	r3, [r3, #0]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d03a      	beq.n	80047f8 <cubeJump+0x33c>
      cubeSize++;
 8004782:	4b28      	ldr	r3, [pc, #160]	; (8004824 <cubeJump+0x368>)
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	3301      	adds	r3, #1
 8004788:	b2da      	uxtb	r2, r3
 800478a:	4b26      	ldr	r3, [pc, #152]	; (8004824 <cubeJump+0x368>)
 800478c:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 800478e:	4b25      	ldr	r3, [pc, #148]	; (8004824 <cubeJump+0x368>)
 8004790:	781b      	ldrb	r3, [r3, #0]
 8004792:	2b08      	cmp	r3, #8
 8004794:	d13d      	bne.n	8004812 <cubeJump+0x356>
        cubeExpanding = 0;
 8004796:	4b24      	ldr	r3, [pc, #144]	; (8004828 <cubeJump+0x36c>)
 8004798:	2200      	movs	r2, #0
 800479a:	701a      	strb	r2, [r3, #0]
        xPos = (rand() % 2) * 7;
 800479c:	f003 fffc 	bl	8008798 <rand>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	f003 0301 	and.w	r3, r3, #1
 80047a8:	bfb8      	it	lt
 80047aa:	425b      	neglt	r3, r3
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	461a      	mov	r2, r3
 80047b0:	00d2      	lsls	r2, r2, #3
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	b2da      	uxtb	r2, r3
 80047b6:	4b18      	ldr	r3, [pc, #96]	; (8004818 <cubeJump+0x35c>)
 80047b8:	701a      	strb	r2, [r3, #0]
        yPos = (rand() % 2) * 7;
 80047ba:	f003 ffed 	bl	8008798 <rand>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	bfb8      	it	lt
 80047c8:	425b      	neglt	r3, r3
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	461a      	mov	r2, r3
 80047ce:	00d2      	lsls	r2, r2, #3
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	b2da      	uxtb	r2, r3
 80047d4:	4b11      	ldr	r3, [pc, #68]	; (800481c <cubeJump+0x360>)
 80047d6:	701a      	strb	r2, [r3, #0]
        zPos = (rand() % 2) * 7;
 80047d8:	f003 ffde 	bl	8008798 <rand>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	f003 0301 	and.w	r3, r3, #1
 80047e4:	bfb8      	it	lt
 80047e6:	425b      	neglt	r3, r3
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	461a      	mov	r2, r3
 80047ec:	00d2      	lsls	r2, r2, #3
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	b2da      	uxtb	r2, r3
 80047f2:	4b0b      	ldr	r3, [pc, #44]	; (8004820 <cubeJump+0x364>)
 80047f4:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
        cubeExpanding = 1;
      }
    }
  }
} //end cubeJump()
 80047f6:	e00c      	b.n	8004812 <cubeJump+0x356>
      cubeSize--;
 80047f8:	4b0a      	ldr	r3, [pc, #40]	; (8004824 <cubeJump+0x368>)
 80047fa:	781b      	ldrb	r3, [r3, #0]
 80047fc:	3b01      	subs	r3, #1
 80047fe:	b2da      	uxtb	r2, r3
 8004800:	4b08      	ldr	r3, [pc, #32]	; (8004824 <cubeJump+0x368>)
 8004802:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
 8004804:	4b07      	ldr	r3, [pc, #28]	; (8004824 <cubeJump+0x368>)
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	2b01      	cmp	r3, #1
 800480a:	d102      	bne.n	8004812 <cubeJump+0x356>
        cubeExpanding = 1;
 800480c:	4b06      	ldr	r3, [pc, #24]	; (8004828 <cubeJump+0x36c>)
 800480e:	2201      	movs	r2, #1
 8004810:	701a      	strb	r2, [r3, #0]
} //end cubeJump()
 8004812:	bf00      	nop
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	200003bf 	.word	0x200003bf
 800481c:	200003c0 	.word	0x200003c0
 8004820:	200003c1 	.word	0x200003c1
 8004824:	200003be 	.word	0x200003be
 8004828:	200001cc 	.word	0x200001cc

0800482c <setVoxel>:
//	} //end switch index_demo
//
//} //end demo()


void setVoxel(uint8_t x, uint8_t y, uint8_t z) {
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
 8004832:	4603      	mov	r3, r0
 8004834:	71fb      	strb	r3, [r7, #7]
 8004836:	460b      	mov	r3, r1
 8004838:	71bb      	strb	r3, [r7, #6]
 800483a:	4613      	mov	r3, r2
 800483c:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] |= (0x01 << x);
 800483e:	79bb      	ldrb	r3, [r7, #6]
 8004840:	f1c3 0207 	rsb	r2, r3, #7
 8004844:	797b      	ldrb	r3, [r7, #5]
 8004846:	f1c3 0307 	rsb	r3, r3, #7
 800484a:	490f      	ldr	r1, [pc, #60]	; (8004888 <setVoxel+0x5c>)
 800484c:	00d2      	lsls	r2, r2, #3
 800484e:	440a      	add	r2, r1
 8004850:	4413      	add	r3, r2
 8004852:	781b      	ldrb	r3, [r3, #0]
 8004854:	b25a      	sxtb	r2, r3
 8004856:	79fb      	ldrb	r3, [r7, #7]
 8004858:	2101      	movs	r1, #1
 800485a:	fa01 f303 	lsl.w	r3, r1, r3
 800485e:	b25b      	sxtb	r3, r3
 8004860:	4313      	orrs	r3, r2
 8004862:	b259      	sxtb	r1, r3
 8004864:	79bb      	ldrb	r3, [r7, #6]
 8004866:	f1c3 0207 	rsb	r2, r3, #7
 800486a:	797b      	ldrb	r3, [r7, #5]
 800486c:	f1c3 0307 	rsb	r3, r3, #7
 8004870:	b2c8      	uxtb	r0, r1
 8004872:	4905      	ldr	r1, [pc, #20]	; (8004888 <setVoxel+0x5c>)
 8004874:	00d2      	lsls	r2, r2, #3
 8004876:	440a      	add	r2, r1
 8004878:	4413      	add	r3, r2
 800487a:	4602      	mov	r2, r0
 800487c:	701a      	strb	r2, [r3, #0]
}
 800487e:	bf00      	nop
 8004880:	370c      	adds	r7, #12
 8004882:	46bd      	mov	sp, r7
 8004884:	bc80      	pop	{r7}
 8004886:	4770      	bx	lr
 8004888:	20000354 	.word	0x20000354

0800488c <clearVoxel>:

void clearVoxel(uint8_t x, uint8_t y, uint8_t z) {
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	4603      	mov	r3, r0
 8004894:	71fb      	strb	r3, [r7, #7]
 8004896:	460b      	mov	r3, r1
 8004898:	71bb      	strb	r3, [r7, #6]
 800489a:	4613      	mov	r3, r2
 800489c:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] ^= (0x01 << x);
 800489e:	79bb      	ldrb	r3, [r7, #6]
 80048a0:	f1c3 0207 	rsb	r2, r3, #7
 80048a4:	797b      	ldrb	r3, [r7, #5]
 80048a6:	f1c3 0307 	rsb	r3, r3, #7
 80048aa:	490f      	ldr	r1, [pc, #60]	; (80048e8 <clearVoxel+0x5c>)
 80048ac:	00d2      	lsls	r2, r2, #3
 80048ae:	440a      	add	r2, r1
 80048b0:	4413      	add	r3, r2
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	b25a      	sxtb	r2, r3
 80048b6:	79fb      	ldrb	r3, [r7, #7]
 80048b8:	2101      	movs	r1, #1
 80048ba:	fa01 f303 	lsl.w	r3, r1, r3
 80048be:	b25b      	sxtb	r3, r3
 80048c0:	4053      	eors	r3, r2
 80048c2:	b259      	sxtb	r1, r3
 80048c4:	79bb      	ldrb	r3, [r7, #6]
 80048c6:	f1c3 0207 	rsb	r2, r3, #7
 80048ca:	797b      	ldrb	r3, [r7, #5]
 80048cc:	f1c3 0307 	rsb	r3, r3, #7
 80048d0:	b2c8      	uxtb	r0, r1
 80048d2:	4905      	ldr	r1, [pc, #20]	; (80048e8 <clearVoxel+0x5c>)
 80048d4:	00d2      	lsls	r2, r2, #3
 80048d6:	440a      	add	r2, r1
 80048d8:	4413      	add	r3, r2
 80048da:	4602      	mov	r2, r0
 80048dc:	701a      	strb	r2, [r3, #0]
}
 80048de:	bf00      	nop
 80048e0:	370c      	adds	r7, #12
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bc80      	pop	{r7}
 80048e6:	4770      	bx	lr
 80048e8:	20000354 	.word	0x20000354

080048ec <getVoxel>:

uint8_t getVoxel(uint8_t x, uint8_t y, uint8_t z) {
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	4603      	mov	r3, r0
 80048f4:	71fb      	strb	r3, [r7, #7]
 80048f6:	460b      	mov	r3, r1
 80048f8:	71bb      	strb	r3, [r7, #6]
 80048fa:	4613      	mov	r3, r2
 80048fc:	717b      	strb	r3, [r7, #5]
  return (cube[7 - y][7 - z] & (0x01 << x)) == (0x01 << x);
 80048fe:	79bb      	ldrb	r3, [r7, #6]
 8004900:	f1c3 0207 	rsb	r2, r3, #7
 8004904:	797b      	ldrb	r3, [r7, #5]
 8004906:	f1c3 0307 	rsb	r3, r3, #7
 800490a:	490d      	ldr	r1, [pc, #52]	; (8004940 <getVoxel+0x54>)
 800490c:	00d2      	lsls	r2, r2, #3
 800490e:	440a      	add	r2, r1
 8004910:	4413      	add	r3, r2
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	4619      	mov	r1, r3
 8004916:	79fb      	ldrb	r3, [r7, #7]
 8004918:	2201      	movs	r2, #1
 800491a:	fa02 f303 	lsl.w	r3, r2, r3
 800491e:	ea01 0203 	and.w	r2, r1, r3
 8004922:	79fb      	ldrb	r3, [r7, #7]
 8004924:	2101      	movs	r1, #1
 8004926:	fa01 f303 	lsl.w	r3, r1, r3
 800492a:	429a      	cmp	r2, r3
 800492c:	bf0c      	ite	eq
 800492e:	2301      	moveq	r3, #1
 8004930:	2300      	movne	r3, #0
 8004932:	b2db      	uxtb	r3, r3
}
 8004934:	4618      	mov	r0, r3
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	bc80      	pop	{r7}
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	20000354 	.word	0x20000354

08004944 <setPlane>:

void setPlane(uint8_t axis, uint8_t i) {
 8004944:	b580      	push	{r7, lr}
 8004946:	b084      	sub	sp, #16
 8004948:	af00      	add	r7, sp, #0
 800494a:	4603      	mov	r3, r0
 800494c:	460a      	mov	r2, r1
 800494e:	71fb      	strb	r3, [r7, #7]
 8004950:	4613      	mov	r3, r2
 8004952:	71bb      	strb	r3, [r7, #6]
  for (uint8_t j = 0; j < 8; j++) {
 8004954:	2300      	movs	r3, #0
 8004956:	73fb      	strb	r3, [r7, #15]
 8004958:	e028      	b.n	80049ac <setPlane+0x68>
    for (uint8_t k = 0; k < 8; k++) {
 800495a:	2300      	movs	r3, #0
 800495c:	73bb      	strb	r3, [r7, #14]
 800495e:	e01f      	b.n	80049a0 <setPlane+0x5c>
      if (axis == XAXIS) {
 8004960:	79fb      	ldrb	r3, [r7, #7]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d106      	bne.n	8004974 <setPlane+0x30>
        setVoxel(i, j, k);
 8004966:	7bba      	ldrb	r2, [r7, #14]
 8004968:	7bf9      	ldrb	r1, [r7, #15]
 800496a:	79bb      	ldrb	r3, [r7, #6]
 800496c:	4618      	mov	r0, r3
 800496e:	f7ff ff5d 	bl	800482c <setVoxel>
 8004972:	e012      	b.n	800499a <setPlane+0x56>
      } else if (axis == YAXIS) {
 8004974:	79fb      	ldrb	r3, [r7, #7]
 8004976:	2b01      	cmp	r3, #1
 8004978:	d106      	bne.n	8004988 <setPlane+0x44>
        setVoxel(j, i, k);
 800497a:	7bba      	ldrb	r2, [r7, #14]
 800497c:	79b9      	ldrb	r1, [r7, #6]
 800497e:	7bfb      	ldrb	r3, [r7, #15]
 8004980:	4618      	mov	r0, r3
 8004982:	f7ff ff53 	bl	800482c <setVoxel>
 8004986:	e008      	b.n	800499a <setPlane+0x56>
      } else if (axis == ZAXIS) {
 8004988:	79fb      	ldrb	r3, [r7, #7]
 800498a:	2b02      	cmp	r3, #2
 800498c:	d105      	bne.n	800499a <setPlane+0x56>
        setVoxel(j, k, i);
 800498e:	79ba      	ldrb	r2, [r7, #6]
 8004990:	7bb9      	ldrb	r1, [r7, #14]
 8004992:	7bfb      	ldrb	r3, [r7, #15]
 8004994:	4618      	mov	r0, r3
 8004996:	f7ff ff49 	bl	800482c <setVoxel>
    for (uint8_t k = 0; k < 8; k++) {
 800499a:	7bbb      	ldrb	r3, [r7, #14]
 800499c:	3301      	adds	r3, #1
 800499e:	73bb      	strb	r3, [r7, #14]
 80049a0:	7bbb      	ldrb	r3, [r7, #14]
 80049a2:	2b07      	cmp	r3, #7
 80049a4:	d9dc      	bls.n	8004960 <setPlane+0x1c>
  for (uint8_t j = 0; j < 8; j++) {
 80049a6:	7bfb      	ldrb	r3, [r7, #15]
 80049a8:	3301      	adds	r3, #1
 80049aa:	73fb      	strb	r3, [r7, #15]
 80049ac:	7bfb      	ldrb	r3, [r7, #15]
 80049ae:	2b07      	cmp	r3, #7
 80049b0:	d9d3      	bls.n	800495a <setPlane+0x16>
      }
    }
  }
}
 80049b2:	bf00      	nop
 80049b4:	bf00      	nop
 80049b6:	3710      	adds	r7, #16
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <shift>:

void shift(uint8_t dir) {
 80049bc:	b490      	push	{r4, r7}
 80049be:	b086      	sub	sp, #24
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	4603      	mov	r3, r0
 80049c4:	71fb      	strb	r3, [r7, #7]

  switch (dir){
 80049c6:	79fb      	ldrb	r3, [r7, #7]
 80049c8:	2b05      	cmp	r3, #5
 80049ca:	f200 811c 	bhi.w	8004c06 <shift+0x24a>
 80049ce:	a201      	add	r2, pc, #4	; (adr r2, 80049d4 <shift+0x18>)
 80049d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d4:	080049ed 	.word	0x080049ed
 80049d8:	08004a35 	.word	0x08004a35
 80049dc:	08004b41 	.word	0x08004b41
 80049e0:	08004ba5 	.word	0x08004ba5
 80049e4:	08004a7d 	.word	0x08004a7d
 80049e8:	08004ae1 	.word	0x08004ae1
	  case POS_X:
		for (uint8_t y = 0; y < 8; y++) {
 80049ec:	2300      	movs	r3, #0
 80049ee:	75fb      	strb	r3, [r7, #23]
 80049f0:	e01c      	b.n	8004a2c <shift+0x70>
			for (uint8_t z = 0; z < 8; z++) {
 80049f2:	2300      	movs	r3, #0
 80049f4:	75bb      	strb	r3, [r7, #22]
 80049f6:	e013      	b.n	8004a20 <shift+0x64>
				cube[y][z] = cube[y][z] << 1;
 80049f8:	7dfa      	ldrb	r2, [r7, #23]
 80049fa:	7dbb      	ldrb	r3, [r7, #22]
 80049fc:	4985      	ldr	r1, [pc, #532]	; (8004c14 <shift+0x258>)
 80049fe:	00d2      	lsls	r2, r2, #3
 8004a00:	440a      	add	r2, r1
 8004a02:	4413      	add	r3, r2
 8004a04:	7819      	ldrb	r1, [r3, #0]
 8004a06:	7dfa      	ldrb	r2, [r7, #23]
 8004a08:	7dbb      	ldrb	r3, [r7, #22]
 8004a0a:	0049      	lsls	r1, r1, #1
 8004a0c:	b2c8      	uxtb	r0, r1
 8004a0e:	4981      	ldr	r1, [pc, #516]	; (8004c14 <shift+0x258>)
 8004a10:	00d2      	lsls	r2, r2, #3
 8004a12:	440a      	add	r2, r1
 8004a14:	4413      	add	r3, r2
 8004a16:	4602      	mov	r2, r0
 8004a18:	701a      	strb	r2, [r3, #0]
			for (uint8_t z = 0; z < 8; z++) {
 8004a1a:	7dbb      	ldrb	r3, [r7, #22]
 8004a1c:	3301      	adds	r3, #1
 8004a1e:	75bb      	strb	r3, [r7, #22]
 8004a20:	7dbb      	ldrb	r3, [r7, #22]
 8004a22:	2b07      	cmp	r3, #7
 8004a24:	d9e8      	bls.n	80049f8 <shift+0x3c>
		for (uint8_t y = 0; y < 8; y++) {
 8004a26:	7dfb      	ldrb	r3, [r7, #23]
 8004a28:	3301      	adds	r3, #1
 8004a2a:	75fb      	strb	r3, [r7, #23]
 8004a2c:	7dfb      	ldrb	r3, [r7, #23]
 8004a2e:	2b07      	cmp	r3, #7
 8004a30:	d9df      	bls.n	80049f2 <shift+0x36>
			}
		}
	  break;
 8004a32:	e0e9      	b.n	8004c08 <shift+0x24c>
	  case NEG_X:
		for (uint8_t y = 0; y < 8; y++) {
 8004a34:	2300      	movs	r3, #0
 8004a36:	757b      	strb	r3, [r7, #21]
 8004a38:	e01c      	b.n	8004a74 <shift+0xb8>
		  for (uint8_t z = 0; z < 8; z++) {
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	753b      	strb	r3, [r7, #20]
 8004a3e:	e013      	b.n	8004a68 <shift+0xac>
			cube[y][z] = cube[y][z] >> 1;
 8004a40:	7d7a      	ldrb	r2, [r7, #21]
 8004a42:	7d3b      	ldrb	r3, [r7, #20]
 8004a44:	4973      	ldr	r1, [pc, #460]	; (8004c14 <shift+0x258>)
 8004a46:	00d2      	lsls	r2, r2, #3
 8004a48:	440a      	add	r2, r1
 8004a4a:	4413      	add	r3, r2
 8004a4c:	7819      	ldrb	r1, [r3, #0]
 8004a4e:	7d7a      	ldrb	r2, [r7, #21]
 8004a50:	7d3b      	ldrb	r3, [r7, #20]
 8004a52:	0849      	lsrs	r1, r1, #1
 8004a54:	b2c8      	uxtb	r0, r1
 8004a56:	496f      	ldr	r1, [pc, #444]	; (8004c14 <shift+0x258>)
 8004a58:	00d2      	lsls	r2, r2, #3
 8004a5a:	440a      	add	r2, r1
 8004a5c:	4413      	add	r3, r2
 8004a5e:	4602      	mov	r2, r0
 8004a60:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8004a62:	7d3b      	ldrb	r3, [r7, #20]
 8004a64:	3301      	adds	r3, #1
 8004a66:	753b      	strb	r3, [r7, #20]
 8004a68:	7d3b      	ldrb	r3, [r7, #20]
 8004a6a:	2b07      	cmp	r3, #7
 8004a6c:	d9e8      	bls.n	8004a40 <shift+0x84>
		for (uint8_t y = 0; y < 8; y++) {
 8004a6e:	7d7b      	ldrb	r3, [r7, #21]
 8004a70:	3301      	adds	r3, #1
 8004a72:	757b      	strb	r3, [r7, #21]
 8004a74:	7d7b      	ldrb	r3, [r7, #21]
 8004a76:	2b07      	cmp	r3, #7
 8004a78:	d9df      	bls.n	8004a3a <shift+0x7e>
		  }
		}
	  break;
 8004a7a:	e0c5      	b.n	8004c08 <shift+0x24c>
	  case POS_Y:
		for (uint8_t y = 1; y < 8; y++) {
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	74fb      	strb	r3, [r7, #19]
 8004a80:	e01b      	b.n	8004aba <shift+0xfe>
		  for (uint8_t z = 0; z < 8; z++) {
 8004a82:	2300      	movs	r3, #0
 8004a84:	74bb      	strb	r3, [r7, #18]
 8004a86:	e012      	b.n	8004aae <shift+0xf2>
			cube[y - 1][z] = cube[y][z];
 8004a88:	7cf8      	ldrb	r0, [r7, #19]
 8004a8a:	7cb9      	ldrb	r1, [r7, #18]
 8004a8c:	7cfb      	ldrb	r3, [r7, #19]
 8004a8e:	1e5a      	subs	r2, r3, #1
 8004a90:	7cbb      	ldrb	r3, [r7, #18]
 8004a92:	4c60      	ldr	r4, [pc, #384]	; (8004c14 <shift+0x258>)
 8004a94:	00c0      	lsls	r0, r0, #3
 8004a96:	4420      	add	r0, r4
 8004a98:	4401      	add	r1, r0
 8004a9a:	7808      	ldrb	r0, [r1, #0]
 8004a9c:	495d      	ldr	r1, [pc, #372]	; (8004c14 <shift+0x258>)
 8004a9e:	00d2      	lsls	r2, r2, #3
 8004aa0:	440a      	add	r2, r1
 8004aa2:	4413      	add	r3, r2
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8004aa8:	7cbb      	ldrb	r3, [r7, #18]
 8004aaa:	3301      	adds	r3, #1
 8004aac:	74bb      	strb	r3, [r7, #18]
 8004aae:	7cbb      	ldrb	r3, [r7, #18]
 8004ab0:	2b07      	cmp	r3, #7
 8004ab2:	d9e9      	bls.n	8004a88 <shift+0xcc>
		for (uint8_t y = 1; y < 8; y++) {
 8004ab4:	7cfb      	ldrb	r3, [r7, #19]
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	74fb      	strb	r3, [r7, #19]
 8004aba:	7cfb      	ldrb	r3, [r7, #19]
 8004abc:	2b07      	cmp	r3, #7
 8004abe:	d9e0      	bls.n	8004a82 <shift+0xc6>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	747b      	strb	r3, [r7, #17]
 8004ac4:	e008      	b.n	8004ad8 <shift+0x11c>
		  cube[7][i] = 0;
 8004ac6:	7c7b      	ldrb	r3, [r7, #17]
 8004ac8:	4a52      	ldr	r2, [pc, #328]	; (8004c14 <shift+0x258>)
 8004aca:	4413      	add	r3, r2
 8004acc:	2200      	movs	r2, #0
 8004ace:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		for (uint8_t i = 0; i < 8; i++) {
 8004ad2:	7c7b      	ldrb	r3, [r7, #17]
 8004ad4:	3301      	adds	r3, #1
 8004ad6:	747b      	strb	r3, [r7, #17]
 8004ad8:	7c7b      	ldrb	r3, [r7, #17]
 8004ada:	2b07      	cmp	r3, #7
 8004adc:	d9f3      	bls.n	8004ac6 <shift+0x10a>
		}
	  break;
 8004ade:	e093      	b.n	8004c08 <shift+0x24c>
	  case NEG_Y:
		for (uint8_t y = 7; y > 0; y--) {
 8004ae0:	2307      	movs	r3, #7
 8004ae2:	743b      	strb	r3, [r7, #16]
 8004ae4:	e01b      	b.n	8004b1e <shift+0x162>
		  for (uint8_t z = 0; z < 8; z++) {
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	73fb      	strb	r3, [r7, #15]
 8004aea:	e012      	b.n	8004b12 <shift+0x156>
			cube[y][z] = cube[y - 1][z];
 8004aec:	7c3b      	ldrb	r3, [r7, #16]
 8004aee:	1e58      	subs	r0, r3, #1
 8004af0:	7bf9      	ldrb	r1, [r7, #15]
 8004af2:	7c3a      	ldrb	r2, [r7, #16]
 8004af4:	7bfb      	ldrb	r3, [r7, #15]
 8004af6:	4c47      	ldr	r4, [pc, #284]	; (8004c14 <shift+0x258>)
 8004af8:	00c0      	lsls	r0, r0, #3
 8004afa:	4420      	add	r0, r4
 8004afc:	4401      	add	r1, r0
 8004afe:	7808      	ldrb	r0, [r1, #0]
 8004b00:	4944      	ldr	r1, [pc, #272]	; (8004c14 <shift+0x258>)
 8004b02:	00d2      	lsls	r2, r2, #3
 8004b04:	440a      	add	r2, r1
 8004b06:	4413      	add	r3, r2
 8004b08:	4602      	mov	r2, r0
 8004b0a:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8004b0c:	7bfb      	ldrb	r3, [r7, #15]
 8004b0e:	3301      	adds	r3, #1
 8004b10:	73fb      	strb	r3, [r7, #15]
 8004b12:	7bfb      	ldrb	r3, [r7, #15]
 8004b14:	2b07      	cmp	r3, #7
 8004b16:	d9e9      	bls.n	8004aec <shift+0x130>
		for (uint8_t y = 7; y > 0; y--) {
 8004b18:	7c3b      	ldrb	r3, [r7, #16]
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	743b      	strb	r3, [r7, #16]
 8004b1e:	7c3b      	ldrb	r3, [r7, #16]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1e0      	bne.n	8004ae6 <shift+0x12a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8004b24:	2300      	movs	r3, #0
 8004b26:	73bb      	strb	r3, [r7, #14]
 8004b28:	e006      	b.n	8004b38 <shift+0x17c>
		  cube[0][i] = 0;
 8004b2a:	7bbb      	ldrb	r3, [r7, #14]
 8004b2c:	4a39      	ldr	r2, [pc, #228]	; (8004c14 <shift+0x258>)
 8004b2e:	2100      	movs	r1, #0
 8004b30:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 8; i++) {
 8004b32:	7bbb      	ldrb	r3, [r7, #14]
 8004b34:	3301      	adds	r3, #1
 8004b36:	73bb      	strb	r3, [r7, #14]
 8004b38:	7bbb      	ldrb	r3, [r7, #14]
 8004b3a:	2b07      	cmp	r3, #7
 8004b3c:	d9f5      	bls.n	8004b2a <shift+0x16e>
		}
	  break;
 8004b3e:	e063      	b.n	8004c08 <shift+0x24c>
	  case POS_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8004b40:	2300      	movs	r3, #0
 8004b42:	737b      	strb	r3, [r7, #13]
 8004b44:	e01b      	b.n	8004b7e <shift+0x1c2>
		  for (uint8_t z = 1; z < 8; z++) {
 8004b46:	2301      	movs	r3, #1
 8004b48:	733b      	strb	r3, [r7, #12]
 8004b4a:	e012      	b.n	8004b72 <shift+0x1b6>
			cube[y][z - 1] = cube[y][z];
 8004b4c:	7b78      	ldrb	r0, [r7, #13]
 8004b4e:	7b39      	ldrb	r1, [r7, #12]
 8004b50:	7b7a      	ldrb	r2, [r7, #13]
 8004b52:	7b3b      	ldrb	r3, [r7, #12]
 8004b54:	3b01      	subs	r3, #1
 8004b56:	4c2f      	ldr	r4, [pc, #188]	; (8004c14 <shift+0x258>)
 8004b58:	00c0      	lsls	r0, r0, #3
 8004b5a:	4420      	add	r0, r4
 8004b5c:	4401      	add	r1, r0
 8004b5e:	7808      	ldrb	r0, [r1, #0]
 8004b60:	492c      	ldr	r1, [pc, #176]	; (8004c14 <shift+0x258>)
 8004b62:	00d2      	lsls	r2, r2, #3
 8004b64:	440a      	add	r2, r1
 8004b66:	4413      	add	r3, r2
 8004b68:	4602      	mov	r2, r0
 8004b6a:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 1; z < 8; z++) {
 8004b6c:	7b3b      	ldrb	r3, [r7, #12]
 8004b6e:	3301      	adds	r3, #1
 8004b70:	733b      	strb	r3, [r7, #12]
 8004b72:	7b3b      	ldrb	r3, [r7, #12]
 8004b74:	2b07      	cmp	r3, #7
 8004b76:	d9e9      	bls.n	8004b4c <shift+0x190>
		for (uint8_t y = 0; y < 8; y++) {
 8004b78:	7b7b      	ldrb	r3, [r7, #13]
 8004b7a:	3301      	adds	r3, #1
 8004b7c:	737b      	strb	r3, [r7, #13]
 8004b7e:	7b7b      	ldrb	r3, [r7, #13]
 8004b80:	2b07      	cmp	r3, #7
 8004b82:	d9e0      	bls.n	8004b46 <shift+0x18a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8004b84:	2300      	movs	r3, #0
 8004b86:	72fb      	strb	r3, [r7, #11]
 8004b88:	e008      	b.n	8004b9c <shift+0x1e0>
		  cube[i][7] = 0;
 8004b8a:	7afb      	ldrb	r3, [r7, #11]
 8004b8c:	4a21      	ldr	r2, [pc, #132]	; (8004c14 <shift+0x258>)
 8004b8e:	00db      	lsls	r3, r3, #3
 8004b90:	4413      	add	r3, r2
 8004b92:	2200      	movs	r2, #0
 8004b94:	71da      	strb	r2, [r3, #7]
		for (uint8_t i = 0; i < 8; i++) {
 8004b96:	7afb      	ldrb	r3, [r7, #11]
 8004b98:	3301      	adds	r3, #1
 8004b9a:	72fb      	strb	r3, [r7, #11]
 8004b9c:	7afb      	ldrb	r3, [r7, #11]
 8004b9e:	2b07      	cmp	r3, #7
 8004ba0:	d9f3      	bls.n	8004b8a <shift+0x1ce>
		}
	  break;
 8004ba2:	e031      	b.n	8004c08 <shift+0x24c>
	  case NEG_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	72bb      	strb	r3, [r7, #10]
 8004ba8:	e01b      	b.n	8004be2 <shift+0x226>
		  for (uint8_t z = 7; z > 0; z--) {
 8004baa:	2307      	movs	r3, #7
 8004bac:	727b      	strb	r3, [r7, #9]
 8004bae:	e012      	b.n	8004bd6 <shift+0x21a>
			cube[y][z] = cube[y][z - 1];
 8004bb0:	7ab8      	ldrb	r0, [r7, #10]
 8004bb2:	7a7b      	ldrb	r3, [r7, #9]
 8004bb4:	1e59      	subs	r1, r3, #1
 8004bb6:	7aba      	ldrb	r2, [r7, #10]
 8004bb8:	7a7b      	ldrb	r3, [r7, #9]
 8004bba:	4c16      	ldr	r4, [pc, #88]	; (8004c14 <shift+0x258>)
 8004bbc:	00c0      	lsls	r0, r0, #3
 8004bbe:	4420      	add	r0, r4
 8004bc0:	4401      	add	r1, r0
 8004bc2:	7808      	ldrb	r0, [r1, #0]
 8004bc4:	4913      	ldr	r1, [pc, #76]	; (8004c14 <shift+0x258>)
 8004bc6:	00d2      	lsls	r2, r2, #3
 8004bc8:	440a      	add	r2, r1
 8004bca:	4413      	add	r3, r2
 8004bcc:	4602      	mov	r2, r0
 8004bce:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 7; z > 0; z--) {
 8004bd0:	7a7b      	ldrb	r3, [r7, #9]
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	727b      	strb	r3, [r7, #9]
 8004bd6:	7a7b      	ldrb	r3, [r7, #9]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1e9      	bne.n	8004bb0 <shift+0x1f4>
		for (uint8_t y = 0; y < 8; y++) {
 8004bdc:	7abb      	ldrb	r3, [r7, #10]
 8004bde:	3301      	adds	r3, #1
 8004be0:	72bb      	strb	r3, [r7, #10]
 8004be2:	7abb      	ldrb	r3, [r7, #10]
 8004be4:	2b07      	cmp	r3, #7
 8004be6:	d9e0      	bls.n	8004baa <shift+0x1ee>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8004be8:	2300      	movs	r3, #0
 8004bea:	723b      	strb	r3, [r7, #8]
 8004bec:	e007      	b.n	8004bfe <shift+0x242>
		  cube[i][0] = 0;
 8004bee:	7a3b      	ldrb	r3, [r7, #8]
 8004bf0:	4a08      	ldr	r2, [pc, #32]	; (8004c14 <shift+0x258>)
 8004bf2:	2100      	movs	r1, #0
 8004bf4:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
		for (uint8_t i = 0; i < 8; i++) {
 8004bf8:	7a3b      	ldrb	r3, [r7, #8]
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	723b      	strb	r3, [r7, #8]
 8004bfe:	7a3b      	ldrb	r3, [r7, #8]
 8004c00:	2b07      	cmp	r3, #7
 8004c02:	d9f4      	bls.n	8004bee <shift+0x232>
		}
	  break;
 8004c04:	e000      	b.n	8004c08 <shift+0x24c>
	  default:
	  break;
 8004c06:	bf00      	nop
  } //end switch dir

} //end shift()
 8004c08:	bf00      	nop
 8004c0a:	3718      	adds	r7, #24
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bc90      	pop	{r4, r7}
 8004c10:	4770      	bx	lr
 8004c12:	bf00      	nop
 8004c14:	20000354 	.word	0x20000354

08004c18 <drawCube>:

void drawCube(uint8_t x, uint8_t y, uint8_t z, uint8_t s) {
 8004c18:	b590      	push	{r4, r7, lr}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	4604      	mov	r4, r0
 8004c20:	4608      	mov	r0, r1
 8004c22:	4611      	mov	r1, r2
 8004c24:	461a      	mov	r2, r3
 8004c26:	4623      	mov	r3, r4
 8004c28:	71fb      	strb	r3, [r7, #7]
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	71bb      	strb	r3, [r7, #6]
 8004c2e:	460b      	mov	r3, r1
 8004c30:	717b      	strb	r3, [r7, #5]
 8004c32:	4613      	mov	r3, r2
 8004c34:	713b      	strb	r3, [r7, #4]
  for (uint8_t i = 0; i < s; i++) {
 8004c36:	2300      	movs	r3, #0
 8004c38:	73fb      	strb	r3, [r7, #15]
 8004c3a:	e0aa      	b.n	8004d92 <drawCube+0x17a>
    setVoxel(x, y + i, z);
 8004c3c:	79ba      	ldrb	r2, [r7, #6]
 8004c3e:	7bfb      	ldrb	r3, [r7, #15]
 8004c40:	4413      	add	r3, r2
 8004c42:	b2d9      	uxtb	r1, r3
 8004c44:	797a      	ldrb	r2, [r7, #5]
 8004c46:	79fb      	ldrb	r3, [r7, #7]
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f7ff fdef 	bl	800482c <setVoxel>
    setVoxel(x + i, y, z);
 8004c4e:	79fa      	ldrb	r2, [r7, #7]
 8004c50:	7bfb      	ldrb	r3, [r7, #15]
 8004c52:	4413      	add	r3, r2
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	797a      	ldrb	r2, [r7, #5]
 8004c58:	79b9      	ldrb	r1, [r7, #6]
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f7ff fde6 	bl	800482c <setVoxel>
    setVoxel(x, y, z + i);
 8004c60:	797a      	ldrb	r2, [r7, #5]
 8004c62:	7bfb      	ldrb	r3, [r7, #15]
 8004c64:	4413      	add	r3, r2
 8004c66:	b2da      	uxtb	r2, r3
 8004c68:	79b9      	ldrb	r1, [r7, #6]
 8004c6a:	79fb      	ldrb	r3, [r7, #7]
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f7ff fddd 	bl	800482c <setVoxel>
    setVoxel(x + s - 1, y + i, z + s - 1);
 8004c72:	79fa      	ldrb	r2, [r7, #7]
 8004c74:	793b      	ldrb	r3, [r7, #4]
 8004c76:	4413      	add	r3, r2
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	b2d8      	uxtb	r0, r3
 8004c7e:	79ba      	ldrb	r2, [r7, #6]
 8004c80:	7bfb      	ldrb	r3, [r7, #15]
 8004c82:	4413      	add	r3, r2
 8004c84:	b2d9      	uxtb	r1, r3
 8004c86:	797a      	ldrb	r2, [r7, #5]
 8004c88:	793b      	ldrb	r3, [r7, #4]
 8004c8a:	4413      	add	r3, r2
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	461a      	mov	r2, r3
 8004c94:	f7ff fdca 	bl	800482c <setVoxel>
    setVoxel(x + i, y + s - 1, z + s - 1);
 8004c98:	79fa      	ldrb	r2, [r7, #7]
 8004c9a:	7bfb      	ldrb	r3, [r7, #15]
 8004c9c:	4413      	add	r3, r2
 8004c9e:	b2d8      	uxtb	r0, r3
 8004ca0:	79ba      	ldrb	r2, [r7, #6]
 8004ca2:	793b      	ldrb	r3, [r7, #4]
 8004ca4:	4413      	add	r3, r2
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	3b01      	subs	r3, #1
 8004caa:	b2d9      	uxtb	r1, r3
 8004cac:	797a      	ldrb	r2, [r7, #5]
 8004cae:	793b      	ldrb	r3, [r7, #4]
 8004cb0:	4413      	add	r3, r2
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	3b01      	subs	r3, #1
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	461a      	mov	r2, r3
 8004cba:	f7ff fdb7 	bl	800482c <setVoxel>
    setVoxel(x + s - 1, y + s - 1, z + i);
 8004cbe:	79fa      	ldrb	r2, [r7, #7]
 8004cc0:	793b      	ldrb	r3, [r7, #4]
 8004cc2:	4413      	add	r3, r2
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	3b01      	subs	r3, #1
 8004cc8:	b2d8      	uxtb	r0, r3
 8004cca:	79ba      	ldrb	r2, [r7, #6]
 8004ccc:	793b      	ldrb	r3, [r7, #4]
 8004cce:	4413      	add	r3, r2
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	b2d9      	uxtb	r1, r3
 8004cd6:	797a      	ldrb	r2, [r7, #5]
 8004cd8:	7bfb      	ldrb	r3, [r7, #15]
 8004cda:	4413      	add	r3, r2
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	461a      	mov	r2, r3
 8004ce0:	f7ff fda4 	bl	800482c <setVoxel>
    setVoxel(x + s - 1, y + i, z);
 8004ce4:	79fa      	ldrb	r2, [r7, #7]
 8004ce6:	793b      	ldrb	r3, [r7, #4]
 8004ce8:	4413      	add	r3, r2
 8004cea:	b2db      	uxtb	r3, r3
 8004cec:	3b01      	subs	r3, #1
 8004cee:	b2d8      	uxtb	r0, r3
 8004cf0:	79ba      	ldrb	r2, [r7, #6]
 8004cf2:	7bfb      	ldrb	r3, [r7, #15]
 8004cf4:	4413      	add	r3, r2
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	797a      	ldrb	r2, [r7, #5]
 8004cfa:	4619      	mov	r1, r3
 8004cfc:	f7ff fd96 	bl	800482c <setVoxel>
    setVoxel(x, y + i, z + s - 1);
 8004d00:	79ba      	ldrb	r2, [r7, #6]
 8004d02:	7bfb      	ldrb	r3, [r7, #15]
 8004d04:	4413      	add	r3, r2
 8004d06:	b2d9      	uxtb	r1, r3
 8004d08:	797a      	ldrb	r2, [r7, #5]
 8004d0a:	793b      	ldrb	r3, [r7, #4]
 8004d0c:	4413      	add	r3, r2
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	3b01      	subs	r3, #1
 8004d12:	b2da      	uxtb	r2, r3
 8004d14:	79fb      	ldrb	r3, [r7, #7]
 8004d16:	4618      	mov	r0, r3
 8004d18:	f7ff fd88 	bl	800482c <setVoxel>
    setVoxel(x + i, y + s - 1, z);
 8004d1c:	79fa      	ldrb	r2, [r7, #7]
 8004d1e:	7bfb      	ldrb	r3, [r7, #15]
 8004d20:	4413      	add	r3, r2
 8004d22:	b2d8      	uxtb	r0, r3
 8004d24:	79ba      	ldrb	r2, [r7, #6]
 8004d26:	793b      	ldrb	r3, [r7, #4]
 8004d28:	4413      	add	r3, r2
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	797a      	ldrb	r2, [r7, #5]
 8004d32:	4619      	mov	r1, r3
 8004d34:	f7ff fd7a 	bl	800482c <setVoxel>
    setVoxel(x + i, y, z + s - 1);
 8004d38:	79fa      	ldrb	r2, [r7, #7]
 8004d3a:	7bfb      	ldrb	r3, [r7, #15]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	b2d8      	uxtb	r0, r3
 8004d40:	797a      	ldrb	r2, [r7, #5]
 8004d42:	793b      	ldrb	r3, [r7, #4]
 8004d44:	4413      	add	r3, r2
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	3b01      	subs	r3, #1
 8004d4a:	b2da      	uxtb	r2, r3
 8004d4c:	79bb      	ldrb	r3, [r7, #6]
 8004d4e:	4619      	mov	r1, r3
 8004d50:	f7ff fd6c 	bl	800482c <setVoxel>
    setVoxel(x + s - 1, y, z + i);
 8004d54:	79fa      	ldrb	r2, [r7, #7]
 8004d56:	793b      	ldrb	r3, [r7, #4]
 8004d58:	4413      	add	r3, r2
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	3b01      	subs	r3, #1
 8004d5e:	b2d8      	uxtb	r0, r3
 8004d60:	797a      	ldrb	r2, [r7, #5]
 8004d62:	7bfb      	ldrb	r3, [r7, #15]
 8004d64:	4413      	add	r3, r2
 8004d66:	b2da      	uxtb	r2, r3
 8004d68:	79bb      	ldrb	r3, [r7, #6]
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	f7ff fd5e 	bl	800482c <setVoxel>
    setVoxel(x, y + s - 1, z + i);
 8004d70:	79ba      	ldrb	r2, [r7, #6]
 8004d72:	793b      	ldrb	r3, [r7, #4]
 8004d74:	4413      	add	r3, r2
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	3b01      	subs	r3, #1
 8004d7a:	b2d9      	uxtb	r1, r3
 8004d7c:	797a      	ldrb	r2, [r7, #5]
 8004d7e:	7bfb      	ldrb	r3, [r7, #15]
 8004d80:	4413      	add	r3, r2
 8004d82:	b2da      	uxtb	r2, r3
 8004d84:	79fb      	ldrb	r3, [r7, #7]
 8004d86:	4618      	mov	r0, r3
 8004d88:	f7ff fd50 	bl	800482c <setVoxel>
  for (uint8_t i = 0; i < s; i++) {
 8004d8c:	7bfb      	ldrb	r3, [r7, #15]
 8004d8e:	3301      	adds	r3, #1
 8004d90:	73fb      	strb	r3, [r7, #15]
 8004d92:	7bfa      	ldrb	r2, [r7, #15]
 8004d94:	793b      	ldrb	r3, [r7, #4]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	f4ff af50 	bcc.w	8004c3c <drawCube+0x24>
  }
} //end drawCube()
 8004d9c:	bf00      	nop
 8004d9e:	bf00      	nop
 8004da0:	3714      	adds	r7, #20
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd90      	pop	{r4, r7, pc}
	...

08004da8 <lightCube>:

void lightCube() {
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 8004dae:	2300      	movs	r3, #0
 8004db0:	71fb      	strb	r3, [r7, #7]
 8004db2:	e013      	b.n	8004ddc <lightCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 8004db4:	2300      	movs	r3, #0
 8004db6:	71bb      	strb	r3, [r7, #6]
 8004db8:	e00a      	b.n	8004dd0 <lightCube+0x28>
      cube[i][j] = 0xFF;
 8004dba:	79fa      	ldrb	r2, [r7, #7]
 8004dbc:	79bb      	ldrb	r3, [r7, #6]
 8004dbe:	490c      	ldr	r1, [pc, #48]	; (8004df0 <lightCube+0x48>)
 8004dc0:	00d2      	lsls	r2, r2, #3
 8004dc2:	440a      	add	r2, r1
 8004dc4:	4413      	add	r3, r2
 8004dc6:	22ff      	movs	r2, #255	; 0xff
 8004dc8:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 8004dca:	79bb      	ldrb	r3, [r7, #6]
 8004dcc:	3301      	adds	r3, #1
 8004dce:	71bb      	strb	r3, [r7, #6]
 8004dd0:	79bb      	ldrb	r3, [r7, #6]
 8004dd2:	2b07      	cmp	r3, #7
 8004dd4:	d9f1      	bls.n	8004dba <lightCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 8004dd6:	79fb      	ldrb	r3, [r7, #7]
 8004dd8:	3301      	adds	r3, #1
 8004dda:	71fb      	strb	r3, [r7, #7]
 8004ddc:	79fb      	ldrb	r3, [r7, #7]
 8004dde:	2b07      	cmp	r3, #7
 8004de0:	d9e8      	bls.n	8004db4 <lightCube+0xc>
    }
  }
} //end lightCube()
 8004de2:	bf00      	nop
 8004de4:	bf00      	nop
 8004de6:	370c      	adds	r7, #12
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bc80      	pop	{r7}
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	20000354 	.word	0x20000354

08004df4 <clearCube>:

void clearCube(void) {
 8004df4:	b480      	push	{r7}
 8004df6:	b083      	sub	sp, #12
 8004df8:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	71fb      	strb	r3, [r7, #7]
 8004dfe:	e013      	b.n	8004e28 <clearCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 8004e00:	2300      	movs	r3, #0
 8004e02:	71bb      	strb	r3, [r7, #6]
 8004e04:	e00a      	b.n	8004e1c <clearCube+0x28>
      cube[i][j] = 0;
 8004e06:	79fa      	ldrb	r2, [r7, #7]
 8004e08:	79bb      	ldrb	r3, [r7, #6]
 8004e0a:	490c      	ldr	r1, [pc, #48]	; (8004e3c <clearCube+0x48>)
 8004e0c:	00d2      	lsls	r2, r2, #3
 8004e0e:	440a      	add	r2, r1
 8004e10:	4413      	add	r3, r2
 8004e12:	2200      	movs	r2, #0
 8004e14:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 8004e16:	79bb      	ldrb	r3, [r7, #6]
 8004e18:	3301      	adds	r3, #1
 8004e1a:	71bb      	strb	r3, [r7, #6]
 8004e1c:	79bb      	ldrb	r3, [r7, #6]
 8004e1e:	2b07      	cmp	r3, #7
 8004e20:	d9f1      	bls.n	8004e06 <clearCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 8004e22:	79fb      	ldrb	r3, [r7, #7]
 8004e24:	3301      	adds	r3, #1
 8004e26:	71fb      	strb	r3, [r7, #7]
 8004e28:	79fb      	ldrb	r3, [r7, #7]
 8004e2a:	2b07      	cmp	r3, #7
 8004e2c:	d9e8      	bls.n	8004e00 <clearCube+0xc>
    }
  }
} //end clearCube()
 8004e2e:	bf00      	nop
 8004e30:	bf00      	nop
 8004e32:	370c      	adds	r7, #12
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bc80      	pop	{r7}
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	20000354 	.word	0x20000354

08004e40 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e50:	d102      	bne.n	8004e58 <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_nextLevel = 1;
 8004e52:	4b08      	ldr	r3, [pc, #32]	; (8004e74 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8004e54:	2201      	movs	r2, #1
 8004e56:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM3){
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a06      	ldr	r2, [pc, #24]	; (8004e78 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d102      	bne.n	8004e68 <HAL_TIM_PeriodElapsedCallback+0x28>
		flag_tim3 = 1;
 8004e62:	4b06      	ldr	r3, [pc, #24]	; (8004e7c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8004e64:	2201      	movs	r2, #1
 8004e66:	701a      	strb	r2, [r3, #0]
	}
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bc80      	pop	{r7}
 8004e70:	4770      	bx	lr
 8004e72:	bf00      	nop
 8004e74:	2000039e 	.word	0x2000039e
 8004e78:	40000400 	.word	0x40000400
 8004e7c:	200003b3 	.word	0x200003b3

08004e80 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
	flag_uart = 1;
 8004e88:	4b03      	ldr	r3, [pc, #12]	; (8004e98 <HAL_UART_RxCpltCallback+0x18>)
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	701a      	strb	r2, [r3, #0]
}
 8004e8e:	bf00      	nop
 8004e90:	370c      	adds	r7, #12
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bc80      	pop	{r7}
 8004e96:	4770      	bx	lr
 8004e98:	200003b5 	.word	0x200003b5

08004e9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004ea0:	bf00      	nop
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bc80      	pop	{r7}
 8004ea6:	4770      	bx	lr

08004ea8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8004eac:	4b18      	ldr	r3, [pc, #96]	; (8004f10 <MX_SPI1_Init+0x68>)
 8004eae:	4a19      	ldr	r2, [pc, #100]	; (8004f14 <MX_SPI1_Init+0x6c>)
 8004eb0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004eb2:	4b17      	ldr	r3, [pc, #92]	; (8004f10 <MX_SPI1_Init+0x68>)
 8004eb4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004eb8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8004eba:	4b15      	ldr	r3, [pc, #84]	; (8004f10 <MX_SPI1_Init+0x68>)
 8004ebc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004ec0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004ec2:	4b13      	ldr	r3, [pc, #76]	; (8004f10 <MX_SPI1_Init+0x68>)
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ec8:	4b11      	ldr	r3, [pc, #68]	; (8004f10 <MX_SPI1_Init+0x68>)
 8004eca:	2200      	movs	r2, #0
 8004ecc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004ece:	4b10      	ldr	r3, [pc, #64]	; (8004f10 <MX_SPI1_Init+0x68>)
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004ed4:	4b0e      	ldr	r3, [pc, #56]	; (8004f10 <MX_SPI1_Init+0x68>)
 8004ed6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004eda:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8004edc:	4b0c      	ldr	r3, [pc, #48]	; (8004f10 <MX_SPI1_Init+0x68>)
 8004ede:	2230      	movs	r2, #48	; 0x30
 8004ee0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004ee2:	4b0b      	ldr	r3, [pc, #44]	; (8004f10 <MX_SPI1_Init+0x68>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004ee8:	4b09      	ldr	r3, [pc, #36]	; (8004f10 <MX_SPI1_Init+0x68>)
 8004eea:	2200      	movs	r2, #0
 8004eec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004eee:	4b08      	ldr	r3, [pc, #32]	; (8004f10 <MX_SPI1_Init+0x68>)
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004ef4:	4b06      	ldr	r3, [pc, #24]	; (8004f10 <MX_SPI1_Init+0x68>)
 8004ef6:	220a      	movs	r2, #10
 8004ef8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004efa:	4805      	ldr	r0, [pc, #20]	; (8004f10 <MX_SPI1_Init+0x68>)
 8004efc:	f002 f84c 	bl	8006f98 <HAL_SPI_Init>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d001      	beq.n	8004f0a <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8004f06:	f7ff ffc9 	bl	8004e9c <Error_Handler>
  }

}
 8004f0a:	bf00      	nop
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	20000518 	.word	0x20000518
 8004f14:	40013000 	.word	0x40013000

08004f18 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b088      	sub	sp, #32
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f20:	f107 0310 	add.w	r3, r7, #16
 8004f24:	2200      	movs	r2, #0
 8004f26:	601a      	str	r2, [r3, #0]
 8004f28:	605a      	str	r2, [r3, #4]
 8004f2a:	609a      	str	r2, [r3, #8]
 8004f2c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a15      	ldr	r2, [pc, #84]	; (8004f88 <HAL_SPI_MspInit+0x70>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d123      	bne.n	8004f80 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004f38:	4b14      	ldr	r3, [pc, #80]	; (8004f8c <HAL_SPI_MspInit+0x74>)
 8004f3a:	699b      	ldr	r3, [r3, #24]
 8004f3c:	4a13      	ldr	r2, [pc, #76]	; (8004f8c <HAL_SPI_MspInit+0x74>)
 8004f3e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004f42:	6193      	str	r3, [r2, #24]
 8004f44:	4b11      	ldr	r3, [pc, #68]	; (8004f8c <HAL_SPI_MspInit+0x74>)
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f4c:	60fb      	str	r3, [r7, #12]
 8004f4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f50:	4b0e      	ldr	r3, [pc, #56]	; (8004f8c <HAL_SPI_MspInit+0x74>)
 8004f52:	699b      	ldr	r3, [r3, #24]
 8004f54:	4a0d      	ldr	r2, [pc, #52]	; (8004f8c <HAL_SPI_MspInit+0x74>)
 8004f56:	f043 0304 	orr.w	r3, r3, #4
 8004f5a:	6193      	str	r3, [r2, #24]
 8004f5c:	4b0b      	ldr	r3, [pc, #44]	; (8004f8c <HAL_SPI_MspInit+0x74>)
 8004f5e:	699b      	ldr	r3, [r3, #24]
 8004f60:	f003 0304 	and.w	r3, r3, #4
 8004f64:	60bb      	str	r3, [r7, #8]
 8004f66:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004f68:	23a0      	movs	r3, #160	; 0xa0
 8004f6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f6c:	2302      	movs	r3, #2
 8004f6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004f70:	2303      	movs	r3, #3
 8004f72:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f74:	f107 0310 	add.w	r3, r7, #16
 8004f78:	4619      	mov	r1, r3
 8004f7a:	4805      	ldr	r0, [pc, #20]	; (8004f90 <HAL_SPI_MspInit+0x78>)
 8004f7c:	f001 f844 	bl	8006008 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8004f80:	bf00      	nop
 8004f82:	3720      	adds	r7, #32
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}
 8004f88:	40013000 	.word	0x40013000
 8004f8c:	40021000 	.word	0x40021000
 8004f90:	40010800 	.word	0x40010800

08004f94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004f9a:	4b15      	ldr	r3, [pc, #84]	; (8004ff0 <HAL_MspInit+0x5c>)
 8004f9c:	699b      	ldr	r3, [r3, #24]
 8004f9e:	4a14      	ldr	r2, [pc, #80]	; (8004ff0 <HAL_MspInit+0x5c>)
 8004fa0:	f043 0301 	orr.w	r3, r3, #1
 8004fa4:	6193      	str	r3, [r2, #24]
 8004fa6:	4b12      	ldr	r3, [pc, #72]	; (8004ff0 <HAL_MspInit+0x5c>)
 8004fa8:	699b      	ldr	r3, [r3, #24]
 8004faa:	f003 0301 	and.w	r3, r3, #1
 8004fae:	60bb      	str	r3, [r7, #8]
 8004fb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004fb2:	4b0f      	ldr	r3, [pc, #60]	; (8004ff0 <HAL_MspInit+0x5c>)
 8004fb4:	69db      	ldr	r3, [r3, #28]
 8004fb6:	4a0e      	ldr	r2, [pc, #56]	; (8004ff0 <HAL_MspInit+0x5c>)
 8004fb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fbc:	61d3      	str	r3, [r2, #28]
 8004fbe:	4b0c      	ldr	r3, [pc, #48]	; (8004ff0 <HAL_MspInit+0x5c>)
 8004fc0:	69db      	ldr	r3, [r3, #28]
 8004fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fc6:	607b      	str	r3, [r7, #4]
 8004fc8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004fca:	4b0a      	ldr	r3, [pc, #40]	; (8004ff4 <HAL_MspInit+0x60>)
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	60fb      	str	r3, [r7, #12]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004fd6:	60fb      	str	r3, [r7, #12]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004fde:	60fb      	str	r3, [r7, #12]
 8004fe0:	4a04      	ldr	r2, [pc, #16]	; (8004ff4 <HAL_MspInit+0x60>)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004fe6:	bf00      	nop
 8004fe8:	3714      	adds	r7, #20
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bc80      	pop	{r7}
 8004fee:	4770      	bx	lr
 8004ff0:	40021000 	.word	0x40021000
 8004ff4:	40010000 	.word	0x40010000

08004ff8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004ffc:	bf00      	nop
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bc80      	pop	{r7}
 8005002:	4770      	bx	lr

08005004 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8005008:	2200      	movs	r2, #0
 800500a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800500e:	4802      	ldr	r0, [pc, #8]	; (8005018 <HardFault_Handler+0x14>)
 8005010:	f001 f995 	bl	800633e <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005014:	e7fe      	b.n	8005014 <HardFault_Handler+0x10>
 8005016:	bf00      	nop
 8005018:	40011000 	.word	0x40011000

0800501c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800501c:	b480      	push	{r7}
 800501e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005020:	e7fe      	b.n	8005020 <MemManage_Handler+0x4>

08005022 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005022:	b480      	push	{r7}
 8005024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005026:	e7fe      	b.n	8005026 <BusFault_Handler+0x4>

08005028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005028:	b480      	push	{r7}
 800502a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800502c:	e7fe      	b.n	800502c <UsageFault_Handler+0x4>

0800502e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800502e:	b480      	push	{r7}
 8005030:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005032:	bf00      	nop
 8005034:	46bd      	mov	sp, r7
 8005036:	bc80      	pop	{r7}
 8005038:	4770      	bx	lr

0800503a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800503a:	b480      	push	{r7}
 800503c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800503e:	bf00      	nop
 8005040:	46bd      	mov	sp, r7
 8005042:	bc80      	pop	{r7}
 8005044:	4770      	bx	lr

08005046 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005046:	b480      	push	{r7}
 8005048:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800504a:	bf00      	nop
 800504c:	46bd      	mov	sp, r7
 800504e:	bc80      	pop	{r7}
 8005050:	4770      	bx	lr

08005052 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005052:	b580      	push	{r7, lr}
 8005054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005056:	f000 faab 	bl	80055b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800505a:	bf00      	nop
 800505c:	bd80      	pop	{r7, pc}
	...

08005060 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005064:	4802      	ldr	r0, [pc, #8]	; (8005070 <TIM2_IRQHandler+0x10>)
 8005066:	f002 fa9f 	bl	80075a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800506a:	bf00      	nop
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	20000574 	.word	0x20000574

08005074 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005078:	4802      	ldr	r0, [pc, #8]	; (8005084 <TIM3_IRQHandler+0x10>)
 800507a:	f002 fa95 	bl	80075a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800507e:	bf00      	nop
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	200005bc 	.word	0x200005bc

08005088 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800508c:	4802      	ldr	r0, [pc, #8]	; (8005098 <USART1_IRQHandler+0x10>)
 800508e:	f002 fe61 	bl	8007d54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005092:	bf00      	nop
 8005094:	bd80      	pop	{r7, pc}
 8005096:	bf00      	nop
 8005098:	20000604 	.word	0x20000604

0800509c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800509c:	b480      	push	{r7}
 800509e:	af00      	add	r7, sp, #0
	return 1;
 80050a0:	2301      	movs	r3, #1
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bc80      	pop	{r7}
 80050a8:	4770      	bx	lr

080050aa <_kill>:

int _kill(int pid, int sig)
{
 80050aa:	b580      	push	{r7, lr}
 80050ac:	b082      	sub	sp, #8
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	6078      	str	r0, [r7, #4]
 80050b2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80050b4:	f003 fa2c 	bl	8008510 <__errno>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2216      	movs	r2, #22
 80050bc:	601a      	str	r2, [r3, #0]
	return -1;
 80050be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3708      	adds	r7, #8
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}

080050ca <_exit>:

void _exit (int status)
{
 80050ca:	b580      	push	{r7, lr}
 80050cc:	b082      	sub	sp, #8
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80050d2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f7ff ffe7 	bl	80050aa <_kill>
	while (1) {}		/* Make sure we hang here */
 80050dc:	e7fe      	b.n	80050dc <_exit+0x12>

080050de <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80050de:	b580      	push	{r7, lr}
 80050e0:	b086      	sub	sp, #24
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	60f8      	str	r0, [r7, #12]
 80050e6:	60b9      	str	r1, [r7, #8]
 80050e8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050ea:	2300      	movs	r3, #0
 80050ec:	617b      	str	r3, [r7, #20]
 80050ee:	e00a      	b.n	8005106 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80050f0:	f3af 8000 	nop.w
 80050f4:	4601      	mov	r1, r0
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	1c5a      	adds	r2, r3, #1
 80050fa:	60ba      	str	r2, [r7, #8]
 80050fc:	b2ca      	uxtb	r2, r1
 80050fe:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	3301      	adds	r3, #1
 8005104:	617b      	str	r3, [r7, #20]
 8005106:	697a      	ldr	r2, [r7, #20]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	429a      	cmp	r2, r3
 800510c:	dbf0      	blt.n	80050f0 <_read+0x12>
	}

return len;
 800510e:	687b      	ldr	r3, [r7, #4]
}
 8005110:	4618      	mov	r0, r3
 8005112:	3718      	adds	r7, #24
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}

08005118 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b086      	sub	sp, #24
 800511c:	af00      	add	r7, sp, #0
 800511e:	60f8      	str	r0, [r7, #12]
 8005120:	60b9      	str	r1, [r7, #8]
 8005122:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005124:	2300      	movs	r3, #0
 8005126:	617b      	str	r3, [r7, #20]
 8005128:	e009      	b.n	800513e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	1c5a      	adds	r2, r3, #1
 800512e:	60ba      	str	r2, [r7, #8]
 8005130:	781b      	ldrb	r3, [r3, #0]
 8005132:	4618      	mov	r0, r3
 8005134:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	3301      	adds	r3, #1
 800513c:	617b      	str	r3, [r7, #20]
 800513e:	697a      	ldr	r2, [r7, #20]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	429a      	cmp	r2, r3
 8005144:	dbf1      	blt.n	800512a <_write+0x12>
	}
	return len;
 8005146:	687b      	ldr	r3, [r7, #4]
}
 8005148:	4618      	mov	r0, r3
 800514a:	3718      	adds	r7, #24
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}

08005150 <_close>:

int _close(int file)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
	return -1;
 8005158:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800515c:	4618      	mov	r0, r3
 800515e:	370c      	adds	r7, #12
 8005160:	46bd      	mov	sp, r7
 8005162:	bc80      	pop	{r7}
 8005164:	4770      	bx	lr

08005166 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005166:	b480      	push	{r7}
 8005168:	b083      	sub	sp, #12
 800516a:	af00      	add	r7, sp, #0
 800516c:	6078      	str	r0, [r7, #4]
 800516e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005176:	605a      	str	r2, [r3, #4]
	return 0;
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	370c      	adds	r7, #12
 800517e:	46bd      	mov	sp, r7
 8005180:	bc80      	pop	{r7}
 8005182:	4770      	bx	lr

08005184 <_isatty>:

int _isatty(int file)
{
 8005184:	b480      	push	{r7}
 8005186:	b083      	sub	sp, #12
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
	return 1;
 800518c:	2301      	movs	r3, #1
}
 800518e:	4618      	mov	r0, r3
 8005190:	370c      	adds	r7, #12
 8005192:	46bd      	mov	sp, r7
 8005194:	bc80      	pop	{r7}
 8005196:	4770      	bx	lr

08005198 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005198:	b480      	push	{r7}
 800519a:	b085      	sub	sp, #20
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
	return 0;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3714      	adds	r7, #20
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bc80      	pop	{r7}
 80051ae:	4770      	bx	lr

080051b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b086      	sub	sp, #24
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80051b8:	4a14      	ldr	r2, [pc, #80]	; (800520c <_sbrk+0x5c>)
 80051ba:	4b15      	ldr	r3, [pc, #84]	; (8005210 <_sbrk+0x60>)
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80051c4:	4b13      	ldr	r3, [pc, #76]	; (8005214 <_sbrk+0x64>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d102      	bne.n	80051d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80051cc:	4b11      	ldr	r3, [pc, #68]	; (8005214 <_sbrk+0x64>)
 80051ce:	4a12      	ldr	r2, [pc, #72]	; (8005218 <_sbrk+0x68>)
 80051d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80051d2:	4b10      	ldr	r3, [pc, #64]	; (8005214 <_sbrk+0x64>)
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4413      	add	r3, r2
 80051da:	693a      	ldr	r2, [r7, #16]
 80051dc:	429a      	cmp	r2, r3
 80051de:	d207      	bcs.n	80051f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80051e0:	f003 f996 	bl	8008510 <__errno>
 80051e4:	4603      	mov	r3, r0
 80051e6:	220c      	movs	r2, #12
 80051e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80051ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80051ee:	e009      	b.n	8005204 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80051f0:	4b08      	ldr	r3, [pc, #32]	; (8005214 <_sbrk+0x64>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80051f6:	4b07      	ldr	r3, [pc, #28]	; (8005214 <_sbrk+0x64>)
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	4413      	add	r3, r2
 80051fe:	4a05      	ldr	r2, [pc, #20]	; (8005214 <_sbrk+0x64>)
 8005200:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005202:	68fb      	ldr	r3, [r7, #12]
}
 8005204:	4618      	mov	r0, r3
 8005206:	3718      	adds	r7, #24
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}
 800520c:	20005000 	.word	0x20005000
 8005210:	00000400 	.word	0x00000400
 8005214:	20000570 	.word	0x20000570
 8005218:	20000660 	.word	0x20000660

0800521c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800521c:	b480      	push	{r7}
 800521e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005220:	bf00      	nop
 8005222:	46bd      	mov	sp, r7
 8005224:	bc80      	pop	{r7}
 8005226:	4770      	bx	lr

08005228 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b086      	sub	sp, #24
 800522c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800522e:	f107 0308 	add.w	r3, r7, #8
 8005232:	2200      	movs	r2, #0
 8005234:	601a      	str	r2, [r3, #0]
 8005236:	605a      	str	r2, [r3, #4]
 8005238:	609a      	str	r2, [r3, #8]
 800523a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800523c:	463b      	mov	r3, r7
 800523e:	2200      	movs	r2, #0
 8005240:	601a      	str	r2, [r3, #0]
 8005242:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8005244:	4b1d      	ldr	r3, [pc, #116]	; (80052bc <MX_TIM2_Init+0x94>)
 8005246:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800524a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 225-1;
 800524c:	4b1b      	ldr	r3, [pc, #108]	; (80052bc <MX_TIM2_Init+0x94>)
 800524e:	22e0      	movs	r2, #224	; 0xe0
 8005250:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005252:	4b1a      	ldr	r3, [pc, #104]	; (80052bc <MX_TIM2_Init+0x94>)
 8005254:	2200      	movs	r2, #0
 8005256:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8005258:	4b18      	ldr	r3, [pc, #96]	; (80052bc <MX_TIM2_Init+0x94>)
 800525a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800525e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005260:	4b16      	ldr	r3, [pc, #88]	; (80052bc <MX_TIM2_Init+0x94>)
 8005262:	2200      	movs	r2, #0
 8005264:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005266:	4b15      	ldr	r3, [pc, #84]	; (80052bc <MX_TIM2_Init+0x94>)
 8005268:	2200      	movs	r2, #0
 800526a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800526c:	4813      	ldr	r0, [pc, #76]	; (80052bc <MX_TIM2_Init+0x94>)
 800526e:	f002 f8f9 	bl	8007464 <HAL_TIM_Base_Init>
 8005272:	4603      	mov	r3, r0
 8005274:	2b00      	cmp	r3, #0
 8005276:	d001      	beq.n	800527c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8005278:	f7ff fe10 	bl	8004e9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800527c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005280:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005282:	f107 0308 	add.w	r3, r7, #8
 8005286:	4619      	mov	r1, r3
 8005288:	480c      	ldr	r0, [pc, #48]	; (80052bc <MX_TIM2_Init+0x94>)
 800528a:	f002 fa95 	bl	80077b8 <HAL_TIM_ConfigClockSource>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d001      	beq.n	8005298 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8005294:	f7ff fe02 	bl	8004e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005298:	2300      	movs	r3, #0
 800529a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800529c:	2300      	movs	r3, #0
 800529e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80052a0:	463b      	mov	r3, r7
 80052a2:	4619      	mov	r1, r3
 80052a4:	4805      	ldr	r0, [pc, #20]	; (80052bc <MX_TIM2_Init+0x94>)
 80052a6:	f002 fc67 	bl	8007b78 <HAL_TIMEx_MasterConfigSynchronization>
 80052aa:	4603      	mov	r3, r0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d001      	beq.n	80052b4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80052b0:	f7ff fdf4 	bl	8004e9c <Error_Handler>
  }

}
 80052b4:	bf00      	nop
 80052b6:	3718      	adds	r7, #24
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	20000574 	.word	0x20000574

080052c0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b086      	sub	sp, #24
 80052c4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80052c6:	f107 0308 	add.w	r3, r7, #8
 80052ca:	2200      	movs	r2, #0
 80052cc:	601a      	str	r2, [r3, #0]
 80052ce:	605a      	str	r2, [r3, #4]
 80052d0:	609a      	str	r2, [r3, #8]
 80052d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80052d4:	463b      	mov	r3, r7
 80052d6:	2200      	movs	r2, #0
 80052d8:	601a      	str	r2, [r3, #0]
 80052da:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 80052dc:	4b1d      	ldr	r3, [pc, #116]	; (8005354 <MX_TIM3_Init+0x94>)
 80052de:	4a1e      	ldr	r2, [pc, #120]	; (8005358 <MX_TIM3_Init+0x98>)
 80052e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720-1;
 80052e2:	4b1c      	ldr	r3, [pc, #112]	; (8005354 <MX_TIM3_Init+0x94>)
 80052e4:	f240 22cf 	movw	r2, #719	; 0x2cf
 80052e8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052ea:	4b1a      	ldr	r3, [pc, #104]	; (8005354 <MX_TIM3_Init+0x94>)
 80052ec:	2200      	movs	r2, #0
 80052ee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80052f0:	4b18      	ldr	r3, [pc, #96]	; (8005354 <MX_TIM3_Init+0x94>)
 80052f2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80052f6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80052f8:	4b16      	ldr	r3, [pc, #88]	; (8005354 <MX_TIM3_Init+0x94>)
 80052fa:	2200      	movs	r2, #0
 80052fc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80052fe:	4b15      	ldr	r3, [pc, #84]	; (8005354 <MX_TIM3_Init+0x94>)
 8005300:	2200      	movs	r2, #0
 8005302:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005304:	4813      	ldr	r0, [pc, #76]	; (8005354 <MX_TIM3_Init+0x94>)
 8005306:	f002 f8ad 	bl	8007464 <HAL_TIM_Base_Init>
 800530a:	4603      	mov	r3, r0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d001      	beq.n	8005314 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8005310:	f7ff fdc4 	bl	8004e9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005314:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005318:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800531a:	f107 0308 	add.w	r3, r7, #8
 800531e:	4619      	mov	r1, r3
 8005320:	480c      	ldr	r0, [pc, #48]	; (8005354 <MX_TIM3_Init+0x94>)
 8005322:	f002 fa49 	bl	80077b8 <HAL_TIM_ConfigClockSource>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d001      	beq.n	8005330 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800532c:	f7ff fdb6 	bl	8004e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005330:	2300      	movs	r3, #0
 8005332:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005334:	2300      	movs	r3, #0
 8005336:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005338:	463b      	mov	r3, r7
 800533a:	4619      	mov	r1, r3
 800533c:	4805      	ldr	r0, [pc, #20]	; (8005354 <MX_TIM3_Init+0x94>)
 800533e:	f002 fc1b 	bl	8007b78 <HAL_TIMEx_MasterConfigSynchronization>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d001      	beq.n	800534c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8005348:	f7ff fda8 	bl	8004e9c <Error_Handler>
  }

}
 800534c:	bf00      	nop
 800534e:	3718      	adds	r7, #24
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}
 8005354:	200005bc 	.word	0x200005bc
 8005358:	40000400 	.word	0x40000400

0800535c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800536c:	d114      	bne.n	8005398 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800536e:	4b19      	ldr	r3, [pc, #100]	; (80053d4 <HAL_TIM_Base_MspInit+0x78>)
 8005370:	69db      	ldr	r3, [r3, #28]
 8005372:	4a18      	ldr	r2, [pc, #96]	; (80053d4 <HAL_TIM_Base_MspInit+0x78>)
 8005374:	f043 0301 	orr.w	r3, r3, #1
 8005378:	61d3      	str	r3, [r2, #28]
 800537a:	4b16      	ldr	r3, [pc, #88]	; (80053d4 <HAL_TIM_Base_MspInit+0x78>)
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	f003 0301 	and.w	r3, r3, #1
 8005382:	60fb      	str	r3, [r7, #12]
 8005384:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005386:	2200      	movs	r2, #0
 8005388:	2100      	movs	r1, #0
 800538a:	201c      	movs	r0, #28
 800538c:	f000 fd55 	bl	8005e3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005390:	201c      	movs	r0, #28
 8005392:	f000 fd6e 	bl	8005e72 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8005396:	e018      	b.n	80053ca <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a0e      	ldr	r2, [pc, #56]	; (80053d8 <HAL_TIM_Base_MspInit+0x7c>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d113      	bne.n	80053ca <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80053a2:	4b0c      	ldr	r3, [pc, #48]	; (80053d4 <HAL_TIM_Base_MspInit+0x78>)
 80053a4:	69db      	ldr	r3, [r3, #28]
 80053a6:	4a0b      	ldr	r2, [pc, #44]	; (80053d4 <HAL_TIM_Base_MspInit+0x78>)
 80053a8:	f043 0302 	orr.w	r3, r3, #2
 80053ac:	61d3      	str	r3, [r2, #28]
 80053ae:	4b09      	ldr	r3, [pc, #36]	; (80053d4 <HAL_TIM_Base_MspInit+0x78>)
 80053b0:	69db      	ldr	r3, [r3, #28]
 80053b2:	f003 0302 	and.w	r3, r3, #2
 80053b6:	60bb      	str	r3, [r7, #8]
 80053b8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80053ba:	2200      	movs	r2, #0
 80053bc:	2100      	movs	r1, #0
 80053be:	201d      	movs	r0, #29
 80053c0:	f000 fd3b 	bl	8005e3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80053c4:	201d      	movs	r0, #29
 80053c6:	f000 fd54 	bl	8005e72 <HAL_NVIC_EnableIRQ>
}
 80053ca:	bf00      	nop
 80053cc:	3710      	adds	r7, #16
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}
 80053d2:	bf00      	nop
 80053d4:	40021000 	.word	0x40021000
 80053d8:	40000400 	.word	0x40000400

080053dc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80053e0:	4b11      	ldr	r3, [pc, #68]	; (8005428 <MX_USART1_UART_Init+0x4c>)
 80053e2:	4a12      	ldr	r2, [pc, #72]	; (800542c <MX_USART1_UART_Init+0x50>)
 80053e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80053e6:	4b10      	ldr	r3, [pc, #64]	; (8005428 <MX_USART1_UART_Init+0x4c>)
 80053e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80053ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80053ee:	4b0e      	ldr	r3, [pc, #56]	; (8005428 <MX_USART1_UART_Init+0x4c>)
 80053f0:	2200      	movs	r2, #0
 80053f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80053f4:	4b0c      	ldr	r3, [pc, #48]	; (8005428 <MX_USART1_UART_Init+0x4c>)
 80053f6:	2200      	movs	r2, #0
 80053f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80053fa:	4b0b      	ldr	r3, [pc, #44]	; (8005428 <MX_USART1_UART_Init+0x4c>)
 80053fc:	2200      	movs	r2, #0
 80053fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005400:	4b09      	ldr	r3, [pc, #36]	; (8005428 <MX_USART1_UART_Init+0x4c>)
 8005402:	220c      	movs	r2, #12
 8005404:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005406:	4b08      	ldr	r3, [pc, #32]	; (8005428 <MX_USART1_UART_Init+0x4c>)
 8005408:	2200      	movs	r2, #0
 800540a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800540c:	4b06      	ldr	r3, [pc, #24]	; (8005428 <MX_USART1_UART_Init+0x4c>)
 800540e:	2200      	movs	r2, #0
 8005410:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005412:	4805      	ldr	r0, [pc, #20]	; (8005428 <MX_USART1_UART_Init+0x4c>)
 8005414:	f002 fc20 	bl	8007c58 <HAL_UART_Init>
 8005418:	4603      	mov	r3, r0
 800541a:	2b00      	cmp	r3, #0
 800541c:	d001      	beq.n	8005422 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800541e:	f7ff fd3d 	bl	8004e9c <Error_Handler>
  }

}
 8005422:	bf00      	nop
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	20000604 	.word	0x20000604
 800542c:	40013800 	.word	0x40013800

08005430 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b088      	sub	sp, #32
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005438:	f107 0310 	add.w	r3, r7, #16
 800543c:	2200      	movs	r2, #0
 800543e:	601a      	str	r2, [r3, #0]
 8005440:	605a      	str	r2, [r3, #4]
 8005442:	609a      	str	r2, [r3, #8]
 8005444:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a20      	ldr	r2, [pc, #128]	; (80054cc <HAL_UART_MspInit+0x9c>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d139      	bne.n	80054c4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005450:	4b1f      	ldr	r3, [pc, #124]	; (80054d0 <HAL_UART_MspInit+0xa0>)
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	4a1e      	ldr	r2, [pc, #120]	; (80054d0 <HAL_UART_MspInit+0xa0>)
 8005456:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800545a:	6193      	str	r3, [r2, #24]
 800545c:	4b1c      	ldr	r3, [pc, #112]	; (80054d0 <HAL_UART_MspInit+0xa0>)
 800545e:	699b      	ldr	r3, [r3, #24]
 8005460:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005464:	60fb      	str	r3, [r7, #12]
 8005466:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005468:	4b19      	ldr	r3, [pc, #100]	; (80054d0 <HAL_UART_MspInit+0xa0>)
 800546a:	699b      	ldr	r3, [r3, #24]
 800546c:	4a18      	ldr	r2, [pc, #96]	; (80054d0 <HAL_UART_MspInit+0xa0>)
 800546e:	f043 0304 	orr.w	r3, r3, #4
 8005472:	6193      	str	r3, [r2, #24]
 8005474:	4b16      	ldr	r3, [pc, #88]	; (80054d0 <HAL_UART_MspInit+0xa0>)
 8005476:	699b      	ldr	r3, [r3, #24]
 8005478:	f003 0304 	and.w	r3, r3, #4
 800547c:	60bb      	str	r3, [r7, #8]
 800547e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005480:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005484:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005486:	2302      	movs	r3, #2
 8005488:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800548a:	2303      	movs	r3, #3
 800548c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800548e:	f107 0310 	add.w	r3, r7, #16
 8005492:	4619      	mov	r1, r3
 8005494:	480f      	ldr	r0, [pc, #60]	; (80054d4 <HAL_UART_MspInit+0xa4>)
 8005496:	f000 fdb7 	bl	8006008 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800549a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800549e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80054a0:	2300      	movs	r3, #0
 80054a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054a4:	2300      	movs	r3, #0
 80054a6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054a8:	f107 0310 	add.w	r3, r7, #16
 80054ac:	4619      	mov	r1, r3
 80054ae:	4809      	ldr	r0, [pc, #36]	; (80054d4 <HAL_UART_MspInit+0xa4>)
 80054b0:	f000 fdaa 	bl	8006008 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80054b4:	2200      	movs	r2, #0
 80054b6:	2100      	movs	r1, #0
 80054b8:	2025      	movs	r0, #37	; 0x25
 80054ba:	f000 fcbe 	bl	8005e3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80054be:	2025      	movs	r0, #37	; 0x25
 80054c0:	f000 fcd7 	bl	8005e72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80054c4:	bf00      	nop
 80054c6:	3720      	adds	r7, #32
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	40013800 	.word	0x40013800
 80054d0:	40021000 	.word	0x40021000
 80054d4:	40010800 	.word	0x40010800

080054d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80054d8:	480c      	ldr	r0, [pc, #48]	; (800550c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80054da:	490d      	ldr	r1, [pc, #52]	; (8005510 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80054dc:	4a0d      	ldr	r2, [pc, #52]	; (8005514 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80054de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80054e0:	e002      	b.n	80054e8 <LoopCopyDataInit>

080054e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80054e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80054e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80054e6:	3304      	adds	r3, #4

080054e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80054e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80054ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80054ec:	d3f9      	bcc.n	80054e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80054ee:	4a0a      	ldr	r2, [pc, #40]	; (8005518 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80054f0:	4c0a      	ldr	r4, [pc, #40]	; (800551c <LoopFillZerobss+0x22>)
  movs r3, #0
 80054f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80054f4:	e001      	b.n	80054fa <LoopFillZerobss>

080054f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80054f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80054f8:	3204      	adds	r2, #4

080054fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80054fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80054fc:	d3fb      	bcc.n	80054f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80054fe:	f7ff fe8d 	bl	800521c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005502:	f003 f80b 	bl	800851c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005506:	f7fd fadb 	bl	8002ac0 <main>
  bx lr
 800550a:	4770      	bx	lr
  ldr r0, =_sdata
 800550c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005510:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 8005514:	080097f0 	.word	0x080097f0
  ldr r2, =_sbss
 8005518:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 800551c:	2000065c 	.word	0x2000065c

08005520 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005520:	e7fe      	b.n	8005520 <ADC1_2_IRQHandler>
	...

08005524 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005528:	4b08      	ldr	r3, [pc, #32]	; (800554c <HAL_Init+0x28>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a07      	ldr	r2, [pc, #28]	; (800554c <HAL_Init+0x28>)
 800552e:	f043 0310 	orr.w	r3, r3, #16
 8005532:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005534:	2003      	movs	r0, #3
 8005536:	f000 fc75 	bl	8005e24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800553a:	2000      	movs	r0, #0
 800553c:	f000 f808 	bl	8005550 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005540:	f7ff fd28 	bl	8004f94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	40022000 	.word	0x40022000

08005550 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005558:	4b12      	ldr	r3, [pc, #72]	; (80055a4 <HAL_InitTick+0x54>)
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	4b12      	ldr	r3, [pc, #72]	; (80055a8 <HAL_InitTick+0x58>)
 800555e:	781b      	ldrb	r3, [r3, #0]
 8005560:	4619      	mov	r1, r3
 8005562:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005566:	fbb3 f3f1 	udiv	r3, r3, r1
 800556a:	fbb2 f3f3 	udiv	r3, r2, r3
 800556e:	4618      	mov	r0, r3
 8005570:	f000 fc8d 	bl	8005e8e <HAL_SYSTICK_Config>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d001      	beq.n	800557e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e00e      	b.n	800559c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2b0f      	cmp	r3, #15
 8005582:	d80a      	bhi.n	800559a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005584:	2200      	movs	r2, #0
 8005586:	6879      	ldr	r1, [r7, #4]
 8005588:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800558c:	f000 fc55 	bl	8005e3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005590:	4a06      	ldr	r2, [pc, #24]	; (80055ac <HAL_InitTick+0x5c>)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005596:	2300      	movs	r3, #0
 8005598:	e000      	b.n	800559c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
}
 800559c:	4618      	mov	r0, r3
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	200001d0 	.word	0x200001d0
 80055a8:	200001d8 	.word	0x200001d8
 80055ac:	200001d4 	.word	0x200001d4

080055b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055b0:	b480      	push	{r7}
 80055b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80055b4:	4b05      	ldr	r3, [pc, #20]	; (80055cc <HAL_IncTick+0x1c>)
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	461a      	mov	r2, r3
 80055ba:	4b05      	ldr	r3, [pc, #20]	; (80055d0 <HAL_IncTick+0x20>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4413      	add	r3, r2
 80055c0:	4a03      	ldr	r2, [pc, #12]	; (80055d0 <HAL_IncTick+0x20>)
 80055c2:	6013      	str	r3, [r2, #0]
}
 80055c4:	bf00      	nop
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bc80      	pop	{r7}
 80055ca:	4770      	bx	lr
 80055cc:	200001d8 	.word	0x200001d8
 80055d0:	20000648 	.word	0x20000648

080055d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80055d4:	b480      	push	{r7}
 80055d6:	af00      	add	r7, sp, #0
  return uwTick;
 80055d8:	4b02      	ldr	r3, [pc, #8]	; (80055e4 <HAL_GetTick+0x10>)
 80055da:	681b      	ldr	r3, [r3, #0]
}
 80055dc:	4618      	mov	r0, r3
 80055de:	46bd      	mov	sp, r7
 80055e0:	bc80      	pop	{r7}
 80055e2:	4770      	bx	lr
 80055e4:	20000648 	.word	0x20000648

080055e8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b086      	sub	sp, #24
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055f0:	2300      	movs	r3, #0
 80055f2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80055f4:	2300      	movs	r3, #0
 80055f6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80055f8:	2300      	movs	r3, #0
 80055fa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80055fc:	2300      	movs	r3, #0
 80055fe:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d101      	bne.n	800560a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e0be      	b.n	8005788 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005614:	2b00      	cmp	r3, #0
 8005616:	d109      	bne.n	800562c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f7fa fe18 	bl	800025c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f000 faeb 	bl	8005c08 <ADC_ConversionStop_Disable>
 8005632:	4603      	mov	r3, r0
 8005634:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800563a:	f003 0310 	and.w	r3, r3, #16
 800563e:	2b00      	cmp	r3, #0
 8005640:	f040 8099 	bne.w	8005776 <HAL_ADC_Init+0x18e>
 8005644:	7dfb      	ldrb	r3, [r7, #23]
 8005646:	2b00      	cmp	r3, #0
 8005648:	f040 8095 	bne.w	8005776 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005650:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005654:	f023 0302 	bic.w	r3, r3, #2
 8005658:	f043 0202 	orr.w	r2, r3, #2
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005668:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	7b1b      	ldrb	r3, [r3, #12]
 800566e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005670:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	4313      	orrs	r3, r2
 8005676:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005680:	d003      	beq.n	800568a <HAL_ADC_Init+0xa2>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	2b01      	cmp	r3, #1
 8005688:	d102      	bne.n	8005690 <HAL_ADC_Init+0xa8>
 800568a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800568e:	e000      	b.n	8005692 <HAL_ADC_Init+0xaa>
 8005690:	2300      	movs	r3, #0
 8005692:	693a      	ldr	r2, [r7, #16]
 8005694:	4313      	orrs	r3, r2
 8005696:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	7d1b      	ldrb	r3, [r3, #20]
 800569c:	2b01      	cmp	r3, #1
 800569e:	d119      	bne.n	80056d4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	7b1b      	ldrb	r3, [r3, #12]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d109      	bne.n	80056bc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	699b      	ldr	r3, [r3, #24]
 80056ac:	3b01      	subs	r3, #1
 80056ae:	035a      	lsls	r2, r3, #13
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80056b8:	613b      	str	r3, [r7, #16]
 80056ba:	e00b      	b.n	80056d4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056c0:	f043 0220 	orr.w	r2, r3, #32
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056cc:	f043 0201 	orr.w	r2, r3, #1
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	693a      	ldr	r2, [r7, #16]
 80056e4:	430a      	orrs	r2, r1
 80056e6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	689a      	ldr	r2, [r3, #8]
 80056ee:	4b28      	ldr	r3, [pc, #160]	; (8005790 <HAL_ADC_Init+0x1a8>)
 80056f0:	4013      	ands	r3, r2
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	6812      	ldr	r2, [r2, #0]
 80056f6:	68b9      	ldr	r1, [r7, #8]
 80056f8:	430b      	orrs	r3, r1
 80056fa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005704:	d003      	beq.n	800570e <HAL_ADC_Init+0x126>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	2b01      	cmp	r3, #1
 800570c:	d104      	bne.n	8005718 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	3b01      	subs	r3, #1
 8005714:	051b      	lsls	r3, r3, #20
 8005716:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800571e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	430a      	orrs	r2, r1
 800572a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	689a      	ldr	r2, [r3, #8]
 8005732:	4b18      	ldr	r3, [pc, #96]	; (8005794 <HAL_ADC_Init+0x1ac>)
 8005734:	4013      	ands	r3, r2
 8005736:	68ba      	ldr	r2, [r7, #8]
 8005738:	429a      	cmp	r2, r3
 800573a:	d10b      	bne.n	8005754 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005746:	f023 0303 	bic.w	r3, r3, #3
 800574a:	f043 0201 	orr.w	r2, r3, #1
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005752:	e018      	b.n	8005786 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005758:	f023 0312 	bic.w	r3, r3, #18
 800575c:	f043 0210 	orr.w	r2, r3, #16
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005768:	f043 0201 	orr.w	r2, r3, #1
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005774:	e007      	b.n	8005786 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800577a:	f043 0210 	orr.w	r2, r3, #16
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005786:	7dfb      	ldrb	r3, [r7, #23]
}
 8005788:	4618      	mov	r0, r3
 800578a:	3718      	adds	r7, #24
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}
 8005790:	ffe1f7fd 	.word	0xffe1f7fd
 8005794:	ff1f0efe 	.word	0xff1f0efe

08005798 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80057a0:	2300      	movs	r3, #0
 80057a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d101      	bne.n	80057b2 <HAL_ADC_Start+0x1a>
 80057ae:	2302      	movs	r3, #2
 80057b0:	e098      	b.n	80058e4 <HAL_ADC_Start+0x14c>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2201      	movs	r2, #1
 80057b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 f9ca 	bl	8005b54 <ADC_Enable>
 80057c0:	4603      	mov	r3, r0
 80057c2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80057c4:	7bfb      	ldrb	r3, [r7, #15]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f040 8087 	bne.w	80058da <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057d4:	f023 0301 	bic.w	r3, r3, #1
 80057d8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a41      	ldr	r2, [pc, #260]	; (80058ec <HAL_ADC_Start+0x154>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d105      	bne.n	80057f6 <HAL_ADC_Start+0x5e>
 80057ea:	4b41      	ldr	r3, [pc, #260]	; (80058f0 <HAL_ADC_Start+0x158>)
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d115      	bne.n	8005822 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057fa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800580c:	2b00      	cmp	r3, #0
 800580e:	d026      	beq.n	800585e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005814:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005818:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005820:	e01d      	b.n	800585e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005826:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a2f      	ldr	r2, [pc, #188]	; (80058f0 <HAL_ADC_Start+0x158>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d004      	beq.n	8005842 <HAL_ADC_Start+0xaa>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a2b      	ldr	r2, [pc, #172]	; (80058ec <HAL_ADC_Start+0x154>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d10d      	bne.n	800585e <HAL_ADC_Start+0xc6>
 8005842:	4b2b      	ldr	r3, [pc, #172]	; (80058f0 <HAL_ADC_Start+0x158>)
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800584a:	2b00      	cmp	r3, #0
 800584c:	d007      	beq.n	800585e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005852:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005856:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005862:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005866:	2b00      	cmp	r3, #0
 8005868:	d006      	beq.n	8005878 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800586e:	f023 0206 	bic.w	r2, r3, #6
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	62da      	str	r2, [r3, #44]	; 0x2c
 8005876:	e002      	b.n	800587e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f06f 0202 	mvn.w	r2, #2
 800588e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800589a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800589e:	d113      	bne.n	80058c8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80058a4:	4a11      	ldr	r2, [pc, #68]	; (80058ec <HAL_ADC_Start+0x154>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d105      	bne.n	80058b6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80058aa:	4b11      	ldr	r3, [pc, #68]	; (80058f0 <HAL_ADC_Start+0x158>)
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d108      	bne.n	80058c8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	689a      	ldr	r2, [r3, #8]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80058c4:	609a      	str	r2, [r3, #8]
 80058c6:	e00c      	b.n	80058e2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	689a      	ldr	r2, [r3, #8]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80058d6:	609a      	str	r2, [r3, #8]
 80058d8:	e003      	b.n	80058e2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80058e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3710      	adds	r7, #16
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}
 80058ec:	40012800 	.word	0x40012800
 80058f0:	40012400 	.word	0x40012400

080058f4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b084      	sub	sp, #16
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80058fc:	2300      	movs	r3, #0
 80058fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005906:	2b01      	cmp	r3, #1
 8005908:	d101      	bne.n	800590e <HAL_ADC_Stop+0x1a>
 800590a:	2302      	movs	r3, #2
 800590c:	e01a      	b.n	8005944 <HAL_ADC_Stop+0x50>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2201      	movs	r2, #1
 8005912:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 f976 	bl	8005c08 <ADC_ConversionStop_Disable>
 800591c:	4603      	mov	r3, r0
 800591e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005920:	7bfb      	ldrb	r3, [r7, #15]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d109      	bne.n	800593a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800592a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800592e:	f023 0301 	bic.w	r3, r3, #1
 8005932:	f043 0201 	orr.w	r2, r3, #1
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005942:	7bfb      	ldrb	r3, [r7, #15]
}
 8005944:	4618      	mov	r0, r3
 8005946:	3710      	adds	r7, #16
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800595a:	4618      	mov	r0, r3
 800595c:	370c      	adds	r7, #12
 800595e:	46bd      	mov	sp, r7
 8005960:	bc80      	pop	{r7}
 8005962:	4770      	bx	lr

08005964 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8005964:	b480      	push	{r7}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800596e:	2300      	movs	r3, #0
 8005970:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8005972:	2300      	movs	r3, #0
 8005974:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800597c:	2b01      	cmp	r3, #1
 800597e:	d101      	bne.n	8005984 <HAL_ADC_ConfigChannel+0x20>
 8005980:	2302      	movs	r3, #2
 8005982:	e0dc      	b.n	8005b3e <HAL_ADC_ConfigChannel+0x1da>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	2b06      	cmp	r3, #6
 8005992:	d81c      	bhi.n	80059ce <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	685a      	ldr	r2, [r3, #4]
 800599e:	4613      	mov	r3, r2
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	4413      	add	r3, r2
 80059a4:	3b05      	subs	r3, #5
 80059a6:	221f      	movs	r2, #31
 80059a8:	fa02 f303 	lsl.w	r3, r2, r3
 80059ac:	43db      	mvns	r3, r3
 80059ae:	4019      	ands	r1, r3
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	6818      	ldr	r0, [r3, #0]
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	685a      	ldr	r2, [r3, #4]
 80059b8:	4613      	mov	r3, r2
 80059ba:	009b      	lsls	r3, r3, #2
 80059bc:	4413      	add	r3, r2
 80059be:	3b05      	subs	r3, #5
 80059c0:	fa00 f203 	lsl.w	r2, r0, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	430a      	orrs	r2, r1
 80059ca:	635a      	str	r2, [r3, #52]	; 0x34
 80059cc:	e03c      	b.n	8005a48 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	2b0c      	cmp	r3, #12
 80059d4:	d81c      	bhi.n	8005a10 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	685a      	ldr	r2, [r3, #4]
 80059e0:	4613      	mov	r3, r2
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	4413      	add	r3, r2
 80059e6:	3b23      	subs	r3, #35	; 0x23
 80059e8:	221f      	movs	r2, #31
 80059ea:	fa02 f303 	lsl.w	r3, r2, r3
 80059ee:	43db      	mvns	r3, r3
 80059f0:	4019      	ands	r1, r3
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	6818      	ldr	r0, [r3, #0]
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	685a      	ldr	r2, [r3, #4]
 80059fa:	4613      	mov	r3, r2
 80059fc:	009b      	lsls	r3, r3, #2
 80059fe:	4413      	add	r3, r2
 8005a00:	3b23      	subs	r3, #35	; 0x23
 8005a02:	fa00 f203 	lsl.w	r2, r0, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	430a      	orrs	r2, r1
 8005a0c:	631a      	str	r2, [r3, #48]	; 0x30
 8005a0e:	e01b      	b.n	8005a48 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	685a      	ldr	r2, [r3, #4]
 8005a1a:	4613      	mov	r3, r2
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	4413      	add	r3, r2
 8005a20:	3b41      	subs	r3, #65	; 0x41
 8005a22:	221f      	movs	r2, #31
 8005a24:	fa02 f303 	lsl.w	r3, r2, r3
 8005a28:	43db      	mvns	r3, r3
 8005a2a:	4019      	ands	r1, r3
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	6818      	ldr	r0, [r3, #0]
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	685a      	ldr	r2, [r3, #4]
 8005a34:	4613      	mov	r3, r2
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	4413      	add	r3, r2
 8005a3a:	3b41      	subs	r3, #65	; 0x41
 8005a3c:	fa00 f203 	lsl.w	r2, r0, r3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	430a      	orrs	r2, r1
 8005a46:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2b09      	cmp	r3, #9
 8005a4e:	d91c      	bls.n	8005a8a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	68d9      	ldr	r1, [r3, #12]
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	4613      	mov	r3, r2
 8005a5c:	005b      	lsls	r3, r3, #1
 8005a5e:	4413      	add	r3, r2
 8005a60:	3b1e      	subs	r3, #30
 8005a62:	2207      	movs	r2, #7
 8005a64:	fa02 f303 	lsl.w	r3, r2, r3
 8005a68:	43db      	mvns	r3, r3
 8005a6a:	4019      	ands	r1, r3
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	6898      	ldr	r0, [r3, #8]
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	4613      	mov	r3, r2
 8005a76:	005b      	lsls	r3, r3, #1
 8005a78:	4413      	add	r3, r2
 8005a7a:	3b1e      	subs	r3, #30
 8005a7c:	fa00 f203 	lsl.w	r2, r0, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	430a      	orrs	r2, r1
 8005a86:	60da      	str	r2, [r3, #12]
 8005a88:	e019      	b.n	8005abe <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	6919      	ldr	r1, [r3, #16]
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	4613      	mov	r3, r2
 8005a96:	005b      	lsls	r3, r3, #1
 8005a98:	4413      	add	r3, r2
 8005a9a:	2207      	movs	r2, #7
 8005a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa0:	43db      	mvns	r3, r3
 8005aa2:	4019      	ands	r1, r3
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	6898      	ldr	r0, [r3, #8]
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	4613      	mov	r3, r2
 8005aae:	005b      	lsls	r3, r3, #1
 8005ab0:	4413      	add	r3, r2
 8005ab2:	fa00 f203 	lsl.w	r2, r0, r3
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	430a      	orrs	r2, r1
 8005abc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	2b10      	cmp	r3, #16
 8005ac4:	d003      	beq.n	8005ace <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005aca:	2b11      	cmp	r3, #17
 8005acc:	d132      	bne.n	8005b34 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a1d      	ldr	r2, [pc, #116]	; (8005b48 <HAL_ADC_ConfigChannel+0x1e4>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d125      	bne.n	8005b24 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d126      	bne.n	8005b34 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	689a      	ldr	r2, [r3, #8]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005af4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	2b10      	cmp	r3, #16
 8005afc:	d11a      	bne.n	8005b34 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005afe:	4b13      	ldr	r3, [pc, #76]	; (8005b4c <HAL_ADC_ConfigChannel+0x1e8>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a13      	ldr	r2, [pc, #76]	; (8005b50 <HAL_ADC_ConfigChannel+0x1ec>)
 8005b04:	fba2 2303 	umull	r2, r3, r2, r3
 8005b08:	0c9a      	lsrs	r2, r3, #18
 8005b0a:	4613      	mov	r3, r2
 8005b0c:	009b      	lsls	r3, r3, #2
 8005b0e:	4413      	add	r3, r2
 8005b10:	005b      	lsls	r3, r3, #1
 8005b12:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005b14:	e002      	b.n	8005b1c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	3b01      	subs	r3, #1
 8005b1a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1f9      	bne.n	8005b16 <HAL_ADC_ConfigChannel+0x1b2>
 8005b22:	e007      	b.n	8005b34 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b28:	f043 0220 	orr.w	r2, r3, #32
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3714      	adds	r7, #20
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bc80      	pop	{r7}
 8005b46:	4770      	bx	lr
 8005b48:	40012400 	.word	0x40012400
 8005b4c:	200001d0 	.word	0x200001d0
 8005b50:	431bde83 	.word	0x431bde83

08005b54 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b084      	sub	sp, #16
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8005b60:	2300      	movs	r3, #0
 8005b62:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	f003 0301 	and.w	r3, r3, #1
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d040      	beq.n	8005bf4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	689a      	ldr	r2, [r3, #8]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f042 0201 	orr.w	r2, r2, #1
 8005b80:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005b82:	4b1f      	ldr	r3, [pc, #124]	; (8005c00 <ADC_Enable+0xac>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a1f      	ldr	r2, [pc, #124]	; (8005c04 <ADC_Enable+0xb0>)
 8005b88:	fba2 2303 	umull	r2, r3, r2, r3
 8005b8c:	0c9b      	lsrs	r3, r3, #18
 8005b8e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005b90:	e002      	b.n	8005b98 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	3b01      	subs	r3, #1
 8005b96:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d1f9      	bne.n	8005b92 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005b9e:	f7ff fd19 	bl	80055d4 <HAL_GetTick>
 8005ba2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005ba4:	e01f      	b.n	8005be6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005ba6:	f7ff fd15 	bl	80055d4 <HAL_GetTick>
 8005baa:	4602      	mov	r2, r0
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	1ad3      	subs	r3, r2, r3
 8005bb0:	2b02      	cmp	r3, #2
 8005bb2:	d918      	bls.n	8005be6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	f003 0301 	and.w	r3, r3, #1
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d011      	beq.n	8005be6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc6:	f043 0210 	orr.w	r2, r3, #16
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bd2:	f043 0201 	orr.w	r2, r3, #1
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e007      	b.n	8005bf6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	f003 0301 	and.w	r3, r3, #1
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d1d8      	bne.n	8005ba6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3710      	adds	r7, #16
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	200001d0 	.word	0x200001d0
 8005c04:	431bde83 	.word	0x431bde83

08005c08 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c10:	2300      	movs	r3, #0
 8005c12:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f003 0301 	and.w	r3, r3, #1
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d12e      	bne.n	8005c80 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	689a      	ldr	r2, [r3, #8]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f022 0201 	bic.w	r2, r2, #1
 8005c30:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005c32:	f7ff fccf 	bl	80055d4 <HAL_GetTick>
 8005c36:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005c38:	e01b      	b.n	8005c72 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005c3a:	f7ff fccb 	bl	80055d4 <HAL_GetTick>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d914      	bls.n	8005c72 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	f003 0301 	and.w	r3, r3, #1
 8005c52:	2b01      	cmp	r3, #1
 8005c54:	d10d      	bne.n	8005c72 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c5a:	f043 0210 	orr.w	r2, r3, #16
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c66:	f043 0201 	orr.w	r2, r3, #1
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e007      	b.n	8005c82 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	f003 0301 	and.w	r3, r3, #1
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d0dc      	beq.n	8005c3a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005c80:	2300      	movs	r3, #0
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3710      	adds	r7, #16
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
	...

08005c8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b085      	sub	sp, #20
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f003 0307 	and.w	r3, r3, #7
 8005c9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c9c:	4b0c      	ldr	r3, [pc, #48]	; (8005cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005ca2:	68ba      	ldr	r2, [r7, #8]
 8005ca4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005ca8:	4013      	ands	r3, r2
 8005caa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005cb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005cb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005cbe:	4a04      	ldr	r2, [pc, #16]	; (8005cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	60d3      	str	r3, [r2, #12]
}
 8005cc4:	bf00      	nop
 8005cc6:	3714      	adds	r7, #20
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bc80      	pop	{r7}
 8005ccc:	4770      	bx	lr
 8005cce:	bf00      	nop
 8005cd0:	e000ed00 	.word	0xe000ed00

08005cd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005cd8:	4b04      	ldr	r3, [pc, #16]	; (8005cec <__NVIC_GetPriorityGrouping+0x18>)
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	0a1b      	lsrs	r3, r3, #8
 8005cde:	f003 0307 	and.w	r3, r3, #7
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bc80      	pop	{r7}
 8005ce8:	4770      	bx	lr
 8005cea:	bf00      	nop
 8005cec:	e000ed00 	.word	0xe000ed00

08005cf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	db0b      	blt.n	8005d1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d02:	79fb      	ldrb	r3, [r7, #7]
 8005d04:	f003 021f 	and.w	r2, r3, #31
 8005d08:	4906      	ldr	r1, [pc, #24]	; (8005d24 <__NVIC_EnableIRQ+0x34>)
 8005d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d0e:	095b      	lsrs	r3, r3, #5
 8005d10:	2001      	movs	r0, #1
 8005d12:	fa00 f202 	lsl.w	r2, r0, r2
 8005d16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005d1a:	bf00      	nop
 8005d1c:	370c      	adds	r7, #12
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bc80      	pop	{r7}
 8005d22:	4770      	bx	lr
 8005d24:	e000e100 	.word	0xe000e100

08005d28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	4603      	mov	r3, r0
 8005d30:	6039      	str	r1, [r7, #0]
 8005d32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	db0a      	blt.n	8005d52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	b2da      	uxtb	r2, r3
 8005d40:	490c      	ldr	r1, [pc, #48]	; (8005d74 <__NVIC_SetPriority+0x4c>)
 8005d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d46:	0112      	lsls	r2, r2, #4
 8005d48:	b2d2      	uxtb	r2, r2
 8005d4a:	440b      	add	r3, r1
 8005d4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d50:	e00a      	b.n	8005d68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	b2da      	uxtb	r2, r3
 8005d56:	4908      	ldr	r1, [pc, #32]	; (8005d78 <__NVIC_SetPriority+0x50>)
 8005d58:	79fb      	ldrb	r3, [r7, #7]
 8005d5a:	f003 030f 	and.w	r3, r3, #15
 8005d5e:	3b04      	subs	r3, #4
 8005d60:	0112      	lsls	r2, r2, #4
 8005d62:	b2d2      	uxtb	r2, r2
 8005d64:	440b      	add	r3, r1
 8005d66:	761a      	strb	r2, [r3, #24]
}
 8005d68:	bf00      	nop
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bc80      	pop	{r7}
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	e000e100 	.word	0xe000e100
 8005d78:	e000ed00 	.word	0xe000ed00

08005d7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b089      	sub	sp, #36	; 0x24
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	60f8      	str	r0, [r7, #12]
 8005d84:	60b9      	str	r1, [r7, #8]
 8005d86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	f003 0307 	and.w	r3, r3, #7
 8005d8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	f1c3 0307 	rsb	r3, r3, #7
 8005d96:	2b04      	cmp	r3, #4
 8005d98:	bf28      	it	cs
 8005d9a:	2304      	movcs	r3, #4
 8005d9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	3304      	adds	r3, #4
 8005da2:	2b06      	cmp	r3, #6
 8005da4:	d902      	bls.n	8005dac <NVIC_EncodePriority+0x30>
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	3b03      	subs	r3, #3
 8005daa:	e000      	b.n	8005dae <NVIC_EncodePriority+0x32>
 8005dac:	2300      	movs	r3, #0
 8005dae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005db0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005db4:	69bb      	ldr	r3, [r7, #24]
 8005db6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dba:	43da      	mvns	r2, r3
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	401a      	ands	r2, r3
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005dc4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	fa01 f303 	lsl.w	r3, r1, r3
 8005dce:	43d9      	mvns	r1, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dd4:	4313      	orrs	r3, r2
         );
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3724      	adds	r7, #36	; 0x24
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bc80      	pop	{r7}
 8005dde:	4770      	bx	lr

08005de0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b082      	sub	sp, #8
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	3b01      	subs	r3, #1
 8005dec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005df0:	d301      	bcc.n	8005df6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005df2:	2301      	movs	r3, #1
 8005df4:	e00f      	b.n	8005e16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005df6:	4a0a      	ldr	r2, [pc, #40]	; (8005e20 <SysTick_Config+0x40>)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	3b01      	subs	r3, #1
 8005dfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005dfe:	210f      	movs	r1, #15
 8005e00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e04:	f7ff ff90 	bl	8005d28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e08:	4b05      	ldr	r3, [pc, #20]	; (8005e20 <SysTick_Config+0x40>)
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e0e:	4b04      	ldr	r3, [pc, #16]	; (8005e20 <SysTick_Config+0x40>)
 8005e10:	2207      	movs	r2, #7
 8005e12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e14:	2300      	movs	r3, #0
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3708      	adds	r7, #8
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}
 8005e1e:	bf00      	nop
 8005e20:	e000e010 	.word	0xe000e010

08005e24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f7ff ff2d 	bl	8005c8c <__NVIC_SetPriorityGrouping>
}
 8005e32:	bf00      	nop
 8005e34:	3708      	adds	r7, #8
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}

08005e3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005e3a:	b580      	push	{r7, lr}
 8005e3c:	b086      	sub	sp, #24
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	4603      	mov	r3, r0
 8005e42:	60b9      	str	r1, [r7, #8]
 8005e44:	607a      	str	r2, [r7, #4]
 8005e46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e4c:	f7ff ff42 	bl	8005cd4 <__NVIC_GetPriorityGrouping>
 8005e50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	68b9      	ldr	r1, [r7, #8]
 8005e56:	6978      	ldr	r0, [r7, #20]
 8005e58:	f7ff ff90 	bl	8005d7c <NVIC_EncodePriority>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e62:	4611      	mov	r1, r2
 8005e64:	4618      	mov	r0, r3
 8005e66:	f7ff ff5f 	bl	8005d28 <__NVIC_SetPriority>
}
 8005e6a:	bf00      	nop
 8005e6c:	3718      	adds	r7, #24
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}

08005e72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e72:	b580      	push	{r7, lr}
 8005e74:	b082      	sub	sp, #8
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	4603      	mov	r3, r0
 8005e7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e80:	4618      	mov	r0, r3
 8005e82:	f7ff ff35 	bl	8005cf0 <__NVIC_EnableIRQ>
}
 8005e86:	bf00      	nop
 8005e88:	3708      	adds	r7, #8
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}

08005e8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e8e:	b580      	push	{r7, lr}
 8005e90:	b082      	sub	sp, #8
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f7ff ffa2 	bl	8005de0 <SysTick_Config>
 8005e9c:	4603      	mov	r3, r0
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3708      	adds	r7, #8
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	b085      	sub	sp, #20
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d008      	beq.n	8005ece <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2204      	movs	r2, #4
 8005ec0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e020      	b.n	8005f10 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f022 020e 	bic.w	r2, r2, #14
 8005edc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f022 0201 	bic.w	r2, r2, #1
 8005eec:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ef6:	2101      	movs	r1, #1
 8005ef8:	fa01 f202 	lsl.w	r2, r1, r2
 8005efc:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2201      	movs	r2, #1
 8005f02:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8005f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3714      	adds	r7, #20
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bc80      	pop	{r7}
 8005f18:	4770      	bx	lr
	...

08005f1c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b084      	sub	sp, #16
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f24:	2300      	movs	r3, #0
 8005f26:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005f2e:	2b02      	cmp	r3, #2
 8005f30:	d005      	beq.n	8005f3e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2204      	movs	r2, #4
 8005f36:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	73fb      	strb	r3, [r7, #15]
 8005f3c:	e051      	b.n	8005fe2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f022 020e 	bic.w	r2, r2, #14
 8005f4c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f022 0201 	bic.w	r2, r2, #1
 8005f5c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a22      	ldr	r2, [pc, #136]	; (8005fec <HAL_DMA_Abort_IT+0xd0>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d029      	beq.n	8005fbc <HAL_DMA_Abort_IT+0xa0>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a20      	ldr	r2, [pc, #128]	; (8005ff0 <HAL_DMA_Abort_IT+0xd4>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d022      	beq.n	8005fb8 <HAL_DMA_Abort_IT+0x9c>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a1f      	ldr	r2, [pc, #124]	; (8005ff4 <HAL_DMA_Abort_IT+0xd8>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d01a      	beq.n	8005fb2 <HAL_DMA_Abort_IT+0x96>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a1d      	ldr	r2, [pc, #116]	; (8005ff8 <HAL_DMA_Abort_IT+0xdc>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d012      	beq.n	8005fac <HAL_DMA_Abort_IT+0x90>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a1c      	ldr	r2, [pc, #112]	; (8005ffc <HAL_DMA_Abort_IT+0xe0>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d00a      	beq.n	8005fa6 <HAL_DMA_Abort_IT+0x8a>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a1a      	ldr	r2, [pc, #104]	; (8006000 <HAL_DMA_Abort_IT+0xe4>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d102      	bne.n	8005fa0 <HAL_DMA_Abort_IT+0x84>
 8005f9a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005f9e:	e00e      	b.n	8005fbe <HAL_DMA_Abort_IT+0xa2>
 8005fa0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005fa4:	e00b      	b.n	8005fbe <HAL_DMA_Abort_IT+0xa2>
 8005fa6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005faa:	e008      	b.n	8005fbe <HAL_DMA_Abort_IT+0xa2>
 8005fac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005fb0:	e005      	b.n	8005fbe <HAL_DMA_Abort_IT+0xa2>
 8005fb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005fb6:	e002      	b.n	8005fbe <HAL_DMA_Abort_IT+0xa2>
 8005fb8:	2310      	movs	r3, #16
 8005fba:	e000      	b.n	8005fbe <HAL_DMA_Abort_IT+0xa2>
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	4a11      	ldr	r2, [pc, #68]	; (8006004 <HAL_DMA_Abort_IT+0xe8>)
 8005fc0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d003      	beq.n	8005fe2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	4798      	blx	r3
    } 
  }
  return status;
 8005fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3710      	adds	r7, #16
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	40020008 	.word	0x40020008
 8005ff0:	4002001c 	.word	0x4002001c
 8005ff4:	40020030 	.word	0x40020030
 8005ff8:	40020044 	.word	0x40020044
 8005ffc:	40020058 	.word	0x40020058
 8006000:	4002006c 	.word	0x4002006c
 8006004:	40020000 	.word	0x40020000

08006008 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006008:	b480      	push	{r7}
 800600a:	b08b      	sub	sp, #44	; 0x2c
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
 8006010:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006012:	2300      	movs	r3, #0
 8006014:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006016:	2300      	movs	r3, #0
 8006018:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800601a:	e169      	b.n	80062f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800601c:	2201      	movs	r2, #1
 800601e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006020:	fa02 f303 	lsl.w	r3, r2, r3
 8006024:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	69fa      	ldr	r2, [r7, #28]
 800602c:	4013      	ands	r3, r2
 800602e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006030:	69ba      	ldr	r2, [r7, #24]
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	429a      	cmp	r2, r3
 8006036:	f040 8158 	bne.w	80062ea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	4a9a      	ldr	r2, [pc, #616]	; (80062a8 <HAL_GPIO_Init+0x2a0>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d05e      	beq.n	8006102 <HAL_GPIO_Init+0xfa>
 8006044:	4a98      	ldr	r2, [pc, #608]	; (80062a8 <HAL_GPIO_Init+0x2a0>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d875      	bhi.n	8006136 <HAL_GPIO_Init+0x12e>
 800604a:	4a98      	ldr	r2, [pc, #608]	; (80062ac <HAL_GPIO_Init+0x2a4>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d058      	beq.n	8006102 <HAL_GPIO_Init+0xfa>
 8006050:	4a96      	ldr	r2, [pc, #600]	; (80062ac <HAL_GPIO_Init+0x2a4>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d86f      	bhi.n	8006136 <HAL_GPIO_Init+0x12e>
 8006056:	4a96      	ldr	r2, [pc, #600]	; (80062b0 <HAL_GPIO_Init+0x2a8>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d052      	beq.n	8006102 <HAL_GPIO_Init+0xfa>
 800605c:	4a94      	ldr	r2, [pc, #592]	; (80062b0 <HAL_GPIO_Init+0x2a8>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d869      	bhi.n	8006136 <HAL_GPIO_Init+0x12e>
 8006062:	4a94      	ldr	r2, [pc, #592]	; (80062b4 <HAL_GPIO_Init+0x2ac>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d04c      	beq.n	8006102 <HAL_GPIO_Init+0xfa>
 8006068:	4a92      	ldr	r2, [pc, #584]	; (80062b4 <HAL_GPIO_Init+0x2ac>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d863      	bhi.n	8006136 <HAL_GPIO_Init+0x12e>
 800606e:	4a92      	ldr	r2, [pc, #584]	; (80062b8 <HAL_GPIO_Init+0x2b0>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d046      	beq.n	8006102 <HAL_GPIO_Init+0xfa>
 8006074:	4a90      	ldr	r2, [pc, #576]	; (80062b8 <HAL_GPIO_Init+0x2b0>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d85d      	bhi.n	8006136 <HAL_GPIO_Init+0x12e>
 800607a:	2b12      	cmp	r3, #18
 800607c:	d82a      	bhi.n	80060d4 <HAL_GPIO_Init+0xcc>
 800607e:	2b12      	cmp	r3, #18
 8006080:	d859      	bhi.n	8006136 <HAL_GPIO_Init+0x12e>
 8006082:	a201      	add	r2, pc, #4	; (adr r2, 8006088 <HAL_GPIO_Init+0x80>)
 8006084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006088:	08006103 	.word	0x08006103
 800608c:	080060dd 	.word	0x080060dd
 8006090:	080060ef 	.word	0x080060ef
 8006094:	08006131 	.word	0x08006131
 8006098:	08006137 	.word	0x08006137
 800609c:	08006137 	.word	0x08006137
 80060a0:	08006137 	.word	0x08006137
 80060a4:	08006137 	.word	0x08006137
 80060a8:	08006137 	.word	0x08006137
 80060ac:	08006137 	.word	0x08006137
 80060b0:	08006137 	.word	0x08006137
 80060b4:	08006137 	.word	0x08006137
 80060b8:	08006137 	.word	0x08006137
 80060bc:	08006137 	.word	0x08006137
 80060c0:	08006137 	.word	0x08006137
 80060c4:	08006137 	.word	0x08006137
 80060c8:	08006137 	.word	0x08006137
 80060cc:	080060e5 	.word	0x080060e5
 80060d0:	080060f9 	.word	0x080060f9
 80060d4:	4a79      	ldr	r2, [pc, #484]	; (80062bc <HAL_GPIO_Init+0x2b4>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d013      	beq.n	8006102 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80060da:	e02c      	b.n	8006136 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	623b      	str	r3, [r7, #32]
          break;
 80060e2:	e029      	b.n	8006138 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	68db      	ldr	r3, [r3, #12]
 80060e8:	3304      	adds	r3, #4
 80060ea:	623b      	str	r3, [r7, #32]
          break;
 80060ec:	e024      	b.n	8006138 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	68db      	ldr	r3, [r3, #12]
 80060f2:	3308      	adds	r3, #8
 80060f4:	623b      	str	r3, [r7, #32]
          break;
 80060f6:	e01f      	b.n	8006138 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	68db      	ldr	r3, [r3, #12]
 80060fc:	330c      	adds	r3, #12
 80060fe:	623b      	str	r3, [r7, #32]
          break;
 8006100:	e01a      	b.n	8006138 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d102      	bne.n	8006110 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800610a:	2304      	movs	r3, #4
 800610c:	623b      	str	r3, [r7, #32]
          break;
 800610e:	e013      	b.n	8006138 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	2b01      	cmp	r3, #1
 8006116:	d105      	bne.n	8006124 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006118:	2308      	movs	r3, #8
 800611a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	69fa      	ldr	r2, [r7, #28]
 8006120:	611a      	str	r2, [r3, #16]
          break;
 8006122:	e009      	b.n	8006138 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006124:	2308      	movs	r3, #8
 8006126:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	69fa      	ldr	r2, [r7, #28]
 800612c:	615a      	str	r2, [r3, #20]
          break;
 800612e:	e003      	b.n	8006138 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006130:	2300      	movs	r3, #0
 8006132:	623b      	str	r3, [r7, #32]
          break;
 8006134:	e000      	b.n	8006138 <HAL_GPIO_Init+0x130>
          break;
 8006136:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006138:	69bb      	ldr	r3, [r7, #24]
 800613a:	2bff      	cmp	r3, #255	; 0xff
 800613c:	d801      	bhi.n	8006142 <HAL_GPIO_Init+0x13a>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	e001      	b.n	8006146 <HAL_GPIO_Init+0x13e>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	3304      	adds	r3, #4
 8006146:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	2bff      	cmp	r3, #255	; 0xff
 800614c:	d802      	bhi.n	8006154 <HAL_GPIO_Init+0x14c>
 800614e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006150:	009b      	lsls	r3, r3, #2
 8006152:	e002      	b.n	800615a <HAL_GPIO_Init+0x152>
 8006154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006156:	3b08      	subs	r3, #8
 8006158:	009b      	lsls	r3, r3, #2
 800615a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	210f      	movs	r1, #15
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	fa01 f303 	lsl.w	r3, r1, r3
 8006168:	43db      	mvns	r3, r3
 800616a:	401a      	ands	r2, r3
 800616c:	6a39      	ldr	r1, [r7, #32]
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	fa01 f303 	lsl.w	r3, r1, r3
 8006174:	431a      	orrs	r2, r3
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006182:	2b00      	cmp	r3, #0
 8006184:	f000 80b1 	beq.w	80062ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006188:	4b4d      	ldr	r3, [pc, #308]	; (80062c0 <HAL_GPIO_Init+0x2b8>)
 800618a:	699b      	ldr	r3, [r3, #24]
 800618c:	4a4c      	ldr	r2, [pc, #304]	; (80062c0 <HAL_GPIO_Init+0x2b8>)
 800618e:	f043 0301 	orr.w	r3, r3, #1
 8006192:	6193      	str	r3, [r2, #24]
 8006194:	4b4a      	ldr	r3, [pc, #296]	; (80062c0 <HAL_GPIO_Init+0x2b8>)
 8006196:	699b      	ldr	r3, [r3, #24]
 8006198:	f003 0301 	and.w	r3, r3, #1
 800619c:	60bb      	str	r3, [r7, #8]
 800619e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80061a0:	4a48      	ldr	r2, [pc, #288]	; (80062c4 <HAL_GPIO_Init+0x2bc>)
 80061a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a4:	089b      	lsrs	r3, r3, #2
 80061a6:	3302      	adds	r3, #2
 80061a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061ac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80061ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b0:	f003 0303 	and.w	r3, r3, #3
 80061b4:	009b      	lsls	r3, r3, #2
 80061b6:	220f      	movs	r2, #15
 80061b8:	fa02 f303 	lsl.w	r3, r2, r3
 80061bc:	43db      	mvns	r3, r3
 80061be:	68fa      	ldr	r2, [r7, #12]
 80061c0:	4013      	ands	r3, r2
 80061c2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	4a40      	ldr	r2, [pc, #256]	; (80062c8 <HAL_GPIO_Init+0x2c0>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d013      	beq.n	80061f4 <HAL_GPIO_Init+0x1ec>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a3f      	ldr	r2, [pc, #252]	; (80062cc <HAL_GPIO_Init+0x2c4>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d00d      	beq.n	80061f0 <HAL_GPIO_Init+0x1e8>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	4a3e      	ldr	r2, [pc, #248]	; (80062d0 <HAL_GPIO_Init+0x2c8>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d007      	beq.n	80061ec <HAL_GPIO_Init+0x1e4>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4a3d      	ldr	r2, [pc, #244]	; (80062d4 <HAL_GPIO_Init+0x2cc>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d101      	bne.n	80061e8 <HAL_GPIO_Init+0x1e0>
 80061e4:	2303      	movs	r3, #3
 80061e6:	e006      	b.n	80061f6 <HAL_GPIO_Init+0x1ee>
 80061e8:	2304      	movs	r3, #4
 80061ea:	e004      	b.n	80061f6 <HAL_GPIO_Init+0x1ee>
 80061ec:	2302      	movs	r3, #2
 80061ee:	e002      	b.n	80061f6 <HAL_GPIO_Init+0x1ee>
 80061f0:	2301      	movs	r3, #1
 80061f2:	e000      	b.n	80061f6 <HAL_GPIO_Init+0x1ee>
 80061f4:	2300      	movs	r3, #0
 80061f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061f8:	f002 0203 	and.w	r2, r2, #3
 80061fc:	0092      	lsls	r2, r2, #2
 80061fe:	4093      	lsls	r3, r2
 8006200:	68fa      	ldr	r2, [r7, #12]
 8006202:	4313      	orrs	r3, r2
 8006204:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006206:	492f      	ldr	r1, [pc, #188]	; (80062c4 <HAL_GPIO_Init+0x2bc>)
 8006208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620a:	089b      	lsrs	r3, r3, #2
 800620c:	3302      	adds	r3, #2
 800620e:	68fa      	ldr	r2, [r7, #12]
 8006210:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800621c:	2b00      	cmp	r3, #0
 800621e:	d006      	beq.n	800622e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006220:	4b2d      	ldr	r3, [pc, #180]	; (80062d8 <HAL_GPIO_Init+0x2d0>)
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	492c      	ldr	r1, [pc, #176]	; (80062d8 <HAL_GPIO_Init+0x2d0>)
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	4313      	orrs	r3, r2
 800622a:	600b      	str	r3, [r1, #0]
 800622c:	e006      	b.n	800623c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800622e:	4b2a      	ldr	r3, [pc, #168]	; (80062d8 <HAL_GPIO_Init+0x2d0>)
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	69bb      	ldr	r3, [r7, #24]
 8006234:	43db      	mvns	r3, r3
 8006236:	4928      	ldr	r1, [pc, #160]	; (80062d8 <HAL_GPIO_Init+0x2d0>)
 8006238:	4013      	ands	r3, r2
 800623a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006244:	2b00      	cmp	r3, #0
 8006246:	d006      	beq.n	8006256 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006248:	4b23      	ldr	r3, [pc, #140]	; (80062d8 <HAL_GPIO_Init+0x2d0>)
 800624a:	685a      	ldr	r2, [r3, #4]
 800624c:	4922      	ldr	r1, [pc, #136]	; (80062d8 <HAL_GPIO_Init+0x2d0>)
 800624e:	69bb      	ldr	r3, [r7, #24]
 8006250:	4313      	orrs	r3, r2
 8006252:	604b      	str	r3, [r1, #4]
 8006254:	e006      	b.n	8006264 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006256:	4b20      	ldr	r3, [pc, #128]	; (80062d8 <HAL_GPIO_Init+0x2d0>)
 8006258:	685a      	ldr	r2, [r3, #4]
 800625a:	69bb      	ldr	r3, [r7, #24]
 800625c:	43db      	mvns	r3, r3
 800625e:	491e      	ldr	r1, [pc, #120]	; (80062d8 <HAL_GPIO_Init+0x2d0>)
 8006260:	4013      	ands	r3, r2
 8006262:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800626c:	2b00      	cmp	r3, #0
 800626e:	d006      	beq.n	800627e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006270:	4b19      	ldr	r3, [pc, #100]	; (80062d8 <HAL_GPIO_Init+0x2d0>)
 8006272:	689a      	ldr	r2, [r3, #8]
 8006274:	4918      	ldr	r1, [pc, #96]	; (80062d8 <HAL_GPIO_Init+0x2d0>)
 8006276:	69bb      	ldr	r3, [r7, #24]
 8006278:	4313      	orrs	r3, r2
 800627a:	608b      	str	r3, [r1, #8]
 800627c:	e006      	b.n	800628c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800627e:	4b16      	ldr	r3, [pc, #88]	; (80062d8 <HAL_GPIO_Init+0x2d0>)
 8006280:	689a      	ldr	r2, [r3, #8]
 8006282:	69bb      	ldr	r3, [r7, #24]
 8006284:	43db      	mvns	r3, r3
 8006286:	4914      	ldr	r1, [pc, #80]	; (80062d8 <HAL_GPIO_Init+0x2d0>)
 8006288:	4013      	ands	r3, r2
 800628a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006294:	2b00      	cmp	r3, #0
 8006296:	d021      	beq.n	80062dc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006298:	4b0f      	ldr	r3, [pc, #60]	; (80062d8 <HAL_GPIO_Init+0x2d0>)
 800629a:	68da      	ldr	r2, [r3, #12]
 800629c:	490e      	ldr	r1, [pc, #56]	; (80062d8 <HAL_GPIO_Init+0x2d0>)
 800629e:	69bb      	ldr	r3, [r7, #24]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	60cb      	str	r3, [r1, #12]
 80062a4:	e021      	b.n	80062ea <HAL_GPIO_Init+0x2e2>
 80062a6:	bf00      	nop
 80062a8:	10320000 	.word	0x10320000
 80062ac:	10310000 	.word	0x10310000
 80062b0:	10220000 	.word	0x10220000
 80062b4:	10210000 	.word	0x10210000
 80062b8:	10120000 	.word	0x10120000
 80062bc:	10110000 	.word	0x10110000
 80062c0:	40021000 	.word	0x40021000
 80062c4:	40010000 	.word	0x40010000
 80062c8:	40010800 	.word	0x40010800
 80062cc:	40010c00 	.word	0x40010c00
 80062d0:	40011000 	.word	0x40011000
 80062d4:	40011400 	.word	0x40011400
 80062d8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80062dc:	4b0b      	ldr	r3, [pc, #44]	; (800630c <HAL_GPIO_Init+0x304>)
 80062de:	68da      	ldr	r2, [r3, #12]
 80062e0:	69bb      	ldr	r3, [r7, #24]
 80062e2:	43db      	mvns	r3, r3
 80062e4:	4909      	ldr	r1, [pc, #36]	; (800630c <HAL_GPIO_Init+0x304>)
 80062e6:	4013      	ands	r3, r2
 80062e8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80062ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ec:	3301      	adds	r3, #1
 80062ee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f6:	fa22 f303 	lsr.w	r3, r2, r3
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	f47f ae8e 	bne.w	800601c <HAL_GPIO_Init+0x14>
  }
}
 8006300:	bf00      	nop
 8006302:	bf00      	nop
 8006304:	372c      	adds	r7, #44	; 0x2c
 8006306:	46bd      	mov	sp, r7
 8006308:	bc80      	pop	{r7}
 800630a:	4770      	bx	lr
 800630c:	40010400 	.word	0x40010400

08006310 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006310:	b480      	push	{r7}
 8006312:	b085      	sub	sp, #20
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	460b      	mov	r3, r1
 800631a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	689a      	ldr	r2, [r3, #8]
 8006320:	887b      	ldrh	r3, [r7, #2]
 8006322:	4013      	ands	r3, r2
 8006324:	2b00      	cmp	r3, #0
 8006326:	d002      	beq.n	800632e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006328:	2301      	movs	r3, #1
 800632a:	73fb      	strb	r3, [r7, #15]
 800632c:	e001      	b.n	8006332 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800632e:	2300      	movs	r3, #0
 8006330:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006332:	7bfb      	ldrb	r3, [r7, #15]
}
 8006334:	4618      	mov	r0, r3
 8006336:	3714      	adds	r7, #20
 8006338:	46bd      	mov	sp, r7
 800633a:	bc80      	pop	{r7}
 800633c:	4770      	bx	lr

0800633e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800633e:	b480      	push	{r7}
 8006340:	b083      	sub	sp, #12
 8006342:	af00      	add	r7, sp, #0
 8006344:	6078      	str	r0, [r7, #4]
 8006346:	460b      	mov	r3, r1
 8006348:	807b      	strh	r3, [r7, #2]
 800634a:	4613      	mov	r3, r2
 800634c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800634e:	787b      	ldrb	r3, [r7, #1]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d003      	beq.n	800635c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006354:	887a      	ldrh	r2, [r7, #2]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800635a:	e003      	b.n	8006364 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800635c:	887b      	ldrh	r3, [r7, #2]
 800635e:	041a      	lsls	r2, r3, #16
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	611a      	str	r2, [r3, #16]
}
 8006364:	bf00      	nop
 8006366:	370c      	adds	r7, #12
 8006368:	46bd      	mov	sp, r7
 800636a:	bc80      	pop	{r7}
 800636c:	4770      	bx	lr
	...

08006370 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b084      	sub	sp, #16
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d101      	bne.n	8006382 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	e12b      	b.n	80065da <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b00      	cmp	r3, #0
 800638c:	d106      	bne.n	800639c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f7fc fb54 	bl	8002a44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2224      	movs	r2, #36	; 0x24
 80063a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f022 0201 	bic.w	r2, r2, #1
 80063b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80063c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80063d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80063d4:	f000 fce4 	bl	8006da0 <HAL_RCC_GetPCLK1Freq>
 80063d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	4a81      	ldr	r2, [pc, #516]	; (80065e4 <HAL_I2C_Init+0x274>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d807      	bhi.n	80063f4 <HAL_I2C_Init+0x84>
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	4a80      	ldr	r2, [pc, #512]	; (80065e8 <HAL_I2C_Init+0x278>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	bf94      	ite	ls
 80063ec:	2301      	movls	r3, #1
 80063ee:	2300      	movhi	r3, #0
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	e006      	b.n	8006402 <HAL_I2C_Init+0x92>
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	4a7d      	ldr	r2, [pc, #500]	; (80065ec <HAL_I2C_Init+0x27c>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	bf94      	ite	ls
 80063fc:	2301      	movls	r3, #1
 80063fe:	2300      	movhi	r3, #0
 8006400:	b2db      	uxtb	r3, r3
 8006402:	2b00      	cmp	r3, #0
 8006404:	d001      	beq.n	800640a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e0e7      	b.n	80065da <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	4a78      	ldr	r2, [pc, #480]	; (80065f0 <HAL_I2C_Init+0x280>)
 800640e:	fba2 2303 	umull	r2, r3, r2, r3
 8006412:	0c9b      	lsrs	r3, r3, #18
 8006414:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	68ba      	ldr	r2, [r7, #8]
 8006426:	430a      	orrs	r2, r1
 8006428:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	6a1b      	ldr	r3, [r3, #32]
 8006430:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	4a6a      	ldr	r2, [pc, #424]	; (80065e4 <HAL_I2C_Init+0x274>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d802      	bhi.n	8006444 <HAL_I2C_Init+0xd4>
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	3301      	adds	r3, #1
 8006442:	e009      	b.n	8006458 <HAL_I2C_Init+0xe8>
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800644a:	fb02 f303 	mul.w	r3, r2, r3
 800644e:	4a69      	ldr	r2, [pc, #420]	; (80065f4 <HAL_I2C_Init+0x284>)
 8006450:	fba2 2303 	umull	r2, r3, r2, r3
 8006454:	099b      	lsrs	r3, r3, #6
 8006456:	3301      	adds	r3, #1
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	6812      	ldr	r2, [r2, #0]
 800645c:	430b      	orrs	r3, r1
 800645e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	69db      	ldr	r3, [r3, #28]
 8006466:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800646a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	495c      	ldr	r1, [pc, #368]	; (80065e4 <HAL_I2C_Init+0x274>)
 8006474:	428b      	cmp	r3, r1
 8006476:	d819      	bhi.n	80064ac <HAL_I2C_Init+0x13c>
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	1e59      	subs	r1, r3, #1
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	005b      	lsls	r3, r3, #1
 8006482:	fbb1 f3f3 	udiv	r3, r1, r3
 8006486:	1c59      	adds	r1, r3, #1
 8006488:	f640 73fc 	movw	r3, #4092	; 0xffc
 800648c:	400b      	ands	r3, r1
 800648e:	2b00      	cmp	r3, #0
 8006490:	d00a      	beq.n	80064a8 <HAL_I2C_Init+0x138>
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	1e59      	subs	r1, r3, #1
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	005b      	lsls	r3, r3, #1
 800649c:	fbb1 f3f3 	udiv	r3, r1, r3
 80064a0:	3301      	adds	r3, #1
 80064a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064a6:	e051      	b.n	800654c <HAL_I2C_Init+0x1dc>
 80064a8:	2304      	movs	r3, #4
 80064aa:	e04f      	b.n	800654c <HAL_I2C_Init+0x1dc>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d111      	bne.n	80064d8 <HAL_I2C_Init+0x168>
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	1e58      	subs	r0, r3, #1
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6859      	ldr	r1, [r3, #4]
 80064bc:	460b      	mov	r3, r1
 80064be:	005b      	lsls	r3, r3, #1
 80064c0:	440b      	add	r3, r1
 80064c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80064c6:	3301      	adds	r3, #1
 80064c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	bf0c      	ite	eq
 80064d0:	2301      	moveq	r3, #1
 80064d2:	2300      	movne	r3, #0
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	e012      	b.n	80064fe <HAL_I2C_Init+0x18e>
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	1e58      	subs	r0, r3, #1
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6859      	ldr	r1, [r3, #4]
 80064e0:	460b      	mov	r3, r1
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	440b      	add	r3, r1
 80064e6:	0099      	lsls	r1, r3, #2
 80064e8:	440b      	add	r3, r1
 80064ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80064ee:	3301      	adds	r3, #1
 80064f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	bf0c      	ite	eq
 80064f8:	2301      	moveq	r3, #1
 80064fa:	2300      	movne	r3, #0
 80064fc:	b2db      	uxtb	r3, r3
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d001      	beq.n	8006506 <HAL_I2C_Init+0x196>
 8006502:	2301      	movs	r3, #1
 8006504:	e022      	b.n	800654c <HAL_I2C_Init+0x1dc>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d10e      	bne.n	800652c <HAL_I2C_Init+0x1bc>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	1e58      	subs	r0, r3, #1
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6859      	ldr	r1, [r3, #4]
 8006516:	460b      	mov	r3, r1
 8006518:	005b      	lsls	r3, r3, #1
 800651a:	440b      	add	r3, r1
 800651c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006520:	3301      	adds	r3, #1
 8006522:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006526:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800652a:	e00f      	b.n	800654c <HAL_I2C_Init+0x1dc>
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	1e58      	subs	r0, r3, #1
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6859      	ldr	r1, [r3, #4]
 8006534:	460b      	mov	r3, r1
 8006536:	009b      	lsls	r3, r3, #2
 8006538:	440b      	add	r3, r1
 800653a:	0099      	lsls	r1, r3, #2
 800653c:	440b      	add	r3, r1
 800653e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006542:	3301      	adds	r3, #1
 8006544:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006548:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800654c:	6879      	ldr	r1, [r7, #4]
 800654e:	6809      	ldr	r1, [r1, #0]
 8006550:	4313      	orrs	r3, r2
 8006552:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	69da      	ldr	r2, [r3, #28]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a1b      	ldr	r3, [r3, #32]
 8006566:	431a      	orrs	r2, r3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	430a      	orrs	r2, r1
 800656e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800657a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800657e:	687a      	ldr	r2, [r7, #4]
 8006580:	6911      	ldr	r1, [r2, #16]
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	68d2      	ldr	r2, [r2, #12]
 8006586:	4311      	orrs	r1, r2
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	6812      	ldr	r2, [r2, #0]
 800658c:	430b      	orrs	r3, r1
 800658e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	695a      	ldr	r2, [r3, #20]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	699b      	ldr	r3, [r3, #24]
 80065a2:	431a      	orrs	r2, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	430a      	orrs	r2, r1
 80065aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f042 0201 	orr.w	r2, r2, #1
 80065ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2220      	movs	r2, #32
 80065c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3710      	adds	r7, #16
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	000186a0 	.word	0x000186a0
 80065e8:	001e847f 	.word	0x001e847f
 80065ec:	003d08ff 	.word	0x003d08ff
 80065f0:	431bde83 	.word	0x431bde83
 80065f4:	10624dd3 	.word	0x10624dd3

080065f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b086      	sub	sp, #24
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d101      	bne.n	800660a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	e272      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f003 0301 	and.w	r3, r3, #1
 8006612:	2b00      	cmp	r3, #0
 8006614:	f000 8087 	beq.w	8006726 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006618:	4b92      	ldr	r3, [pc, #584]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	f003 030c 	and.w	r3, r3, #12
 8006620:	2b04      	cmp	r3, #4
 8006622:	d00c      	beq.n	800663e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006624:	4b8f      	ldr	r3, [pc, #572]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	f003 030c 	and.w	r3, r3, #12
 800662c:	2b08      	cmp	r3, #8
 800662e:	d112      	bne.n	8006656 <HAL_RCC_OscConfig+0x5e>
 8006630:	4b8c      	ldr	r3, [pc, #560]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006638:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800663c:	d10b      	bne.n	8006656 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800663e:	4b89      	ldr	r3, [pc, #548]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006646:	2b00      	cmp	r3, #0
 8006648:	d06c      	beq.n	8006724 <HAL_RCC_OscConfig+0x12c>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d168      	bne.n	8006724 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	e24c      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800665e:	d106      	bne.n	800666e <HAL_RCC_OscConfig+0x76>
 8006660:	4b80      	ldr	r3, [pc, #512]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a7f      	ldr	r2, [pc, #508]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 8006666:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800666a:	6013      	str	r3, [r2, #0]
 800666c:	e02e      	b.n	80066cc <HAL_RCC_OscConfig+0xd4>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d10c      	bne.n	8006690 <HAL_RCC_OscConfig+0x98>
 8006676:	4b7b      	ldr	r3, [pc, #492]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a7a      	ldr	r2, [pc, #488]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 800667c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006680:	6013      	str	r3, [r2, #0]
 8006682:	4b78      	ldr	r3, [pc, #480]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a77      	ldr	r2, [pc, #476]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 8006688:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800668c:	6013      	str	r3, [r2, #0]
 800668e:	e01d      	b.n	80066cc <HAL_RCC_OscConfig+0xd4>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006698:	d10c      	bne.n	80066b4 <HAL_RCC_OscConfig+0xbc>
 800669a:	4b72      	ldr	r3, [pc, #456]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a71      	ldr	r2, [pc, #452]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 80066a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80066a4:	6013      	str	r3, [r2, #0]
 80066a6:	4b6f      	ldr	r3, [pc, #444]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a6e      	ldr	r2, [pc, #440]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 80066ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066b0:	6013      	str	r3, [r2, #0]
 80066b2:	e00b      	b.n	80066cc <HAL_RCC_OscConfig+0xd4>
 80066b4:	4b6b      	ldr	r3, [pc, #428]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a6a      	ldr	r2, [pc, #424]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 80066ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066be:	6013      	str	r3, [r2, #0]
 80066c0:	4b68      	ldr	r3, [pc, #416]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a67      	ldr	r2, [pc, #412]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 80066c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80066ca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d013      	beq.n	80066fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066d4:	f7fe ff7e 	bl	80055d4 <HAL_GetTick>
 80066d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066da:	e008      	b.n	80066ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066dc:	f7fe ff7a 	bl	80055d4 <HAL_GetTick>
 80066e0:	4602      	mov	r2, r0
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	1ad3      	subs	r3, r2, r3
 80066e6:	2b64      	cmp	r3, #100	; 0x64
 80066e8:	d901      	bls.n	80066ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80066ea:	2303      	movs	r3, #3
 80066ec:	e200      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066ee:	4b5d      	ldr	r3, [pc, #372]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d0f0      	beq.n	80066dc <HAL_RCC_OscConfig+0xe4>
 80066fa:	e014      	b.n	8006726 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066fc:	f7fe ff6a 	bl	80055d4 <HAL_GetTick>
 8006700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006702:	e008      	b.n	8006716 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006704:	f7fe ff66 	bl	80055d4 <HAL_GetTick>
 8006708:	4602      	mov	r2, r0
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	1ad3      	subs	r3, r2, r3
 800670e:	2b64      	cmp	r3, #100	; 0x64
 8006710:	d901      	bls.n	8006716 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006712:	2303      	movs	r3, #3
 8006714:	e1ec      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006716:	4b53      	ldr	r3, [pc, #332]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800671e:	2b00      	cmp	r3, #0
 8006720:	d1f0      	bne.n	8006704 <HAL_RCC_OscConfig+0x10c>
 8006722:	e000      	b.n	8006726 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006724:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 0302 	and.w	r3, r3, #2
 800672e:	2b00      	cmp	r3, #0
 8006730:	d063      	beq.n	80067fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006732:	4b4c      	ldr	r3, [pc, #304]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	f003 030c 	and.w	r3, r3, #12
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00b      	beq.n	8006756 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800673e:	4b49      	ldr	r3, [pc, #292]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	f003 030c 	and.w	r3, r3, #12
 8006746:	2b08      	cmp	r3, #8
 8006748:	d11c      	bne.n	8006784 <HAL_RCC_OscConfig+0x18c>
 800674a:	4b46      	ldr	r3, [pc, #280]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006752:	2b00      	cmp	r3, #0
 8006754:	d116      	bne.n	8006784 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006756:	4b43      	ldr	r3, [pc, #268]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f003 0302 	and.w	r3, r3, #2
 800675e:	2b00      	cmp	r3, #0
 8006760:	d005      	beq.n	800676e <HAL_RCC_OscConfig+0x176>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	691b      	ldr	r3, [r3, #16]
 8006766:	2b01      	cmp	r3, #1
 8006768:	d001      	beq.n	800676e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	e1c0      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800676e:	4b3d      	ldr	r3, [pc, #244]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	00db      	lsls	r3, r3, #3
 800677c:	4939      	ldr	r1, [pc, #228]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 800677e:	4313      	orrs	r3, r2
 8006780:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006782:	e03a      	b.n	80067fa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	691b      	ldr	r3, [r3, #16]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d020      	beq.n	80067ce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800678c:	4b36      	ldr	r3, [pc, #216]	; (8006868 <HAL_RCC_OscConfig+0x270>)
 800678e:	2201      	movs	r2, #1
 8006790:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006792:	f7fe ff1f 	bl	80055d4 <HAL_GetTick>
 8006796:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006798:	e008      	b.n	80067ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800679a:	f7fe ff1b 	bl	80055d4 <HAL_GetTick>
 800679e:	4602      	mov	r2, r0
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	1ad3      	subs	r3, r2, r3
 80067a4:	2b02      	cmp	r3, #2
 80067a6:	d901      	bls.n	80067ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80067a8:	2303      	movs	r3, #3
 80067aa:	e1a1      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067ac:	4b2d      	ldr	r3, [pc, #180]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 0302 	and.w	r3, r3, #2
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d0f0      	beq.n	800679a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067b8:	4b2a      	ldr	r3, [pc, #168]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	695b      	ldr	r3, [r3, #20]
 80067c4:	00db      	lsls	r3, r3, #3
 80067c6:	4927      	ldr	r1, [pc, #156]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 80067c8:	4313      	orrs	r3, r2
 80067ca:	600b      	str	r3, [r1, #0]
 80067cc:	e015      	b.n	80067fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067ce:	4b26      	ldr	r3, [pc, #152]	; (8006868 <HAL_RCC_OscConfig+0x270>)
 80067d0:	2200      	movs	r2, #0
 80067d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067d4:	f7fe fefe 	bl	80055d4 <HAL_GetTick>
 80067d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067da:	e008      	b.n	80067ee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067dc:	f7fe fefa 	bl	80055d4 <HAL_GetTick>
 80067e0:	4602      	mov	r2, r0
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	1ad3      	subs	r3, r2, r3
 80067e6:	2b02      	cmp	r3, #2
 80067e8:	d901      	bls.n	80067ee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80067ea:	2303      	movs	r3, #3
 80067ec:	e180      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067ee:	4b1d      	ldr	r3, [pc, #116]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0302 	and.w	r3, r3, #2
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d1f0      	bne.n	80067dc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 0308 	and.w	r3, r3, #8
 8006802:	2b00      	cmp	r3, #0
 8006804:	d03a      	beq.n	800687c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	699b      	ldr	r3, [r3, #24]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d019      	beq.n	8006842 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800680e:	4b17      	ldr	r3, [pc, #92]	; (800686c <HAL_RCC_OscConfig+0x274>)
 8006810:	2201      	movs	r2, #1
 8006812:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006814:	f7fe fede 	bl	80055d4 <HAL_GetTick>
 8006818:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800681a:	e008      	b.n	800682e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800681c:	f7fe feda 	bl	80055d4 <HAL_GetTick>
 8006820:	4602      	mov	r2, r0
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	1ad3      	subs	r3, r2, r3
 8006826:	2b02      	cmp	r3, #2
 8006828:	d901      	bls.n	800682e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800682a:	2303      	movs	r3, #3
 800682c:	e160      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800682e:	4b0d      	ldr	r3, [pc, #52]	; (8006864 <HAL_RCC_OscConfig+0x26c>)
 8006830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006832:	f003 0302 	and.w	r3, r3, #2
 8006836:	2b00      	cmp	r3, #0
 8006838:	d0f0      	beq.n	800681c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800683a:	2001      	movs	r0, #1
 800683c:	f000 fad8 	bl	8006df0 <RCC_Delay>
 8006840:	e01c      	b.n	800687c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006842:	4b0a      	ldr	r3, [pc, #40]	; (800686c <HAL_RCC_OscConfig+0x274>)
 8006844:	2200      	movs	r2, #0
 8006846:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006848:	f7fe fec4 	bl	80055d4 <HAL_GetTick>
 800684c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800684e:	e00f      	b.n	8006870 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006850:	f7fe fec0 	bl	80055d4 <HAL_GetTick>
 8006854:	4602      	mov	r2, r0
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	1ad3      	subs	r3, r2, r3
 800685a:	2b02      	cmp	r3, #2
 800685c:	d908      	bls.n	8006870 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800685e:	2303      	movs	r3, #3
 8006860:	e146      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
 8006862:	bf00      	nop
 8006864:	40021000 	.word	0x40021000
 8006868:	42420000 	.word	0x42420000
 800686c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006870:	4b92      	ldr	r3, [pc, #584]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006874:	f003 0302 	and.w	r3, r3, #2
 8006878:	2b00      	cmp	r3, #0
 800687a:	d1e9      	bne.n	8006850 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f003 0304 	and.w	r3, r3, #4
 8006884:	2b00      	cmp	r3, #0
 8006886:	f000 80a6 	beq.w	80069d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800688a:	2300      	movs	r3, #0
 800688c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800688e:	4b8b      	ldr	r3, [pc, #556]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006890:	69db      	ldr	r3, [r3, #28]
 8006892:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006896:	2b00      	cmp	r3, #0
 8006898:	d10d      	bne.n	80068b6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800689a:	4b88      	ldr	r3, [pc, #544]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 800689c:	69db      	ldr	r3, [r3, #28]
 800689e:	4a87      	ldr	r2, [pc, #540]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 80068a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068a4:	61d3      	str	r3, [r2, #28]
 80068a6:	4b85      	ldr	r3, [pc, #532]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 80068a8:	69db      	ldr	r3, [r3, #28]
 80068aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068ae:	60bb      	str	r3, [r7, #8]
 80068b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068b2:	2301      	movs	r3, #1
 80068b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068b6:	4b82      	ldr	r3, [pc, #520]	; (8006ac0 <HAL_RCC_OscConfig+0x4c8>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d118      	bne.n	80068f4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068c2:	4b7f      	ldr	r3, [pc, #508]	; (8006ac0 <HAL_RCC_OscConfig+0x4c8>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a7e      	ldr	r2, [pc, #504]	; (8006ac0 <HAL_RCC_OscConfig+0x4c8>)
 80068c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068ce:	f7fe fe81 	bl	80055d4 <HAL_GetTick>
 80068d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068d4:	e008      	b.n	80068e8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068d6:	f7fe fe7d 	bl	80055d4 <HAL_GetTick>
 80068da:	4602      	mov	r2, r0
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	2b64      	cmp	r3, #100	; 0x64
 80068e2:	d901      	bls.n	80068e8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80068e4:	2303      	movs	r3, #3
 80068e6:	e103      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068e8:	4b75      	ldr	r3, [pc, #468]	; (8006ac0 <HAL_RCC_OscConfig+0x4c8>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d0f0      	beq.n	80068d6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	68db      	ldr	r3, [r3, #12]
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d106      	bne.n	800690a <HAL_RCC_OscConfig+0x312>
 80068fc:	4b6f      	ldr	r3, [pc, #444]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 80068fe:	6a1b      	ldr	r3, [r3, #32]
 8006900:	4a6e      	ldr	r2, [pc, #440]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006902:	f043 0301 	orr.w	r3, r3, #1
 8006906:	6213      	str	r3, [r2, #32]
 8006908:	e02d      	b.n	8006966 <HAL_RCC_OscConfig+0x36e>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	68db      	ldr	r3, [r3, #12]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d10c      	bne.n	800692c <HAL_RCC_OscConfig+0x334>
 8006912:	4b6a      	ldr	r3, [pc, #424]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006914:	6a1b      	ldr	r3, [r3, #32]
 8006916:	4a69      	ldr	r2, [pc, #420]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006918:	f023 0301 	bic.w	r3, r3, #1
 800691c:	6213      	str	r3, [r2, #32]
 800691e:	4b67      	ldr	r3, [pc, #412]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006920:	6a1b      	ldr	r3, [r3, #32]
 8006922:	4a66      	ldr	r2, [pc, #408]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006924:	f023 0304 	bic.w	r3, r3, #4
 8006928:	6213      	str	r3, [r2, #32]
 800692a:	e01c      	b.n	8006966 <HAL_RCC_OscConfig+0x36e>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	2b05      	cmp	r3, #5
 8006932:	d10c      	bne.n	800694e <HAL_RCC_OscConfig+0x356>
 8006934:	4b61      	ldr	r3, [pc, #388]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006936:	6a1b      	ldr	r3, [r3, #32]
 8006938:	4a60      	ldr	r2, [pc, #384]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 800693a:	f043 0304 	orr.w	r3, r3, #4
 800693e:	6213      	str	r3, [r2, #32]
 8006940:	4b5e      	ldr	r3, [pc, #376]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006942:	6a1b      	ldr	r3, [r3, #32]
 8006944:	4a5d      	ldr	r2, [pc, #372]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006946:	f043 0301 	orr.w	r3, r3, #1
 800694a:	6213      	str	r3, [r2, #32]
 800694c:	e00b      	b.n	8006966 <HAL_RCC_OscConfig+0x36e>
 800694e:	4b5b      	ldr	r3, [pc, #364]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006950:	6a1b      	ldr	r3, [r3, #32]
 8006952:	4a5a      	ldr	r2, [pc, #360]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006954:	f023 0301 	bic.w	r3, r3, #1
 8006958:	6213      	str	r3, [r2, #32]
 800695a:	4b58      	ldr	r3, [pc, #352]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 800695c:	6a1b      	ldr	r3, [r3, #32]
 800695e:	4a57      	ldr	r2, [pc, #348]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006960:	f023 0304 	bic.w	r3, r3, #4
 8006964:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d015      	beq.n	800699a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800696e:	f7fe fe31 	bl	80055d4 <HAL_GetTick>
 8006972:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006974:	e00a      	b.n	800698c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006976:	f7fe fe2d 	bl	80055d4 <HAL_GetTick>
 800697a:	4602      	mov	r2, r0
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	1ad3      	subs	r3, r2, r3
 8006980:	f241 3288 	movw	r2, #5000	; 0x1388
 8006984:	4293      	cmp	r3, r2
 8006986:	d901      	bls.n	800698c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006988:	2303      	movs	r3, #3
 800698a:	e0b1      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800698c:	4b4b      	ldr	r3, [pc, #300]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 800698e:	6a1b      	ldr	r3, [r3, #32]
 8006990:	f003 0302 	and.w	r3, r3, #2
 8006994:	2b00      	cmp	r3, #0
 8006996:	d0ee      	beq.n	8006976 <HAL_RCC_OscConfig+0x37e>
 8006998:	e014      	b.n	80069c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800699a:	f7fe fe1b 	bl	80055d4 <HAL_GetTick>
 800699e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069a0:	e00a      	b.n	80069b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069a2:	f7fe fe17 	bl	80055d4 <HAL_GetTick>
 80069a6:	4602      	mov	r2, r0
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d901      	bls.n	80069b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80069b4:	2303      	movs	r3, #3
 80069b6:	e09b      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069b8:	4b40      	ldr	r3, [pc, #256]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 80069ba:	6a1b      	ldr	r3, [r3, #32]
 80069bc:	f003 0302 	and.w	r3, r3, #2
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d1ee      	bne.n	80069a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80069c4:	7dfb      	ldrb	r3, [r7, #23]
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d105      	bne.n	80069d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069ca:	4b3c      	ldr	r3, [pc, #240]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 80069cc:	69db      	ldr	r3, [r3, #28]
 80069ce:	4a3b      	ldr	r2, [pc, #236]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 80069d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80069d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	69db      	ldr	r3, [r3, #28]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	f000 8087 	beq.w	8006aee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80069e0:	4b36      	ldr	r3, [pc, #216]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	f003 030c 	and.w	r3, r3, #12
 80069e8:	2b08      	cmp	r3, #8
 80069ea:	d061      	beq.n	8006ab0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	69db      	ldr	r3, [r3, #28]
 80069f0:	2b02      	cmp	r3, #2
 80069f2:	d146      	bne.n	8006a82 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069f4:	4b33      	ldr	r3, [pc, #204]	; (8006ac4 <HAL_RCC_OscConfig+0x4cc>)
 80069f6:	2200      	movs	r2, #0
 80069f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069fa:	f7fe fdeb 	bl	80055d4 <HAL_GetTick>
 80069fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006a00:	e008      	b.n	8006a14 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a02:	f7fe fde7 	bl	80055d4 <HAL_GetTick>
 8006a06:	4602      	mov	r2, r0
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	1ad3      	subs	r3, r2, r3
 8006a0c:	2b02      	cmp	r3, #2
 8006a0e:	d901      	bls.n	8006a14 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006a10:	2303      	movs	r3, #3
 8006a12:	e06d      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006a14:	4b29      	ldr	r3, [pc, #164]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d1f0      	bne.n	8006a02 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6a1b      	ldr	r3, [r3, #32]
 8006a24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a28:	d108      	bne.n	8006a3c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006a2a:	4b24      	ldr	r3, [pc, #144]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	4921      	ldr	r1, [pc, #132]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a3c:	4b1f      	ldr	r3, [pc, #124]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6a19      	ldr	r1, [r3, #32]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a4c:	430b      	orrs	r3, r1
 8006a4e:	491b      	ldr	r1, [pc, #108]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006a50:	4313      	orrs	r3, r2
 8006a52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a54:	4b1b      	ldr	r3, [pc, #108]	; (8006ac4 <HAL_RCC_OscConfig+0x4cc>)
 8006a56:	2201      	movs	r2, #1
 8006a58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a5a:	f7fe fdbb 	bl	80055d4 <HAL_GetTick>
 8006a5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006a60:	e008      	b.n	8006a74 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a62:	f7fe fdb7 	bl	80055d4 <HAL_GetTick>
 8006a66:	4602      	mov	r2, r0
 8006a68:	693b      	ldr	r3, [r7, #16]
 8006a6a:	1ad3      	subs	r3, r2, r3
 8006a6c:	2b02      	cmp	r3, #2
 8006a6e:	d901      	bls.n	8006a74 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006a70:	2303      	movs	r3, #3
 8006a72:	e03d      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006a74:	4b11      	ldr	r3, [pc, #68]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d0f0      	beq.n	8006a62 <HAL_RCC_OscConfig+0x46a>
 8006a80:	e035      	b.n	8006aee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a82:	4b10      	ldr	r3, [pc, #64]	; (8006ac4 <HAL_RCC_OscConfig+0x4cc>)
 8006a84:	2200      	movs	r2, #0
 8006a86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a88:	f7fe fda4 	bl	80055d4 <HAL_GetTick>
 8006a8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006a8e:	e008      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a90:	f7fe fda0 	bl	80055d4 <HAL_GetTick>
 8006a94:	4602      	mov	r2, r0
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	1ad3      	subs	r3, r2, r3
 8006a9a:	2b02      	cmp	r3, #2
 8006a9c:	d901      	bls.n	8006aa2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006a9e:	2303      	movs	r3, #3
 8006aa0:	e026      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006aa2:	4b06      	ldr	r3, [pc, #24]	; (8006abc <HAL_RCC_OscConfig+0x4c4>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d1f0      	bne.n	8006a90 <HAL_RCC_OscConfig+0x498>
 8006aae:	e01e      	b.n	8006aee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	69db      	ldr	r3, [r3, #28]
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d107      	bne.n	8006ac8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	e019      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
 8006abc:	40021000 	.word	0x40021000
 8006ac0:	40007000 	.word	0x40007000
 8006ac4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006ac8:	4b0b      	ldr	r3, [pc, #44]	; (8006af8 <HAL_RCC_OscConfig+0x500>)
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6a1b      	ldr	r3, [r3, #32]
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d106      	bne.n	8006aea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d001      	beq.n	8006aee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e000      	b.n	8006af0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006aee:	2300      	movs	r3, #0
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3718      	adds	r7, #24
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}
 8006af8:	40021000 	.word	0x40021000

08006afc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b084      	sub	sp, #16
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d101      	bne.n	8006b10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e0d0      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b10:	4b6a      	ldr	r3, [pc, #424]	; (8006cbc <HAL_RCC_ClockConfig+0x1c0>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f003 0307 	and.w	r3, r3, #7
 8006b18:	683a      	ldr	r2, [r7, #0]
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d910      	bls.n	8006b40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b1e:	4b67      	ldr	r3, [pc, #412]	; (8006cbc <HAL_RCC_ClockConfig+0x1c0>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f023 0207 	bic.w	r2, r3, #7
 8006b26:	4965      	ldr	r1, [pc, #404]	; (8006cbc <HAL_RCC_ClockConfig+0x1c0>)
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b2e:	4b63      	ldr	r3, [pc, #396]	; (8006cbc <HAL_RCC_ClockConfig+0x1c0>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 0307 	and.w	r3, r3, #7
 8006b36:	683a      	ldr	r2, [r7, #0]
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d001      	beq.n	8006b40 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e0b8      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f003 0302 	and.w	r3, r3, #2
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d020      	beq.n	8006b8e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 0304 	and.w	r3, r3, #4
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d005      	beq.n	8006b64 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b58:	4b59      	ldr	r3, [pc, #356]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	4a58      	ldr	r2, [pc, #352]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b5e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006b62:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f003 0308 	and.w	r3, r3, #8
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d005      	beq.n	8006b7c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006b70:	4b53      	ldr	r3, [pc, #332]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	4a52      	ldr	r2, [pc, #328]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b76:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006b7a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b7c:	4b50      	ldr	r3, [pc, #320]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	689b      	ldr	r3, [r3, #8]
 8006b88:	494d      	ldr	r1, [pc, #308]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d040      	beq.n	8006c1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d107      	bne.n	8006bb2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ba2:	4b47      	ldr	r3, [pc, #284]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d115      	bne.n	8006bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e07f      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	2b02      	cmp	r3, #2
 8006bb8:	d107      	bne.n	8006bca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bba:	4b41      	ldr	r3, [pc, #260]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d109      	bne.n	8006bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	e073      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bca:	4b3d      	ldr	r3, [pc, #244]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f003 0302 	and.w	r3, r3, #2
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d101      	bne.n	8006bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	e06b      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006bda:	4b39      	ldr	r3, [pc, #228]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	f023 0203 	bic.w	r2, r3, #3
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	4936      	ldr	r1, [pc, #216]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006be8:	4313      	orrs	r3, r2
 8006bea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006bec:	f7fe fcf2 	bl	80055d4 <HAL_GetTick>
 8006bf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bf2:	e00a      	b.n	8006c0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bf4:	f7fe fcee 	bl	80055d4 <HAL_GetTick>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	1ad3      	subs	r3, r2, r3
 8006bfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d901      	bls.n	8006c0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006c06:	2303      	movs	r3, #3
 8006c08:	e053      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c0a:	4b2d      	ldr	r3, [pc, #180]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	f003 020c 	and.w	r2, r3, #12
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	009b      	lsls	r3, r3, #2
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d1eb      	bne.n	8006bf4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c1c:	4b27      	ldr	r3, [pc, #156]	; (8006cbc <HAL_RCC_ClockConfig+0x1c0>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 0307 	and.w	r3, r3, #7
 8006c24:	683a      	ldr	r2, [r7, #0]
 8006c26:	429a      	cmp	r2, r3
 8006c28:	d210      	bcs.n	8006c4c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c2a:	4b24      	ldr	r3, [pc, #144]	; (8006cbc <HAL_RCC_ClockConfig+0x1c0>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f023 0207 	bic.w	r2, r3, #7
 8006c32:	4922      	ldr	r1, [pc, #136]	; (8006cbc <HAL_RCC_ClockConfig+0x1c0>)
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c3a:	4b20      	ldr	r3, [pc, #128]	; (8006cbc <HAL_RCC_ClockConfig+0x1c0>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f003 0307 	and.w	r3, r3, #7
 8006c42:	683a      	ldr	r2, [r7, #0]
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d001      	beq.n	8006c4c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	e032      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f003 0304 	and.w	r3, r3, #4
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d008      	beq.n	8006c6a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c58:	4b19      	ldr	r3, [pc, #100]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	68db      	ldr	r3, [r3, #12]
 8006c64:	4916      	ldr	r1, [pc, #88]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006c66:	4313      	orrs	r3, r2
 8006c68:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f003 0308 	and.w	r3, r3, #8
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d009      	beq.n	8006c8a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006c76:	4b12      	ldr	r3, [pc, #72]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	00db      	lsls	r3, r3, #3
 8006c84:	490e      	ldr	r1, [pc, #56]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006c86:	4313      	orrs	r3, r2
 8006c88:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006c8a:	f000 f821 	bl	8006cd0 <HAL_RCC_GetSysClockFreq>
 8006c8e:	4602      	mov	r2, r0
 8006c90:	4b0b      	ldr	r3, [pc, #44]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	091b      	lsrs	r3, r3, #4
 8006c96:	f003 030f 	and.w	r3, r3, #15
 8006c9a:	490a      	ldr	r1, [pc, #40]	; (8006cc4 <HAL_RCC_ClockConfig+0x1c8>)
 8006c9c:	5ccb      	ldrb	r3, [r1, r3]
 8006c9e:	fa22 f303 	lsr.w	r3, r2, r3
 8006ca2:	4a09      	ldr	r2, [pc, #36]	; (8006cc8 <HAL_RCC_ClockConfig+0x1cc>)
 8006ca4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006ca6:	4b09      	ldr	r3, [pc, #36]	; (8006ccc <HAL_RCC_ClockConfig+0x1d0>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4618      	mov	r0, r3
 8006cac:	f7fe fc50 	bl	8005550 <HAL_InitTick>

  return HAL_OK;
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3710      	adds	r7, #16
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	40022000 	.word	0x40022000
 8006cc0:	40021000 	.word	0x40021000
 8006cc4:	08009688 	.word	0x08009688
 8006cc8:	200001d0 	.word	0x200001d0
 8006ccc:	200001d4 	.word	0x200001d4

08006cd0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006cd0:	b490      	push	{r4, r7}
 8006cd2:	b08a      	sub	sp, #40	; 0x28
 8006cd4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006cd6:	4b29      	ldr	r3, [pc, #164]	; (8006d7c <HAL_RCC_GetSysClockFreq+0xac>)
 8006cd8:	1d3c      	adds	r4, r7, #4
 8006cda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006cdc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006ce0:	f240 2301 	movw	r3, #513	; 0x201
 8006ce4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	61fb      	str	r3, [r7, #28]
 8006cea:	2300      	movs	r3, #0
 8006cec:	61bb      	str	r3, [r7, #24]
 8006cee:	2300      	movs	r3, #0
 8006cf0:	627b      	str	r3, [r7, #36]	; 0x24
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006cfa:	4b21      	ldr	r3, [pc, #132]	; (8006d80 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	f003 030c 	and.w	r3, r3, #12
 8006d06:	2b04      	cmp	r3, #4
 8006d08:	d002      	beq.n	8006d10 <HAL_RCC_GetSysClockFreq+0x40>
 8006d0a:	2b08      	cmp	r3, #8
 8006d0c:	d003      	beq.n	8006d16 <HAL_RCC_GetSysClockFreq+0x46>
 8006d0e:	e02b      	b.n	8006d68 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006d10:	4b1c      	ldr	r3, [pc, #112]	; (8006d84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006d12:	623b      	str	r3, [r7, #32]
      break;
 8006d14:	e02b      	b.n	8006d6e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	0c9b      	lsrs	r3, r3, #18
 8006d1a:	f003 030f 	and.w	r3, r3, #15
 8006d1e:	3328      	adds	r3, #40	; 0x28
 8006d20:	443b      	add	r3, r7
 8006d22:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006d26:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006d28:	69fb      	ldr	r3, [r7, #28]
 8006d2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d012      	beq.n	8006d58 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006d32:	4b13      	ldr	r3, [pc, #76]	; (8006d80 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	0c5b      	lsrs	r3, r3, #17
 8006d38:	f003 0301 	and.w	r3, r3, #1
 8006d3c:	3328      	adds	r3, #40	; 0x28
 8006d3e:	443b      	add	r3, r7
 8006d40:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006d44:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	4a0e      	ldr	r2, [pc, #56]	; (8006d84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006d4a:	fb03 f202 	mul.w	r2, r3, r2
 8006d4e:	69bb      	ldr	r3, [r7, #24]
 8006d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d54:	627b      	str	r3, [r7, #36]	; 0x24
 8006d56:	e004      	b.n	8006d62 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	4a0b      	ldr	r2, [pc, #44]	; (8006d88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d5c:	fb02 f303 	mul.w	r3, r2, r3
 8006d60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8006d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d64:	623b      	str	r3, [r7, #32]
      break;
 8006d66:	e002      	b.n	8006d6e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006d68:	4b06      	ldr	r3, [pc, #24]	; (8006d84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006d6a:	623b      	str	r3, [r7, #32]
      break;
 8006d6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006d6e:	6a3b      	ldr	r3, [r7, #32]
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3728      	adds	r7, #40	; 0x28
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bc90      	pop	{r4, r7}
 8006d78:	4770      	bx	lr
 8006d7a:	bf00      	nop
 8006d7c:	08009678 	.word	0x08009678
 8006d80:	40021000 	.word	0x40021000
 8006d84:	007a1200 	.word	0x007a1200
 8006d88:	003d0900 	.word	0x003d0900

08006d8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d90:	4b02      	ldr	r3, [pc, #8]	; (8006d9c <HAL_RCC_GetHCLKFreq+0x10>)
 8006d92:	681b      	ldr	r3, [r3, #0]
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bc80      	pop	{r7}
 8006d9a:	4770      	bx	lr
 8006d9c:	200001d0 	.word	0x200001d0

08006da0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006da4:	f7ff fff2 	bl	8006d8c <HAL_RCC_GetHCLKFreq>
 8006da8:	4602      	mov	r2, r0
 8006daa:	4b05      	ldr	r3, [pc, #20]	; (8006dc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	0a1b      	lsrs	r3, r3, #8
 8006db0:	f003 0307 	and.w	r3, r3, #7
 8006db4:	4903      	ldr	r1, [pc, #12]	; (8006dc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006db6:	5ccb      	ldrb	r3, [r1, r3]
 8006db8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	bd80      	pop	{r7, pc}
 8006dc0:	40021000 	.word	0x40021000
 8006dc4:	08009698 	.word	0x08009698

08006dc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006dcc:	f7ff ffde 	bl	8006d8c <HAL_RCC_GetHCLKFreq>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	4b05      	ldr	r3, [pc, #20]	; (8006de8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	0adb      	lsrs	r3, r3, #11
 8006dd8:	f003 0307 	and.w	r3, r3, #7
 8006ddc:	4903      	ldr	r1, [pc, #12]	; (8006dec <HAL_RCC_GetPCLK2Freq+0x24>)
 8006dde:	5ccb      	ldrb	r3, [r1, r3]
 8006de0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	40021000 	.word	0x40021000
 8006dec:	08009698 	.word	0x08009698

08006df0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b085      	sub	sp, #20
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006df8:	4b0a      	ldr	r3, [pc, #40]	; (8006e24 <RCC_Delay+0x34>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a0a      	ldr	r2, [pc, #40]	; (8006e28 <RCC_Delay+0x38>)
 8006dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8006e02:	0a5b      	lsrs	r3, r3, #9
 8006e04:	687a      	ldr	r2, [r7, #4]
 8006e06:	fb02 f303 	mul.w	r3, r2, r3
 8006e0a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006e0c:	bf00      	nop
  }
  while (Delay --);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	1e5a      	subs	r2, r3, #1
 8006e12:	60fa      	str	r2, [r7, #12]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1f9      	bne.n	8006e0c <RCC_Delay+0x1c>
}
 8006e18:	bf00      	nop
 8006e1a:	bf00      	nop
 8006e1c:	3714      	adds	r7, #20
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bc80      	pop	{r7}
 8006e22:	4770      	bx	lr
 8006e24:	200001d0 	.word	0x200001d0
 8006e28:	10624dd3 	.word	0x10624dd3

08006e2c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b086      	sub	sp, #24
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006e34:	2300      	movs	r3, #0
 8006e36:	613b      	str	r3, [r7, #16]
 8006e38:	2300      	movs	r3, #0
 8006e3a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 0301 	and.w	r3, r3, #1
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d07d      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e4c:	4b4f      	ldr	r3, [pc, #316]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006e4e:	69db      	ldr	r3, [r3, #28]
 8006e50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d10d      	bne.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e58:	4b4c      	ldr	r3, [pc, #304]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006e5a:	69db      	ldr	r3, [r3, #28]
 8006e5c:	4a4b      	ldr	r2, [pc, #300]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006e5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e62:	61d3      	str	r3, [r2, #28]
 8006e64:	4b49      	ldr	r3, [pc, #292]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006e66:	69db      	ldr	r3, [r3, #28]
 8006e68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e6c:	60bb      	str	r3, [r7, #8]
 8006e6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e70:	2301      	movs	r3, #1
 8006e72:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e74:	4b46      	ldr	r3, [pc, #280]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d118      	bne.n	8006eb2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006e80:	4b43      	ldr	r3, [pc, #268]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a42      	ldr	r2, [pc, #264]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006e86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e8a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006e8c:	f7fe fba2 	bl	80055d4 <HAL_GetTick>
 8006e90:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e92:	e008      	b.n	8006ea6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e94:	f7fe fb9e 	bl	80055d4 <HAL_GetTick>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	1ad3      	subs	r3, r2, r3
 8006e9e:	2b64      	cmp	r3, #100	; 0x64
 8006ea0:	d901      	bls.n	8006ea6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006ea2:	2303      	movs	r3, #3
 8006ea4:	e06d      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ea6:	4b3a      	ldr	r3, [pc, #232]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d0f0      	beq.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006eb2:	4b36      	ldr	r3, [pc, #216]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006eb4:	6a1b      	ldr	r3, [r3, #32]
 8006eb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006eba:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d02e      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006eca:	68fa      	ldr	r2, [r7, #12]
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d027      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006ed0:	4b2e      	ldr	r3, [pc, #184]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ed2:	6a1b      	ldr	r3, [r3, #32]
 8006ed4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ed8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006eda:	4b2e      	ldr	r3, [pc, #184]	; (8006f94 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006edc:	2201      	movs	r2, #1
 8006ede:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006ee0:	4b2c      	ldr	r3, [pc, #176]	; (8006f94 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006ee6:	4a29      	ldr	r2, [pc, #164]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f003 0301 	and.w	r3, r3, #1
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d014      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ef6:	f7fe fb6d 	bl	80055d4 <HAL_GetTick>
 8006efa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006efc:	e00a      	b.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006efe:	f7fe fb69 	bl	80055d4 <HAL_GetTick>
 8006f02:	4602      	mov	r2, r0
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	1ad3      	subs	r3, r2, r3
 8006f08:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d901      	bls.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006f10:	2303      	movs	r3, #3
 8006f12:	e036      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f14:	4b1d      	ldr	r3, [pc, #116]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006f16:	6a1b      	ldr	r3, [r3, #32]
 8006f18:	f003 0302 	and.w	r3, r3, #2
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d0ee      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f20:	4b1a      	ldr	r3, [pc, #104]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006f22:	6a1b      	ldr	r3, [r3, #32]
 8006f24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	4917      	ldr	r1, [pc, #92]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006f32:	7dfb      	ldrb	r3, [r7, #23]
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	d105      	bne.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f38:	4b14      	ldr	r3, [pc, #80]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006f3a:	69db      	ldr	r3, [r3, #28]
 8006f3c:	4a13      	ldr	r2, [pc, #76]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006f3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006f42:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f003 0302 	and.w	r3, r3, #2
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d008      	beq.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006f50:	4b0e      	ldr	r3, [pc, #56]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	490b      	ldr	r1, [pc, #44]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 0310 	and.w	r3, r3, #16
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d008      	beq.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006f6e:	4b07      	ldr	r3, [pc, #28]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	4904      	ldr	r1, [pc, #16]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006f80:	2300      	movs	r3, #0
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3718      	adds	r7, #24
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}
 8006f8a:	bf00      	nop
 8006f8c:	40021000 	.word	0x40021000
 8006f90:	40007000 	.word	0x40007000
 8006f94:	42420440 	.word	0x42420440

08006f98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b082      	sub	sp, #8
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d101      	bne.n	8006faa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e076      	b.n	8007098 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d108      	bne.n	8006fc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006fba:	d009      	beq.n	8006fd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	61da      	str	r2, [r3, #28]
 8006fc2:	e005      	b.n	8006fd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d106      	bne.n	8006ff0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f7fd ff94 	bl	8004f18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2202      	movs	r2, #2
 8006ff4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681a      	ldr	r2, [r3, #0]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007006:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007018:	431a      	orrs	r2, r3
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	68db      	ldr	r3, [r3, #12]
 800701e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007022:	431a      	orrs	r2, r3
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	691b      	ldr	r3, [r3, #16]
 8007028:	f003 0302 	and.w	r3, r3, #2
 800702c:	431a      	orrs	r2, r3
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	695b      	ldr	r3, [r3, #20]
 8007032:	f003 0301 	and.w	r3, r3, #1
 8007036:	431a      	orrs	r2, r3
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	699b      	ldr	r3, [r3, #24]
 800703c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007040:	431a      	orrs	r2, r3
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	69db      	ldr	r3, [r3, #28]
 8007046:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800704a:	431a      	orrs	r2, r3
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6a1b      	ldr	r3, [r3, #32]
 8007050:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007054:	ea42 0103 	orr.w	r1, r2, r3
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800705c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	430a      	orrs	r2, r1
 8007066:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	699b      	ldr	r3, [r3, #24]
 800706c:	0c1a      	lsrs	r2, r3, #16
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f002 0204 	and.w	r2, r2, #4
 8007076:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	69da      	ldr	r2, [r3, #28]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007086:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2201      	movs	r2, #1
 8007092:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007096:	2300      	movs	r3, #0
}
 8007098:	4618      	mov	r0, r3
 800709a:	3708      	adds	r7, #8
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}

080070a0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b088      	sub	sp, #32
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	60b9      	str	r1, [r7, #8]
 80070aa:	603b      	str	r3, [r7, #0]
 80070ac:	4613      	mov	r3, r2
 80070ae:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80070b0:	2300      	movs	r3, #0
 80070b2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d101      	bne.n	80070c2 <HAL_SPI_Transmit+0x22>
 80070be:	2302      	movs	r3, #2
 80070c0:	e126      	b.n	8007310 <HAL_SPI_Transmit+0x270>
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2201      	movs	r2, #1
 80070c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80070ca:	f7fe fa83 	bl	80055d4 <HAL_GetTick>
 80070ce:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80070d0:	88fb      	ldrh	r3, [r7, #6]
 80070d2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070da:	b2db      	uxtb	r3, r3
 80070dc:	2b01      	cmp	r3, #1
 80070de:	d002      	beq.n	80070e6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80070e0:	2302      	movs	r3, #2
 80070e2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80070e4:	e10b      	b.n	80072fe <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d002      	beq.n	80070f2 <HAL_SPI_Transmit+0x52>
 80070ec:	88fb      	ldrh	r3, [r7, #6]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d102      	bne.n	80070f8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80070f6:	e102      	b.n	80072fe <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2203      	movs	r2, #3
 80070fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	2200      	movs	r2, #0
 8007104:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	68ba      	ldr	r2, [r7, #8]
 800710a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	88fa      	ldrh	r2, [r7, #6]
 8007110:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	88fa      	ldrh	r2, [r7, #6]
 8007116:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2200      	movs	r2, #0
 800711c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2200      	movs	r2, #0
 8007122:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2200      	movs	r2, #0
 8007128:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2200      	movs	r2, #0
 800712e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2200      	movs	r2, #0
 8007134:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800713e:	d10f      	bne.n	8007160 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	681a      	ldr	r2, [r3, #0]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800714e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800715e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800716a:	2b40      	cmp	r3, #64	; 0x40
 800716c:	d007      	beq.n	800717e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800717c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	68db      	ldr	r3, [r3, #12]
 8007182:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007186:	d14b      	bne.n	8007220 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d002      	beq.n	8007196 <HAL_SPI_Transmit+0xf6>
 8007190:	8afb      	ldrh	r3, [r7, #22]
 8007192:	2b01      	cmp	r3, #1
 8007194:	d13e      	bne.n	8007214 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800719a:	881a      	ldrh	r2, [r3, #0]
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071a6:	1c9a      	adds	r2, r3, #2
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	3b01      	subs	r3, #1
 80071b4:	b29a      	uxth	r2, r3
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80071ba:	e02b      	b.n	8007214 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	f003 0302 	and.w	r3, r3, #2
 80071c6:	2b02      	cmp	r3, #2
 80071c8:	d112      	bne.n	80071f0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071ce:	881a      	ldrh	r2, [r3, #0]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071da:	1c9a      	adds	r2, r3, #2
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	3b01      	subs	r3, #1
 80071e8:	b29a      	uxth	r2, r3
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	86da      	strh	r2, [r3, #54]	; 0x36
 80071ee:	e011      	b.n	8007214 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80071f0:	f7fe f9f0 	bl	80055d4 <HAL_GetTick>
 80071f4:	4602      	mov	r2, r0
 80071f6:	69bb      	ldr	r3, [r7, #24]
 80071f8:	1ad3      	subs	r3, r2, r3
 80071fa:	683a      	ldr	r2, [r7, #0]
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d803      	bhi.n	8007208 <HAL_SPI_Transmit+0x168>
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007206:	d102      	bne.n	800720e <HAL_SPI_Transmit+0x16e>
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d102      	bne.n	8007214 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800720e:	2303      	movs	r3, #3
 8007210:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007212:	e074      	b.n	80072fe <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007218:	b29b      	uxth	r3, r3
 800721a:	2b00      	cmp	r3, #0
 800721c:	d1ce      	bne.n	80071bc <HAL_SPI_Transmit+0x11c>
 800721e:	e04c      	b.n	80072ba <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d002      	beq.n	800722e <HAL_SPI_Transmit+0x18e>
 8007228:	8afb      	ldrh	r3, [r7, #22]
 800722a:	2b01      	cmp	r3, #1
 800722c:	d140      	bne.n	80072b0 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	330c      	adds	r3, #12
 8007238:	7812      	ldrb	r2, [r2, #0]
 800723a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007240:	1c5a      	adds	r2, r3, #1
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800724a:	b29b      	uxth	r3, r3
 800724c:	3b01      	subs	r3, #1
 800724e:	b29a      	uxth	r2, r3
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007254:	e02c      	b.n	80072b0 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	f003 0302 	and.w	r3, r3, #2
 8007260:	2b02      	cmp	r3, #2
 8007262:	d113      	bne.n	800728c <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	330c      	adds	r3, #12
 800726e:	7812      	ldrb	r2, [r2, #0]
 8007270:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007276:	1c5a      	adds	r2, r3, #1
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007280:	b29b      	uxth	r3, r3
 8007282:	3b01      	subs	r3, #1
 8007284:	b29a      	uxth	r2, r3
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	86da      	strh	r2, [r3, #54]	; 0x36
 800728a:	e011      	b.n	80072b0 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800728c:	f7fe f9a2 	bl	80055d4 <HAL_GetTick>
 8007290:	4602      	mov	r2, r0
 8007292:	69bb      	ldr	r3, [r7, #24]
 8007294:	1ad3      	subs	r3, r2, r3
 8007296:	683a      	ldr	r2, [r7, #0]
 8007298:	429a      	cmp	r2, r3
 800729a:	d803      	bhi.n	80072a4 <HAL_SPI_Transmit+0x204>
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80072a2:	d102      	bne.n	80072aa <HAL_SPI_Transmit+0x20a>
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d102      	bne.n	80072b0 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80072aa:	2303      	movs	r3, #3
 80072ac:	77fb      	strb	r3, [r7, #31]
          goto error;
 80072ae:	e026      	b.n	80072fe <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072b4:	b29b      	uxth	r3, r3
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d1cd      	bne.n	8007256 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80072ba:	69ba      	ldr	r2, [r7, #24]
 80072bc:	6839      	ldr	r1, [r7, #0]
 80072be:	68f8      	ldr	r0, [r7, #12]
 80072c0:	f000 f8b2 	bl	8007428 <SPI_EndRxTxTransaction>
 80072c4:	4603      	mov	r3, r0
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d002      	beq.n	80072d0 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2220      	movs	r2, #32
 80072ce:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d10a      	bne.n	80072ee <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80072d8:	2300      	movs	r3, #0
 80072da:	613b      	str	r3, [r7, #16]
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	68db      	ldr	r3, [r3, #12]
 80072e2:	613b      	str	r3, [r7, #16]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	613b      	str	r3, [r7, #16]
 80072ec:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d002      	beq.n	80072fc <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	77fb      	strb	r3, [r7, #31]
 80072fa:	e000      	b.n	80072fe <HAL_SPI_Transmit+0x25e>
  }

error:
 80072fc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2201      	movs	r2, #1
 8007302:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2200      	movs	r2, #0
 800730a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800730e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007310:	4618      	mov	r0, r3
 8007312:	3720      	adds	r7, #32
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}

08007318 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b088      	sub	sp, #32
 800731c:	af00      	add	r7, sp, #0
 800731e:	60f8      	str	r0, [r7, #12]
 8007320:	60b9      	str	r1, [r7, #8]
 8007322:	603b      	str	r3, [r7, #0]
 8007324:	4613      	mov	r3, r2
 8007326:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007328:	f7fe f954 	bl	80055d4 <HAL_GetTick>
 800732c:	4602      	mov	r2, r0
 800732e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007330:	1a9b      	subs	r3, r3, r2
 8007332:	683a      	ldr	r2, [r7, #0]
 8007334:	4413      	add	r3, r2
 8007336:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007338:	f7fe f94c 	bl	80055d4 <HAL_GetTick>
 800733c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800733e:	4b39      	ldr	r3, [pc, #228]	; (8007424 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	015b      	lsls	r3, r3, #5
 8007344:	0d1b      	lsrs	r3, r3, #20
 8007346:	69fa      	ldr	r2, [r7, #28]
 8007348:	fb02 f303 	mul.w	r3, r2, r3
 800734c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800734e:	e054      	b.n	80073fa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007356:	d050      	beq.n	80073fa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007358:	f7fe f93c 	bl	80055d4 <HAL_GetTick>
 800735c:	4602      	mov	r2, r0
 800735e:	69bb      	ldr	r3, [r7, #24]
 8007360:	1ad3      	subs	r3, r2, r3
 8007362:	69fa      	ldr	r2, [r7, #28]
 8007364:	429a      	cmp	r2, r3
 8007366:	d902      	bls.n	800736e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007368:	69fb      	ldr	r3, [r7, #28]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d13d      	bne.n	80073ea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	685a      	ldr	r2, [r3, #4]
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800737c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007386:	d111      	bne.n	80073ac <SPI_WaitFlagStateUntilTimeout+0x94>
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007390:	d004      	beq.n	800739c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800739a:	d107      	bne.n	80073ac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073aa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073b4:	d10f      	bne.n	80073d6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	681a      	ldr	r2, [r3, #0]
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80073c4:	601a      	str	r2, [r3, #0]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80073d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2201      	movs	r2, #1
 80073da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	2200      	movs	r2, #0
 80073e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80073e6:	2303      	movs	r3, #3
 80073e8:	e017      	b.n	800741a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d101      	bne.n	80073f4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80073f0:	2300      	movs	r3, #0
 80073f2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	3b01      	subs	r3, #1
 80073f8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	689a      	ldr	r2, [r3, #8]
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	4013      	ands	r3, r2
 8007404:	68ba      	ldr	r2, [r7, #8]
 8007406:	429a      	cmp	r2, r3
 8007408:	bf0c      	ite	eq
 800740a:	2301      	moveq	r3, #1
 800740c:	2300      	movne	r3, #0
 800740e:	b2db      	uxtb	r3, r3
 8007410:	461a      	mov	r2, r3
 8007412:	79fb      	ldrb	r3, [r7, #7]
 8007414:	429a      	cmp	r2, r3
 8007416:	d19b      	bne.n	8007350 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007418:	2300      	movs	r3, #0
}
 800741a:	4618      	mov	r0, r3
 800741c:	3720      	adds	r7, #32
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	200001d0 	.word	0x200001d0

08007428 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b086      	sub	sp, #24
 800742c:	af02      	add	r7, sp, #8
 800742e:	60f8      	str	r0, [r7, #12]
 8007430:	60b9      	str	r1, [r7, #8]
 8007432:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	9300      	str	r3, [sp, #0]
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	2200      	movs	r2, #0
 800743c:	2180      	movs	r1, #128	; 0x80
 800743e:	68f8      	ldr	r0, [r7, #12]
 8007440:	f7ff ff6a 	bl	8007318 <SPI_WaitFlagStateUntilTimeout>
 8007444:	4603      	mov	r3, r0
 8007446:	2b00      	cmp	r3, #0
 8007448:	d007      	beq.n	800745a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800744e:	f043 0220 	orr.w	r2, r3, #32
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8007456:	2303      	movs	r3, #3
 8007458:	e000      	b.n	800745c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800745a:	2300      	movs	r3, #0
}
 800745c:	4618      	mov	r0, r3
 800745e:	3710      	adds	r7, #16
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}

08007464 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b082      	sub	sp, #8
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d101      	bne.n	8007476 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e041      	b.n	80074fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800747c:	b2db      	uxtb	r3, r3
 800747e:	2b00      	cmp	r3, #0
 8007480:	d106      	bne.n	8007490 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f7fd ff66 	bl	800535c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2202      	movs	r2, #2
 8007494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	3304      	adds	r3, #4
 80074a0:	4619      	mov	r1, r3
 80074a2:	4610      	mov	r0, r2
 80074a4:	f000 fa70 	bl	8007988 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2201      	movs	r2, #1
 80074ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2201      	movs	r2, #1
 80074b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2201      	movs	r2, #1
 80074cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2201      	movs	r2, #1
 80074f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80074f8:	2300      	movs	r3, #0
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3708      	adds	r7, #8
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}
	...

08007504 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007504:	b480      	push	{r7}
 8007506:	b085      	sub	sp, #20
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007512:	b2db      	uxtb	r3, r3
 8007514:	2b01      	cmp	r3, #1
 8007516:	d001      	beq.n	800751c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007518:	2301      	movs	r3, #1
 800751a:	e03a      	b.n	8007592 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2202      	movs	r2, #2
 8007520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	68da      	ldr	r2, [r3, #12]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f042 0201 	orr.w	r2, r2, #1
 8007532:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a18      	ldr	r2, [pc, #96]	; (800759c <HAL_TIM_Base_Start_IT+0x98>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d00e      	beq.n	800755c <HAL_TIM_Base_Start_IT+0x58>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007546:	d009      	beq.n	800755c <HAL_TIM_Base_Start_IT+0x58>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a14      	ldr	r2, [pc, #80]	; (80075a0 <HAL_TIM_Base_Start_IT+0x9c>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d004      	beq.n	800755c <HAL_TIM_Base_Start_IT+0x58>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a13      	ldr	r2, [pc, #76]	; (80075a4 <HAL_TIM_Base_Start_IT+0xa0>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d111      	bne.n	8007580 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	f003 0307 	and.w	r3, r3, #7
 8007566:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	2b06      	cmp	r3, #6
 800756c:	d010      	beq.n	8007590 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	681a      	ldr	r2, [r3, #0]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f042 0201 	orr.w	r2, r2, #1
 800757c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800757e:	e007      	b.n	8007590 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f042 0201 	orr.w	r2, r2, #1
 800758e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007590:	2300      	movs	r3, #0
}
 8007592:	4618      	mov	r0, r3
 8007594:	3714      	adds	r7, #20
 8007596:	46bd      	mov	sp, r7
 8007598:	bc80      	pop	{r7}
 800759a:	4770      	bx	lr
 800759c:	40012c00 	.word	0x40012c00
 80075a0:	40000400 	.word	0x40000400
 80075a4:	40000800 	.word	0x40000800

080075a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b082      	sub	sp, #8
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	691b      	ldr	r3, [r3, #16]
 80075b6:	f003 0302 	and.w	r3, r3, #2
 80075ba:	2b02      	cmp	r3, #2
 80075bc:	d122      	bne.n	8007604 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	68db      	ldr	r3, [r3, #12]
 80075c4:	f003 0302 	and.w	r3, r3, #2
 80075c8:	2b02      	cmp	r3, #2
 80075ca:	d11b      	bne.n	8007604 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f06f 0202 	mvn.w	r2, #2
 80075d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2201      	movs	r2, #1
 80075da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	699b      	ldr	r3, [r3, #24]
 80075e2:	f003 0303 	and.w	r3, r3, #3
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d003      	beq.n	80075f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f000 f9b1 	bl	8007952 <HAL_TIM_IC_CaptureCallback>
 80075f0:	e005      	b.n	80075fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80075f2:	6878      	ldr	r0, [r7, #4]
 80075f4:	f000 f9a4 	bl	8007940 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f000 f9b3 	bl	8007964 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2200      	movs	r2, #0
 8007602:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	691b      	ldr	r3, [r3, #16]
 800760a:	f003 0304 	and.w	r3, r3, #4
 800760e:	2b04      	cmp	r3, #4
 8007610:	d122      	bne.n	8007658 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	68db      	ldr	r3, [r3, #12]
 8007618:	f003 0304 	and.w	r3, r3, #4
 800761c:	2b04      	cmp	r3, #4
 800761e:	d11b      	bne.n	8007658 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f06f 0204 	mvn.w	r2, #4
 8007628:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2202      	movs	r2, #2
 800762e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	699b      	ldr	r3, [r3, #24]
 8007636:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800763a:	2b00      	cmp	r3, #0
 800763c:	d003      	beq.n	8007646 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 f987 	bl	8007952 <HAL_TIM_IC_CaptureCallback>
 8007644:	e005      	b.n	8007652 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f000 f97a 	bl	8007940 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f000 f989 	bl	8007964 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2200      	movs	r2, #0
 8007656:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	691b      	ldr	r3, [r3, #16]
 800765e:	f003 0308 	and.w	r3, r3, #8
 8007662:	2b08      	cmp	r3, #8
 8007664:	d122      	bne.n	80076ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	68db      	ldr	r3, [r3, #12]
 800766c:	f003 0308 	and.w	r3, r3, #8
 8007670:	2b08      	cmp	r3, #8
 8007672:	d11b      	bne.n	80076ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f06f 0208 	mvn.w	r2, #8
 800767c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2204      	movs	r2, #4
 8007682:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	69db      	ldr	r3, [r3, #28]
 800768a:	f003 0303 	and.w	r3, r3, #3
 800768e:	2b00      	cmp	r3, #0
 8007690:	d003      	beq.n	800769a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 f95d 	bl	8007952 <HAL_TIM_IC_CaptureCallback>
 8007698:	e005      	b.n	80076a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f000 f950 	bl	8007940 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f000 f95f 	bl	8007964 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2200      	movs	r2, #0
 80076aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	f003 0310 	and.w	r3, r3, #16
 80076b6:	2b10      	cmp	r3, #16
 80076b8:	d122      	bne.n	8007700 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	f003 0310 	and.w	r3, r3, #16
 80076c4:	2b10      	cmp	r3, #16
 80076c6:	d11b      	bne.n	8007700 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f06f 0210 	mvn.w	r2, #16
 80076d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2208      	movs	r2, #8
 80076d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	69db      	ldr	r3, [r3, #28]
 80076de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d003      	beq.n	80076ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f000 f933 	bl	8007952 <HAL_TIM_IC_CaptureCallback>
 80076ec:	e005      	b.n	80076fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 f926 	bl	8007940 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f000 f935 	bl	8007964 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2200      	movs	r2, #0
 80076fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	691b      	ldr	r3, [r3, #16]
 8007706:	f003 0301 	and.w	r3, r3, #1
 800770a:	2b01      	cmp	r3, #1
 800770c:	d10e      	bne.n	800772c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	68db      	ldr	r3, [r3, #12]
 8007714:	f003 0301 	and.w	r3, r3, #1
 8007718:	2b01      	cmp	r3, #1
 800771a:	d107      	bne.n	800772c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f06f 0201 	mvn.w	r2, #1
 8007724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f7fd fb8a 	bl	8004e40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	691b      	ldr	r3, [r3, #16]
 8007732:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007736:	2b80      	cmp	r3, #128	; 0x80
 8007738:	d10e      	bne.n	8007758 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	68db      	ldr	r3, [r3, #12]
 8007740:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007744:	2b80      	cmp	r3, #128	; 0x80
 8007746:	d107      	bne.n	8007758 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f000 fa77 	bl	8007c46 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007762:	2b40      	cmp	r3, #64	; 0x40
 8007764:	d10e      	bne.n	8007784 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	68db      	ldr	r3, [r3, #12]
 800776c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007770:	2b40      	cmp	r3, #64	; 0x40
 8007772:	d107      	bne.n	8007784 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800777c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 f8f9 	bl	8007976 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	691b      	ldr	r3, [r3, #16]
 800778a:	f003 0320 	and.w	r3, r3, #32
 800778e:	2b20      	cmp	r3, #32
 8007790:	d10e      	bne.n	80077b0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	68db      	ldr	r3, [r3, #12]
 8007798:	f003 0320 	and.w	r3, r3, #32
 800779c:	2b20      	cmp	r3, #32
 800779e:	d107      	bne.n	80077b0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f06f 0220 	mvn.w	r2, #32
 80077a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f000 fa42 	bl	8007c34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80077b0:	bf00      	nop
 80077b2:	3708      	adds	r7, #8
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d101      	bne.n	80077d0 <HAL_TIM_ConfigClockSource+0x18>
 80077cc:	2302      	movs	r3, #2
 80077ce:	e0b3      	b.n	8007938 <HAL_TIM_ConfigClockSource+0x180>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2201      	movs	r2, #1
 80077d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2202      	movs	r2, #2
 80077dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80077ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80077f6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	68fa      	ldr	r2, [r7, #12]
 80077fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007808:	d03e      	beq.n	8007888 <HAL_TIM_ConfigClockSource+0xd0>
 800780a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800780e:	f200 8087 	bhi.w	8007920 <HAL_TIM_ConfigClockSource+0x168>
 8007812:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007816:	f000 8085 	beq.w	8007924 <HAL_TIM_ConfigClockSource+0x16c>
 800781a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800781e:	d87f      	bhi.n	8007920 <HAL_TIM_ConfigClockSource+0x168>
 8007820:	2b70      	cmp	r3, #112	; 0x70
 8007822:	d01a      	beq.n	800785a <HAL_TIM_ConfigClockSource+0xa2>
 8007824:	2b70      	cmp	r3, #112	; 0x70
 8007826:	d87b      	bhi.n	8007920 <HAL_TIM_ConfigClockSource+0x168>
 8007828:	2b60      	cmp	r3, #96	; 0x60
 800782a:	d050      	beq.n	80078ce <HAL_TIM_ConfigClockSource+0x116>
 800782c:	2b60      	cmp	r3, #96	; 0x60
 800782e:	d877      	bhi.n	8007920 <HAL_TIM_ConfigClockSource+0x168>
 8007830:	2b50      	cmp	r3, #80	; 0x50
 8007832:	d03c      	beq.n	80078ae <HAL_TIM_ConfigClockSource+0xf6>
 8007834:	2b50      	cmp	r3, #80	; 0x50
 8007836:	d873      	bhi.n	8007920 <HAL_TIM_ConfigClockSource+0x168>
 8007838:	2b40      	cmp	r3, #64	; 0x40
 800783a:	d058      	beq.n	80078ee <HAL_TIM_ConfigClockSource+0x136>
 800783c:	2b40      	cmp	r3, #64	; 0x40
 800783e:	d86f      	bhi.n	8007920 <HAL_TIM_ConfigClockSource+0x168>
 8007840:	2b30      	cmp	r3, #48	; 0x30
 8007842:	d064      	beq.n	800790e <HAL_TIM_ConfigClockSource+0x156>
 8007844:	2b30      	cmp	r3, #48	; 0x30
 8007846:	d86b      	bhi.n	8007920 <HAL_TIM_ConfigClockSource+0x168>
 8007848:	2b20      	cmp	r3, #32
 800784a:	d060      	beq.n	800790e <HAL_TIM_ConfigClockSource+0x156>
 800784c:	2b20      	cmp	r3, #32
 800784e:	d867      	bhi.n	8007920 <HAL_TIM_ConfigClockSource+0x168>
 8007850:	2b00      	cmp	r3, #0
 8007852:	d05c      	beq.n	800790e <HAL_TIM_ConfigClockSource+0x156>
 8007854:	2b10      	cmp	r3, #16
 8007856:	d05a      	beq.n	800790e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007858:	e062      	b.n	8007920 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6818      	ldr	r0, [r3, #0]
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	6899      	ldr	r1, [r3, #8]
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	685a      	ldr	r2, [r3, #4]
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	68db      	ldr	r3, [r3, #12]
 800786a:	f000 f966 	bl	8007b3a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	689b      	ldr	r3, [r3, #8]
 8007874:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800787c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	68fa      	ldr	r2, [r7, #12]
 8007884:	609a      	str	r2, [r3, #8]
      break;
 8007886:	e04e      	b.n	8007926 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6818      	ldr	r0, [r3, #0]
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	6899      	ldr	r1, [r3, #8]
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	685a      	ldr	r2, [r3, #4]
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	f000 f94f 	bl	8007b3a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	689a      	ldr	r2, [r3, #8]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80078aa:	609a      	str	r2, [r3, #8]
      break;
 80078ac:	e03b      	b.n	8007926 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6818      	ldr	r0, [r3, #0]
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	6859      	ldr	r1, [r3, #4]
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	68db      	ldr	r3, [r3, #12]
 80078ba:	461a      	mov	r2, r3
 80078bc:	f000 f8c6 	bl	8007a4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2150      	movs	r1, #80	; 0x50
 80078c6:	4618      	mov	r0, r3
 80078c8:	f000 f91d 	bl	8007b06 <TIM_ITRx_SetConfig>
      break;
 80078cc:	e02b      	b.n	8007926 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6818      	ldr	r0, [r3, #0]
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	6859      	ldr	r1, [r3, #4]
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	68db      	ldr	r3, [r3, #12]
 80078da:	461a      	mov	r2, r3
 80078dc:	f000 f8e4 	bl	8007aa8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	2160      	movs	r1, #96	; 0x60
 80078e6:	4618      	mov	r0, r3
 80078e8:	f000 f90d 	bl	8007b06 <TIM_ITRx_SetConfig>
      break;
 80078ec:	e01b      	b.n	8007926 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6818      	ldr	r0, [r3, #0]
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	6859      	ldr	r1, [r3, #4]
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	461a      	mov	r2, r3
 80078fc:	f000 f8a6 	bl	8007a4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	2140      	movs	r1, #64	; 0x40
 8007906:	4618      	mov	r0, r3
 8007908:	f000 f8fd 	bl	8007b06 <TIM_ITRx_SetConfig>
      break;
 800790c:	e00b      	b.n	8007926 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4619      	mov	r1, r3
 8007918:	4610      	mov	r0, r2
 800791a:	f000 f8f4 	bl	8007b06 <TIM_ITRx_SetConfig>
        break;
 800791e:	e002      	b.n	8007926 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007920:	bf00      	nop
 8007922:	e000      	b.n	8007926 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007924:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2201      	movs	r2, #1
 800792a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2200      	movs	r2, #0
 8007932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007936:	2300      	movs	r3, #0
}
 8007938:	4618      	mov	r0, r3
 800793a:	3710      	adds	r7, #16
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007940:	b480      	push	{r7}
 8007942:	b083      	sub	sp, #12
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007948:	bf00      	nop
 800794a:	370c      	adds	r7, #12
 800794c:	46bd      	mov	sp, r7
 800794e:	bc80      	pop	{r7}
 8007950:	4770      	bx	lr

08007952 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007952:	b480      	push	{r7}
 8007954:	b083      	sub	sp, #12
 8007956:	af00      	add	r7, sp, #0
 8007958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800795a:	bf00      	nop
 800795c:	370c      	adds	r7, #12
 800795e:	46bd      	mov	sp, r7
 8007960:	bc80      	pop	{r7}
 8007962:	4770      	bx	lr

08007964 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007964:	b480      	push	{r7}
 8007966:	b083      	sub	sp, #12
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800796c:	bf00      	nop
 800796e:	370c      	adds	r7, #12
 8007970:	46bd      	mov	sp, r7
 8007972:	bc80      	pop	{r7}
 8007974:	4770      	bx	lr

08007976 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007976:	b480      	push	{r7}
 8007978:	b083      	sub	sp, #12
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800797e:	bf00      	nop
 8007980:	370c      	adds	r7, #12
 8007982:	46bd      	mov	sp, r7
 8007984:	bc80      	pop	{r7}
 8007986:	4770      	bx	lr

08007988 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007988:	b480      	push	{r7}
 800798a:	b085      	sub	sp, #20
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	4a29      	ldr	r2, [pc, #164]	; (8007a40 <TIM_Base_SetConfig+0xb8>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d00b      	beq.n	80079b8 <TIM_Base_SetConfig+0x30>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079a6:	d007      	beq.n	80079b8 <TIM_Base_SetConfig+0x30>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	4a26      	ldr	r2, [pc, #152]	; (8007a44 <TIM_Base_SetConfig+0xbc>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d003      	beq.n	80079b8 <TIM_Base_SetConfig+0x30>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	4a25      	ldr	r2, [pc, #148]	; (8007a48 <TIM_Base_SetConfig+0xc0>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d108      	bne.n	80079ca <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	685b      	ldr	r3, [r3, #4]
 80079c4:	68fa      	ldr	r2, [r7, #12]
 80079c6:	4313      	orrs	r3, r2
 80079c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	4a1c      	ldr	r2, [pc, #112]	; (8007a40 <TIM_Base_SetConfig+0xb8>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d00b      	beq.n	80079ea <TIM_Base_SetConfig+0x62>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079d8:	d007      	beq.n	80079ea <TIM_Base_SetConfig+0x62>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	4a19      	ldr	r2, [pc, #100]	; (8007a44 <TIM_Base_SetConfig+0xbc>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d003      	beq.n	80079ea <TIM_Base_SetConfig+0x62>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	4a18      	ldr	r2, [pc, #96]	; (8007a48 <TIM_Base_SetConfig+0xc0>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d108      	bne.n	80079fc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	68db      	ldr	r3, [r3, #12]
 80079f6:	68fa      	ldr	r2, [r7, #12]
 80079f8:	4313      	orrs	r3, r2
 80079fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	695b      	ldr	r3, [r3, #20]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	68fa      	ldr	r2, [r7, #12]
 8007a0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	689a      	ldr	r2, [r3, #8]
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	681a      	ldr	r2, [r3, #0]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	4a07      	ldr	r2, [pc, #28]	; (8007a40 <TIM_Base_SetConfig+0xb8>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d103      	bne.n	8007a30 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	691a      	ldr	r2, [r3, #16]
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2201      	movs	r2, #1
 8007a34:	615a      	str	r2, [r3, #20]
}
 8007a36:	bf00      	nop
 8007a38:	3714      	adds	r7, #20
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bc80      	pop	{r7}
 8007a3e:	4770      	bx	lr
 8007a40:	40012c00 	.word	0x40012c00
 8007a44:	40000400 	.word	0x40000400
 8007a48:	40000800 	.word	0x40000800

08007a4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b087      	sub	sp, #28
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	60f8      	str	r0, [r7, #12]
 8007a54:	60b9      	str	r1, [r7, #8]
 8007a56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	6a1b      	ldr	r3, [r3, #32]
 8007a5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	6a1b      	ldr	r3, [r3, #32]
 8007a62:	f023 0201 	bic.w	r2, r3, #1
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	699b      	ldr	r3, [r3, #24]
 8007a6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	011b      	lsls	r3, r3, #4
 8007a7c:	693a      	ldr	r2, [r7, #16]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	f023 030a 	bic.w	r3, r3, #10
 8007a88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a8a:	697a      	ldr	r2, [r7, #20]
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	693a      	ldr	r2, [r7, #16]
 8007a96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	697a      	ldr	r2, [r7, #20]
 8007a9c:	621a      	str	r2, [r3, #32]
}
 8007a9e:	bf00      	nop
 8007aa0:	371c      	adds	r7, #28
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bc80      	pop	{r7}
 8007aa6:	4770      	bx	lr

08007aa8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b087      	sub	sp, #28
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	60f8      	str	r0, [r7, #12]
 8007ab0:	60b9      	str	r1, [r7, #8]
 8007ab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6a1b      	ldr	r3, [r3, #32]
 8007ab8:	f023 0210 	bic.w	r2, r3, #16
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	699b      	ldr	r3, [r3, #24]
 8007ac4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	6a1b      	ldr	r3, [r3, #32]
 8007aca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ad2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	031b      	lsls	r3, r3, #12
 8007ad8:	697a      	ldr	r2, [r7, #20]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007ae4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	011b      	lsls	r3, r3, #4
 8007aea:	693a      	ldr	r2, [r7, #16]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	697a      	ldr	r2, [r7, #20]
 8007af4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	693a      	ldr	r2, [r7, #16]
 8007afa:	621a      	str	r2, [r3, #32]
}
 8007afc:	bf00      	nop
 8007afe:	371c      	adds	r7, #28
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bc80      	pop	{r7}
 8007b04:	4770      	bx	lr

08007b06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b06:	b480      	push	{r7}
 8007b08:	b085      	sub	sp, #20
 8007b0a:	af00      	add	r7, sp, #0
 8007b0c:	6078      	str	r0, [r7, #4]
 8007b0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b1e:	683a      	ldr	r2, [r7, #0]
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	4313      	orrs	r3, r2
 8007b24:	f043 0307 	orr.w	r3, r3, #7
 8007b28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	68fa      	ldr	r2, [r7, #12]
 8007b2e:	609a      	str	r2, [r3, #8]
}
 8007b30:	bf00      	nop
 8007b32:	3714      	adds	r7, #20
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bc80      	pop	{r7}
 8007b38:	4770      	bx	lr

08007b3a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b3a:	b480      	push	{r7}
 8007b3c:	b087      	sub	sp, #28
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	60f8      	str	r0, [r7, #12]
 8007b42:	60b9      	str	r1, [r7, #8]
 8007b44:	607a      	str	r2, [r7, #4]
 8007b46:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b54:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	021a      	lsls	r2, r3, #8
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	431a      	orrs	r2, r3
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	4313      	orrs	r3, r2
 8007b62:	697a      	ldr	r2, [r7, #20]
 8007b64:	4313      	orrs	r3, r2
 8007b66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	697a      	ldr	r2, [r7, #20]
 8007b6c:	609a      	str	r2, [r3, #8]
}
 8007b6e:	bf00      	nop
 8007b70:	371c      	adds	r7, #28
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bc80      	pop	{r7}
 8007b76:	4770      	bx	lr

08007b78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b085      	sub	sp, #20
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d101      	bne.n	8007b90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b8c:	2302      	movs	r3, #2
 8007b8e:	e046      	b.n	8007c1e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2201      	movs	r2, #1
 8007b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2202      	movs	r2, #2
 8007b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	685b      	ldr	r3, [r3, #4]
 8007ba6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	689b      	ldr	r3, [r3, #8]
 8007bae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	68fa      	ldr	r2, [r7, #12]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	68fa      	ldr	r2, [r7, #12]
 8007bc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4a16      	ldr	r2, [pc, #88]	; (8007c28 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d00e      	beq.n	8007bf2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bdc:	d009      	beq.n	8007bf2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a12      	ldr	r2, [pc, #72]	; (8007c2c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d004      	beq.n	8007bf2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4a10      	ldr	r2, [pc, #64]	; (8007c30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d10c      	bne.n	8007c0c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007bf8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	68ba      	ldr	r2, [r7, #8]
 8007c00:	4313      	orrs	r3, r2
 8007c02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	68ba      	ldr	r2, [r7, #8]
 8007c0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2201      	movs	r2, #1
 8007c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c1c:	2300      	movs	r3, #0
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3714      	adds	r7, #20
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bc80      	pop	{r7}
 8007c26:	4770      	bx	lr
 8007c28:	40012c00 	.word	0x40012c00
 8007c2c:	40000400 	.word	0x40000400
 8007c30:	40000800 	.word	0x40000800

08007c34 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c3c:	bf00      	nop
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bc80      	pop	{r7}
 8007c44:	4770      	bx	lr

08007c46 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c46:	b480      	push	{r7}
 8007c48:	b083      	sub	sp, #12
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c4e:	bf00      	nop
 8007c50:	370c      	adds	r7, #12
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bc80      	pop	{r7}
 8007c56:	4770      	bx	lr

08007c58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b082      	sub	sp, #8
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d101      	bne.n	8007c6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c66:	2301      	movs	r3, #1
 8007c68:	e03f      	b.n	8007cea <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c70:	b2db      	uxtb	r3, r3
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d106      	bne.n	8007c84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f7fd fbd6 	bl	8005430 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2224      	movs	r2, #36	; 0x24
 8007c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	68da      	ldr	r2, [r3, #12]
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007c9c:	6878      	ldr	r0, [r7, #4]
 8007c9e:	f000 fba9 	bl	80083f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	691a      	ldr	r2, [r3, #16]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007cb0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	695a      	ldr	r2, [r3, #20]
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007cc0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	68da      	ldr	r2, [r3, #12]
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007cd0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2220      	movs	r2, #32
 8007cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2220      	movs	r2, #32
 8007ce4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007ce8:	2300      	movs	r3, #0
}
 8007cea:	4618      	mov	r0, r3
 8007cec:	3708      	adds	r7, #8
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}

08007cf2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007cf2:	b580      	push	{r7, lr}
 8007cf4:	b084      	sub	sp, #16
 8007cf6:	af00      	add	r7, sp, #0
 8007cf8:	60f8      	str	r0, [r7, #12]
 8007cfa:	60b9      	str	r1, [r7, #8]
 8007cfc:	4613      	mov	r3, r2
 8007cfe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d06:	b2db      	uxtb	r3, r3
 8007d08:	2b20      	cmp	r3, #32
 8007d0a:	d11d      	bne.n	8007d48 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d002      	beq.n	8007d18 <HAL_UART_Receive_IT+0x26>
 8007d12:	88fb      	ldrh	r3, [r7, #6]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d101      	bne.n	8007d1c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	e016      	b.n	8007d4a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d22:	2b01      	cmp	r3, #1
 8007d24:	d101      	bne.n	8007d2a <HAL_UART_Receive_IT+0x38>
 8007d26:	2302      	movs	r3, #2
 8007d28:	e00f      	b.n	8007d4a <HAL_UART_Receive_IT+0x58>
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2200      	movs	r2, #0
 8007d36:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8007d38:	88fb      	ldrh	r3, [r7, #6]
 8007d3a:	461a      	mov	r2, r3
 8007d3c:	68b9      	ldr	r1, [r7, #8]
 8007d3e:	68f8      	ldr	r0, [r7, #12]
 8007d40:	f000 f9cf 	bl	80080e2 <UART_Start_Receive_IT>
 8007d44:	4603      	mov	r3, r0
 8007d46:	e000      	b.n	8007d4a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007d48:	2302      	movs	r3, #2
  }
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3710      	adds	r7, #16
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
	...

08007d54 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b08a      	sub	sp, #40	; 0x28
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	68db      	ldr	r3, [r3, #12]
 8007d6a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	695b      	ldr	r3, [r3, #20]
 8007d72:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007d74:	2300      	movs	r3, #0
 8007d76:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d7e:	f003 030f 	and.w	r3, r3, #15
 8007d82:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007d84:	69bb      	ldr	r3, [r7, #24]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d10d      	bne.n	8007da6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d8c:	f003 0320 	and.w	r3, r3, #32
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d008      	beq.n	8007da6 <HAL_UART_IRQHandler+0x52>
 8007d94:	6a3b      	ldr	r3, [r7, #32]
 8007d96:	f003 0320 	and.w	r3, r3, #32
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d003      	beq.n	8007da6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f000 fa7f 	bl	80082a2 <UART_Receive_IT>
      return;
 8007da4:	e17b      	b.n	800809e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007da6:	69bb      	ldr	r3, [r7, #24]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	f000 80b1 	beq.w	8007f10 <HAL_UART_IRQHandler+0x1bc>
 8007dae:	69fb      	ldr	r3, [r7, #28]
 8007db0:	f003 0301 	and.w	r3, r3, #1
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d105      	bne.n	8007dc4 <HAL_UART_IRQHandler+0x70>
 8007db8:	6a3b      	ldr	r3, [r7, #32]
 8007dba:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	f000 80a6 	beq.w	8007f10 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dc6:	f003 0301 	and.w	r3, r3, #1
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d00a      	beq.n	8007de4 <HAL_UART_IRQHandler+0x90>
 8007dce:	6a3b      	ldr	r3, [r7, #32]
 8007dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d005      	beq.n	8007de4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ddc:	f043 0201 	orr.w	r2, r3, #1
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007de6:	f003 0304 	and.w	r3, r3, #4
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d00a      	beq.n	8007e04 <HAL_UART_IRQHandler+0xb0>
 8007dee:	69fb      	ldr	r3, [r7, #28]
 8007df0:	f003 0301 	and.w	r3, r3, #1
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d005      	beq.n	8007e04 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dfc:	f043 0202 	orr.w	r2, r3, #2
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e06:	f003 0302 	and.w	r3, r3, #2
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d00a      	beq.n	8007e24 <HAL_UART_IRQHandler+0xd0>
 8007e0e:	69fb      	ldr	r3, [r7, #28]
 8007e10:	f003 0301 	and.w	r3, r3, #1
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d005      	beq.n	8007e24 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e1c:	f043 0204 	orr.w	r2, r3, #4
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e26:	f003 0308 	and.w	r3, r3, #8
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d00f      	beq.n	8007e4e <HAL_UART_IRQHandler+0xfa>
 8007e2e:	6a3b      	ldr	r3, [r7, #32]
 8007e30:	f003 0320 	and.w	r3, r3, #32
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d104      	bne.n	8007e42 <HAL_UART_IRQHandler+0xee>
 8007e38:	69fb      	ldr	r3, [r7, #28]
 8007e3a:	f003 0301 	and.w	r3, r3, #1
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d005      	beq.n	8007e4e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e46:	f043 0208 	orr.w	r2, r3, #8
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	f000 811e 	beq.w	8008094 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e5a:	f003 0320 	and.w	r3, r3, #32
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d007      	beq.n	8007e72 <HAL_UART_IRQHandler+0x11e>
 8007e62:	6a3b      	ldr	r3, [r7, #32]
 8007e64:	f003 0320 	and.w	r3, r3, #32
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d002      	beq.n	8007e72 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f000 fa18 	bl	80082a2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	695b      	ldr	r3, [r3, #20]
 8007e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	bf14      	ite	ne
 8007e80:	2301      	movne	r3, #1
 8007e82:	2300      	moveq	r3, #0
 8007e84:	b2db      	uxtb	r3, r3
 8007e86:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8c:	f003 0308 	and.w	r3, r3, #8
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d102      	bne.n	8007e9a <HAL_UART_IRQHandler+0x146>
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d031      	beq.n	8007efe <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f000 f95a 	bl	8008154 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	695b      	ldr	r3, [r3, #20]
 8007ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d023      	beq.n	8007ef6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	695a      	ldr	r2, [r3, #20]
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ebc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d013      	beq.n	8007eee <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eca:	4a76      	ldr	r2, [pc, #472]	; (80080a4 <HAL_UART_IRQHandler+0x350>)
 8007ecc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f7fe f822 	bl	8005f1c <HAL_DMA_Abort_IT>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d016      	beq.n	8007f0c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ee4:	687a      	ldr	r2, [r7, #4]
 8007ee6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007ee8:	4610      	mov	r0, r2
 8007eea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007eec:	e00e      	b.n	8007f0c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f000 f8e3 	bl	80080ba <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ef4:	e00a      	b.n	8007f0c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 f8df 	bl	80080ba <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007efc:	e006      	b.n	8007f0c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 f8db 	bl	80080ba <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2200      	movs	r2, #0
 8007f08:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007f0a:	e0c3      	b.n	8008094 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f0c:	bf00      	nop
    return;
 8007f0e:	e0c1      	b.n	8008094 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	f040 80a1 	bne.w	800805c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8007f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f1c:	f003 0310 	and.w	r3, r3, #16
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	f000 809b 	beq.w	800805c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007f26:	6a3b      	ldr	r3, [r7, #32]
 8007f28:	f003 0310 	and.w	r3, r3, #16
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	f000 8095 	beq.w	800805c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f32:	2300      	movs	r3, #0
 8007f34:	60fb      	str	r3, [r7, #12]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	60fb      	str	r3, [r7, #12]
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	60fb      	str	r3, [r7, #12]
 8007f46:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	695b      	ldr	r3, [r3, #20]
 8007f4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d04e      	beq.n	8007ff4 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8007f60:	8a3b      	ldrh	r3, [r7, #16]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	f000 8098 	beq.w	8008098 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007f6c:	8a3a      	ldrh	r2, [r7, #16]
 8007f6e:	429a      	cmp	r2, r3
 8007f70:	f080 8092 	bcs.w	8008098 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	8a3a      	ldrh	r2, [r7, #16]
 8007f78:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f7e:	699b      	ldr	r3, [r3, #24]
 8007f80:	2b20      	cmp	r3, #32
 8007f82:	d02b      	beq.n	8007fdc <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	68da      	ldr	r2, [r3, #12]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007f92:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	695a      	ldr	r2, [r3, #20]
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f022 0201 	bic.w	r2, r2, #1
 8007fa2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	695a      	ldr	r2, [r3, #20]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007fb2:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2220      	movs	r2, #32
 8007fb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	68da      	ldr	r2, [r3, #12]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f022 0210 	bic.w	r2, r2, #16
 8007fd0:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f7fd ff65 	bl	8005ea6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007fe4:	b29b      	uxth	r3, r3
 8007fe6:	1ad3      	subs	r3, r2, r3
 8007fe8:	b29b      	uxth	r3, r3
 8007fea:	4619      	mov	r1, r3
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f000 f86d 	bl	80080cc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007ff2:	e051      	b.n	8008098 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ffc:	b29b      	uxth	r3, r3
 8007ffe:	1ad3      	subs	r3, r2, r3
 8008000:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008006:	b29b      	uxth	r3, r3
 8008008:	2b00      	cmp	r3, #0
 800800a:	d047      	beq.n	800809c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800800c:	8a7b      	ldrh	r3, [r7, #18]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d044      	beq.n	800809c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	68da      	ldr	r2, [r3, #12]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008020:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	695a      	ldr	r2, [r3, #20]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f022 0201 	bic.w	r2, r2, #1
 8008030:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2220      	movs	r2, #32
 8008036:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2200      	movs	r2, #0
 800803e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	68da      	ldr	r2, [r3, #12]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f022 0210 	bic.w	r2, r2, #16
 800804e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008050:	8a7b      	ldrh	r3, [r7, #18]
 8008052:	4619      	mov	r1, r3
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 f839 	bl	80080cc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800805a:	e01f      	b.n	800809c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800805c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800805e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008062:	2b00      	cmp	r3, #0
 8008064:	d008      	beq.n	8008078 <HAL_UART_IRQHandler+0x324>
 8008066:	6a3b      	ldr	r3, [r7, #32]
 8008068:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800806c:	2b00      	cmp	r3, #0
 800806e:	d003      	beq.n	8008078 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	f000 f8af 	bl	80081d4 <UART_Transmit_IT>
    return;
 8008076:	e012      	b.n	800809e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800807a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800807e:	2b00      	cmp	r3, #0
 8008080:	d00d      	beq.n	800809e <HAL_UART_IRQHandler+0x34a>
 8008082:	6a3b      	ldr	r3, [r7, #32]
 8008084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008088:	2b00      	cmp	r3, #0
 800808a:	d008      	beq.n	800809e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f000 f8f0 	bl	8008272 <UART_EndTransmit_IT>
    return;
 8008092:	e004      	b.n	800809e <HAL_UART_IRQHandler+0x34a>
    return;
 8008094:	bf00      	nop
 8008096:	e002      	b.n	800809e <HAL_UART_IRQHandler+0x34a>
      return;
 8008098:	bf00      	nop
 800809a:	e000      	b.n	800809e <HAL_UART_IRQHandler+0x34a>
      return;
 800809c:	bf00      	nop
  }
}
 800809e:	3728      	adds	r7, #40	; 0x28
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}
 80080a4:	080081ad 	.word	0x080081ad

080080a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b083      	sub	sp, #12
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80080b0:	bf00      	nop
 80080b2:	370c      	adds	r7, #12
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bc80      	pop	{r7}
 80080b8:	4770      	bx	lr

080080ba <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80080ba:	b480      	push	{r7}
 80080bc:	b083      	sub	sp, #12
 80080be:	af00      	add	r7, sp, #0
 80080c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80080c2:	bf00      	nop
 80080c4:	370c      	adds	r7, #12
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bc80      	pop	{r7}
 80080ca:	4770      	bx	lr

080080cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b083      	sub	sp, #12
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
 80080d4:	460b      	mov	r3, r1
 80080d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80080d8:	bf00      	nop
 80080da:	370c      	adds	r7, #12
 80080dc:	46bd      	mov	sp, r7
 80080de:	bc80      	pop	{r7}
 80080e0:	4770      	bx	lr

080080e2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080e2:	b480      	push	{r7}
 80080e4:	b085      	sub	sp, #20
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	60f8      	str	r0, [r7, #12]
 80080ea:	60b9      	str	r1, [r7, #8]
 80080ec:	4613      	mov	r3, r2
 80080ee:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	68ba      	ldr	r2, [r7, #8]
 80080f4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	88fa      	ldrh	r2, [r7, #6]
 80080fa:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	88fa      	ldrh	r2, [r7, #6]
 8008100:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2200      	movs	r2, #0
 8008106:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2222      	movs	r2, #34	; 0x22
 800810c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	2200      	movs	r2, #0
 8008114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	68da      	ldr	r2, [r3, #12]
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008126:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	695a      	ldr	r2, [r3, #20]
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f042 0201 	orr.w	r2, r2, #1
 8008136:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	68da      	ldr	r2, [r3, #12]
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f042 0220 	orr.w	r2, r2, #32
 8008146:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	3714      	adds	r7, #20
 800814e:	46bd      	mov	sp, r7
 8008150:	bc80      	pop	{r7}
 8008152:	4770      	bx	lr

08008154 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008154:	b480      	push	{r7}
 8008156:	b083      	sub	sp, #12
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	68da      	ldr	r2, [r3, #12]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800816a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	695a      	ldr	r2, [r3, #20]
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f022 0201 	bic.w	r2, r2, #1
 800817a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008180:	2b01      	cmp	r3, #1
 8008182:	d107      	bne.n	8008194 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	68da      	ldr	r2, [r3, #12]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f022 0210 	bic.w	r2, r2, #16
 8008192:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2220      	movs	r2, #32
 8008198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2200      	movs	r2, #0
 80081a0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80081a2:	bf00      	nop
 80081a4:	370c      	adds	r7, #12
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bc80      	pop	{r7}
 80081aa:	4770      	bx	lr

080081ac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b084      	sub	sp, #16
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2200      	movs	r2, #0
 80081be:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2200      	movs	r2, #0
 80081c4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80081c6:	68f8      	ldr	r0, [r7, #12]
 80081c8:	f7ff ff77 	bl	80080ba <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081cc:	bf00      	nop
 80081ce:	3710      	adds	r7, #16
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}

080081d4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b085      	sub	sp, #20
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081e2:	b2db      	uxtb	r3, r3
 80081e4:	2b21      	cmp	r3, #33	; 0x21
 80081e6:	d13e      	bne.n	8008266 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	689b      	ldr	r3, [r3, #8]
 80081ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081f0:	d114      	bne.n	800821c <UART_Transmit_IT+0x48>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	691b      	ldr	r3, [r3, #16]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d110      	bne.n	800821c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6a1b      	ldr	r3, [r3, #32]
 80081fe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	881b      	ldrh	r3, [r3, #0]
 8008204:	461a      	mov	r2, r3
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800820e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6a1b      	ldr	r3, [r3, #32]
 8008214:	1c9a      	adds	r2, r3, #2
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	621a      	str	r2, [r3, #32]
 800821a:	e008      	b.n	800822e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6a1b      	ldr	r3, [r3, #32]
 8008220:	1c59      	adds	r1, r3, #1
 8008222:	687a      	ldr	r2, [r7, #4]
 8008224:	6211      	str	r1, [r2, #32]
 8008226:	781a      	ldrb	r2, [r3, #0]
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008232:	b29b      	uxth	r3, r3
 8008234:	3b01      	subs	r3, #1
 8008236:	b29b      	uxth	r3, r3
 8008238:	687a      	ldr	r2, [r7, #4]
 800823a:	4619      	mov	r1, r3
 800823c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800823e:	2b00      	cmp	r3, #0
 8008240:	d10f      	bne.n	8008262 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	68da      	ldr	r2, [r3, #12]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008250:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	68da      	ldr	r2, [r3, #12]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008260:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008262:	2300      	movs	r3, #0
 8008264:	e000      	b.n	8008268 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008266:	2302      	movs	r3, #2
  }
}
 8008268:	4618      	mov	r0, r3
 800826a:	3714      	adds	r7, #20
 800826c:	46bd      	mov	sp, r7
 800826e:	bc80      	pop	{r7}
 8008270:	4770      	bx	lr

08008272 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008272:	b580      	push	{r7, lr}
 8008274:	b082      	sub	sp, #8
 8008276:	af00      	add	r7, sp, #0
 8008278:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	68da      	ldr	r2, [r3, #12]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008288:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2220      	movs	r2, #32
 800828e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f7ff ff08 	bl	80080a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008298:	2300      	movs	r3, #0
}
 800829a:	4618      	mov	r0, r3
 800829c:	3708      	adds	r7, #8
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}

080082a2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80082a2:	b580      	push	{r7, lr}
 80082a4:	b086      	sub	sp, #24
 80082a6:	af00      	add	r7, sp, #0
 80082a8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80082b0:	b2db      	uxtb	r3, r3
 80082b2:	2b22      	cmp	r3, #34	; 0x22
 80082b4:	f040 8099 	bne.w	80083ea <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082c0:	d117      	bne.n	80082f2 <UART_Receive_IT+0x50>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	691b      	ldr	r3, [r3, #16]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d113      	bne.n	80082f2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80082ca:	2300      	movs	r3, #0
 80082cc:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082d2:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	b29b      	uxth	r3, r3
 80082dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082e0:	b29a      	uxth	r2, r3
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082ea:	1c9a      	adds	r2, r3, #2
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	629a      	str	r2, [r3, #40]	; 0x28
 80082f0:	e026      	b.n	8008340 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082f6:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80082f8:	2300      	movs	r3, #0
 80082fa:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	689b      	ldr	r3, [r3, #8]
 8008300:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008304:	d007      	beq.n	8008316 <UART_Receive_IT+0x74>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d10a      	bne.n	8008324 <UART_Receive_IT+0x82>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	691b      	ldr	r3, [r3, #16]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d106      	bne.n	8008324 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	685b      	ldr	r3, [r3, #4]
 800831c:	b2da      	uxtb	r2, r3
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	701a      	strb	r2, [r3, #0]
 8008322:	e008      	b.n	8008336 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	b2db      	uxtb	r3, r3
 800832c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008330:	b2da      	uxtb	r2, r3
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800833a:	1c5a      	adds	r2, r3, #1
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008344:	b29b      	uxth	r3, r3
 8008346:	3b01      	subs	r3, #1
 8008348:	b29b      	uxth	r3, r3
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	4619      	mov	r1, r3
 800834e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008350:	2b00      	cmp	r3, #0
 8008352:	d148      	bne.n	80083e6 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	68da      	ldr	r2, [r3, #12]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f022 0220 	bic.w	r2, r2, #32
 8008362:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	68da      	ldr	r2, [r3, #12]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008372:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	695a      	ldr	r2, [r3, #20]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f022 0201 	bic.w	r2, r2, #1
 8008382:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2220      	movs	r2, #32
 8008388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008390:	2b01      	cmp	r3, #1
 8008392:	d123      	bne.n	80083dc <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2200      	movs	r2, #0
 8008398:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	68da      	ldr	r2, [r3, #12]
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f022 0210 	bic.w	r2, r2, #16
 80083a8:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f003 0310 	and.w	r3, r3, #16
 80083b4:	2b10      	cmp	r3, #16
 80083b6:	d10a      	bne.n	80083ce <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80083b8:	2300      	movs	r3, #0
 80083ba:	60fb      	str	r3, [r7, #12]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	60fb      	str	r3, [r7, #12]
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	60fb      	str	r3, [r7, #12]
 80083cc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80083d2:	4619      	mov	r1, r3
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f7ff fe79 	bl	80080cc <HAL_UARTEx_RxEventCallback>
 80083da:	e002      	b.n	80083e2 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80083dc:	6878      	ldr	r0, [r7, #4]
 80083de:	f7fc fd4f 	bl	8004e80 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80083e2:	2300      	movs	r3, #0
 80083e4:	e002      	b.n	80083ec <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80083e6:	2300      	movs	r3, #0
 80083e8:	e000      	b.n	80083ec <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80083ea:	2302      	movs	r3, #2
  }
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3718      	adds	r7, #24
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}

080083f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b084      	sub	sp, #16
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	691b      	ldr	r3, [r3, #16]
 8008402:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	68da      	ldr	r2, [r3, #12]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	430a      	orrs	r2, r1
 8008410:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	689a      	ldr	r2, [r3, #8]
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	691b      	ldr	r3, [r3, #16]
 800841a:	431a      	orrs	r2, r3
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	695b      	ldr	r3, [r3, #20]
 8008420:	4313      	orrs	r3, r2
 8008422:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	68db      	ldr	r3, [r3, #12]
 800842a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800842e:	f023 030c 	bic.w	r3, r3, #12
 8008432:	687a      	ldr	r2, [r7, #4]
 8008434:	6812      	ldr	r2, [r2, #0]
 8008436:	68b9      	ldr	r1, [r7, #8]
 8008438:	430b      	orrs	r3, r1
 800843a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	695b      	ldr	r3, [r3, #20]
 8008442:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	699a      	ldr	r2, [r3, #24]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	430a      	orrs	r2, r1
 8008450:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a2c      	ldr	r2, [pc, #176]	; (8008508 <UART_SetConfig+0x114>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d103      	bne.n	8008464 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800845c:	f7fe fcb4 	bl	8006dc8 <HAL_RCC_GetPCLK2Freq>
 8008460:	60f8      	str	r0, [r7, #12]
 8008462:	e002      	b.n	800846a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008464:	f7fe fc9c 	bl	8006da0 <HAL_RCC_GetPCLK1Freq>
 8008468:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800846a:	68fa      	ldr	r2, [r7, #12]
 800846c:	4613      	mov	r3, r2
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	4413      	add	r3, r2
 8008472:	009a      	lsls	r2, r3, #2
 8008474:	441a      	add	r2, r3
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	685b      	ldr	r3, [r3, #4]
 800847a:	009b      	lsls	r3, r3, #2
 800847c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008480:	4a22      	ldr	r2, [pc, #136]	; (800850c <UART_SetConfig+0x118>)
 8008482:	fba2 2303 	umull	r2, r3, r2, r3
 8008486:	095b      	lsrs	r3, r3, #5
 8008488:	0119      	lsls	r1, r3, #4
 800848a:	68fa      	ldr	r2, [r7, #12]
 800848c:	4613      	mov	r3, r2
 800848e:	009b      	lsls	r3, r3, #2
 8008490:	4413      	add	r3, r2
 8008492:	009a      	lsls	r2, r3, #2
 8008494:	441a      	add	r2, r3
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	009b      	lsls	r3, r3, #2
 800849c:	fbb2 f2f3 	udiv	r2, r2, r3
 80084a0:	4b1a      	ldr	r3, [pc, #104]	; (800850c <UART_SetConfig+0x118>)
 80084a2:	fba3 0302 	umull	r0, r3, r3, r2
 80084a6:	095b      	lsrs	r3, r3, #5
 80084a8:	2064      	movs	r0, #100	; 0x64
 80084aa:	fb00 f303 	mul.w	r3, r0, r3
 80084ae:	1ad3      	subs	r3, r2, r3
 80084b0:	011b      	lsls	r3, r3, #4
 80084b2:	3332      	adds	r3, #50	; 0x32
 80084b4:	4a15      	ldr	r2, [pc, #84]	; (800850c <UART_SetConfig+0x118>)
 80084b6:	fba2 2303 	umull	r2, r3, r2, r3
 80084ba:	095b      	lsrs	r3, r3, #5
 80084bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80084c0:	4419      	add	r1, r3
 80084c2:	68fa      	ldr	r2, [r7, #12]
 80084c4:	4613      	mov	r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	4413      	add	r3, r2
 80084ca:	009a      	lsls	r2, r3, #2
 80084cc:	441a      	add	r2, r3
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	009b      	lsls	r3, r3, #2
 80084d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80084d8:	4b0c      	ldr	r3, [pc, #48]	; (800850c <UART_SetConfig+0x118>)
 80084da:	fba3 0302 	umull	r0, r3, r3, r2
 80084de:	095b      	lsrs	r3, r3, #5
 80084e0:	2064      	movs	r0, #100	; 0x64
 80084e2:	fb00 f303 	mul.w	r3, r0, r3
 80084e6:	1ad3      	subs	r3, r2, r3
 80084e8:	011b      	lsls	r3, r3, #4
 80084ea:	3332      	adds	r3, #50	; 0x32
 80084ec:	4a07      	ldr	r2, [pc, #28]	; (800850c <UART_SetConfig+0x118>)
 80084ee:	fba2 2303 	umull	r2, r3, r2, r3
 80084f2:	095b      	lsrs	r3, r3, #5
 80084f4:	f003 020f 	and.w	r2, r3, #15
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	440a      	add	r2, r1
 80084fe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008500:	bf00      	nop
 8008502:	3710      	adds	r7, #16
 8008504:	46bd      	mov	sp, r7
 8008506:	bd80      	pop	{r7, pc}
 8008508:	40013800 	.word	0x40013800
 800850c:	51eb851f 	.word	0x51eb851f

08008510 <__errno>:
 8008510:	4b01      	ldr	r3, [pc, #4]	; (8008518 <__errno+0x8>)
 8008512:	6818      	ldr	r0, [r3, #0]
 8008514:	4770      	bx	lr
 8008516:	bf00      	nop
 8008518:	200001dc 	.word	0x200001dc

0800851c <__libc_init_array>:
 800851c:	b570      	push	{r4, r5, r6, lr}
 800851e:	2600      	movs	r6, #0
 8008520:	4d0c      	ldr	r5, [pc, #48]	; (8008554 <__libc_init_array+0x38>)
 8008522:	4c0d      	ldr	r4, [pc, #52]	; (8008558 <__libc_init_array+0x3c>)
 8008524:	1b64      	subs	r4, r4, r5
 8008526:	10a4      	asrs	r4, r4, #2
 8008528:	42a6      	cmp	r6, r4
 800852a:	d109      	bne.n	8008540 <__libc_init_array+0x24>
 800852c:	f001 f88e 	bl	800964c <_init>
 8008530:	2600      	movs	r6, #0
 8008532:	4d0a      	ldr	r5, [pc, #40]	; (800855c <__libc_init_array+0x40>)
 8008534:	4c0a      	ldr	r4, [pc, #40]	; (8008560 <__libc_init_array+0x44>)
 8008536:	1b64      	subs	r4, r4, r5
 8008538:	10a4      	asrs	r4, r4, #2
 800853a:	42a6      	cmp	r6, r4
 800853c:	d105      	bne.n	800854a <__libc_init_array+0x2e>
 800853e:	bd70      	pop	{r4, r5, r6, pc}
 8008540:	f855 3b04 	ldr.w	r3, [r5], #4
 8008544:	4798      	blx	r3
 8008546:	3601      	adds	r6, #1
 8008548:	e7ee      	b.n	8008528 <__libc_init_array+0xc>
 800854a:	f855 3b04 	ldr.w	r3, [r5], #4
 800854e:	4798      	blx	r3
 8008550:	3601      	adds	r6, #1
 8008552:	e7f2      	b.n	800853a <__libc_init_array+0x1e>
 8008554:	080097e8 	.word	0x080097e8
 8008558:	080097e8 	.word	0x080097e8
 800855c:	080097e8 	.word	0x080097e8
 8008560:	080097ec 	.word	0x080097ec

08008564 <malloc>:
 8008564:	4b02      	ldr	r3, [pc, #8]	; (8008570 <malloc+0xc>)
 8008566:	4601      	mov	r1, r0
 8008568:	6818      	ldr	r0, [r3, #0]
 800856a:	f000 b873 	b.w	8008654 <_malloc_r>
 800856e:	bf00      	nop
 8008570:	200001dc 	.word	0x200001dc

08008574 <memset>:
 8008574:	4603      	mov	r3, r0
 8008576:	4402      	add	r2, r0
 8008578:	4293      	cmp	r3, r2
 800857a:	d100      	bne.n	800857e <memset+0xa>
 800857c:	4770      	bx	lr
 800857e:	f803 1b01 	strb.w	r1, [r3], #1
 8008582:	e7f9      	b.n	8008578 <memset+0x4>

08008584 <_free_r>:
 8008584:	b538      	push	{r3, r4, r5, lr}
 8008586:	4605      	mov	r5, r0
 8008588:	2900      	cmp	r1, #0
 800858a:	d040      	beq.n	800860e <_free_r+0x8a>
 800858c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008590:	1f0c      	subs	r4, r1, #4
 8008592:	2b00      	cmp	r3, #0
 8008594:	bfb8      	it	lt
 8008596:	18e4      	addlt	r4, r4, r3
 8008598:	f000 f97c 	bl	8008894 <__malloc_lock>
 800859c:	4a1c      	ldr	r2, [pc, #112]	; (8008610 <_free_r+0x8c>)
 800859e:	6813      	ldr	r3, [r2, #0]
 80085a0:	b933      	cbnz	r3, 80085b0 <_free_r+0x2c>
 80085a2:	6063      	str	r3, [r4, #4]
 80085a4:	6014      	str	r4, [r2, #0]
 80085a6:	4628      	mov	r0, r5
 80085a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085ac:	f000 b978 	b.w	80088a0 <__malloc_unlock>
 80085b0:	42a3      	cmp	r3, r4
 80085b2:	d908      	bls.n	80085c6 <_free_r+0x42>
 80085b4:	6820      	ldr	r0, [r4, #0]
 80085b6:	1821      	adds	r1, r4, r0
 80085b8:	428b      	cmp	r3, r1
 80085ba:	bf01      	itttt	eq
 80085bc:	6819      	ldreq	r1, [r3, #0]
 80085be:	685b      	ldreq	r3, [r3, #4]
 80085c0:	1809      	addeq	r1, r1, r0
 80085c2:	6021      	streq	r1, [r4, #0]
 80085c4:	e7ed      	b.n	80085a2 <_free_r+0x1e>
 80085c6:	461a      	mov	r2, r3
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	b10b      	cbz	r3, 80085d0 <_free_r+0x4c>
 80085cc:	42a3      	cmp	r3, r4
 80085ce:	d9fa      	bls.n	80085c6 <_free_r+0x42>
 80085d0:	6811      	ldr	r1, [r2, #0]
 80085d2:	1850      	adds	r0, r2, r1
 80085d4:	42a0      	cmp	r0, r4
 80085d6:	d10b      	bne.n	80085f0 <_free_r+0x6c>
 80085d8:	6820      	ldr	r0, [r4, #0]
 80085da:	4401      	add	r1, r0
 80085dc:	1850      	adds	r0, r2, r1
 80085de:	4283      	cmp	r3, r0
 80085e0:	6011      	str	r1, [r2, #0]
 80085e2:	d1e0      	bne.n	80085a6 <_free_r+0x22>
 80085e4:	6818      	ldr	r0, [r3, #0]
 80085e6:	685b      	ldr	r3, [r3, #4]
 80085e8:	4401      	add	r1, r0
 80085ea:	6011      	str	r1, [r2, #0]
 80085ec:	6053      	str	r3, [r2, #4]
 80085ee:	e7da      	b.n	80085a6 <_free_r+0x22>
 80085f0:	d902      	bls.n	80085f8 <_free_r+0x74>
 80085f2:	230c      	movs	r3, #12
 80085f4:	602b      	str	r3, [r5, #0]
 80085f6:	e7d6      	b.n	80085a6 <_free_r+0x22>
 80085f8:	6820      	ldr	r0, [r4, #0]
 80085fa:	1821      	adds	r1, r4, r0
 80085fc:	428b      	cmp	r3, r1
 80085fe:	bf01      	itttt	eq
 8008600:	6819      	ldreq	r1, [r3, #0]
 8008602:	685b      	ldreq	r3, [r3, #4]
 8008604:	1809      	addeq	r1, r1, r0
 8008606:	6021      	streq	r1, [r4, #0]
 8008608:	6063      	str	r3, [r4, #4]
 800860a:	6054      	str	r4, [r2, #4]
 800860c:	e7cb      	b.n	80085a6 <_free_r+0x22>
 800860e:	bd38      	pop	{r3, r4, r5, pc}
 8008610:	2000064c 	.word	0x2000064c

08008614 <sbrk_aligned>:
 8008614:	b570      	push	{r4, r5, r6, lr}
 8008616:	4e0e      	ldr	r6, [pc, #56]	; (8008650 <sbrk_aligned+0x3c>)
 8008618:	460c      	mov	r4, r1
 800861a:	6831      	ldr	r1, [r6, #0]
 800861c:	4605      	mov	r5, r0
 800861e:	b911      	cbnz	r1, 8008626 <sbrk_aligned+0x12>
 8008620:	f000 f8f8 	bl	8008814 <_sbrk_r>
 8008624:	6030      	str	r0, [r6, #0]
 8008626:	4621      	mov	r1, r4
 8008628:	4628      	mov	r0, r5
 800862a:	f000 f8f3 	bl	8008814 <_sbrk_r>
 800862e:	1c43      	adds	r3, r0, #1
 8008630:	d00a      	beq.n	8008648 <sbrk_aligned+0x34>
 8008632:	1cc4      	adds	r4, r0, #3
 8008634:	f024 0403 	bic.w	r4, r4, #3
 8008638:	42a0      	cmp	r0, r4
 800863a:	d007      	beq.n	800864c <sbrk_aligned+0x38>
 800863c:	1a21      	subs	r1, r4, r0
 800863e:	4628      	mov	r0, r5
 8008640:	f000 f8e8 	bl	8008814 <_sbrk_r>
 8008644:	3001      	adds	r0, #1
 8008646:	d101      	bne.n	800864c <sbrk_aligned+0x38>
 8008648:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800864c:	4620      	mov	r0, r4
 800864e:	bd70      	pop	{r4, r5, r6, pc}
 8008650:	20000650 	.word	0x20000650

08008654 <_malloc_r>:
 8008654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008658:	1ccd      	adds	r5, r1, #3
 800865a:	f025 0503 	bic.w	r5, r5, #3
 800865e:	3508      	adds	r5, #8
 8008660:	2d0c      	cmp	r5, #12
 8008662:	bf38      	it	cc
 8008664:	250c      	movcc	r5, #12
 8008666:	2d00      	cmp	r5, #0
 8008668:	4607      	mov	r7, r0
 800866a:	db01      	blt.n	8008670 <_malloc_r+0x1c>
 800866c:	42a9      	cmp	r1, r5
 800866e:	d905      	bls.n	800867c <_malloc_r+0x28>
 8008670:	230c      	movs	r3, #12
 8008672:	2600      	movs	r6, #0
 8008674:	603b      	str	r3, [r7, #0]
 8008676:	4630      	mov	r0, r6
 8008678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800867c:	4e2e      	ldr	r6, [pc, #184]	; (8008738 <_malloc_r+0xe4>)
 800867e:	f000 f909 	bl	8008894 <__malloc_lock>
 8008682:	6833      	ldr	r3, [r6, #0]
 8008684:	461c      	mov	r4, r3
 8008686:	bb34      	cbnz	r4, 80086d6 <_malloc_r+0x82>
 8008688:	4629      	mov	r1, r5
 800868a:	4638      	mov	r0, r7
 800868c:	f7ff ffc2 	bl	8008614 <sbrk_aligned>
 8008690:	1c43      	adds	r3, r0, #1
 8008692:	4604      	mov	r4, r0
 8008694:	d14d      	bne.n	8008732 <_malloc_r+0xde>
 8008696:	6834      	ldr	r4, [r6, #0]
 8008698:	4626      	mov	r6, r4
 800869a:	2e00      	cmp	r6, #0
 800869c:	d140      	bne.n	8008720 <_malloc_r+0xcc>
 800869e:	6823      	ldr	r3, [r4, #0]
 80086a0:	4631      	mov	r1, r6
 80086a2:	4638      	mov	r0, r7
 80086a4:	eb04 0803 	add.w	r8, r4, r3
 80086a8:	f000 f8b4 	bl	8008814 <_sbrk_r>
 80086ac:	4580      	cmp	r8, r0
 80086ae:	d13a      	bne.n	8008726 <_malloc_r+0xd2>
 80086b0:	6821      	ldr	r1, [r4, #0]
 80086b2:	3503      	adds	r5, #3
 80086b4:	1a6d      	subs	r5, r5, r1
 80086b6:	f025 0503 	bic.w	r5, r5, #3
 80086ba:	3508      	adds	r5, #8
 80086bc:	2d0c      	cmp	r5, #12
 80086be:	bf38      	it	cc
 80086c0:	250c      	movcc	r5, #12
 80086c2:	4638      	mov	r0, r7
 80086c4:	4629      	mov	r1, r5
 80086c6:	f7ff ffa5 	bl	8008614 <sbrk_aligned>
 80086ca:	3001      	adds	r0, #1
 80086cc:	d02b      	beq.n	8008726 <_malloc_r+0xd2>
 80086ce:	6823      	ldr	r3, [r4, #0]
 80086d0:	442b      	add	r3, r5
 80086d2:	6023      	str	r3, [r4, #0]
 80086d4:	e00e      	b.n	80086f4 <_malloc_r+0xa0>
 80086d6:	6822      	ldr	r2, [r4, #0]
 80086d8:	1b52      	subs	r2, r2, r5
 80086da:	d41e      	bmi.n	800871a <_malloc_r+0xc6>
 80086dc:	2a0b      	cmp	r2, #11
 80086de:	d916      	bls.n	800870e <_malloc_r+0xba>
 80086e0:	1961      	adds	r1, r4, r5
 80086e2:	42a3      	cmp	r3, r4
 80086e4:	6025      	str	r5, [r4, #0]
 80086e6:	bf18      	it	ne
 80086e8:	6059      	strne	r1, [r3, #4]
 80086ea:	6863      	ldr	r3, [r4, #4]
 80086ec:	bf08      	it	eq
 80086ee:	6031      	streq	r1, [r6, #0]
 80086f0:	5162      	str	r2, [r4, r5]
 80086f2:	604b      	str	r3, [r1, #4]
 80086f4:	4638      	mov	r0, r7
 80086f6:	f104 060b 	add.w	r6, r4, #11
 80086fa:	f000 f8d1 	bl	80088a0 <__malloc_unlock>
 80086fe:	f026 0607 	bic.w	r6, r6, #7
 8008702:	1d23      	adds	r3, r4, #4
 8008704:	1af2      	subs	r2, r6, r3
 8008706:	d0b6      	beq.n	8008676 <_malloc_r+0x22>
 8008708:	1b9b      	subs	r3, r3, r6
 800870a:	50a3      	str	r3, [r4, r2]
 800870c:	e7b3      	b.n	8008676 <_malloc_r+0x22>
 800870e:	6862      	ldr	r2, [r4, #4]
 8008710:	42a3      	cmp	r3, r4
 8008712:	bf0c      	ite	eq
 8008714:	6032      	streq	r2, [r6, #0]
 8008716:	605a      	strne	r2, [r3, #4]
 8008718:	e7ec      	b.n	80086f4 <_malloc_r+0xa0>
 800871a:	4623      	mov	r3, r4
 800871c:	6864      	ldr	r4, [r4, #4]
 800871e:	e7b2      	b.n	8008686 <_malloc_r+0x32>
 8008720:	4634      	mov	r4, r6
 8008722:	6876      	ldr	r6, [r6, #4]
 8008724:	e7b9      	b.n	800869a <_malloc_r+0x46>
 8008726:	230c      	movs	r3, #12
 8008728:	4638      	mov	r0, r7
 800872a:	603b      	str	r3, [r7, #0]
 800872c:	f000 f8b8 	bl	80088a0 <__malloc_unlock>
 8008730:	e7a1      	b.n	8008676 <_malloc_r+0x22>
 8008732:	6025      	str	r5, [r4, #0]
 8008734:	e7de      	b.n	80086f4 <_malloc_r+0xa0>
 8008736:	bf00      	nop
 8008738:	2000064c 	.word	0x2000064c

0800873c <srand>:
 800873c:	b538      	push	{r3, r4, r5, lr}
 800873e:	4b10      	ldr	r3, [pc, #64]	; (8008780 <srand+0x44>)
 8008740:	4604      	mov	r4, r0
 8008742:	681d      	ldr	r5, [r3, #0]
 8008744:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8008746:	b9b3      	cbnz	r3, 8008776 <srand+0x3a>
 8008748:	2018      	movs	r0, #24
 800874a:	f7ff ff0b 	bl	8008564 <malloc>
 800874e:	4602      	mov	r2, r0
 8008750:	63a8      	str	r0, [r5, #56]	; 0x38
 8008752:	b920      	cbnz	r0, 800875e <srand+0x22>
 8008754:	2142      	movs	r1, #66	; 0x42
 8008756:	4b0b      	ldr	r3, [pc, #44]	; (8008784 <srand+0x48>)
 8008758:	480b      	ldr	r0, [pc, #44]	; (8008788 <srand+0x4c>)
 800875a:	f000 f86b 	bl	8008834 <__assert_func>
 800875e:	490b      	ldr	r1, [pc, #44]	; (800878c <srand+0x50>)
 8008760:	4b0b      	ldr	r3, [pc, #44]	; (8008790 <srand+0x54>)
 8008762:	e9c0 1300 	strd	r1, r3, [r0]
 8008766:	4b0b      	ldr	r3, [pc, #44]	; (8008794 <srand+0x58>)
 8008768:	2100      	movs	r1, #0
 800876a:	6083      	str	r3, [r0, #8]
 800876c:	230b      	movs	r3, #11
 800876e:	8183      	strh	r3, [r0, #12]
 8008770:	2001      	movs	r0, #1
 8008772:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008776:	2200      	movs	r2, #0
 8008778:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800877a:	611c      	str	r4, [r3, #16]
 800877c:	615a      	str	r2, [r3, #20]
 800877e:	bd38      	pop	{r3, r4, r5, pc}
 8008780:	200001dc 	.word	0x200001dc
 8008784:	080096a4 	.word	0x080096a4
 8008788:	080096bb 	.word	0x080096bb
 800878c:	abcd330e 	.word	0xabcd330e
 8008790:	e66d1234 	.word	0xe66d1234
 8008794:	0005deec 	.word	0x0005deec

08008798 <rand>:
 8008798:	4b16      	ldr	r3, [pc, #88]	; (80087f4 <rand+0x5c>)
 800879a:	b510      	push	{r4, lr}
 800879c:	681c      	ldr	r4, [r3, #0]
 800879e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80087a0:	b9b3      	cbnz	r3, 80087d0 <rand+0x38>
 80087a2:	2018      	movs	r0, #24
 80087a4:	f7ff fede 	bl	8008564 <malloc>
 80087a8:	4602      	mov	r2, r0
 80087aa:	63a0      	str	r0, [r4, #56]	; 0x38
 80087ac:	b920      	cbnz	r0, 80087b8 <rand+0x20>
 80087ae:	214e      	movs	r1, #78	; 0x4e
 80087b0:	4b11      	ldr	r3, [pc, #68]	; (80087f8 <rand+0x60>)
 80087b2:	4812      	ldr	r0, [pc, #72]	; (80087fc <rand+0x64>)
 80087b4:	f000 f83e 	bl	8008834 <__assert_func>
 80087b8:	4911      	ldr	r1, [pc, #68]	; (8008800 <rand+0x68>)
 80087ba:	4b12      	ldr	r3, [pc, #72]	; (8008804 <rand+0x6c>)
 80087bc:	e9c0 1300 	strd	r1, r3, [r0]
 80087c0:	4b11      	ldr	r3, [pc, #68]	; (8008808 <rand+0x70>)
 80087c2:	2100      	movs	r1, #0
 80087c4:	6083      	str	r3, [r0, #8]
 80087c6:	230b      	movs	r3, #11
 80087c8:	8183      	strh	r3, [r0, #12]
 80087ca:	2001      	movs	r0, #1
 80087cc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80087d0:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80087d2:	4a0e      	ldr	r2, [pc, #56]	; (800880c <rand+0x74>)
 80087d4:	6920      	ldr	r0, [r4, #16]
 80087d6:	6963      	ldr	r3, [r4, #20]
 80087d8:	4342      	muls	r2, r0
 80087da:	490d      	ldr	r1, [pc, #52]	; (8008810 <rand+0x78>)
 80087dc:	fb01 2203 	mla	r2, r1, r3, r2
 80087e0:	fba0 0101 	umull	r0, r1, r0, r1
 80087e4:	1c43      	adds	r3, r0, #1
 80087e6:	eb42 0001 	adc.w	r0, r2, r1
 80087ea:	e9c4 3004 	strd	r3, r0, [r4, #16]
 80087ee:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80087f2:	bd10      	pop	{r4, pc}
 80087f4:	200001dc 	.word	0x200001dc
 80087f8:	080096a4 	.word	0x080096a4
 80087fc:	080096bb 	.word	0x080096bb
 8008800:	abcd330e 	.word	0xabcd330e
 8008804:	e66d1234 	.word	0xe66d1234
 8008808:	0005deec 	.word	0x0005deec
 800880c:	5851f42d 	.word	0x5851f42d
 8008810:	4c957f2d 	.word	0x4c957f2d

08008814 <_sbrk_r>:
 8008814:	b538      	push	{r3, r4, r5, lr}
 8008816:	2300      	movs	r3, #0
 8008818:	4d05      	ldr	r5, [pc, #20]	; (8008830 <_sbrk_r+0x1c>)
 800881a:	4604      	mov	r4, r0
 800881c:	4608      	mov	r0, r1
 800881e:	602b      	str	r3, [r5, #0]
 8008820:	f7fc fcc6 	bl	80051b0 <_sbrk>
 8008824:	1c43      	adds	r3, r0, #1
 8008826:	d102      	bne.n	800882e <_sbrk_r+0x1a>
 8008828:	682b      	ldr	r3, [r5, #0]
 800882a:	b103      	cbz	r3, 800882e <_sbrk_r+0x1a>
 800882c:	6023      	str	r3, [r4, #0]
 800882e:	bd38      	pop	{r3, r4, r5, pc}
 8008830:	20000654 	.word	0x20000654

08008834 <__assert_func>:
 8008834:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008836:	4614      	mov	r4, r2
 8008838:	461a      	mov	r2, r3
 800883a:	4b09      	ldr	r3, [pc, #36]	; (8008860 <__assert_func+0x2c>)
 800883c:	4605      	mov	r5, r0
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	68d8      	ldr	r0, [r3, #12]
 8008842:	b14c      	cbz	r4, 8008858 <__assert_func+0x24>
 8008844:	4b07      	ldr	r3, [pc, #28]	; (8008864 <__assert_func+0x30>)
 8008846:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800884a:	9100      	str	r1, [sp, #0]
 800884c:	462b      	mov	r3, r5
 800884e:	4906      	ldr	r1, [pc, #24]	; (8008868 <__assert_func+0x34>)
 8008850:	f000 f80e 	bl	8008870 <fiprintf>
 8008854:	f000 fbd8 	bl	8009008 <abort>
 8008858:	4b04      	ldr	r3, [pc, #16]	; (800886c <__assert_func+0x38>)
 800885a:	461c      	mov	r4, r3
 800885c:	e7f3      	b.n	8008846 <__assert_func+0x12>
 800885e:	bf00      	nop
 8008860:	200001dc 	.word	0x200001dc
 8008864:	08009716 	.word	0x08009716
 8008868:	08009723 	.word	0x08009723
 800886c:	08009751 	.word	0x08009751

08008870 <fiprintf>:
 8008870:	b40e      	push	{r1, r2, r3}
 8008872:	b503      	push	{r0, r1, lr}
 8008874:	4601      	mov	r1, r0
 8008876:	ab03      	add	r3, sp, #12
 8008878:	4805      	ldr	r0, [pc, #20]	; (8008890 <fiprintf+0x20>)
 800887a:	f853 2b04 	ldr.w	r2, [r3], #4
 800887e:	6800      	ldr	r0, [r0, #0]
 8008880:	9301      	str	r3, [sp, #4]
 8008882:	f000 f83b 	bl	80088fc <_vfiprintf_r>
 8008886:	b002      	add	sp, #8
 8008888:	f85d eb04 	ldr.w	lr, [sp], #4
 800888c:	b003      	add	sp, #12
 800888e:	4770      	bx	lr
 8008890:	200001dc 	.word	0x200001dc

08008894 <__malloc_lock>:
 8008894:	4801      	ldr	r0, [pc, #4]	; (800889c <__malloc_lock+0x8>)
 8008896:	f000 bd73 	b.w	8009380 <__retarget_lock_acquire_recursive>
 800889a:	bf00      	nop
 800889c:	20000658 	.word	0x20000658

080088a0 <__malloc_unlock>:
 80088a0:	4801      	ldr	r0, [pc, #4]	; (80088a8 <__malloc_unlock+0x8>)
 80088a2:	f000 bd6e 	b.w	8009382 <__retarget_lock_release_recursive>
 80088a6:	bf00      	nop
 80088a8:	20000658 	.word	0x20000658

080088ac <__sfputc_r>:
 80088ac:	6893      	ldr	r3, [r2, #8]
 80088ae:	b410      	push	{r4}
 80088b0:	3b01      	subs	r3, #1
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	6093      	str	r3, [r2, #8]
 80088b6:	da07      	bge.n	80088c8 <__sfputc_r+0x1c>
 80088b8:	6994      	ldr	r4, [r2, #24]
 80088ba:	42a3      	cmp	r3, r4
 80088bc:	db01      	blt.n	80088c2 <__sfputc_r+0x16>
 80088be:	290a      	cmp	r1, #10
 80088c0:	d102      	bne.n	80088c8 <__sfputc_r+0x1c>
 80088c2:	bc10      	pop	{r4}
 80088c4:	f000 bae0 	b.w	8008e88 <__swbuf_r>
 80088c8:	6813      	ldr	r3, [r2, #0]
 80088ca:	1c58      	adds	r0, r3, #1
 80088cc:	6010      	str	r0, [r2, #0]
 80088ce:	7019      	strb	r1, [r3, #0]
 80088d0:	4608      	mov	r0, r1
 80088d2:	bc10      	pop	{r4}
 80088d4:	4770      	bx	lr

080088d6 <__sfputs_r>:
 80088d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088d8:	4606      	mov	r6, r0
 80088da:	460f      	mov	r7, r1
 80088dc:	4614      	mov	r4, r2
 80088de:	18d5      	adds	r5, r2, r3
 80088e0:	42ac      	cmp	r4, r5
 80088e2:	d101      	bne.n	80088e8 <__sfputs_r+0x12>
 80088e4:	2000      	movs	r0, #0
 80088e6:	e007      	b.n	80088f8 <__sfputs_r+0x22>
 80088e8:	463a      	mov	r2, r7
 80088ea:	4630      	mov	r0, r6
 80088ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088f0:	f7ff ffdc 	bl	80088ac <__sfputc_r>
 80088f4:	1c43      	adds	r3, r0, #1
 80088f6:	d1f3      	bne.n	80088e0 <__sfputs_r+0xa>
 80088f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080088fc <_vfiprintf_r>:
 80088fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008900:	460d      	mov	r5, r1
 8008902:	4614      	mov	r4, r2
 8008904:	4698      	mov	r8, r3
 8008906:	4606      	mov	r6, r0
 8008908:	b09d      	sub	sp, #116	; 0x74
 800890a:	b118      	cbz	r0, 8008914 <_vfiprintf_r+0x18>
 800890c:	6983      	ldr	r3, [r0, #24]
 800890e:	b90b      	cbnz	r3, 8008914 <_vfiprintf_r+0x18>
 8008910:	f000 fc98 	bl	8009244 <__sinit>
 8008914:	4b89      	ldr	r3, [pc, #548]	; (8008b3c <_vfiprintf_r+0x240>)
 8008916:	429d      	cmp	r5, r3
 8008918:	d11b      	bne.n	8008952 <_vfiprintf_r+0x56>
 800891a:	6875      	ldr	r5, [r6, #4]
 800891c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800891e:	07d9      	lsls	r1, r3, #31
 8008920:	d405      	bmi.n	800892e <_vfiprintf_r+0x32>
 8008922:	89ab      	ldrh	r3, [r5, #12]
 8008924:	059a      	lsls	r2, r3, #22
 8008926:	d402      	bmi.n	800892e <_vfiprintf_r+0x32>
 8008928:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800892a:	f000 fd29 	bl	8009380 <__retarget_lock_acquire_recursive>
 800892e:	89ab      	ldrh	r3, [r5, #12]
 8008930:	071b      	lsls	r3, r3, #28
 8008932:	d501      	bpl.n	8008938 <_vfiprintf_r+0x3c>
 8008934:	692b      	ldr	r3, [r5, #16]
 8008936:	b9eb      	cbnz	r3, 8008974 <_vfiprintf_r+0x78>
 8008938:	4629      	mov	r1, r5
 800893a:	4630      	mov	r0, r6
 800893c:	f000 faf6 	bl	8008f2c <__swsetup_r>
 8008940:	b1c0      	cbz	r0, 8008974 <_vfiprintf_r+0x78>
 8008942:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008944:	07dc      	lsls	r4, r3, #31
 8008946:	d50e      	bpl.n	8008966 <_vfiprintf_r+0x6a>
 8008948:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800894c:	b01d      	add	sp, #116	; 0x74
 800894e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008952:	4b7b      	ldr	r3, [pc, #492]	; (8008b40 <_vfiprintf_r+0x244>)
 8008954:	429d      	cmp	r5, r3
 8008956:	d101      	bne.n	800895c <_vfiprintf_r+0x60>
 8008958:	68b5      	ldr	r5, [r6, #8]
 800895a:	e7df      	b.n	800891c <_vfiprintf_r+0x20>
 800895c:	4b79      	ldr	r3, [pc, #484]	; (8008b44 <_vfiprintf_r+0x248>)
 800895e:	429d      	cmp	r5, r3
 8008960:	bf08      	it	eq
 8008962:	68f5      	ldreq	r5, [r6, #12]
 8008964:	e7da      	b.n	800891c <_vfiprintf_r+0x20>
 8008966:	89ab      	ldrh	r3, [r5, #12]
 8008968:	0598      	lsls	r0, r3, #22
 800896a:	d4ed      	bmi.n	8008948 <_vfiprintf_r+0x4c>
 800896c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800896e:	f000 fd08 	bl	8009382 <__retarget_lock_release_recursive>
 8008972:	e7e9      	b.n	8008948 <_vfiprintf_r+0x4c>
 8008974:	2300      	movs	r3, #0
 8008976:	9309      	str	r3, [sp, #36]	; 0x24
 8008978:	2320      	movs	r3, #32
 800897a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800897e:	2330      	movs	r3, #48	; 0x30
 8008980:	f04f 0901 	mov.w	r9, #1
 8008984:	f8cd 800c 	str.w	r8, [sp, #12]
 8008988:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008b48 <_vfiprintf_r+0x24c>
 800898c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008990:	4623      	mov	r3, r4
 8008992:	469a      	mov	sl, r3
 8008994:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008998:	b10a      	cbz	r2, 800899e <_vfiprintf_r+0xa2>
 800899a:	2a25      	cmp	r2, #37	; 0x25
 800899c:	d1f9      	bne.n	8008992 <_vfiprintf_r+0x96>
 800899e:	ebba 0b04 	subs.w	fp, sl, r4
 80089a2:	d00b      	beq.n	80089bc <_vfiprintf_r+0xc0>
 80089a4:	465b      	mov	r3, fp
 80089a6:	4622      	mov	r2, r4
 80089a8:	4629      	mov	r1, r5
 80089aa:	4630      	mov	r0, r6
 80089ac:	f7ff ff93 	bl	80088d6 <__sfputs_r>
 80089b0:	3001      	adds	r0, #1
 80089b2:	f000 80aa 	beq.w	8008b0a <_vfiprintf_r+0x20e>
 80089b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089b8:	445a      	add	r2, fp
 80089ba:	9209      	str	r2, [sp, #36]	; 0x24
 80089bc:	f89a 3000 	ldrb.w	r3, [sl]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	f000 80a2 	beq.w	8008b0a <_vfiprintf_r+0x20e>
 80089c6:	2300      	movs	r3, #0
 80089c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80089cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089d0:	f10a 0a01 	add.w	sl, sl, #1
 80089d4:	9304      	str	r3, [sp, #16]
 80089d6:	9307      	str	r3, [sp, #28]
 80089d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80089dc:	931a      	str	r3, [sp, #104]	; 0x68
 80089de:	4654      	mov	r4, sl
 80089e0:	2205      	movs	r2, #5
 80089e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089e6:	4858      	ldr	r0, [pc, #352]	; (8008b48 <_vfiprintf_r+0x24c>)
 80089e8:	f000 fd32 	bl	8009450 <memchr>
 80089ec:	9a04      	ldr	r2, [sp, #16]
 80089ee:	b9d8      	cbnz	r0, 8008a28 <_vfiprintf_r+0x12c>
 80089f0:	06d1      	lsls	r1, r2, #27
 80089f2:	bf44      	itt	mi
 80089f4:	2320      	movmi	r3, #32
 80089f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80089fa:	0713      	lsls	r3, r2, #28
 80089fc:	bf44      	itt	mi
 80089fe:	232b      	movmi	r3, #43	; 0x2b
 8008a00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a04:	f89a 3000 	ldrb.w	r3, [sl]
 8008a08:	2b2a      	cmp	r3, #42	; 0x2a
 8008a0a:	d015      	beq.n	8008a38 <_vfiprintf_r+0x13c>
 8008a0c:	4654      	mov	r4, sl
 8008a0e:	2000      	movs	r0, #0
 8008a10:	f04f 0c0a 	mov.w	ip, #10
 8008a14:	9a07      	ldr	r2, [sp, #28]
 8008a16:	4621      	mov	r1, r4
 8008a18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a1c:	3b30      	subs	r3, #48	; 0x30
 8008a1e:	2b09      	cmp	r3, #9
 8008a20:	d94e      	bls.n	8008ac0 <_vfiprintf_r+0x1c4>
 8008a22:	b1b0      	cbz	r0, 8008a52 <_vfiprintf_r+0x156>
 8008a24:	9207      	str	r2, [sp, #28]
 8008a26:	e014      	b.n	8008a52 <_vfiprintf_r+0x156>
 8008a28:	eba0 0308 	sub.w	r3, r0, r8
 8008a2c:	fa09 f303 	lsl.w	r3, r9, r3
 8008a30:	4313      	orrs	r3, r2
 8008a32:	46a2      	mov	sl, r4
 8008a34:	9304      	str	r3, [sp, #16]
 8008a36:	e7d2      	b.n	80089de <_vfiprintf_r+0xe2>
 8008a38:	9b03      	ldr	r3, [sp, #12]
 8008a3a:	1d19      	adds	r1, r3, #4
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	9103      	str	r1, [sp, #12]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	bfbb      	ittet	lt
 8008a44:	425b      	neglt	r3, r3
 8008a46:	f042 0202 	orrlt.w	r2, r2, #2
 8008a4a:	9307      	strge	r3, [sp, #28]
 8008a4c:	9307      	strlt	r3, [sp, #28]
 8008a4e:	bfb8      	it	lt
 8008a50:	9204      	strlt	r2, [sp, #16]
 8008a52:	7823      	ldrb	r3, [r4, #0]
 8008a54:	2b2e      	cmp	r3, #46	; 0x2e
 8008a56:	d10c      	bne.n	8008a72 <_vfiprintf_r+0x176>
 8008a58:	7863      	ldrb	r3, [r4, #1]
 8008a5a:	2b2a      	cmp	r3, #42	; 0x2a
 8008a5c:	d135      	bne.n	8008aca <_vfiprintf_r+0x1ce>
 8008a5e:	9b03      	ldr	r3, [sp, #12]
 8008a60:	3402      	adds	r4, #2
 8008a62:	1d1a      	adds	r2, r3, #4
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	9203      	str	r2, [sp, #12]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	bfb8      	it	lt
 8008a6c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008a70:	9305      	str	r3, [sp, #20]
 8008a72:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8008b4c <_vfiprintf_r+0x250>
 8008a76:	2203      	movs	r2, #3
 8008a78:	4650      	mov	r0, sl
 8008a7a:	7821      	ldrb	r1, [r4, #0]
 8008a7c:	f000 fce8 	bl	8009450 <memchr>
 8008a80:	b140      	cbz	r0, 8008a94 <_vfiprintf_r+0x198>
 8008a82:	2340      	movs	r3, #64	; 0x40
 8008a84:	eba0 000a 	sub.w	r0, r0, sl
 8008a88:	fa03 f000 	lsl.w	r0, r3, r0
 8008a8c:	9b04      	ldr	r3, [sp, #16]
 8008a8e:	3401      	adds	r4, #1
 8008a90:	4303      	orrs	r3, r0
 8008a92:	9304      	str	r3, [sp, #16]
 8008a94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a98:	2206      	movs	r2, #6
 8008a9a:	482d      	ldr	r0, [pc, #180]	; (8008b50 <_vfiprintf_r+0x254>)
 8008a9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008aa0:	f000 fcd6 	bl	8009450 <memchr>
 8008aa4:	2800      	cmp	r0, #0
 8008aa6:	d03f      	beq.n	8008b28 <_vfiprintf_r+0x22c>
 8008aa8:	4b2a      	ldr	r3, [pc, #168]	; (8008b54 <_vfiprintf_r+0x258>)
 8008aaa:	bb1b      	cbnz	r3, 8008af4 <_vfiprintf_r+0x1f8>
 8008aac:	9b03      	ldr	r3, [sp, #12]
 8008aae:	3307      	adds	r3, #7
 8008ab0:	f023 0307 	bic.w	r3, r3, #7
 8008ab4:	3308      	adds	r3, #8
 8008ab6:	9303      	str	r3, [sp, #12]
 8008ab8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008aba:	443b      	add	r3, r7
 8008abc:	9309      	str	r3, [sp, #36]	; 0x24
 8008abe:	e767      	b.n	8008990 <_vfiprintf_r+0x94>
 8008ac0:	460c      	mov	r4, r1
 8008ac2:	2001      	movs	r0, #1
 8008ac4:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ac8:	e7a5      	b.n	8008a16 <_vfiprintf_r+0x11a>
 8008aca:	2300      	movs	r3, #0
 8008acc:	f04f 0c0a 	mov.w	ip, #10
 8008ad0:	4619      	mov	r1, r3
 8008ad2:	3401      	adds	r4, #1
 8008ad4:	9305      	str	r3, [sp, #20]
 8008ad6:	4620      	mov	r0, r4
 8008ad8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008adc:	3a30      	subs	r2, #48	; 0x30
 8008ade:	2a09      	cmp	r2, #9
 8008ae0:	d903      	bls.n	8008aea <_vfiprintf_r+0x1ee>
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d0c5      	beq.n	8008a72 <_vfiprintf_r+0x176>
 8008ae6:	9105      	str	r1, [sp, #20]
 8008ae8:	e7c3      	b.n	8008a72 <_vfiprintf_r+0x176>
 8008aea:	4604      	mov	r4, r0
 8008aec:	2301      	movs	r3, #1
 8008aee:	fb0c 2101 	mla	r1, ip, r1, r2
 8008af2:	e7f0      	b.n	8008ad6 <_vfiprintf_r+0x1da>
 8008af4:	ab03      	add	r3, sp, #12
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	462a      	mov	r2, r5
 8008afa:	4630      	mov	r0, r6
 8008afc:	4b16      	ldr	r3, [pc, #88]	; (8008b58 <_vfiprintf_r+0x25c>)
 8008afe:	a904      	add	r1, sp, #16
 8008b00:	f3af 8000 	nop.w
 8008b04:	4607      	mov	r7, r0
 8008b06:	1c78      	adds	r0, r7, #1
 8008b08:	d1d6      	bne.n	8008ab8 <_vfiprintf_r+0x1bc>
 8008b0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b0c:	07d9      	lsls	r1, r3, #31
 8008b0e:	d405      	bmi.n	8008b1c <_vfiprintf_r+0x220>
 8008b10:	89ab      	ldrh	r3, [r5, #12]
 8008b12:	059a      	lsls	r2, r3, #22
 8008b14:	d402      	bmi.n	8008b1c <_vfiprintf_r+0x220>
 8008b16:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b18:	f000 fc33 	bl	8009382 <__retarget_lock_release_recursive>
 8008b1c:	89ab      	ldrh	r3, [r5, #12]
 8008b1e:	065b      	lsls	r3, r3, #25
 8008b20:	f53f af12 	bmi.w	8008948 <_vfiprintf_r+0x4c>
 8008b24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b26:	e711      	b.n	800894c <_vfiprintf_r+0x50>
 8008b28:	ab03      	add	r3, sp, #12
 8008b2a:	9300      	str	r3, [sp, #0]
 8008b2c:	462a      	mov	r2, r5
 8008b2e:	4630      	mov	r0, r6
 8008b30:	4b09      	ldr	r3, [pc, #36]	; (8008b58 <_vfiprintf_r+0x25c>)
 8008b32:	a904      	add	r1, sp, #16
 8008b34:	f000 f882 	bl	8008c3c <_printf_i>
 8008b38:	e7e4      	b.n	8008b04 <_vfiprintf_r+0x208>
 8008b3a:	bf00      	nop
 8008b3c:	080097a8 	.word	0x080097a8
 8008b40:	080097c8 	.word	0x080097c8
 8008b44:	08009788 	.word	0x08009788
 8008b48:	08009752 	.word	0x08009752
 8008b4c:	08009758 	.word	0x08009758
 8008b50:	0800975c 	.word	0x0800975c
 8008b54:	00000000 	.word	0x00000000
 8008b58:	080088d7 	.word	0x080088d7

08008b5c <_printf_common>:
 8008b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b60:	4616      	mov	r6, r2
 8008b62:	4699      	mov	r9, r3
 8008b64:	688a      	ldr	r2, [r1, #8]
 8008b66:	690b      	ldr	r3, [r1, #16]
 8008b68:	4607      	mov	r7, r0
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	bfb8      	it	lt
 8008b6e:	4613      	movlt	r3, r2
 8008b70:	6033      	str	r3, [r6, #0]
 8008b72:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008b76:	460c      	mov	r4, r1
 8008b78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008b7c:	b10a      	cbz	r2, 8008b82 <_printf_common+0x26>
 8008b7e:	3301      	adds	r3, #1
 8008b80:	6033      	str	r3, [r6, #0]
 8008b82:	6823      	ldr	r3, [r4, #0]
 8008b84:	0699      	lsls	r1, r3, #26
 8008b86:	bf42      	ittt	mi
 8008b88:	6833      	ldrmi	r3, [r6, #0]
 8008b8a:	3302      	addmi	r3, #2
 8008b8c:	6033      	strmi	r3, [r6, #0]
 8008b8e:	6825      	ldr	r5, [r4, #0]
 8008b90:	f015 0506 	ands.w	r5, r5, #6
 8008b94:	d106      	bne.n	8008ba4 <_printf_common+0x48>
 8008b96:	f104 0a19 	add.w	sl, r4, #25
 8008b9a:	68e3      	ldr	r3, [r4, #12]
 8008b9c:	6832      	ldr	r2, [r6, #0]
 8008b9e:	1a9b      	subs	r3, r3, r2
 8008ba0:	42ab      	cmp	r3, r5
 8008ba2:	dc28      	bgt.n	8008bf6 <_printf_common+0x9a>
 8008ba4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008ba8:	1e13      	subs	r3, r2, #0
 8008baa:	6822      	ldr	r2, [r4, #0]
 8008bac:	bf18      	it	ne
 8008bae:	2301      	movne	r3, #1
 8008bb0:	0692      	lsls	r2, r2, #26
 8008bb2:	d42d      	bmi.n	8008c10 <_printf_common+0xb4>
 8008bb4:	4649      	mov	r1, r9
 8008bb6:	4638      	mov	r0, r7
 8008bb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008bbc:	47c0      	blx	r8
 8008bbe:	3001      	adds	r0, #1
 8008bc0:	d020      	beq.n	8008c04 <_printf_common+0xa8>
 8008bc2:	6823      	ldr	r3, [r4, #0]
 8008bc4:	68e5      	ldr	r5, [r4, #12]
 8008bc6:	f003 0306 	and.w	r3, r3, #6
 8008bca:	2b04      	cmp	r3, #4
 8008bcc:	bf18      	it	ne
 8008bce:	2500      	movne	r5, #0
 8008bd0:	6832      	ldr	r2, [r6, #0]
 8008bd2:	f04f 0600 	mov.w	r6, #0
 8008bd6:	68a3      	ldr	r3, [r4, #8]
 8008bd8:	bf08      	it	eq
 8008bda:	1aad      	subeq	r5, r5, r2
 8008bdc:	6922      	ldr	r2, [r4, #16]
 8008bde:	bf08      	it	eq
 8008be0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008be4:	4293      	cmp	r3, r2
 8008be6:	bfc4      	itt	gt
 8008be8:	1a9b      	subgt	r3, r3, r2
 8008bea:	18ed      	addgt	r5, r5, r3
 8008bec:	341a      	adds	r4, #26
 8008bee:	42b5      	cmp	r5, r6
 8008bf0:	d11a      	bne.n	8008c28 <_printf_common+0xcc>
 8008bf2:	2000      	movs	r0, #0
 8008bf4:	e008      	b.n	8008c08 <_printf_common+0xac>
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	4652      	mov	r2, sl
 8008bfa:	4649      	mov	r1, r9
 8008bfc:	4638      	mov	r0, r7
 8008bfe:	47c0      	blx	r8
 8008c00:	3001      	adds	r0, #1
 8008c02:	d103      	bne.n	8008c0c <_printf_common+0xb0>
 8008c04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c0c:	3501      	adds	r5, #1
 8008c0e:	e7c4      	b.n	8008b9a <_printf_common+0x3e>
 8008c10:	2030      	movs	r0, #48	; 0x30
 8008c12:	18e1      	adds	r1, r4, r3
 8008c14:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c18:	1c5a      	adds	r2, r3, #1
 8008c1a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c1e:	4422      	add	r2, r4
 8008c20:	3302      	adds	r3, #2
 8008c22:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c26:	e7c5      	b.n	8008bb4 <_printf_common+0x58>
 8008c28:	2301      	movs	r3, #1
 8008c2a:	4622      	mov	r2, r4
 8008c2c:	4649      	mov	r1, r9
 8008c2e:	4638      	mov	r0, r7
 8008c30:	47c0      	blx	r8
 8008c32:	3001      	adds	r0, #1
 8008c34:	d0e6      	beq.n	8008c04 <_printf_common+0xa8>
 8008c36:	3601      	adds	r6, #1
 8008c38:	e7d9      	b.n	8008bee <_printf_common+0x92>
	...

08008c3c <_printf_i>:
 8008c3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c40:	7e0f      	ldrb	r7, [r1, #24]
 8008c42:	4691      	mov	r9, r2
 8008c44:	2f78      	cmp	r7, #120	; 0x78
 8008c46:	4680      	mov	r8, r0
 8008c48:	460c      	mov	r4, r1
 8008c4a:	469a      	mov	sl, r3
 8008c4c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008c4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008c52:	d807      	bhi.n	8008c64 <_printf_i+0x28>
 8008c54:	2f62      	cmp	r7, #98	; 0x62
 8008c56:	d80a      	bhi.n	8008c6e <_printf_i+0x32>
 8008c58:	2f00      	cmp	r7, #0
 8008c5a:	f000 80d9 	beq.w	8008e10 <_printf_i+0x1d4>
 8008c5e:	2f58      	cmp	r7, #88	; 0x58
 8008c60:	f000 80a4 	beq.w	8008dac <_printf_i+0x170>
 8008c64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008c68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008c6c:	e03a      	b.n	8008ce4 <_printf_i+0xa8>
 8008c6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008c72:	2b15      	cmp	r3, #21
 8008c74:	d8f6      	bhi.n	8008c64 <_printf_i+0x28>
 8008c76:	a101      	add	r1, pc, #4	; (adr r1, 8008c7c <_printf_i+0x40>)
 8008c78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008c7c:	08008cd5 	.word	0x08008cd5
 8008c80:	08008ce9 	.word	0x08008ce9
 8008c84:	08008c65 	.word	0x08008c65
 8008c88:	08008c65 	.word	0x08008c65
 8008c8c:	08008c65 	.word	0x08008c65
 8008c90:	08008c65 	.word	0x08008c65
 8008c94:	08008ce9 	.word	0x08008ce9
 8008c98:	08008c65 	.word	0x08008c65
 8008c9c:	08008c65 	.word	0x08008c65
 8008ca0:	08008c65 	.word	0x08008c65
 8008ca4:	08008c65 	.word	0x08008c65
 8008ca8:	08008df7 	.word	0x08008df7
 8008cac:	08008d19 	.word	0x08008d19
 8008cb0:	08008dd9 	.word	0x08008dd9
 8008cb4:	08008c65 	.word	0x08008c65
 8008cb8:	08008c65 	.word	0x08008c65
 8008cbc:	08008e19 	.word	0x08008e19
 8008cc0:	08008c65 	.word	0x08008c65
 8008cc4:	08008d19 	.word	0x08008d19
 8008cc8:	08008c65 	.word	0x08008c65
 8008ccc:	08008c65 	.word	0x08008c65
 8008cd0:	08008de1 	.word	0x08008de1
 8008cd4:	682b      	ldr	r3, [r5, #0]
 8008cd6:	1d1a      	adds	r2, r3, #4
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	602a      	str	r2, [r5, #0]
 8008cdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ce0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	e0a4      	b.n	8008e32 <_printf_i+0x1f6>
 8008ce8:	6820      	ldr	r0, [r4, #0]
 8008cea:	6829      	ldr	r1, [r5, #0]
 8008cec:	0606      	lsls	r6, r0, #24
 8008cee:	f101 0304 	add.w	r3, r1, #4
 8008cf2:	d50a      	bpl.n	8008d0a <_printf_i+0xce>
 8008cf4:	680e      	ldr	r6, [r1, #0]
 8008cf6:	602b      	str	r3, [r5, #0]
 8008cf8:	2e00      	cmp	r6, #0
 8008cfa:	da03      	bge.n	8008d04 <_printf_i+0xc8>
 8008cfc:	232d      	movs	r3, #45	; 0x2d
 8008cfe:	4276      	negs	r6, r6
 8008d00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d04:	230a      	movs	r3, #10
 8008d06:	485e      	ldr	r0, [pc, #376]	; (8008e80 <_printf_i+0x244>)
 8008d08:	e019      	b.n	8008d3e <_printf_i+0x102>
 8008d0a:	680e      	ldr	r6, [r1, #0]
 8008d0c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008d10:	602b      	str	r3, [r5, #0]
 8008d12:	bf18      	it	ne
 8008d14:	b236      	sxthne	r6, r6
 8008d16:	e7ef      	b.n	8008cf8 <_printf_i+0xbc>
 8008d18:	682b      	ldr	r3, [r5, #0]
 8008d1a:	6820      	ldr	r0, [r4, #0]
 8008d1c:	1d19      	adds	r1, r3, #4
 8008d1e:	6029      	str	r1, [r5, #0]
 8008d20:	0601      	lsls	r1, r0, #24
 8008d22:	d501      	bpl.n	8008d28 <_printf_i+0xec>
 8008d24:	681e      	ldr	r6, [r3, #0]
 8008d26:	e002      	b.n	8008d2e <_printf_i+0xf2>
 8008d28:	0646      	lsls	r6, r0, #25
 8008d2a:	d5fb      	bpl.n	8008d24 <_printf_i+0xe8>
 8008d2c:	881e      	ldrh	r6, [r3, #0]
 8008d2e:	2f6f      	cmp	r7, #111	; 0x6f
 8008d30:	bf0c      	ite	eq
 8008d32:	2308      	moveq	r3, #8
 8008d34:	230a      	movne	r3, #10
 8008d36:	4852      	ldr	r0, [pc, #328]	; (8008e80 <_printf_i+0x244>)
 8008d38:	2100      	movs	r1, #0
 8008d3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d3e:	6865      	ldr	r5, [r4, #4]
 8008d40:	2d00      	cmp	r5, #0
 8008d42:	bfa8      	it	ge
 8008d44:	6821      	ldrge	r1, [r4, #0]
 8008d46:	60a5      	str	r5, [r4, #8]
 8008d48:	bfa4      	itt	ge
 8008d4a:	f021 0104 	bicge.w	r1, r1, #4
 8008d4e:	6021      	strge	r1, [r4, #0]
 8008d50:	b90e      	cbnz	r6, 8008d56 <_printf_i+0x11a>
 8008d52:	2d00      	cmp	r5, #0
 8008d54:	d04d      	beq.n	8008df2 <_printf_i+0x1b6>
 8008d56:	4615      	mov	r5, r2
 8008d58:	fbb6 f1f3 	udiv	r1, r6, r3
 8008d5c:	fb03 6711 	mls	r7, r3, r1, r6
 8008d60:	5dc7      	ldrb	r7, [r0, r7]
 8008d62:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008d66:	4637      	mov	r7, r6
 8008d68:	42bb      	cmp	r3, r7
 8008d6a:	460e      	mov	r6, r1
 8008d6c:	d9f4      	bls.n	8008d58 <_printf_i+0x11c>
 8008d6e:	2b08      	cmp	r3, #8
 8008d70:	d10b      	bne.n	8008d8a <_printf_i+0x14e>
 8008d72:	6823      	ldr	r3, [r4, #0]
 8008d74:	07de      	lsls	r6, r3, #31
 8008d76:	d508      	bpl.n	8008d8a <_printf_i+0x14e>
 8008d78:	6923      	ldr	r3, [r4, #16]
 8008d7a:	6861      	ldr	r1, [r4, #4]
 8008d7c:	4299      	cmp	r1, r3
 8008d7e:	bfde      	ittt	le
 8008d80:	2330      	movle	r3, #48	; 0x30
 8008d82:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008d86:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008d8a:	1b52      	subs	r2, r2, r5
 8008d8c:	6122      	str	r2, [r4, #16]
 8008d8e:	464b      	mov	r3, r9
 8008d90:	4621      	mov	r1, r4
 8008d92:	4640      	mov	r0, r8
 8008d94:	f8cd a000 	str.w	sl, [sp]
 8008d98:	aa03      	add	r2, sp, #12
 8008d9a:	f7ff fedf 	bl	8008b5c <_printf_common>
 8008d9e:	3001      	adds	r0, #1
 8008da0:	d14c      	bne.n	8008e3c <_printf_i+0x200>
 8008da2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008da6:	b004      	add	sp, #16
 8008da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dac:	4834      	ldr	r0, [pc, #208]	; (8008e80 <_printf_i+0x244>)
 8008dae:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008db2:	6829      	ldr	r1, [r5, #0]
 8008db4:	6823      	ldr	r3, [r4, #0]
 8008db6:	f851 6b04 	ldr.w	r6, [r1], #4
 8008dba:	6029      	str	r1, [r5, #0]
 8008dbc:	061d      	lsls	r5, r3, #24
 8008dbe:	d514      	bpl.n	8008dea <_printf_i+0x1ae>
 8008dc0:	07df      	lsls	r7, r3, #31
 8008dc2:	bf44      	itt	mi
 8008dc4:	f043 0320 	orrmi.w	r3, r3, #32
 8008dc8:	6023      	strmi	r3, [r4, #0]
 8008dca:	b91e      	cbnz	r6, 8008dd4 <_printf_i+0x198>
 8008dcc:	6823      	ldr	r3, [r4, #0]
 8008dce:	f023 0320 	bic.w	r3, r3, #32
 8008dd2:	6023      	str	r3, [r4, #0]
 8008dd4:	2310      	movs	r3, #16
 8008dd6:	e7af      	b.n	8008d38 <_printf_i+0xfc>
 8008dd8:	6823      	ldr	r3, [r4, #0]
 8008dda:	f043 0320 	orr.w	r3, r3, #32
 8008dde:	6023      	str	r3, [r4, #0]
 8008de0:	2378      	movs	r3, #120	; 0x78
 8008de2:	4828      	ldr	r0, [pc, #160]	; (8008e84 <_printf_i+0x248>)
 8008de4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008de8:	e7e3      	b.n	8008db2 <_printf_i+0x176>
 8008dea:	0659      	lsls	r1, r3, #25
 8008dec:	bf48      	it	mi
 8008dee:	b2b6      	uxthmi	r6, r6
 8008df0:	e7e6      	b.n	8008dc0 <_printf_i+0x184>
 8008df2:	4615      	mov	r5, r2
 8008df4:	e7bb      	b.n	8008d6e <_printf_i+0x132>
 8008df6:	682b      	ldr	r3, [r5, #0]
 8008df8:	6826      	ldr	r6, [r4, #0]
 8008dfa:	1d18      	adds	r0, r3, #4
 8008dfc:	6961      	ldr	r1, [r4, #20]
 8008dfe:	6028      	str	r0, [r5, #0]
 8008e00:	0635      	lsls	r5, r6, #24
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	d501      	bpl.n	8008e0a <_printf_i+0x1ce>
 8008e06:	6019      	str	r1, [r3, #0]
 8008e08:	e002      	b.n	8008e10 <_printf_i+0x1d4>
 8008e0a:	0670      	lsls	r0, r6, #25
 8008e0c:	d5fb      	bpl.n	8008e06 <_printf_i+0x1ca>
 8008e0e:	8019      	strh	r1, [r3, #0]
 8008e10:	2300      	movs	r3, #0
 8008e12:	4615      	mov	r5, r2
 8008e14:	6123      	str	r3, [r4, #16]
 8008e16:	e7ba      	b.n	8008d8e <_printf_i+0x152>
 8008e18:	682b      	ldr	r3, [r5, #0]
 8008e1a:	2100      	movs	r1, #0
 8008e1c:	1d1a      	adds	r2, r3, #4
 8008e1e:	602a      	str	r2, [r5, #0]
 8008e20:	681d      	ldr	r5, [r3, #0]
 8008e22:	6862      	ldr	r2, [r4, #4]
 8008e24:	4628      	mov	r0, r5
 8008e26:	f000 fb13 	bl	8009450 <memchr>
 8008e2a:	b108      	cbz	r0, 8008e30 <_printf_i+0x1f4>
 8008e2c:	1b40      	subs	r0, r0, r5
 8008e2e:	6060      	str	r0, [r4, #4]
 8008e30:	6863      	ldr	r3, [r4, #4]
 8008e32:	6123      	str	r3, [r4, #16]
 8008e34:	2300      	movs	r3, #0
 8008e36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e3a:	e7a8      	b.n	8008d8e <_printf_i+0x152>
 8008e3c:	462a      	mov	r2, r5
 8008e3e:	4649      	mov	r1, r9
 8008e40:	4640      	mov	r0, r8
 8008e42:	6923      	ldr	r3, [r4, #16]
 8008e44:	47d0      	blx	sl
 8008e46:	3001      	adds	r0, #1
 8008e48:	d0ab      	beq.n	8008da2 <_printf_i+0x166>
 8008e4a:	6823      	ldr	r3, [r4, #0]
 8008e4c:	079b      	lsls	r3, r3, #30
 8008e4e:	d413      	bmi.n	8008e78 <_printf_i+0x23c>
 8008e50:	68e0      	ldr	r0, [r4, #12]
 8008e52:	9b03      	ldr	r3, [sp, #12]
 8008e54:	4298      	cmp	r0, r3
 8008e56:	bfb8      	it	lt
 8008e58:	4618      	movlt	r0, r3
 8008e5a:	e7a4      	b.n	8008da6 <_printf_i+0x16a>
 8008e5c:	2301      	movs	r3, #1
 8008e5e:	4632      	mov	r2, r6
 8008e60:	4649      	mov	r1, r9
 8008e62:	4640      	mov	r0, r8
 8008e64:	47d0      	blx	sl
 8008e66:	3001      	adds	r0, #1
 8008e68:	d09b      	beq.n	8008da2 <_printf_i+0x166>
 8008e6a:	3501      	adds	r5, #1
 8008e6c:	68e3      	ldr	r3, [r4, #12]
 8008e6e:	9903      	ldr	r1, [sp, #12]
 8008e70:	1a5b      	subs	r3, r3, r1
 8008e72:	42ab      	cmp	r3, r5
 8008e74:	dcf2      	bgt.n	8008e5c <_printf_i+0x220>
 8008e76:	e7eb      	b.n	8008e50 <_printf_i+0x214>
 8008e78:	2500      	movs	r5, #0
 8008e7a:	f104 0619 	add.w	r6, r4, #25
 8008e7e:	e7f5      	b.n	8008e6c <_printf_i+0x230>
 8008e80:	08009763 	.word	0x08009763
 8008e84:	08009774 	.word	0x08009774

08008e88 <__swbuf_r>:
 8008e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e8a:	460e      	mov	r6, r1
 8008e8c:	4614      	mov	r4, r2
 8008e8e:	4605      	mov	r5, r0
 8008e90:	b118      	cbz	r0, 8008e9a <__swbuf_r+0x12>
 8008e92:	6983      	ldr	r3, [r0, #24]
 8008e94:	b90b      	cbnz	r3, 8008e9a <__swbuf_r+0x12>
 8008e96:	f000 f9d5 	bl	8009244 <__sinit>
 8008e9a:	4b21      	ldr	r3, [pc, #132]	; (8008f20 <__swbuf_r+0x98>)
 8008e9c:	429c      	cmp	r4, r3
 8008e9e:	d12b      	bne.n	8008ef8 <__swbuf_r+0x70>
 8008ea0:	686c      	ldr	r4, [r5, #4]
 8008ea2:	69a3      	ldr	r3, [r4, #24]
 8008ea4:	60a3      	str	r3, [r4, #8]
 8008ea6:	89a3      	ldrh	r3, [r4, #12]
 8008ea8:	071a      	lsls	r2, r3, #28
 8008eaa:	d52f      	bpl.n	8008f0c <__swbuf_r+0x84>
 8008eac:	6923      	ldr	r3, [r4, #16]
 8008eae:	b36b      	cbz	r3, 8008f0c <__swbuf_r+0x84>
 8008eb0:	6923      	ldr	r3, [r4, #16]
 8008eb2:	6820      	ldr	r0, [r4, #0]
 8008eb4:	b2f6      	uxtb	r6, r6
 8008eb6:	1ac0      	subs	r0, r0, r3
 8008eb8:	6963      	ldr	r3, [r4, #20]
 8008eba:	4637      	mov	r7, r6
 8008ebc:	4283      	cmp	r3, r0
 8008ebe:	dc04      	bgt.n	8008eca <__swbuf_r+0x42>
 8008ec0:	4621      	mov	r1, r4
 8008ec2:	4628      	mov	r0, r5
 8008ec4:	f000 f92a 	bl	800911c <_fflush_r>
 8008ec8:	bb30      	cbnz	r0, 8008f18 <__swbuf_r+0x90>
 8008eca:	68a3      	ldr	r3, [r4, #8]
 8008ecc:	3001      	adds	r0, #1
 8008ece:	3b01      	subs	r3, #1
 8008ed0:	60a3      	str	r3, [r4, #8]
 8008ed2:	6823      	ldr	r3, [r4, #0]
 8008ed4:	1c5a      	adds	r2, r3, #1
 8008ed6:	6022      	str	r2, [r4, #0]
 8008ed8:	701e      	strb	r6, [r3, #0]
 8008eda:	6963      	ldr	r3, [r4, #20]
 8008edc:	4283      	cmp	r3, r0
 8008ede:	d004      	beq.n	8008eea <__swbuf_r+0x62>
 8008ee0:	89a3      	ldrh	r3, [r4, #12]
 8008ee2:	07db      	lsls	r3, r3, #31
 8008ee4:	d506      	bpl.n	8008ef4 <__swbuf_r+0x6c>
 8008ee6:	2e0a      	cmp	r6, #10
 8008ee8:	d104      	bne.n	8008ef4 <__swbuf_r+0x6c>
 8008eea:	4621      	mov	r1, r4
 8008eec:	4628      	mov	r0, r5
 8008eee:	f000 f915 	bl	800911c <_fflush_r>
 8008ef2:	b988      	cbnz	r0, 8008f18 <__swbuf_r+0x90>
 8008ef4:	4638      	mov	r0, r7
 8008ef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ef8:	4b0a      	ldr	r3, [pc, #40]	; (8008f24 <__swbuf_r+0x9c>)
 8008efa:	429c      	cmp	r4, r3
 8008efc:	d101      	bne.n	8008f02 <__swbuf_r+0x7a>
 8008efe:	68ac      	ldr	r4, [r5, #8]
 8008f00:	e7cf      	b.n	8008ea2 <__swbuf_r+0x1a>
 8008f02:	4b09      	ldr	r3, [pc, #36]	; (8008f28 <__swbuf_r+0xa0>)
 8008f04:	429c      	cmp	r4, r3
 8008f06:	bf08      	it	eq
 8008f08:	68ec      	ldreq	r4, [r5, #12]
 8008f0a:	e7ca      	b.n	8008ea2 <__swbuf_r+0x1a>
 8008f0c:	4621      	mov	r1, r4
 8008f0e:	4628      	mov	r0, r5
 8008f10:	f000 f80c 	bl	8008f2c <__swsetup_r>
 8008f14:	2800      	cmp	r0, #0
 8008f16:	d0cb      	beq.n	8008eb0 <__swbuf_r+0x28>
 8008f18:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008f1c:	e7ea      	b.n	8008ef4 <__swbuf_r+0x6c>
 8008f1e:	bf00      	nop
 8008f20:	080097a8 	.word	0x080097a8
 8008f24:	080097c8 	.word	0x080097c8
 8008f28:	08009788 	.word	0x08009788

08008f2c <__swsetup_r>:
 8008f2c:	4b32      	ldr	r3, [pc, #200]	; (8008ff8 <__swsetup_r+0xcc>)
 8008f2e:	b570      	push	{r4, r5, r6, lr}
 8008f30:	681d      	ldr	r5, [r3, #0]
 8008f32:	4606      	mov	r6, r0
 8008f34:	460c      	mov	r4, r1
 8008f36:	b125      	cbz	r5, 8008f42 <__swsetup_r+0x16>
 8008f38:	69ab      	ldr	r3, [r5, #24]
 8008f3a:	b913      	cbnz	r3, 8008f42 <__swsetup_r+0x16>
 8008f3c:	4628      	mov	r0, r5
 8008f3e:	f000 f981 	bl	8009244 <__sinit>
 8008f42:	4b2e      	ldr	r3, [pc, #184]	; (8008ffc <__swsetup_r+0xd0>)
 8008f44:	429c      	cmp	r4, r3
 8008f46:	d10f      	bne.n	8008f68 <__swsetup_r+0x3c>
 8008f48:	686c      	ldr	r4, [r5, #4]
 8008f4a:	89a3      	ldrh	r3, [r4, #12]
 8008f4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f50:	0719      	lsls	r1, r3, #28
 8008f52:	d42c      	bmi.n	8008fae <__swsetup_r+0x82>
 8008f54:	06dd      	lsls	r5, r3, #27
 8008f56:	d411      	bmi.n	8008f7c <__swsetup_r+0x50>
 8008f58:	2309      	movs	r3, #9
 8008f5a:	6033      	str	r3, [r6, #0]
 8008f5c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008f60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f64:	81a3      	strh	r3, [r4, #12]
 8008f66:	e03e      	b.n	8008fe6 <__swsetup_r+0xba>
 8008f68:	4b25      	ldr	r3, [pc, #148]	; (8009000 <__swsetup_r+0xd4>)
 8008f6a:	429c      	cmp	r4, r3
 8008f6c:	d101      	bne.n	8008f72 <__swsetup_r+0x46>
 8008f6e:	68ac      	ldr	r4, [r5, #8]
 8008f70:	e7eb      	b.n	8008f4a <__swsetup_r+0x1e>
 8008f72:	4b24      	ldr	r3, [pc, #144]	; (8009004 <__swsetup_r+0xd8>)
 8008f74:	429c      	cmp	r4, r3
 8008f76:	bf08      	it	eq
 8008f78:	68ec      	ldreq	r4, [r5, #12]
 8008f7a:	e7e6      	b.n	8008f4a <__swsetup_r+0x1e>
 8008f7c:	0758      	lsls	r0, r3, #29
 8008f7e:	d512      	bpl.n	8008fa6 <__swsetup_r+0x7a>
 8008f80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f82:	b141      	cbz	r1, 8008f96 <__swsetup_r+0x6a>
 8008f84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f88:	4299      	cmp	r1, r3
 8008f8a:	d002      	beq.n	8008f92 <__swsetup_r+0x66>
 8008f8c:	4630      	mov	r0, r6
 8008f8e:	f7ff faf9 	bl	8008584 <_free_r>
 8008f92:	2300      	movs	r3, #0
 8008f94:	6363      	str	r3, [r4, #52]	; 0x34
 8008f96:	89a3      	ldrh	r3, [r4, #12]
 8008f98:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008f9c:	81a3      	strh	r3, [r4, #12]
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	6063      	str	r3, [r4, #4]
 8008fa2:	6923      	ldr	r3, [r4, #16]
 8008fa4:	6023      	str	r3, [r4, #0]
 8008fa6:	89a3      	ldrh	r3, [r4, #12]
 8008fa8:	f043 0308 	orr.w	r3, r3, #8
 8008fac:	81a3      	strh	r3, [r4, #12]
 8008fae:	6923      	ldr	r3, [r4, #16]
 8008fb0:	b94b      	cbnz	r3, 8008fc6 <__swsetup_r+0x9a>
 8008fb2:	89a3      	ldrh	r3, [r4, #12]
 8008fb4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008fb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008fbc:	d003      	beq.n	8008fc6 <__swsetup_r+0x9a>
 8008fbe:	4621      	mov	r1, r4
 8008fc0:	4630      	mov	r0, r6
 8008fc2:	f000 fa05 	bl	80093d0 <__smakebuf_r>
 8008fc6:	89a0      	ldrh	r0, [r4, #12]
 8008fc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008fcc:	f010 0301 	ands.w	r3, r0, #1
 8008fd0:	d00a      	beq.n	8008fe8 <__swsetup_r+0xbc>
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	60a3      	str	r3, [r4, #8]
 8008fd6:	6963      	ldr	r3, [r4, #20]
 8008fd8:	425b      	negs	r3, r3
 8008fda:	61a3      	str	r3, [r4, #24]
 8008fdc:	6923      	ldr	r3, [r4, #16]
 8008fde:	b943      	cbnz	r3, 8008ff2 <__swsetup_r+0xc6>
 8008fe0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008fe4:	d1ba      	bne.n	8008f5c <__swsetup_r+0x30>
 8008fe6:	bd70      	pop	{r4, r5, r6, pc}
 8008fe8:	0781      	lsls	r1, r0, #30
 8008fea:	bf58      	it	pl
 8008fec:	6963      	ldrpl	r3, [r4, #20]
 8008fee:	60a3      	str	r3, [r4, #8]
 8008ff0:	e7f4      	b.n	8008fdc <__swsetup_r+0xb0>
 8008ff2:	2000      	movs	r0, #0
 8008ff4:	e7f7      	b.n	8008fe6 <__swsetup_r+0xba>
 8008ff6:	bf00      	nop
 8008ff8:	200001dc 	.word	0x200001dc
 8008ffc:	080097a8 	.word	0x080097a8
 8009000:	080097c8 	.word	0x080097c8
 8009004:	08009788 	.word	0x08009788

08009008 <abort>:
 8009008:	2006      	movs	r0, #6
 800900a:	b508      	push	{r3, lr}
 800900c:	f000 fa56 	bl	80094bc <raise>
 8009010:	2001      	movs	r0, #1
 8009012:	f7fc f85a 	bl	80050ca <_exit>
	...

08009018 <__sflush_r>:
 8009018:	898a      	ldrh	r2, [r1, #12]
 800901a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800901c:	4605      	mov	r5, r0
 800901e:	0710      	lsls	r0, r2, #28
 8009020:	460c      	mov	r4, r1
 8009022:	d457      	bmi.n	80090d4 <__sflush_r+0xbc>
 8009024:	684b      	ldr	r3, [r1, #4]
 8009026:	2b00      	cmp	r3, #0
 8009028:	dc04      	bgt.n	8009034 <__sflush_r+0x1c>
 800902a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800902c:	2b00      	cmp	r3, #0
 800902e:	dc01      	bgt.n	8009034 <__sflush_r+0x1c>
 8009030:	2000      	movs	r0, #0
 8009032:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009034:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009036:	2e00      	cmp	r6, #0
 8009038:	d0fa      	beq.n	8009030 <__sflush_r+0x18>
 800903a:	2300      	movs	r3, #0
 800903c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009040:	682f      	ldr	r7, [r5, #0]
 8009042:	602b      	str	r3, [r5, #0]
 8009044:	d032      	beq.n	80090ac <__sflush_r+0x94>
 8009046:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009048:	89a3      	ldrh	r3, [r4, #12]
 800904a:	075a      	lsls	r2, r3, #29
 800904c:	d505      	bpl.n	800905a <__sflush_r+0x42>
 800904e:	6863      	ldr	r3, [r4, #4]
 8009050:	1ac0      	subs	r0, r0, r3
 8009052:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009054:	b10b      	cbz	r3, 800905a <__sflush_r+0x42>
 8009056:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009058:	1ac0      	subs	r0, r0, r3
 800905a:	2300      	movs	r3, #0
 800905c:	4602      	mov	r2, r0
 800905e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009060:	4628      	mov	r0, r5
 8009062:	6a21      	ldr	r1, [r4, #32]
 8009064:	47b0      	blx	r6
 8009066:	1c43      	adds	r3, r0, #1
 8009068:	89a3      	ldrh	r3, [r4, #12]
 800906a:	d106      	bne.n	800907a <__sflush_r+0x62>
 800906c:	6829      	ldr	r1, [r5, #0]
 800906e:	291d      	cmp	r1, #29
 8009070:	d82c      	bhi.n	80090cc <__sflush_r+0xb4>
 8009072:	4a29      	ldr	r2, [pc, #164]	; (8009118 <__sflush_r+0x100>)
 8009074:	40ca      	lsrs	r2, r1
 8009076:	07d6      	lsls	r6, r2, #31
 8009078:	d528      	bpl.n	80090cc <__sflush_r+0xb4>
 800907a:	2200      	movs	r2, #0
 800907c:	6062      	str	r2, [r4, #4]
 800907e:	6922      	ldr	r2, [r4, #16]
 8009080:	04d9      	lsls	r1, r3, #19
 8009082:	6022      	str	r2, [r4, #0]
 8009084:	d504      	bpl.n	8009090 <__sflush_r+0x78>
 8009086:	1c42      	adds	r2, r0, #1
 8009088:	d101      	bne.n	800908e <__sflush_r+0x76>
 800908a:	682b      	ldr	r3, [r5, #0]
 800908c:	b903      	cbnz	r3, 8009090 <__sflush_r+0x78>
 800908e:	6560      	str	r0, [r4, #84]	; 0x54
 8009090:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009092:	602f      	str	r7, [r5, #0]
 8009094:	2900      	cmp	r1, #0
 8009096:	d0cb      	beq.n	8009030 <__sflush_r+0x18>
 8009098:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800909c:	4299      	cmp	r1, r3
 800909e:	d002      	beq.n	80090a6 <__sflush_r+0x8e>
 80090a0:	4628      	mov	r0, r5
 80090a2:	f7ff fa6f 	bl	8008584 <_free_r>
 80090a6:	2000      	movs	r0, #0
 80090a8:	6360      	str	r0, [r4, #52]	; 0x34
 80090aa:	e7c2      	b.n	8009032 <__sflush_r+0x1a>
 80090ac:	6a21      	ldr	r1, [r4, #32]
 80090ae:	2301      	movs	r3, #1
 80090b0:	4628      	mov	r0, r5
 80090b2:	47b0      	blx	r6
 80090b4:	1c41      	adds	r1, r0, #1
 80090b6:	d1c7      	bne.n	8009048 <__sflush_r+0x30>
 80090b8:	682b      	ldr	r3, [r5, #0]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d0c4      	beq.n	8009048 <__sflush_r+0x30>
 80090be:	2b1d      	cmp	r3, #29
 80090c0:	d001      	beq.n	80090c6 <__sflush_r+0xae>
 80090c2:	2b16      	cmp	r3, #22
 80090c4:	d101      	bne.n	80090ca <__sflush_r+0xb2>
 80090c6:	602f      	str	r7, [r5, #0]
 80090c8:	e7b2      	b.n	8009030 <__sflush_r+0x18>
 80090ca:	89a3      	ldrh	r3, [r4, #12]
 80090cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090d0:	81a3      	strh	r3, [r4, #12]
 80090d2:	e7ae      	b.n	8009032 <__sflush_r+0x1a>
 80090d4:	690f      	ldr	r7, [r1, #16]
 80090d6:	2f00      	cmp	r7, #0
 80090d8:	d0aa      	beq.n	8009030 <__sflush_r+0x18>
 80090da:	0793      	lsls	r3, r2, #30
 80090dc:	bf18      	it	ne
 80090de:	2300      	movne	r3, #0
 80090e0:	680e      	ldr	r6, [r1, #0]
 80090e2:	bf08      	it	eq
 80090e4:	694b      	ldreq	r3, [r1, #20]
 80090e6:	1bf6      	subs	r6, r6, r7
 80090e8:	600f      	str	r7, [r1, #0]
 80090ea:	608b      	str	r3, [r1, #8]
 80090ec:	2e00      	cmp	r6, #0
 80090ee:	dd9f      	ble.n	8009030 <__sflush_r+0x18>
 80090f0:	4633      	mov	r3, r6
 80090f2:	463a      	mov	r2, r7
 80090f4:	4628      	mov	r0, r5
 80090f6:	6a21      	ldr	r1, [r4, #32]
 80090f8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80090fc:	47e0      	blx	ip
 80090fe:	2800      	cmp	r0, #0
 8009100:	dc06      	bgt.n	8009110 <__sflush_r+0xf8>
 8009102:	89a3      	ldrh	r3, [r4, #12]
 8009104:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009108:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800910c:	81a3      	strh	r3, [r4, #12]
 800910e:	e790      	b.n	8009032 <__sflush_r+0x1a>
 8009110:	4407      	add	r7, r0
 8009112:	1a36      	subs	r6, r6, r0
 8009114:	e7ea      	b.n	80090ec <__sflush_r+0xd4>
 8009116:	bf00      	nop
 8009118:	20400001 	.word	0x20400001

0800911c <_fflush_r>:
 800911c:	b538      	push	{r3, r4, r5, lr}
 800911e:	690b      	ldr	r3, [r1, #16]
 8009120:	4605      	mov	r5, r0
 8009122:	460c      	mov	r4, r1
 8009124:	b913      	cbnz	r3, 800912c <_fflush_r+0x10>
 8009126:	2500      	movs	r5, #0
 8009128:	4628      	mov	r0, r5
 800912a:	bd38      	pop	{r3, r4, r5, pc}
 800912c:	b118      	cbz	r0, 8009136 <_fflush_r+0x1a>
 800912e:	6983      	ldr	r3, [r0, #24]
 8009130:	b90b      	cbnz	r3, 8009136 <_fflush_r+0x1a>
 8009132:	f000 f887 	bl	8009244 <__sinit>
 8009136:	4b14      	ldr	r3, [pc, #80]	; (8009188 <_fflush_r+0x6c>)
 8009138:	429c      	cmp	r4, r3
 800913a:	d11b      	bne.n	8009174 <_fflush_r+0x58>
 800913c:	686c      	ldr	r4, [r5, #4]
 800913e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d0ef      	beq.n	8009126 <_fflush_r+0xa>
 8009146:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009148:	07d0      	lsls	r0, r2, #31
 800914a:	d404      	bmi.n	8009156 <_fflush_r+0x3a>
 800914c:	0599      	lsls	r1, r3, #22
 800914e:	d402      	bmi.n	8009156 <_fflush_r+0x3a>
 8009150:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009152:	f000 f915 	bl	8009380 <__retarget_lock_acquire_recursive>
 8009156:	4628      	mov	r0, r5
 8009158:	4621      	mov	r1, r4
 800915a:	f7ff ff5d 	bl	8009018 <__sflush_r>
 800915e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009160:	4605      	mov	r5, r0
 8009162:	07da      	lsls	r2, r3, #31
 8009164:	d4e0      	bmi.n	8009128 <_fflush_r+0xc>
 8009166:	89a3      	ldrh	r3, [r4, #12]
 8009168:	059b      	lsls	r3, r3, #22
 800916a:	d4dd      	bmi.n	8009128 <_fflush_r+0xc>
 800916c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800916e:	f000 f908 	bl	8009382 <__retarget_lock_release_recursive>
 8009172:	e7d9      	b.n	8009128 <_fflush_r+0xc>
 8009174:	4b05      	ldr	r3, [pc, #20]	; (800918c <_fflush_r+0x70>)
 8009176:	429c      	cmp	r4, r3
 8009178:	d101      	bne.n	800917e <_fflush_r+0x62>
 800917a:	68ac      	ldr	r4, [r5, #8]
 800917c:	e7df      	b.n	800913e <_fflush_r+0x22>
 800917e:	4b04      	ldr	r3, [pc, #16]	; (8009190 <_fflush_r+0x74>)
 8009180:	429c      	cmp	r4, r3
 8009182:	bf08      	it	eq
 8009184:	68ec      	ldreq	r4, [r5, #12]
 8009186:	e7da      	b.n	800913e <_fflush_r+0x22>
 8009188:	080097a8 	.word	0x080097a8
 800918c:	080097c8 	.word	0x080097c8
 8009190:	08009788 	.word	0x08009788

08009194 <std>:
 8009194:	2300      	movs	r3, #0
 8009196:	b510      	push	{r4, lr}
 8009198:	4604      	mov	r4, r0
 800919a:	e9c0 3300 	strd	r3, r3, [r0]
 800919e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80091a2:	6083      	str	r3, [r0, #8]
 80091a4:	8181      	strh	r1, [r0, #12]
 80091a6:	6643      	str	r3, [r0, #100]	; 0x64
 80091a8:	81c2      	strh	r2, [r0, #14]
 80091aa:	6183      	str	r3, [r0, #24]
 80091ac:	4619      	mov	r1, r3
 80091ae:	2208      	movs	r2, #8
 80091b0:	305c      	adds	r0, #92	; 0x5c
 80091b2:	f7ff f9df 	bl	8008574 <memset>
 80091b6:	4b05      	ldr	r3, [pc, #20]	; (80091cc <std+0x38>)
 80091b8:	6224      	str	r4, [r4, #32]
 80091ba:	6263      	str	r3, [r4, #36]	; 0x24
 80091bc:	4b04      	ldr	r3, [pc, #16]	; (80091d0 <std+0x3c>)
 80091be:	62a3      	str	r3, [r4, #40]	; 0x28
 80091c0:	4b04      	ldr	r3, [pc, #16]	; (80091d4 <std+0x40>)
 80091c2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80091c4:	4b04      	ldr	r3, [pc, #16]	; (80091d8 <std+0x44>)
 80091c6:	6323      	str	r3, [r4, #48]	; 0x30
 80091c8:	bd10      	pop	{r4, pc}
 80091ca:	bf00      	nop
 80091cc:	080094f5 	.word	0x080094f5
 80091d0:	08009517 	.word	0x08009517
 80091d4:	0800954f 	.word	0x0800954f
 80091d8:	08009573 	.word	0x08009573

080091dc <_cleanup_r>:
 80091dc:	4901      	ldr	r1, [pc, #4]	; (80091e4 <_cleanup_r+0x8>)
 80091de:	f000 b8af 	b.w	8009340 <_fwalk_reent>
 80091e2:	bf00      	nop
 80091e4:	0800911d 	.word	0x0800911d

080091e8 <__sfmoreglue>:
 80091e8:	2268      	movs	r2, #104	; 0x68
 80091ea:	b570      	push	{r4, r5, r6, lr}
 80091ec:	1e4d      	subs	r5, r1, #1
 80091ee:	4355      	muls	r5, r2
 80091f0:	460e      	mov	r6, r1
 80091f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80091f6:	f7ff fa2d 	bl	8008654 <_malloc_r>
 80091fa:	4604      	mov	r4, r0
 80091fc:	b140      	cbz	r0, 8009210 <__sfmoreglue+0x28>
 80091fe:	2100      	movs	r1, #0
 8009200:	e9c0 1600 	strd	r1, r6, [r0]
 8009204:	300c      	adds	r0, #12
 8009206:	60a0      	str	r0, [r4, #8]
 8009208:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800920c:	f7ff f9b2 	bl	8008574 <memset>
 8009210:	4620      	mov	r0, r4
 8009212:	bd70      	pop	{r4, r5, r6, pc}

08009214 <__sfp_lock_acquire>:
 8009214:	4801      	ldr	r0, [pc, #4]	; (800921c <__sfp_lock_acquire+0x8>)
 8009216:	f000 b8b3 	b.w	8009380 <__retarget_lock_acquire_recursive>
 800921a:	bf00      	nop
 800921c:	20000659 	.word	0x20000659

08009220 <__sfp_lock_release>:
 8009220:	4801      	ldr	r0, [pc, #4]	; (8009228 <__sfp_lock_release+0x8>)
 8009222:	f000 b8ae 	b.w	8009382 <__retarget_lock_release_recursive>
 8009226:	bf00      	nop
 8009228:	20000659 	.word	0x20000659

0800922c <__sinit_lock_acquire>:
 800922c:	4801      	ldr	r0, [pc, #4]	; (8009234 <__sinit_lock_acquire+0x8>)
 800922e:	f000 b8a7 	b.w	8009380 <__retarget_lock_acquire_recursive>
 8009232:	bf00      	nop
 8009234:	2000065a 	.word	0x2000065a

08009238 <__sinit_lock_release>:
 8009238:	4801      	ldr	r0, [pc, #4]	; (8009240 <__sinit_lock_release+0x8>)
 800923a:	f000 b8a2 	b.w	8009382 <__retarget_lock_release_recursive>
 800923e:	bf00      	nop
 8009240:	2000065a 	.word	0x2000065a

08009244 <__sinit>:
 8009244:	b510      	push	{r4, lr}
 8009246:	4604      	mov	r4, r0
 8009248:	f7ff fff0 	bl	800922c <__sinit_lock_acquire>
 800924c:	69a3      	ldr	r3, [r4, #24]
 800924e:	b11b      	cbz	r3, 8009258 <__sinit+0x14>
 8009250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009254:	f7ff bff0 	b.w	8009238 <__sinit_lock_release>
 8009258:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800925c:	6523      	str	r3, [r4, #80]	; 0x50
 800925e:	4b13      	ldr	r3, [pc, #76]	; (80092ac <__sinit+0x68>)
 8009260:	4a13      	ldr	r2, [pc, #76]	; (80092b0 <__sinit+0x6c>)
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	62a2      	str	r2, [r4, #40]	; 0x28
 8009266:	42a3      	cmp	r3, r4
 8009268:	bf08      	it	eq
 800926a:	2301      	moveq	r3, #1
 800926c:	4620      	mov	r0, r4
 800926e:	bf08      	it	eq
 8009270:	61a3      	streq	r3, [r4, #24]
 8009272:	f000 f81f 	bl	80092b4 <__sfp>
 8009276:	6060      	str	r0, [r4, #4]
 8009278:	4620      	mov	r0, r4
 800927a:	f000 f81b 	bl	80092b4 <__sfp>
 800927e:	60a0      	str	r0, [r4, #8]
 8009280:	4620      	mov	r0, r4
 8009282:	f000 f817 	bl	80092b4 <__sfp>
 8009286:	2200      	movs	r2, #0
 8009288:	2104      	movs	r1, #4
 800928a:	60e0      	str	r0, [r4, #12]
 800928c:	6860      	ldr	r0, [r4, #4]
 800928e:	f7ff ff81 	bl	8009194 <std>
 8009292:	2201      	movs	r2, #1
 8009294:	2109      	movs	r1, #9
 8009296:	68a0      	ldr	r0, [r4, #8]
 8009298:	f7ff ff7c 	bl	8009194 <std>
 800929c:	2202      	movs	r2, #2
 800929e:	2112      	movs	r1, #18
 80092a0:	68e0      	ldr	r0, [r4, #12]
 80092a2:	f7ff ff77 	bl	8009194 <std>
 80092a6:	2301      	movs	r3, #1
 80092a8:	61a3      	str	r3, [r4, #24]
 80092aa:	e7d1      	b.n	8009250 <__sinit+0xc>
 80092ac:	080096a0 	.word	0x080096a0
 80092b0:	080091dd 	.word	0x080091dd

080092b4 <__sfp>:
 80092b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092b6:	4607      	mov	r7, r0
 80092b8:	f7ff ffac 	bl	8009214 <__sfp_lock_acquire>
 80092bc:	4b1e      	ldr	r3, [pc, #120]	; (8009338 <__sfp+0x84>)
 80092be:	681e      	ldr	r6, [r3, #0]
 80092c0:	69b3      	ldr	r3, [r6, #24]
 80092c2:	b913      	cbnz	r3, 80092ca <__sfp+0x16>
 80092c4:	4630      	mov	r0, r6
 80092c6:	f7ff ffbd 	bl	8009244 <__sinit>
 80092ca:	3648      	adds	r6, #72	; 0x48
 80092cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80092d0:	3b01      	subs	r3, #1
 80092d2:	d503      	bpl.n	80092dc <__sfp+0x28>
 80092d4:	6833      	ldr	r3, [r6, #0]
 80092d6:	b30b      	cbz	r3, 800931c <__sfp+0x68>
 80092d8:	6836      	ldr	r6, [r6, #0]
 80092da:	e7f7      	b.n	80092cc <__sfp+0x18>
 80092dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80092e0:	b9d5      	cbnz	r5, 8009318 <__sfp+0x64>
 80092e2:	4b16      	ldr	r3, [pc, #88]	; (800933c <__sfp+0x88>)
 80092e4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80092e8:	60e3      	str	r3, [r4, #12]
 80092ea:	6665      	str	r5, [r4, #100]	; 0x64
 80092ec:	f000 f847 	bl	800937e <__retarget_lock_init_recursive>
 80092f0:	f7ff ff96 	bl	8009220 <__sfp_lock_release>
 80092f4:	2208      	movs	r2, #8
 80092f6:	4629      	mov	r1, r5
 80092f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80092fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009300:	6025      	str	r5, [r4, #0]
 8009302:	61a5      	str	r5, [r4, #24]
 8009304:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009308:	f7ff f934 	bl	8008574 <memset>
 800930c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009310:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009314:	4620      	mov	r0, r4
 8009316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009318:	3468      	adds	r4, #104	; 0x68
 800931a:	e7d9      	b.n	80092d0 <__sfp+0x1c>
 800931c:	2104      	movs	r1, #4
 800931e:	4638      	mov	r0, r7
 8009320:	f7ff ff62 	bl	80091e8 <__sfmoreglue>
 8009324:	4604      	mov	r4, r0
 8009326:	6030      	str	r0, [r6, #0]
 8009328:	2800      	cmp	r0, #0
 800932a:	d1d5      	bne.n	80092d8 <__sfp+0x24>
 800932c:	f7ff ff78 	bl	8009220 <__sfp_lock_release>
 8009330:	230c      	movs	r3, #12
 8009332:	603b      	str	r3, [r7, #0]
 8009334:	e7ee      	b.n	8009314 <__sfp+0x60>
 8009336:	bf00      	nop
 8009338:	080096a0 	.word	0x080096a0
 800933c:	ffff0001 	.word	0xffff0001

08009340 <_fwalk_reent>:
 8009340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009344:	4606      	mov	r6, r0
 8009346:	4688      	mov	r8, r1
 8009348:	2700      	movs	r7, #0
 800934a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800934e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009352:	f1b9 0901 	subs.w	r9, r9, #1
 8009356:	d505      	bpl.n	8009364 <_fwalk_reent+0x24>
 8009358:	6824      	ldr	r4, [r4, #0]
 800935a:	2c00      	cmp	r4, #0
 800935c:	d1f7      	bne.n	800934e <_fwalk_reent+0xe>
 800935e:	4638      	mov	r0, r7
 8009360:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009364:	89ab      	ldrh	r3, [r5, #12]
 8009366:	2b01      	cmp	r3, #1
 8009368:	d907      	bls.n	800937a <_fwalk_reent+0x3a>
 800936a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800936e:	3301      	adds	r3, #1
 8009370:	d003      	beq.n	800937a <_fwalk_reent+0x3a>
 8009372:	4629      	mov	r1, r5
 8009374:	4630      	mov	r0, r6
 8009376:	47c0      	blx	r8
 8009378:	4307      	orrs	r7, r0
 800937a:	3568      	adds	r5, #104	; 0x68
 800937c:	e7e9      	b.n	8009352 <_fwalk_reent+0x12>

0800937e <__retarget_lock_init_recursive>:
 800937e:	4770      	bx	lr

08009380 <__retarget_lock_acquire_recursive>:
 8009380:	4770      	bx	lr

08009382 <__retarget_lock_release_recursive>:
 8009382:	4770      	bx	lr

08009384 <__swhatbuf_r>:
 8009384:	b570      	push	{r4, r5, r6, lr}
 8009386:	460e      	mov	r6, r1
 8009388:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800938c:	4614      	mov	r4, r2
 800938e:	2900      	cmp	r1, #0
 8009390:	461d      	mov	r5, r3
 8009392:	b096      	sub	sp, #88	; 0x58
 8009394:	da08      	bge.n	80093a8 <__swhatbuf_r+0x24>
 8009396:	2200      	movs	r2, #0
 8009398:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800939c:	602a      	str	r2, [r5, #0]
 800939e:	061a      	lsls	r2, r3, #24
 80093a0:	d410      	bmi.n	80093c4 <__swhatbuf_r+0x40>
 80093a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80093a6:	e00e      	b.n	80093c6 <__swhatbuf_r+0x42>
 80093a8:	466a      	mov	r2, sp
 80093aa:	f000 f909 	bl	80095c0 <_fstat_r>
 80093ae:	2800      	cmp	r0, #0
 80093b0:	dbf1      	blt.n	8009396 <__swhatbuf_r+0x12>
 80093b2:	9a01      	ldr	r2, [sp, #4]
 80093b4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80093b8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80093bc:	425a      	negs	r2, r3
 80093be:	415a      	adcs	r2, r3
 80093c0:	602a      	str	r2, [r5, #0]
 80093c2:	e7ee      	b.n	80093a2 <__swhatbuf_r+0x1e>
 80093c4:	2340      	movs	r3, #64	; 0x40
 80093c6:	2000      	movs	r0, #0
 80093c8:	6023      	str	r3, [r4, #0]
 80093ca:	b016      	add	sp, #88	; 0x58
 80093cc:	bd70      	pop	{r4, r5, r6, pc}
	...

080093d0 <__smakebuf_r>:
 80093d0:	898b      	ldrh	r3, [r1, #12]
 80093d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80093d4:	079d      	lsls	r5, r3, #30
 80093d6:	4606      	mov	r6, r0
 80093d8:	460c      	mov	r4, r1
 80093da:	d507      	bpl.n	80093ec <__smakebuf_r+0x1c>
 80093dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80093e0:	6023      	str	r3, [r4, #0]
 80093e2:	6123      	str	r3, [r4, #16]
 80093e4:	2301      	movs	r3, #1
 80093e6:	6163      	str	r3, [r4, #20]
 80093e8:	b002      	add	sp, #8
 80093ea:	bd70      	pop	{r4, r5, r6, pc}
 80093ec:	466a      	mov	r2, sp
 80093ee:	ab01      	add	r3, sp, #4
 80093f0:	f7ff ffc8 	bl	8009384 <__swhatbuf_r>
 80093f4:	9900      	ldr	r1, [sp, #0]
 80093f6:	4605      	mov	r5, r0
 80093f8:	4630      	mov	r0, r6
 80093fa:	f7ff f92b 	bl	8008654 <_malloc_r>
 80093fe:	b948      	cbnz	r0, 8009414 <__smakebuf_r+0x44>
 8009400:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009404:	059a      	lsls	r2, r3, #22
 8009406:	d4ef      	bmi.n	80093e8 <__smakebuf_r+0x18>
 8009408:	f023 0303 	bic.w	r3, r3, #3
 800940c:	f043 0302 	orr.w	r3, r3, #2
 8009410:	81a3      	strh	r3, [r4, #12]
 8009412:	e7e3      	b.n	80093dc <__smakebuf_r+0xc>
 8009414:	4b0d      	ldr	r3, [pc, #52]	; (800944c <__smakebuf_r+0x7c>)
 8009416:	62b3      	str	r3, [r6, #40]	; 0x28
 8009418:	89a3      	ldrh	r3, [r4, #12]
 800941a:	6020      	str	r0, [r4, #0]
 800941c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009420:	81a3      	strh	r3, [r4, #12]
 8009422:	9b00      	ldr	r3, [sp, #0]
 8009424:	6120      	str	r0, [r4, #16]
 8009426:	6163      	str	r3, [r4, #20]
 8009428:	9b01      	ldr	r3, [sp, #4]
 800942a:	b15b      	cbz	r3, 8009444 <__smakebuf_r+0x74>
 800942c:	4630      	mov	r0, r6
 800942e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009432:	f000 f8d7 	bl	80095e4 <_isatty_r>
 8009436:	b128      	cbz	r0, 8009444 <__smakebuf_r+0x74>
 8009438:	89a3      	ldrh	r3, [r4, #12]
 800943a:	f023 0303 	bic.w	r3, r3, #3
 800943e:	f043 0301 	orr.w	r3, r3, #1
 8009442:	81a3      	strh	r3, [r4, #12]
 8009444:	89a0      	ldrh	r0, [r4, #12]
 8009446:	4305      	orrs	r5, r0
 8009448:	81a5      	strh	r5, [r4, #12]
 800944a:	e7cd      	b.n	80093e8 <__smakebuf_r+0x18>
 800944c:	080091dd 	.word	0x080091dd

08009450 <memchr>:
 8009450:	4603      	mov	r3, r0
 8009452:	b510      	push	{r4, lr}
 8009454:	b2c9      	uxtb	r1, r1
 8009456:	4402      	add	r2, r0
 8009458:	4293      	cmp	r3, r2
 800945a:	4618      	mov	r0, r3
 800945c:	d101      	bne.n	8009462 <memchr+0x12>
 800945e:	2000      	movs	r0, #0
 8009460:	e003      	b.n	800946a <memchr+0x1a>
 8009462:	7804      	ldrb	r4, [r0, #0]
 8009464:	3301      	adds	r3, #1
 8009466:	428c      	cmp	r4, r1
 8009468:	d1f6      	bne.n	8009458 <memchr+0x8>
 800946a:	bd10      	pop	{r4, pc}

0800946c <_raise_r>:
 800946c:	291f      	cmp	r1, #31
 800946e:	b538      	push	{r3, r4, r5, lr}
 8009470:	4604      	mov	r4, r0
 8009472:	460d      	mov	r5, r1
 8009474:	d904      	bls.n	8009480 <_raise_r+0x14>
 8009476:	2316      	movs	r3, #22
 8009478:	6003      	str	r3, [r0, #0]
 800947a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800947e:	bd38      	pop	{r3, r4, r5, pc}
 8009480:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009482:	b112      	cbz	r2, 800948a <_raise_r+0x1e>
 8009484:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009488:	b94b      	cbnz	r3, 800949e <_raise_r+0x32>
 800948a:	4620      	mov	r0, r4
 800948c:	f000 f830 	bl	80094f0 <_getpid_r>
 8009490:	462a      	mov	r2, r5
 8009492:	4601      	mov	r1, r0
 8009494:	4620      	mov	r0, r4
 8009496:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800949a:	f000 b817 	b.w	80094cc <_kill_r>
 800949e:	2b01      	cmp	r3, #1
 80094a0:	d00a      	beq.n	80094b8 <_raise_r+0x4c>
 80094a2:	1c59      	adds	r1, r3, #1
 80094a4:	d103      	bne.n	80094ae <_raise_r+0x42>
 80094a6:	2316      	movs	r3, #22
 80094a8:	6003      	str	r3, [r0, #0]
 80094aa:	2001      	movs	r0, #1
 80094ac:	e7e7      	b.n	800947e <_raise_r+0x12>
 80094ae:	2400      	movs	r4, #0
 80094b0:	4628      	mov	r0, r5
 80094b2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80094b6:	4798      	blx	r3
 80094b8:	2000      	movs	r0, #0
 80094ba:	e7e0      	b.n	800947e <_raise_r+0x12>

080094bc <raise>:
 80094bc:	4b02      	ldr	r3, [pc, #8]	; (80094c8 <raise+0xc>)
 80094be:	4601      	mov	r1, r0
 80094c0:	6818      	ldr	r0, [r3, #0]
 80094c2:	f7ff bfd3 	b.w	800946c <_raise_r>
 80094c6:	bf00      	nop
 80094c8:	200001dc 	.word	0x200001dc

080094cc <_kill_r>:
 80094cc:	b538      	push	{r3, r4, r5, lr}
 80094ce:	2300      	movs	r3, #0
 80094d0:	4d06      	ldr	r5, [pc, #24]	; (80094ec <_kill_r+0x20>)
 80094d2:	4604      	mov	r4, r0
 80094d4:	4608      	mov	r0, r1
 80094d6:	4611      	mov	r1, r2
 80094d8:	602b      	str	r3, [r5, #0]
 80094da:	f7fb fde6 	bl	80050aa <_kill>
 80094de:	1c43      	adds	r3, r0, #1
 80094e0:	d102      	bne.n	80094e8 <_kill_r+0x1c>
 80094e2:	682b      	ldr	r3, [r5, #0]
 80094e4:	b103      	cbz	r3, 80094e8 <_kill_r+0x1c>
 80094e6:	6023      	str	r3, [r4, #0]
 80094e8:	bd38      	pop	{r3, r4, r5, pc}
 80094ea:	bf00      	nop
 80094ec:	20000654 	.word	0x20000654

080094f0 <_getpid_r>:
 80094f0:	f7fb bdd4 	b.w	800509c <_getpid>

080094f4 <__sread>:
 80094f4:	b510      	push	{r4, lr}
 80094f6:	460c      	mov	r4, r1
 80094f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094fc:	f000 f894 	bl	8009628 <_read_r>
 8009500:	2800      	cmp	r0, #0
 8009502:	bfab      	itete	ge
 8009504:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009506:	89a3      	ldrhlt	r3, [r4, #12]
 8009508:	181b      	addge	r3, r3, r0
 800950a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800950e:	bfac      	ite	ge
 8009510:	6563      	strge	r3, [r4, #84]	; 0x54
 8009512:	81a3      	strhlt	r3, [r4, #12]
 8009514:	bd10      	pop	{r4, pc}

08009516 <__swrite>:
 8009516:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800951a:	461f      	mov	r7, r3
 800951c:	898b      	ldrh	r3, [r1, #12]
 800951e:	4605      	mov	r5, r0
 8009520:	05db      	lsls	r3, r3, #23
 8009522:	460c      	mov	r4, r1
 8009524:	4616      	mov	r6, r2
 8009526:	d505      	bpl.n	8009534 <__swrite+0x1e>
 8009528:	2302      	movs	r3, #2
 800952a:	2200      	movs	r2, #0
 800952c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009530:	f000 f868 	bl	8009604 <_lseek_r>
 8009534:	89a3      	ldrh	r3, [r4, #12]
 8009536:	4632      	mov	r2, r6
 8009538:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800953c:	81a3      	strh	r3, [r4, #12]
 800953e:	4628      	mov	r0, r5
 8009540:	463b      	mov	r3, r7
 8009542:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009546:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800954a:	f000 b817 	b.w	800957c <_write_r>

0800954e <__sseek>:
 800954e:	b510      	push	{r4, lr}
 8009550:	460c      	mov	r4, r1
 8009552:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009556:	f000 f855 	bl	8009604 <_lseek_r>
 800955a:	1c43      	adds	r3, r0, #1
 800955c:	89a3      	ldrh	r3, [r4, #12]
 800955e:	bf15      	itete	ne
 8009560:	6560      	strne	r0, [r4, #84]	; 0x54
 8009562:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009566:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800956a:	81a3      	strheq	r3, [r4, #12]
 800956c:	bf18      	it	ne
 800956e:	81a3      	strhne	r3, [r4, #12]
 8009570:	bd10      	pop	{r4, pc}

08009572 <__sclose>:
 8009572:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009576:	f000 b813 	b.w	80095a0 <_close_r>
	...

0800957c <_write_r>:
 800957c:	b538      	push	{r3, r4, r5, lr}
 800957e:	4604      	mov	r4, r0
 8009580:	4608      	mov	r0, r1
 8009582:	4611      	mov	r1, r2
 8009584:	2200      	movs	r2, #0
 8009586:	4d05      	ldr	r5, [pc, #20]	; (800959c <_write_r+0x20>)
 8009588:	602a      	str	r2, [r5, #0]
 800958a:	461a      	mov	r2, r3
 800958c:	f7fb fdc4 	bl	8005118 <_write>
 8009590:	1c43      	adds	r3, r0, #1
 8009592:	d102      	bne.n	800959a <_write_r+0x1e>
 8009594:	682b      	ldr	r3, [r5, #0]
 8009596:	b103      	cbz	r3, 800959a <_write_r+0x1e>
 8009598:	6023      	str	r3, [r4, #0]
 800959a:	bd38      	pop	{r3, r4, r5, pc}
 800959c:	20000654 	.word	0x20000654

080095a0 <_close_r>:
 80095a0:	b538      	push	{r3, r4, r5, lr}
 80095a2:	2300      	movs	r3, #0
 80095a4:	4d05      	ldr	r5, [pc, #20]	; (80095bc <_close_r+0x1c>)
 80095a6:	4604      	mov	r4, r0
 80095a8:	4608      	mov	r0, r1
 80095aa:	602b      	str	r3, [r5, #0]
 80095ac:	f7fb fdd0 	bl	8005150 <_close>
 80095b0:	1c43      	adds	r3, r0, #1
 80095b2:	d102      	bne.n	80095ba <_close_r+0x1a>
 80095b4:	682b      	ldr	r3, [r5, #0]
 80095b6:	b103      	cbz	r3, 80095ba <_close_r+0x1a>
 80095b8:	6023      	str	r3, [r4, #0]
 80095ba:	bd38      	pop	{r3, r4, r5, pc}
 80095bc:	20000654 	.word	0x20000654

080095c0 <_fstat_r>:
 80095c0:	b538      	push	{r3, r4, r5, lr}
 80095c2:	2300      	movs	r3, #0
 80095c4:	4d06      	ldr	r5, [pc, #24]	; (80095e0 <_fstat_r+0x20>)
 80095c6:	4604      	mov	r4, r0
 80095c8:	4608      	mov	r0, r1
 80095ca:	4611      	mov	r1, r2
 80095cc:	602b      	str	r3, [r5, #0]
 80095ce:	f7fb fdca 	bl	8005166 <_fstat>
 80095d2:	1c43      	adds	r3, r0, #1
 80095d4:	d102      	bne.n	80095dc <_fstat_r+0x1c>
 80095d6:	682b      	ldr	r3, [r5, #0]
 80095d8:	b103      	cbz	r3, 80095dc <_fstat_r+0x1c>
 80095da:	6023      	str	r3, [r4, #0]
 80095dc:	bd38      	pop	{r3, r4, r5, pc}
 80095de:	bf00      	nop
 80095e0:	20000654 	.word	0x20000654

080095e4 <_isatty_r>:
 80095e4:	b538      	push	{r3, r4, r5, lr}
 80095e6:	2300      	movs	r3, #0
 80095e8:	4d05      	ldr	r5, [pc, #20]	; (8009600 <_isatty_r+0x1c>)
 80095ea:	4604      	mov	r4, r0
 80095ec:	4608      	mov	r0, r1
 80095ee:	602b      	str	r3, [r5, #0]
 80095f0:	f7fb fdc8 	bl	8005184 <_isatty>
 80095f4:	1c43      	adds	r3, r0, #1
 80095f6:	d102      	bne.n	80095fe <_isatty_r+0x1a>
 80095f8:	682b      	ldr	r3, [r5, #0]
 80095fa:	b103      	cbz	r3, 80095fe <_isatty_r+0x1a>
 80095fc:	6023      	str	r3, [r4, #0]
 80095fe:	bd38      	pop	{r3, r4, r5, pc}
 8009600:	20000654 	.word	0x20000654

08009604 <_lseek_r>:
 8009604:	b538      	push	{r3, r4, r5, lr}
 8009606:	4604      	mov	r4, r0
 8009608:	4608      	mov	r0, r1
 800960a:	4611      	mov	r1, r2
 800960c:	2200      	movs	r2, #0
 800960e:	4d05      	ldr	r5, [pc, #20]	; (8009624 <_lseek_r+0x20>)
 8009610:	602a      	str	r2, [r5, #0]
 8009612:	461a      	mov	r2, r3
 8009614:	f7fb fdc0 	bl	8005198 <_lseek>
 8009618:	1c43      	adds	r3, r0, #1
 800961a:	d102      	bne.n	8009622 <_lseek_r+0x1e>
 800961c:	682b      	ldr	r3, [r5, #0]
 800961e:	b103      	cbz	r3, 8009622 <_lseek_r+0x1e>
 8009620:	6023      	str	r3, [r4, #0]
 8009622:	bd38      	pop	{r3, r4, r5, pc}
 8009624:	20000654 	.word	0x20000654

08009628 <_read_r>:
 8009628:	b538      	push	{r3, r4, r5, lr}
 800962a:	4604      	mov	r4, r0
 800962c:	4608      	mov	r0, r1
 800962e:	4611      	mov	r1, r2
 8009630:	2200      	movs	r2, #0
 8009632:	4d05      	ldr	r5, [pc, #20]	; (8009648 <_read_r+0x20>)
 8009634:	602a      	str	r2, [r5, #0]
 8009636:	461a      	mov	r2, r3
 8009638:	f7fb fd51 	bl	80050de <_read>
 800963c:	1c43      	adds	r3, r0, #1
 800963e:	d102      	bne.n	8009646 <_read_r+0x1e>
 8009640:	682b      	ldr	r3, [r5, #0]
 8009642:	b103      	cbz	r3, 8009646 <_read_r+0x1e>
 8009644:	6023      	str	r3, [r4, #0]
 8009646:	bd38      	pop	{r3, r4, r5, pc}
 8009648:	20000654 	.word	0x20000654

0800964c <_init>:
 800964c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800964e:	bf00      	nop
 8009650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009652:	bc08      	pop	{r3}
 8009654:	469e      	mov	lr, r3
 8009656:	4770      	bx	lr

08009658 <_fini>:
 8009658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800965a:	bf00      	nop
 800965c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800965e:	bc08      	pop	{r3}
 8009660:	469e      	mov	lr, r3
 8009662:	4770      	bx	lr
