Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 31 00:09:03 2023
| Host         : ryan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processadorMIPS_control_sets_placed.rpt
| Design       : processadorMIPS
| Device       : xc7k70t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              30 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             992 |          434 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                           | rst_IBUF         |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG | dp/REGS/g1[14].rx/wen[14] | rst_IBUF         |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | dp/REGS/g1[3].rx/wen[3]   | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | dp/REGS/g1[4].rx/wen[4]   | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | dp/REGS/g1[5].rx/wen[5]   | rst_IBUF         |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | dp/REGS/g1[6].rx/wen[6]   | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | dp/REGS/g1[7].rx/wen[7]   | rst_IBUF         |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | dp/REGS/g1[8].rx/wen[8]   | rst_IBUF         |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | dp/REGS/g1[9].rx/wen[9]   | rst_IBUF         |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | dp/REGS/g1[25].rx/wen[25] | rst_IBUF         |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | dp/REGS/g1[26].rx/wen[26] | rst_IBUF         |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | dp/REGS/g1[28].rx/wen[28] | rst_IBUF         |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | dp/REGS/g1[29].rx/wen[29] | rst_IBUF         |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | dp/REGS/g1[13].rx/wen[13] | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | dp/REGS/g1[2].rx/wen[2]   | rst_IBUF         |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | dp/REGS/g1[30].rx/wen[30] | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | dp/REGS/g1[31].rx/wen[31] | rst_IBUF         |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | dp/REGS/g1[27].rx/wen[27] | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | dp/REGS/g1[15].rx/wen[15] | rst_IBUF         |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | dp/REGS/g1[16].rx/wen[16] | rst_IBUF         |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | dp/REGS/g1[17].rx/wen[17] | rst_IBUF         |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | dp/REGS/g1[18].rx/wen[18] | rst_IBUF         |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | dp/REGS/g1[19].rx/wen[19] | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | dp/REGS/g1[1].rx/wen[1]   | rst_IBUF         |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | dp/REGS/g1[21].rx/wen[21] | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | dp/REGS/g1[22].rx/wen[22] | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | dp/REGS/g1[23].rx/wen[23] | rst_IBUF         |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | dp/REGS/g1[10].rx/wen[10] | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | dp/REGS/g1[24].rx/wen[24] | rst_IBUF         |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG | dp/REGS/g1[11].rx/wen[11] | rst_IBUF         |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | dp/REGS/g1[12].rx/wen[12] | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | dp/REGS/g1[20].rx/wen[20] | rst_IBUF         |               16 |             32 |         2.00 |
+----------------+---------------------------+------------------+------------------+----------------+--------------+


